
CWMaskAndRandChaotic.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003afa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000021e  00802000  00003afa  00003b8e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000252  0080221e  0080221e  00003dac  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00003dac  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00003ddc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000440  00000000  00000000  00003e20  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000081e0  00000000  00000000  00004260  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002e9b  00000000  00000000  0000c440  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00004944  00000000  00000000  0000f2db  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000014c4  00000000  00000000  00013c20  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000273a4  00000000  00000000  000150e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002e99  00000000  00000000  0003c488  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000450  00000000  00000000  0003f321  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00007a90  00000000  00000000  0003f771  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c5 c0       	rjmp	.+394    	; 0x18c <__ctors_end>
       2:	00 00       	nop
       4:	e3 c0       	rjmp	.+454    	; 0x1cc <__bad_interrupt>
       6:	00 00       	nop
       8:	e1 c0       	rjmp	.+450    	; 0x1cc <__bad_interrupt>
       a:	00 00       	nop
       c:	df c0       	rjmp	.+446    	; 0x1cc <__bad_interrupt>
       e:	00 00       	nop
      10:	dd c0       	rjmp	.+442    	; 0x1cc <__bad_interrupt>
      12:	00 00       	nop
      14:	db c0       	rjmp	.+438    	; 0x1cc <__bad_interrupt>
      16:	00 00       	nop
      18:	d9 c0       	rjmp	.+434    	; 0x1cc <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d7 c0       	rjmp	.+430    	; 0x1cc <__bad_interrupt>
      1e:	00 00       	nop
      20:	d5 c0       	rjmp	.+426    	; 0x1cc <__bad_interrupt>
      22:	00 00       	nop
      24:	d3 c0       	rjmp	.+422    	; 0x1cc <__bad_interrupt>
      26:	00 00       	nop
      28:	d1 c0       	rjmp	.+418    	; 0x1cc <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cf c0       	rjmp	.+414    	; 0x1cc <__bad_interrupt>
      2e:	00 00       	nop
      30:	cd c0       	rjmp	.+410    	; 0x1cc <__bad_interrupt>
      32:	00 00       	nop
      34:	cb c0       	rjmp	.+406    	; 0x1cc <__bad_interrupt>
      36:	00 00       	nop
      38:	0c 94 39 14 	jmp	0x2872	; 0x2872 <__vector_14>
      3c:	0c 94 76 14 	jmp	0x28ec	; 0x28ec <__vector_15>
      40:	0c 94 b3 14 	jmp	0x2966	; 0x2966 <__vector_16>
      44:	0c 94 f0 14 	jmp	0x29e0	; 0x29e0 <__vector_17>
      48:	0c 94 2d 15 	jmp	0x2a5a	; 0x2a5a <__vector_18>
      4c:	0c 94 6a 15 	jmp	0x2ad4	; 0x2ad4 <__vector_19>
      50:	0c 94 a7 15 	jmp	0x2b4e	; 0x2b4e <__vector_20>
      54:	0c 94 e4 15 	jmp	0x2bc8	; 0x2bc8 <__vector_21>
      58:	0c 94 21 16 	jmp	0x2c42	; 0x2c42 <__vector_22>
      5c:	0c 94 5e 16 	jmp	0x2cbc	; 0x2cbc <__vector_23>
      60:	b5 c0       	rjmp	.+362    	; 0x1cc <__bad_interrupt>
      62:	00 00       	nop
      64:	b3 c0       	rjmp	.+358    	; 0x1cc <__bad_interrupt>
      66:	00 00       	nop
      68:	b1 c0       	rjmp	.+354    	; 0x1cc <__bad_interrupt>
      6a:	00 00       	nop
      6c:	af c0       	rjmp	.+350    	; 0x1cc <__bad_interrupt>
      6e:	00 00       	nop
      70:	ad c0       	rjmp	.+346    	; 0x1cc <__bad_interrupt>
      72:	00 00       	nop
      74:	ab c0       	rjmp	.+342    	; 0x1cc <__bad_interrupt>
      76:	00 00       	nop
      78:	a9 c0       	rjmp	.+338    	; 0x1cc <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a7 c0       	rjmp	.+334    	; 0x1cc <__bad_interrupt>
      7e:	00 00       	nop
      80:	a5 c0       	rjmp	.+330    	; 0x1cc <__bad_interrupt>
      82:	00 00       	nop
      84:	a3 c0       	rjmp	.+326    	; 0x1cc <__bad_interrupt>
      86:	00 00       	nop
      88:	a1 c0       	rjmp	.+322    	; 0x1cc <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9f c0       	rjmp	.+318    	; 0x1cc <__bad_interrupt>
      8e:	00 00       	nop
      90:	9d c0       	rjmp	.+314    	; 0x1cc <__bad_interrupt>
      92:	00 00       	nop
      94:	9b c0       	rjmp	.+310    	; 0x1cc <__bad_interrupt>
      96:	00 00       	nop
      98:	99 c0       	rjmp	.+306    	; 0x1cc <__bad_interrupt>
      9a:	00 00       	nop
      9c:	97 c0       	rjmp	.+302    	; 0x1cc <__bad_interrupt>
      9e:	00 00       	nop
      a0:	95 c0       	rjmp	.+298    	; 0x1cc <__bad_interrupt>
      a2:	00 00       	nop
      a4:	93 c0       	rjmp	.+294    	; 0x1cc <__bad_interrupt>
      a6:	00 00       	nop
      a8:	91 c0       	rjmp	.+290    	; 0x1cc <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8f c0       	rjmp	.+286    	; 0x1cc <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8d c0       	rjmp	.+282    	; 0x1cc <__bad_interrupt>
      b2:	00 00       	nop
      b4:	8b c0       	rjmp	.+278    	; 0x1cc <__bad_interrupt>
      b6:	00 00       	nop
      b8:	89 c0       	rjmp	.+274    	; 0x1cc <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 09 18 	jmp	0x3012	; 0x3012 <__vector_47>
      c0:	0c 94 46 18 	jmp	0x308c	; 0x308c <__vector_48>
      c4:	0c 94 83 18 	jmp	0x3106	; 0x3106 <__vector_49>
      c8:	0c 94 c0 18 	jmp	0x3180	; 0x3180 <__vector_50>
      cc:	0c 94 fd 18 	jmp	0x31fa	; 0x31fa <__vector_51>
      d0:	0c 94 3a 19 	jmp	0x3274	; 0x3274 <__vector_52>
      d4:	7b c0       	rjmp	.+246    	; 0x1cc <__bad_interrupt>
      d6:	00 00       	nop
      d8:	79 c0       	rjmp	.+242    	; 0x1cc <__bad_interrupt>
      da:	00 00       	nop
      dc:	77 c0       	rjmp	.+238    	; 0x1cc <__bad_interrupt>
      de:	00 00       	nop
      e0:	75 c0       	rjmp	.+234    	; 0x1cc <__bad_interrupt>
      e2:	00 00       	nop
      e4:	73 c0       	rjmp	.+230    	; 0x1cc <__bad_interrupt>
      e6:	00 00       	nop
      e8:	71 c0       	rjmp	.+226    	; 0x1cc <__bad_interrupt>
      ea:	00 00       	nop
      ec:	6f c0       	rjmp	.+222    	; 0x1cc <__bad_interrupt>
      ee:	00 00       	nop
      f0:	6d c0       	rjmp	.+218    	; 0x1cc <__bad_interrupt>
      f2:	00 00       	nop
      f4:	6b c0       	rjmp	.+214    	; 0x1cc <__bad_interrupt>
      f6:	00 00       	nop
      f8:	69 c0       	rjmp	.+210    	; 0x1cc <__bad_interrupt>
      fa:	00 00       	nop
      fc:	67 c0       	rjmp	.+206    	; 0x1cc <__bad_interrupt>
      fe:	00 00       	nop
     100:	65 c0       	rjmp	.+202    	; 0x1cc <__bad_interrupt>
     102:	00 00       	nop
     104:	63 c0       	rjmp	.+198    	; 0x1cc <__bad_interrupt>
     106:	00 00       	nop
     108:	61 c0       	rjmp	.+194    	; 0x1cc <__bad_interrupt>
     10a:	00 00       	nop
     10c:	5f c0       	rjmp	.+190    	; 0x1cc <__bad_interrupt>
     10e:	00 00       	nop
     110:	5d c0       	rjmp	.+186    	; 0x1cc <__bad_interrupt>
     112:	00 00       	nop
     114:	5b c0       	rjmp	.+182    	; 0x1cc <__bad_interrupt>
     116:	00 00       	nop
     118:	59 c0       	rjmp	.+178    	; 0x1cc <__bad_interrupt>
     11a:	00 00       	nop
     11c:	57 c0       	rjmp	.+174    	; 0x1cc <__bad_interrupt>
     11e:	00 00       	nop
     120:	55 c0       	rjmp	.+170    	; 0x1cc <__bad_interrupt>
     122:	00 00       	nop
     124:	53 c0       	rjmp	.+166    	; 0x1cc <__bad_interrupt>
     126:	00 00       	nop
     128:	51 c0       	rjmp	.+162    	; 0x1cc <__bad_interrupt>
     12a:	00 00       	nop
     12c:	4f c0       	rjmp	.+158    	; 0x1cc <__bad_interrupt>
     12e:	00 00       	nop
     130:	4d c0       	rjmp	.+154    	; 0x1cc <__bad_interrupt>
     132:	00 00       	nop
     134:	0c 94 9b 16 	jmp	0x2d36	; 0x2d36 <__vector_77>
     138:	0c 94 d8 16 	jmp	0x2db0	; 0x2db0 <__vector_78>
     13c:	0c 94 15 17 	jmp	0x2e2a	; 0x2e2a <__vector_79>
     140:	0c 94 52 17 	jmp	0x2ea4	; 0x2ea4 <__vector_80>
     144:	0c 94 8f 17 	jmp	0x2f1e	; 0x2f1e <__vector_81>
     148:	0c 94 cc 17 	jmp	0x2f98	; 0x2f98 <__vector_82>
     14c:	3f c0       	rjmp	.+126    	; 0x1cc <__bad_interrupt>
     14e:	00 00       	nop
     150:	3d c0       	rjmp	.+122    	; 0x1cc <__bad_interrupt>
     152:	00 00       	nop
     154:	3b c0       	rjmp	.+118    	; 0x1cc <__bad_interrupt>
     156:	00 00       	nop
     158:	39 c0       	rjmp	.+114    	; 0x1cc <__bad_interrupt>
     15a:	00 00       	nop
     15c:	37 c0       	rjmp	.+110    	; 0x1cc <__bad_interrupt>
     15e:	00 00       	nop
     160:	35 c0       	rjmp	.+106    	; 0x1cc <__bad_interrupt>
     162:	00 00       	nop
     164:	33 c0       	rjmp	.+102    	; 0x1cc <__bad_interrupt>
     166:	00 00       	nop
     168:	31 c0       	rjmp	.+98     	; 0x1cc <__bad_interrupt>
     16a:	00 00       	nop
     16c:	6a 11       	cpse	r22, r10
     16e:	79 11       	cpse	r23, r9
     170:	88 11       	cpse	r24, r8
     172:	97 11       	cpse	r25, r7
     174:	a6 11       	cpse	r26, r6
     176:	b5 11       	cpse	r27, r5
     178:	c4 11       	cpse	r28, r4
     17a:	d3 11       	cpse	r29, r3
     17c:	e2 11       	cpse	r30, r2
     17e:	f1 11       	cpse	r31, r1
     180:	00 12       	cpse	r0, r16
     182:	0f 12       	cpse	r0, r31
     184:	1e 12       	cpse	r1, r30
     186:	2d 12       	cpse	r2, r29
     188:	3c 12       	cpse	r3, r28
     18a:	4b 12       	cpse	r4, r27

0000018c <__ctors_end>:
     18c:	11 24       	eor	r1, r1
     18e:	1f be       	out	0x3f, r1	; 63
     190:	cf ef       	ldi	r28, 0xFF	; 255
     192:	cd bf       	out	0x3d, r28	; 61
     194:	df e3       	ldi	r29, 0x3F	; 63
     196:	de bf       	out	0x3e, r29	; 62
     198:	00 e0       	ldi	r16, 0x00	; 0
     19a:	0c bf       	out	0x3c, r16	; 60

0000019c <__do_copy_data>:
     19c:	12 e2       	ldi	r17, 0x22	; 34
     19e:	a0 e0       	ldi	r26, 0x00	; 0
     1a0:	b0 e2       	ldi	r27, 0x20	; 32
     1a2:	ea ef       	ldi	r30, 0xFA	; 250
     1a4:	fa e3       	ldi	r31, 0x3A	; 58
     1a6:	00 e0       	ldi	r16, 0x00	; 0
     1a8:	0b bf       	out	0x3b, r16	; 59
     1aa:	02 c0       	rjmp	.+4      	; 0x1b0 <__do_copy_data+0x14>
     1ac:	07 90       	elpm	r0, Z+
     1ae:	0d 92       	st	X+, r0
     1b0:	ae 31       	cpi	r26, 0x1E	; 30
     1b2:	b1 07       	cpc	r27, r17
     1b4:	d9 f7       	brne	.-10     	; 0x1ac <__do_copy_data+0x10>

000001b6 <__do_clear_bss>:
     1b6:	24 e2       	ldi	r18, 0x24	; 36
     1b8:	ae e1       	ldi	r26, 0x1E	; 30
     1ba:	b2 e2       	ldi	r27, 0x22	; 34
     1bc:	01 c0       	rjmp	.+2      	; 0x1c0 <.do_clear_bss_start>

000001be <.do_clear_bss_loop>:
     1be:	1d 92       	st	X+, r1

000001c0 <.do_clear_bss_start>:
     1c0:	a0 37       	cpi	r26, 0x70	; 112
     1c2:	b2 07       	cpc	r27, r18
     1c4:	e1 f7       	brne	.-8      	; 0x1be <.do_clear_bss_loop>
     1c6:	26 d7       	rcall	.+3660   	; 0x1014 <main>
     1c8:	0c 94 7b 1d 	jmp	0x3af6	; 0x3af6 <_exit>

000001cc <__bad_interrupt>:
     1cc:	19 cf       	rjmp	.-462    	; 0x0 <__vectors>

000001ce <usart_rx_enable>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
     1ce:	cf 93       	push	r28
     1d0:	df 93       	push	r29
     1d2:	1f 92       	push	r1
     1d4:	1f 92       	push	r1
     1d6:	cd b7       	in	r28, 0x3d	; 61
     1d8:	de b7       	in	r29, 0x3e	; 62
     1da:	89 83       	std	Y+1, r24	; 0x01
     1dc:	9a 83       	std	Y+2, r25	; 0x02
     1de:	89 81       	ldd	r24, Y+1	; 0x01
     1e0:	9a 81       	ldd	r25, Y+2	; 0x02
     1e2:	fc 01       	movw	r30, r24
     1e4:	84 81       	ldd	r24, Z+4	; 0x04
     1e6:	28 2f       	mov	r18, r24
     1e8:	20 61       	ori	r18, 0x10	; 16
     1ea:	89 81       	ldd	r24, Y+1	; 0x01
     1ec:	9a 81       	ldd	r25, Y+2	; 0x02
     1ee:	fc 01       	movw	r30, r24
     1f0:	24 83       	std	Z+4, r18	; 0x04
     1f2:	00 00       	nop
     1f4:	0f 90       	pop	r0
     1f6:	0f 90       	pop	r0
     1f8:	df 91       	pop	r29
     1fa:	cf 91       	pop	r28
     1fc:	08 95       	ret

000001fe <usart_format_set>:
     1fe:	cf 93       	push	r28
     200:	df 93       	push	r29
     202:	cd b7       	in	r28, 0x3d	; 61
     204:	de b7       	in	r29, 0x3e	; 62
     206:	25 97       	sbiw	r28, 0x05	; 5
     208:	cd bf       	out	0x3d, r28	; 61
     20a:	de bf       	out	0x3e, r29	; 62
     20c:	89 83       	std	Y+1, r24	; 0x01
     20e:	9a 83       	std	Y+2, r25	; 0x02
     210:	6b 83       	std	Y+3, r22	; 0x03
     212:	4c 83       	std	Y+4, r20	; 0x04
     214:	2d 83       	std	Y+5, r18	; 0x05
     216:	9b 81       	ldd	r25, Y+3	; 0x03
     218:	8c 81       	ldd	r24, Y+4	; 0x04
     21a:	89 2b       	or	r24, r25
     21c:	98 2f       	mov	r25, r24
     21e:	8d 81       	ldd	r24, Y+5	; 0x05
     220:	88 23       	and	r24, r24
     222:	11 f0       	breq	.+4      	; 0x228 <usart_format_set+0x2a>
     224:	88 e0       	ldi	r24, 0x08	; 8
     226:	01 c0       	rjmp	.+2      	; 0x22a <usart_format_set+0x2c>
     228:	80 e0       	ldi	r24, 0x00	; 0
     22a:	89 2b       	or	r24, r25
     22c:	28 2f       	mov	r18, r24
     22e:	89 81       	ldd	r24, Y+1	; 0x01
     230:	9a 81       	ldd	r25, Y+2	; 0x02
     232:	fc 01       	movw	r30, r24
     234:	25 83       	std	Z+5, r18	; 0x05
     236:	00 00       	nop
     238:	25 96       	adiw	r28, 0x05	; 5
     23a:	cd bf       	out	0x3d, r28	; 61
     23c:	de bf       	out	0x3e, r29	; 62
     23e:	df 91       	pop	r29
     240:	cf 91       	pop	r28
     242:	08 95       	ret

00000244 <usart_tx_enable>:
     244:	cf 93       	push	r28
     246:	df 93       	push	r29
     248:	1f 92       	push	r1
     24a:	1f 92       	push	r1
     24c:	cd b7       	in	r28, 0x3d	; 61
     24e:	de b7       	in	r29, 0x3e	; 62
     250:	89 83       	std	Y+1, r24	; 0x01
     252:	9a 83       	std	Y+2, r25	; 0x02
     254:	89 81       	ldd	r24, Y+1	; 0x01
     256:	9a 81       	ldd	r25, Y+2	; 0x02
     258:	fc 01       	movw	r30, r24
     25a:	84 81       	ldd	r24, Z+4	; 0x04
     25c:	28 2f       	mov	r18, r24
     25e:	28 60       	ori	r18, 0x08	; 8
     260:	89 81       	ldd	r24, Y+1	; 0x01
     262:	9a 81       	ldd	r25, Y+2	; 0x02
     264:	fc 01       	movw	r30, r24
     266:	24 83       	std	Z+4, r18	; 0x04
     268:	00 00       	nop
     26a:	0f 90       	pop	r0
     26c:	0f 90       	pop	r0
     26e:	df 91       	pop	r29
     270:	cf 91       	pop	r28
     272:	08 95       	ret

00000274 <usart_set_mode>:
     274:	cf 93       	push	r28
     276:	df 93       	push	r29
     278:	00 d0       	rcall	.+0      	; 0x27a <usart_set_mode+0x6>
     27a:	cd b7       	in	r28, 0x3d	; 61
     27c:	de b7       	in	r29, 0x3e	; 62
     27e:	89 83       	std	Y+1, r24	; 0x01
     280:	9a 83       	std	Y+2, r25	; 0x02
     282:	6b 83       	std	Y+3, r22	; 0x03
     284:	89 81       	ldd	r24, Y+1	; 0x01
     286:	9a 81       	ldd	r25, Y+2	; 0x02
     288:	fc 01       	movw	r30, r24
     28a:	85 81       	ldd	r24, Z+5	; 0x05
     28c:	98 2f       	mov	r25, r24
     28e:	9f 73       	andi	r25, 0x3F	; 63
     290:	8b 81       	ldd	r24, Y+3	; 0x03
     292:	89 2b       	or	r24, r25
     294:	28 2f       	mov	r18, r24
     296:	89 81       	ldd	r24, Y+1	; 0x01
     298:	9a 81       	ldd	r25, Y+2	; 0x02
     29a:	fc 01       	movw	r30, r24
     29c:	25 83       	std	Z+5, r18	; 0x05
     29e:	00 00       	nop
     2a0:	23 96       	adiw	r28, 0x03	; 3
     2a2:	cd bf       	out	0x3d, r28	; 61
     2a4:	de bf       	out	0x3e, r29	; 62
     2a6:	df 91       	pop	r29
     2a8:	cf 91       	pop	r28
     2aa:	08 95       	ret

000002ac <usart_data_register_is_empty>:
     2ac:	cf 93       	push	r28
     2ae:	df 93       	push	r29
     2b0:	1f 92       	push	r1
     2b2:	1f 92       	push	r1
     2b4:	cd b7       	in	r28, 0x3d	; 61
     2b6:	de b7       	in	r29, 0x3e	; 62
     2b8:	89 83       	std	Y+1, r24	; 0x01
     2ba:	9a 83       	std	Y+2, r25	; 0x02
     2bc:	89 81       	ldd	r24, Y+1	; 0x01
     2be:	9a 81       	ldd	r25, Y+2	; 0x02
     2c0:	fc 01       	movw	r30, r24
     2c2:	81 81       	ldd	r24, Z+1	; 0x01
     2c4:	88 2f       	mov	r24, r24
     2c6:	90 e0       	ldi	r25, 0x00	; 0
     2c8:	80 72       	andi	r24, 0x20	; 32
     2ca:	99 27       	eor	r25, r25
     2cc:	21 e0       	ldi	r18, 0x01	; 1
     2ce:	89 2b       	or	r24, r25
     2d0:	09 f4       	brne	.+2      	; 0x2d4 <usart_data_register_is_empty+0x28>
     2d2:	20 e0       	ldi	r18, 0x00	; 0
     2d4:	82 2f       	mov	r24, r18
     2d6:	0f 90       	pop	r0
     2d8:	0f 90       	pop	r0
     2da:	df 91       	pop	r29
     2dc:	cf 91       	pop	r28
     2de:	08 95       	ret

000002e0 <usart_rx_is_complete>:
     2e0:	cf 93       	push	r28
     2e2:	df 93       	push	r29
     2e4:	1f 92       	push	r1
     2e6:	1f 92       	push	r1
     2e8:	cd b7       	in	r28, 0x3d	; 61
     2ea:	de b7       	in	r29, 0x3e	; 62
     2ec:	89 83       	std	Y+1, r24	; 0x01
     2ee:	9a 83       	std	Y+2, r25	; 0x02
     2f0:	89 81       	ldd	r24, Y+1	; 0x01
     2f2:	9a 81       	ldd	r25, Y+2	; 0x02
     2f4:	fc 01       	movw	r30, r24
     2f6:	81 81       	ldd	r24, Z+1	; 0x01
     2f8:	88 2f       	mov	r24, r24
     2fa:	90 e0       	ldi	r25, 0x00	; 0
     2fc:	80 78       	andi	r24, 0x80	; 128
     2fe:	99 27       	eor	r25, r25
     300:	21 e0       	ldi	r18, 0x01	; 1
     302:	89 2b       	or	r24, r25
     304:	09 f4       	brne	.+2      	; 0x308 <usart_rx_is_complete+0x28>
     306:	20 e0       	ldi	r18, 0x00	; 0
     308:	82 2f       	mov	r24, r18
     30a:	0f 90       	pop	r0
     30c:	0f 90       	pop	r0
     30e:	df 91       	pop	r29
     310:	cf 91       	pop	r28
     312:	08 95       	ret

00000314 <sysclk_get_main_hz>:
     314:	cf 93       	push	r28
     316:	df 93       	push	r29
     318:	cd b7       	in	r28, 0x3d	; 61
     31a:	de b7       	in	r29, 0x3e	; 62
     31c:	80 e1       	ldi	r24, 0x10	; 16
     31e:	95 e7       	ldi	r25, 0x75	; 117
     320:	a0 e7       	ldi	r26, 0x70	; 112
     322:	b0 e0       	ldi	r27, 0x00	; 0
     324:	bc 01       	movw	r22, r24
     326:	cd 01       	movw	r24, r26
     328:	df 91       	pop	r29
     32a:	cf 91       	pop	r28
     32c:	08 95       	ret

0000032e <sysclk_get_per4_hz>:
     32e:	cf 93       	push	r28
     330:	df 93       	push	r29
     332:	1f 92       	push	r1
     334:	cd b7       	in	r28, 0x3d	; 61
     336:	de b7       	in	r29, 0x3e	; 62
     338:	19 82       	std	Y+1, r1	; 0x01
     33a:	ec df       	rcall	.-40     	; 0x314 <sysclk_get_main_hz>
     33c:	dc 01       	movw	r26, r24
     33e:	cb 01       	movw	r24, r22
     340:	29 81       	ldd	r18, Y+1	; 0x01
     342:	22 2f       	mov	r18, r18
     344:	30 e0       	ldi	r19, 0x00	; 0
     346:	04 c0       	rjmp	.+8      	; 0x350 <sysclk_get_per4_hz+0x22>
     348:	b6 95       	lsr	r27
     34a:	a7 95       	ror	r26
     34c:	97 95       	ror	r25
     34e:	87 95       	ror	r24
     350:	2a 95       	dec	r18
     352:	d2 f7       	brpl	.-12     	; 0x348 <sysclk_get_per4_hz+0x1a>
     354:	bc 01       	movw	r22, r24
     356:	cd 01       	movw	r24, r26
     358:	0f 90       	pop	r0
     35a:	df 91       	pop	r29
     35c:	cf 91       	pop	r28
     35e:	08 95       	ret

00000360 <sysclk_get_per2_hz>:
     360:	cf 93       	push	r28
     362:	df 93       	push	r29
     364:	cd b7       	in	r28, 0x3d	; 61
     366:	de b7       	in	r29, 0x3e	; 62
     368:	e2 df       	rcall	.-60     	; 0x32e <sysclk_get_per4_hz>
     36a:	dc 01       	movw	r26, r24
     36c:	cb 01       	movw	r24, r22
     36e:	bc 01       	movw	r22, r24
     370:	cd 01       	movw	r24, r26
     372:	df 91       	pop	r29
     374:	cf 91       	pop	r28
     376:	08 95       	ret

00000378 <sysclk_get_per_hz>:
     378:	cf 93       	push	r28
     37a:	df 93       	push	r29
     37c:	cd b7       	in	r28, 0x3d	; 61
     37e:	de b7       	in	r29, 0x3e	; 62
     380:	ef df       	rcall	.-34     	; 0x360 <sysclk_get_per2_hz>
     382:	dc 01       	movw	r26, r24
     384:	cb 01       	movw	r24, r22
     386:	bc 01       	movw	r22, r24
     388:	cd 01       	movw	r24, r26
     38a:	df 91       	pop	r29
     38c:	cf 91       	pop	r28
     38e:	08 95       	ret

00000390 <sysclk_enable_peripheral_clock>:
     390:	cf 93       	push	r28
     392:	df 93       	push	r29
     394:	1f 92       	push	r1
     396:	1f 92       	push	r1
     398:	cd b7       	in	r28, 0x3d	; 61
     39a:	de b7       	in	r29, 0x3e	; 62
     39c:	89 83       	std	Y+1, r24	; 0x01
     39e:	9a 83       	std	Y+2, r25	; 0x02
     3a0:	89 81       	ldd	r24, Y+1	; 0x01
     3a2:	9a 81       	ldd	r25, Y+2	; 0x02
     3a4:	89 2b       	or	r24, r25
     3a6:	09 f4       	brne	.+2      	; 0x3aa <sysclk_enable_peripheral_clock+0x1a>
     3a8:	95 c0       	rjmp	.+298    	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
     3aa:	89 81       	ldd	r24, Y+1	; 0x01
     3ac:	9a 81       	ldd	r25, Y+2	; 0x02
     3ae:	81 15       	cp	r24, r1
     3b0:	94 40       	sbci	r25, 0x04	; 4
     3b2:	29 f4       	brne	.+10     	; 0x3be <sysclk_enable_peripheral_clock+0x2e>
     3b4:	64 e0       	ldi	r22, 0x04	; 4
     3b6:	80 e0       	ldi	r24, 0x00	; 0
     3b8:	0e 94 cd 13 	call	0x279a	; 0x279a <sysclk_enable_module>
     3bc:	8b c0       	rjmp	.+278    	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
     3be:	89 81       	ldd	r24, Y+1	; 0x01
     3c0:	9a 81       	ldd	r25, Y+2	; 0x02
     3c2:	80 38       	cpi	r24, 0x80	; 128
     3c4:	91 40       	sbci	r25, 0x01	; 1
     3c6:	29 f4       	brne	.+10     	; 0x3d2 <sysclk_enable_peripheral_clock+0x42>
     3c8:	62 e0       	ldi	r22, 0x02	; 2
     3ca:	80 e0       	ldi	r24, 0x00	; 0
     3cc:	0e 94 cd 13 	call	0x279a	; 0x279a <sysclk_enable_module>
     3d0:	81 c0       	rjmp	.+258    	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
     3d2:	89 81       	ldd	r24, Y+1	; 0x01
     3d4:	9a 81       	ldd	r25, Y+2	; 0x02
     3d6:	80 38       	cpi	r24, 0x80	; 128
     3d8:	93 40       	sbci	r25, 0x03	; 3
     3da:	29 f4       	brne	.+10     	; 0x3e6 <sysclk_enable_peripheral_clock+0x56>
     3dc:	61 e0       	ldi	r22, 0x01	; 1
     3de:	81 e0       	ldi	r24, 0x01	; 1
     3e0:	0e 94 cd 13 	call	0x279a	; 0x279a <sysclk_enable_module>
     3e4:	77 c0       	rjmp	.+238    	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
     3e6:	89 81       	ldd	r24, Y+1	; 0x01
     3e8:	9a 81       	ldd	r25, Y+2	; 0x02
     3ea:	81 15       	cp	r24, r1
     3ec:	92 40       	sbci	r25, 0x02	; 2
     3ee:	29 f4       	brne	.+10     	; 0x3fa <sysclk_enable_peripheral_clock+0x6a>
     3f0:	62 e0       	ldi	r22, 0x02	; 2
     3f2:	81 e0       	ldi	r24, 0x01	; 1
     3f4:	0e 94 cd 13 	call	0x279a	; 0x279a <sysclk_enable_module>
     3f8:	6d c0       	rjmp	.+218    	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
     3fa:	89 81       	ldd	r24, Y+1	; 0x01
     3fc:	9a 81       	ldd	r25, Y+2	; 0x02
     3fe:	81 15       	cp	r24, r1
     400:	98 40       	sbci	r25, 0x08	; 8
     402:	29 f4       	brne	.+10     	; 0x40e <__LOCK_REGION_LENGTH__+0xe>
     404:	61 e0       	ldi	r22, 0x01	; 1
     406:	83 e0       	ldi	r24, 0x03	; 3
     408:	0e 94 cd 13 	call	0x279a	; 0x279a <sysclk_enable_module>
     40c:	63 c0       	rjmp	.+198    	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
     40e:	89 81       	ldd	r24, Y+1	; 0x01
     410:	9a 81       	ldd	r25, Y+2	; 0x02
     412:	81 15       	cp	r24, r1
     414:	99 40       	sbci	r25, 0x09	; 9
     416:	29 f4       	brne	.+10     	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
     418:	61 e0       	ldi	r22, 0x01	; 1
     41a:	84 e0       	ldi	r24, 0x04	; 4
     41c:	0e 94 cd 13 	call	0x279a	; 0x279a <sysclk_enable_module>
     420:	59 c0       	rjmp	.+178    	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
     422:	89 81       	ldd	r24, Y+1	; 0x01
     424:	9a 81       	ldd	r25, Y+2	; 0x02
     426:	81 15       	cp	r24, r1
     428:	9a 40       	sbci	r25, 0x0A	; 10
     42a:	29 f4       	brne	.+10     	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     42c:	61 e0       	ldi	r22, 0x01	; 1
     42e:	85 e0       	ldi	r24, 0x05	; 5
     430:	0e 94 cd 13 	call	0x279a	; 0x279a <sysclk_enable_module>
     434:	4f c0       	rjmp	.+158    	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
     436:	89 81       	ldd	r24, Y+1	; 0x01
     438:	9a 81       	ldd	r25, Y+2	; 0x02
     43a:	80 34       	cpi	r24, 0x40	; 64
     43c:	98 40       	sbci	r25, 0x08	; 8
     43e:	29 f4       	brne	.+10     	; 0x44a <__LOCK_REGION_LENGTH__+0x4a>
     440:	62 e0       	ldi	r22, 0x02	; 2
     442:	83 e0       	ldi	r24, 0x03	; 3
     444:	0e 94 cd 13 	call	0x279a	; 0x279a <sysclk_enable_module>
     448:	45 c0       	rjmp	.+138    	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
     44a:	89 81       	ldd	r24, Y+1	; 0x01
     44c:	9a 81       	ldd	r25, Y+2	; 0x02
     44e:	80 39       	cpi	r24, 0x90	; 144
     450:	98 40       	sbci	r25, 0x08	; 8
     452:	29 f4       	brne	.+10     	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
     454:	64 e0       	ldi	r22, 0x04	; 4
     456:	83 e0       	ldi	r24, 0x03	; 3
     458:	0e 94 cd 13 	call	0x279a	; 0x279a <sysclk_enable_module>
     45c:	3b c0       	rjmp	.+118    	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
     45e:	89 81       	ldd	r24, Y+1	; 0x01
     460:	9a 81       	ldd	r25, Y+2	; 0x02
     462:	80 3c       	cpi	r24, 0xC0	; 192
     464:	98 40       	sbci	r25, 0x08	; 8
     466:	29 f4       	brne	.+10     	; 0x472 <__LOCK_REGION_LENGTH__+0x72>
     468:	68 e0       	ldi	r22, 0x08	; 8
     46a:	83 e0       	ldi	r24, 0x03	; 3
     46c:	0e 94 cd 13 	call	0x279a	; 0x279a <sysclk_enable_module>
     470:	31 c0       	rjmp	.+98     	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
     472:	89 81       	ldd	r24, Y+1	; 0x01
     474:	9a 81       	ldd	r25, Y+2	; 0x02
     476:	80 3c       	cpi	r24, 0xC0	; 192
     478:	99 40       	sbci	r25, 0x09	; 9
     47a:	29 f4       	brne	.+10     	; 0x486 <__LOCK_REGION_LENGTH__+0x86>
     47c:	68 e0       	ldi	r22, 0x08	; 8
     47e:	84 e0       	ldi	r24, 0x04	; 4
     480:	0e 94 cd 13 	call	0x279a	; 0x279a <sysclk_enable_module>
     484:	27 c0       	rjmp	.+78     	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
     486:	89 81       	ldd	r24, Y+1	; 0x01
     488:	9a 81       	ldd	r25, Y+2	; 0x02
     48a:	80 3a       	cpi	r24, 0xA0	; 160
     48c:	98 40       	sbci	r25, 0x08	; 8
     48e:	29 f4       	brne	.+10     	; 0x49a <__LOCK_REGION_LENGTH__+0x9a>
     490:	60 e1       	ldi	r22, 0x10	; 16
     492:	83 e0       	ldi	r24, 0x03	; 3
     494:	0e 94 cd 13 	call	0x279a	; 0x279a <sysclk_enable_module>
     498:	1d c0       	rjmp	.+58     	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
     49a:	89 81       	ldd	r24, Y+1	; 0x01
     49c:	9a 81       	ldd	r25, Y+2	; 0x02
     49e:	80 3a       	cpi	r24, 0xA0	; 160
     4a0:	99 40       	sbci	r25, 0x09	; 9
     4a2:	29 f4       	brne	.+10     	; 0x4ae <__LOCK_REGION_LENGTH__+0xae>
     4a4:	60 e1       	ldi	r22, 0x10	; 16
     4a6:	84 e0       	ldi	r24, 0x04	; 4
     4a8:	0e 94 cd 13 	call	0x279a	; 0x279a <sysclk_enable_module>
     4ac:	13 c0       	rjmp	.+38     	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
     4ae:	89 81       	ldd	r24, Y+1	; 0x01
     4b0:	9a 81       	ldd	r25, Y+2	; 0x02
     4b2:	80 38       	cpi	r24, 0x80	; 128
     4b4:	94 40       	sbci	r25, 0x04	; 4
     4b6:	29 f4       	brne	.+10     	; 0x4c2 <__LOCK_REGION_LENGTH__+0xc2>
     4b8:	60 e4       	ldi	r22, 0x40	; 64
     4ba:	83 e0       	ldi	r24, 0x03	; 3
     4bc:	0e 94 cd 13 	call	0x279a	; 0x279a <sysclk_enable_module>
     4c0:	09 c0       	rjmp	.+18     	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
     4c2:	89 81       	ldd	r24, Y+1	; 0x01
     4c4:	9a 81       	ldd	r25, Y+2	; 0x02
     4c6:	80 3a       	cpi	r24, 0xA0	; 160
     4c8:	94 40       	sbci	r25, 0x04	; 4
     4ca:	21 f4       	brne	.+8      	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
     4cc:	60 e4       	ldi	r22, 0x40	; 64
     4ce:	85 e0       	ldi	r24, 0x05	; 5
     4d0:	0e 94 cd 13 	call	0x279a	; 0x279a <sysclk_enable_module>
     4d4:	00 00       	nop
     4d6:	0f 90       	pop	r0
     4d8:	0f 90       	pop	r0
     4da:	df 91       	pop	r29
     4dc:	cf 91       	pop	r28
     4de:	08 95       	ret

000004e0 <usart_init_rs232>:
     4e0:	0f 93       	push	r16
     4e2:	1f 93       	push	r17
     4e4:	cf 93       	push	r28
     4e6:	df 93       	push	r29
     4e8:	cd b7       	in	r28, 0x3d	; 61
     4ea:	de b7       	in	r29, 0x3e	; 62
     4ec:	25 97       	sbiw	r28, 0x05	; 5
     4ee:	cd bf       	out	0x3d, r28	; 61
     4f0:	de bf       	out	0x3e, r29	; 62
     4f2:	8a 83       	std	Y+2, r24	; 0x02
     4f4:	9b 83       	std	Y+3, r25	; 0x03
     4f6:	6c 83       	std	Y+4, r22	; 0x04
     4f8:	7d 83       	std	Y+5, r23	; 0x05
     4fa:	8a 81       	ldd	r24, Y+2	; 0x02
     4fc:	9b 81       	ldd	r25, Y+3	; 0x03
     4fe:	48 df       	rcall	.-368    	; 0x390 <sysclk_enable_peripheral_clock>
     500:	8a 81       	ldd	r24, Y+2	; 0x02
     502:	9b 81       	ldd	r25, Y+3	; 0x03
     504:	60 e0       	ldi	r22, 0x00	; 0
     506:	b6 de       	rcall	.-660    	; 0x274 <usart_set_mode>
     508:	8c 81       	ldd	r24, Y+4	; 0x04
     50a:	9d 81       	ldd	r25, Y+5	; 0x05
     50c:	fc 01       	movw	r30, r24
     50e:	26 81       	ldd	r18, Z+6	; 0x06
     510:	8c 81       	ldd	r24, Y+4	; 0x04
     512:	9d 81       	ldd	r25, Y+5	; 0x05
     514:	fc 01       	movw	r30, r24
     516:	45 81       	ldd	r20, Z+5	; 0x05
     518:	8c 81       	ldd	r24, Y+4	; 0x04
     51a:	9d 81       	ldd	r25, Y+5	; 0x05
     51c:	fc 01       	movw	r30, r24
     51e:	34 81       	ldd	r19, Z+4	; 0x04
     520:	8a 81       	ldd	r24, Y+2	; 0x02
     522:	9b 81       	ldd	r25, Y+3	; 0x03
     524:	63 2f       	mov	r22, r19
     526:	6b de       	rcall	.-810    	; 0x1fe <usart_format_set>
     528:	27 df       	rcall	.-434    	; 0x378 <sysclk_get_per_hz>
     52a:	9b 01       	movw	r18, r22
     52c:	ac 01       	movw	r20, r24
     52e:	8c 81       	ldd	r24, Y+4	; 0x04
     530:	9d 81       	ldd	r25, Y+5	; 0x05
     532:	fc 01       	movw	r30, r24
     534:	80 81       	ld	r24, Z
     536:	91 81       	ldd	r25, Z+1	; 0x01
     538:	a2 81       	ldd	r26, Z+2	; 0x02
     53a:	b3 81       	ldd	r27, Z+3	; 0x03
     53c:	ea 81       	ldd	r30, Y+2	; 0x02
     53e:	fb 81       	ldd	r31, Y+3	; 0x03
     540:	89 01       	movw	r16, r18
     542:	9a 01       	movw	r18, r20
     544:	ac 01       	movw	r20, r24
     546:	bd 01       	movw	r22, r26
     548:	cf 01       	movw	r24, r30
     54a:	48 d0       	rcall	.+144    	; 0x5dc <usart_set_baudrate>
     54c:	89 83       	std	Y+1, r24	; 0x01
     54e:	8a 81       	ldd	r24, Y+2	; 0x02
     550:	9b 81       	ldd	r25, Y+3	; 0x03
     552:	78 de       	rcall	.-784    	; 0x244 <usart_tx_enable>
     554:	8a 81       	ldd	r24, Y+2	; 0x02
     556:	9b 81       	ldd	r25, Y+3	; 0x03
     558:	3a de       	rcall	.-908    	; 0x1ce <usart_rx_enable>
     55a:	89 81       	ldd	r24, Y+1	; 0x01
     55c:	25 96       	adiw	r28, 0x05	; 5
     55e:	cd bf       	out	0x3d, r28	; 61
     560:	de bf       	out	0x3e, r29	; 62
     562:	df 91       	pop	r29
     564:	cf 91       	pop	r28
     566:	1f 91       	pop	r17
     568:	0f 91       	pop	r16
     56a:	08 95       	ret

0000056c <usart_putchar>:
     56c:	cf 93       	push	r28
     56e:	df 93       	push	r29
     570:	00 d0       	rcall	.+0      	; 0x572 <usart_putchar+0x6>
     572:	cd b7       	in	r28, 0x3d	; 61
     574:	de b7       	in	r29, 0x3e	; 62
     576:	89 83       	std	Y+1, r24	; 0x01
     578:	9a 83       	std	Y+2, r25	; 0x02
     57a:	6b 83       	std	Y+3, r22	; 0x03
     57c:	00 00       	nop
     57e:	89 81       	ldd	r24, Y+1	; 0x01
     580:	9a 81       	ldd	r25, Y+2	; 0x02
     582:	94 de       	rcall	.-728    	; 0x2ac <usart_data_register_is_empty>
     584:	98 2f       	mov	r25, r24
     586:	81 e0       	ldi	r24, 0x01	; 1
     588:	89 27       	eor	r24, r25
     58a:	88 23       	and	r24, r24
     58c:	c1 f7       	brne	.-16     	; 0x57e <usart_putchar+0x12>
     58e:	89 81       	ldd	r24, Y+1	; 0x01
     590:	9a 81       	ldd	r25, Y+2	; 0x02
     592:	2b 81       	ldd	r18, Y+3	; 0x03
     594:	fc 01       	movw	r30, r24
     596:	20 83       	st	Z, r18
     598:	80 e0       	ldi	r24, 0x00	; 0
     59a:	90 e0       	ldi	r25, 0x00	; 0
     59c:	23 96       	adiw	r28, 0x03	; 3
     59e:	cd bf       	out	0x3d, r28	; 61
     5a0:	de bf       	out	0x3e, r29	; 62
     5a2:	df 91       	pop	r29
     5a4:	cf 91       	pop	r28
     5a6:	08 95       	ret

000005a8 <usart_getchar>:
     5a8:	cf 93       	push	r28
     5aa:	df 93       	push	r29
     5ac:	1f 92       	push	r1
     5ae:	1f 92       	push	r1
     5b0:	cd b7       	in	r28, 0x3d	; 61
     5b2:	de b7       	in	r29, 0x3e	; 62
     5b4:	89 83       	std	Y+1, r24	; 0x01
     5b6:	9a 83       	std	Y+2, r25	; 0x02
     5b8:	00 00       	nop
     5ba:	89 81       	ldd	r24, Y+1	; 0x01
     5bc:	9a 81       	ldd	r25, Y+2	; 0x02
     5be:	90 de       	rcall	.-736    	; 0x2e0 <usart_rx_is_complete>
     5c0:	98 2f       	mov	r25, r24
     5c2:	81 e0       	ldi	r24, 0x01	; 1
     5c4:	89 27       	eor	r24, r25
     5c6:	88 23       	and	r24, r24
     5c8:	c1 f7       	brne	.-16     	; 0x5ba <usart_getchar+0x12>
     5ca:	89 81       	ldd	r24, Y+1	; 0x01
     5cc:	9a 81       	ldd	r25, Y+2	; 0x02
     5ce:	fc 01       	movw	r30, r24
     5d0:	80 81       	ld	r24, Z
     5d2:	0f 90       	pop	r0
     5d4:	0f 90       	pop	r0
     5d6:	df 91       	pop	r29
     5d8:	cf 91       	pop	r28
     5da:	08 95       	ret

000005dc <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     5dc:	ef 92       	push	r14
     5de:	ff 92       	push	r15
     5e0:	0f 93       	push	r16
     5e2:	1f 93       	push	r17
     5e4:	cf 93       	push	r28
     5e6:	df 93       	push	r29
     5e8:	cd b7       	in	r28, 0x3d	; 61
     5ea:	de b7       	in	r29, 0x3e	; 62
     5ec:	6f 97       	sbiw	r28, 0x1f	; 31
     5ee:	cd bf       	out	0x3d, r28	; 61
     5f0:	de bf       	out	0x3e, r29	; 62
     5f2:	8e 8b       	std	Y+22, r24	; 0x16
     5f4:	9f 8b       	std	Y+23, r25	; 0x17
     5f6:	48 8f       	std	Y+24, r20	; 0x18
     5f8:	59 8f       	std	Y+25, r21	; 0x19
     5fa:	6a 8f       	std	Y+26, r22	; 0x1a
     5fc:	7b 8f       	std	Y+27, r23	; 0x1b
     5fe:	0c 8f       	std	Y+28, r16	; 0x1c
     600:	1d 8f       	std	Y+29, r17	; 0x1d
     602:	2e 8f       	std	Y+30, r18	; 0x1e
     604:	3f 8f       	std	Y+31, r19	; 0x1f

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
     606:	8c 8d       	ldd	r24, Y+28	; 0x1c
     608:	9d 8d       	ldd	r25, Y+29	; 0x1d
     60a:	ae 8d       	ldd	r26, Y+30	; 0x1e
     60c:	bf 8d       	ldd	r27, Y+31	; 0x1f
     60e:	68 94       	set
     610:	12 f8       	bld	r1, 2
     612:	b6 95       	lsr	r27
     614:	a7 95       	ror	r26
     616:	97 95       	ror	r25
     618:	87 95       	ror	r24
     61a:	16 94       	lsr	r1
     61c:	d1 f7       	brne	.-12     	; 0x612 <usart_set_baudrate+0x36>
     61e:	8e 87       	std	Y+14, r24	; 0x0e
     620:	9f 87       	std	Y+15, r25	; 0x0f
     622:	a8 8b       	std	Y+16, r26	; 0x10
     624:	b9 8b       	std	Y+17, r27	; 0x11
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
     626:	8c 8d       	ldd	r24, Y+28	; 0x1c
     628:	9d 8d       	ldd	r25, Y+29	; 0x1d
     62a:	ae 8d       	ldd	r26, Y+30	; 0x1e
     62c:	bf 8d       	ldd	r27, Y+31	; 0x1f
     62e:	07 2e       	mov	r0, r23
     630:	76 e1       	ldi	r23, 0x16	; 22
     632:	b6 95       	lsr	r27
     634:	a7 95       	ror	r26
     636:	97 95       	ror	r25
     638:	87 95       	ror	r24
     63a:	7a 95       	dec	r23
     63c:	d1 f7       	brne	.-12     	; 0x632 <usart_set_baudrate+0x56>
     63e:	70 2d       	mov	r23, r0
     640:	8a 87       	std	Y+10, r24	; 0x0a
     642:	9b 87       	std	Y+11, r25	; 0x0b
     644:	ac 87       	std	Y+12, r26	; 0x0c
     646:	bd 87       	std	Y+13, r27	; 0x0d

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     648:	8e 89       	ldd	r24, Y+22	; 0x16
     64a:	9f 89       	ldd	r25, Y+23	; 0x17
     64c:	fc 01       	movw	r30, r24
     64e:	84 81       	ldd	r24, Z+4	; 0x04
     650:	88 2f       	mov	r24, r24
     652:	90 e0       	ldi	r25, 0x00	; 0
     654:	84 70       	andi	r24, 0x04	; 4
     656:	99 27       	eor	r25, r25
     658:	89 2b       	or	r24, r25
     65a:	c1 f4       	brne	.+48     	; 0x68c <usart_set_baudrate+0xb0>
		max_rate /= 2;
     65c:	8e 85       	ldd	r24, Y+14	; 0x0e
     65e:	9f 85       	ldd	r25, Y+15	; 0x0f
     660:	a8 89       	ldd	r26, Y+16	; 0x10
     662:	b9 89       	ldd	r27, Y+17	; 0x11
     664:	b6 95       	lsr	r27
     666:	a7 95       	ror	r26
     668:	97 95       	ror	r25
     66a:	87 95       	ror	r24
     66c:	8e 87       	std	Y+14, r24	; 0x0e
     66e:	9f 87       	std	Y+15, r25	; 0x0f
     670:	a8 8b       	std	Y+16, r26	; 0x10
     672:	b9 8b       	std	Y+17, r27	; 0x11
		min_rate /= 2;
     674:	8a 85       	ldd	r24, Y+10	; 0x0a
     676:	9b 85       	ldd	r25, Y+11	; 0x0b
     678:	ac 85       	ldd	r26, Y+12	; 0x0c
     67a:	bd 85       	ldd	r27, Y+13	; 0x0d
     67c:	b6 95       	lsr	r27
     67e:	a7 95       	ror	r26
     680:	97 95       	ror	r25
     682:	87 95       	ror	r24
     684:	8a 87       	std	Y+10, r24	; 0x0a
     686:	9b 87       	std	Y+11, r25	; 0x0b
     688:	ac 87       	std	Y+12, r26	; 0x0c
     68a:	bd 87       	std	Y+13, r27	; 0x0d
	}

	if ((baud > max_rate) || (baud < min_rate)) {
     68c:	28 8d       	ldd	r18, Y+24	; 0x18
     68e:	39 8d       	ldd	r19, Y+25	; 0x19
     690:	4a 8d       	ldd	r20, Y+26	; 0x1a
     692:	5b 8d       	ldd	r21, Y+27	; 0x1b
     694:	8e 85       	ldd	r24, Y+14	; 0x0e
     696:	9f 85       	ldd	r25, Y+15	; 0x0f
     698:	a8 89       	ldd	r26, Y+16	; 0x10
     69a:	b9 89       	ldd	r27, Y+17	; 0x11
     69c:	82 17       	cp	r24, r18
     69e:	93 07       	cpc	r25, r19
     6a0:	a4 07       	cpc	r26, r20
     6a2:	b5 07       	cpc	r27, r21
     6a4:	68 f0       	brcs	.+26     	; 0x6c0 <usart_set_baudrate+0xe4>
     6a6:	28 8d       	ldd	r18, Y+24	; 0x18
     6a8:	39 8d       	ldd	r19, Y+25	; 0x19
     6aa:	4a 8d       	ldd	r20, Y+26	; 0x1a
     6ac:	5b 8d       	ldd	r21, Y+27	; 0x1b
     6ae:	8a 85       	ldd	r24, Y+10	; 0x0a
     6b0:	9b 85       	ldd	r25, Y+11	; 0x0b
     6b2:	ac 85       	ldd	r26, Y+12	; 0x0c
     6b4:	bd 85       	ldd	r27, Y+13	; 0x0d
     6b6:	28 17       	cp	r18, r24
     6b8:	39 07       	cpc	r19, r25
     6ba:	4a 07       	cpc	r20, r26
     6bc:	5b 07       	cpc	r21, r27
     6be:	10 f4       	brcc	.+4      	; 0x6c4 <usart_set_baudrate+0xe8>
		return false;
     6c0:	80 e0       	ldi	r24, 0x00	; 0
     6c2:	40 c1       	rjmp	.+640    	; 0x944 <usart_set_baudrate+0x368>
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     6c4:	8e 89       	ldd	r24, Y+22	; 0x16
     6c6:	9f 89       	ldd	r25, Y+23	; 0x17
     6c8:	fc 01       	movw	r30, r24
     6ca:	84 81       	ldd	r24, Z+4	; 0x04
     6cc:	88 2f       	mov	r24, r24
     6ce:	90 e0       	ldi	r25, 0x00	; 0
     6d0:	84 70       	andi	r24, 0x04	; 4
     6d2:	99 27       	eor	r25, r25
     6d4:	89 2b       	or	r24, r25
     6d6:	61 f4       	brne	.+24     	; 0x6f0 <usart_set_baudrate+0x114>
		baud *= 2;
     6d8:	88 8d       	ldd	r24, Y+24	; 0x18
     6da:	99 8d       	ldd	r25, Y+25	; 0x19
     6dc:	aa 8d       	ldd	r26, Y+26	; 0x1a
     6de:	bb 8d       	ldd	r27, Y+27	; 0x1b
     6e0:	88 0f       	add	r24, r24
     6e2:	99 1f       	adc	r25, r25
     6e4:	aa 1f       	adc	r26, r26
     6e6:	bb 1f       	adc	r27, r27
     6e8:	88 8f       	std	Y+24, r24	; 0x18
     6ea:	99 8f       	std	Y+25, r25	; 0x19
     6ec:	aa 8f       	std	Y+26, r26	; 0x1a
     6ee:	bb 8f       	std	Y+27, r27	; 0x1b
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
     6f0:	8f ef       	ldi	r24, 0xFF	; 255
     6f2:	90 e0       	ldi	r25, 0x00	; 0
     6f4:	a0 e0       	ldi	r26, 0x00	; 0
     6f6:	b0 e0       	ldi	r27, 0x00	; 0
     6f8:	8e 83       	std	Y+6, r24	; 0x06
     6fa:	9f 83       	std	Y+7, r25	; 0x07
     6fc:	a8 87       	std	Y+8, r26	; 0x08
     6fe:	b9 87       	std	Y+9, r27	; 0x09
	ratio = cpu_hz / baud;
     700:	8c 8d       	ldd	r24, Y+28	; 0x1c
     702:	9d 8d       	ldd	r25, Y+29	; 0x1d
     704:	ae 8d       	ldd	r26, Y+30	; 0x1e
     706:	bf 8d       	ldd	r27, Y+31	; 0x1f
     708:	28 8d       	ldd	r18, Y+24	; 0x18
     70a:	39 8d       	ldd	r19, Y+25	; 0x19
     70c:	4a 8d       	ldd	r20, Y+26	; 0x1a
     70e:	5b 8d       	ldd	r21, Y+27	; 0x1b
     710:	bc 01       	movw	r22, r24
     712:	cd 01       	movw	r24, r26
     714:	0e 94 21 1c 	call	0x3842	; 0x3842 <__udivmodsi4>
     718:	da 01       	movw	r26, r20
     71a:	c9 01       	movw	r24, r18
     71c:	8a 8b       	std	Y+18, r24	; 0x12
     71e:	9b 8b       	std	Y+19, r25	; 0x13
     720:	ac 8b       	std	Y+20, r26	; 0x14
     722:	bd 8b       	std	Y+21, r27	; 0x15

	for (exp = -7; exp < 7; exp++) {
     724:	89 ef       	ldi	r24, 0xF9	; 249
     726:	89 83       	std	Y+1, r24	; 0x01
     728:	28 c0       	rjmp	.+80     	; 0x77a <usart_set_baudrate+0x19e>
		if (ratio < limit) {
     72a:	2a 89       	ldd	r18, Y+18	; 0x12
     72c:	3b 89       	ldd	r19, Y+19	; 0x13
     72e:	4c 89       	ldd	r20, Y+20	; 0x14
     730:	5d 89       	ldd	r21, Y+21	; 0x15
     732:	8e 81       	ldd	r24, Y+6	; 0x06
     734:	9f 81       	ldd	r25, Y+7	; 0x07
     736:	a8 85       	ldd	r26, Y+8	; 0x08
     738:	b9 85       	ldd	r27, Y+9	; 0x09
     73a:	28 17       	cp	r18, r24
     73c:	39 07       	cpc	r19, r25
     73e:	4a 07       	cpc	r20, r26
     740:	5b 07       	cpc	r21, r27
     742:	f8 f0       	brcs	.+62     	; 0x782 <usart_set_baudrate+0x1a6>
			break;
		}

		limit <<= 1;
     744:	8e 81       	ldd	r24, Y+6	; 0x06
     746:	9f 81       	ldd	r25, Y+7	; 0x07
     748:	a8 85       	ldd	r26, Y+8	; 0x08
     74a:	b9 85       	ldd	r27, Y+9	; 0x09
     74c:	88 0f       	add	r24, r24
     74e:	99 1f       	adc	r25, r25
     750:	aa 1f       	adc	r26, r26
     752:	bb 1f       	adc	r27, r27
     754:	8e 83       	std	Y+6, r24	; 0x06
     756:	9f 83       	std	Y+7, r25	; 0x07
     758:	a8 87       	std	Y+8, r26	; 0x08
     75a:	b9 87       	std	Y+9, r27	; 0x09

		if (exp < -3) {
     75c:	89 81       	ldd	r24, Y+1	; 0x01
     75e:	8d 3f       	cpi	r24, 0xFD	; 253
     760:	4c f4       	brge	.+18     	; 0x774 <usart_set_baudrate+0x198>
			limit |= 1;
     762:	8e 81       	ldd	r24, Y+6	; 0x06
     764:	9f 81       	ldd	r25, Y+7	; 0x07
     766:	a8 85       	ldd	r26, Y+8	; 0x08
     768:	b9 85       	ldd	r27, Y+9	; 0x09
     76a:	81 60       	ori	r24, 0x01	; 1
     76c:	8e 83       	std	Y+6, r24	; 0x06
     76e:	9f 83       	std	Y+7, r25	; 0x07
     770:	a8 87       	std	Y+8, r26	; 0x08
     772:	b9 87       	std	Y+9, r27	; 0x09

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     774:	89 81       	ldd	r24, Y+1	; 0x01
     776:	8f 5f       	subi	r24, 0xFF	; 255
     778:	89 83       	std	Y+1, r24	; 0x01
     77a:	89 81       	ldd	r24, Y+1	; 0x01
     77c:	87 30       	cpi	r24, 0x07	; 7
     77e:	ac f2       	brlt	.-86     	; 0x72a <usart_set_baudrate+0x14e>
     780:	01 c0       	rjmp	.+2      	; 0x784 <usart_set_baudrate+0x1a8>
		if (ratio < limit) {
			break;
     782:	00 00       	nop
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
     784:	89 81       	ldd	r24, Y+1	; 0x01
     786:	88 23       	and	r24, r24
     788:	0c f0       	brlt	.+2      	; 0x78c <usart_set_baudrate+0x1b0>
     78a:	8a c0       	rjmp	.+276    	; 0x8a0 <usart_set_baudrate+0x2c4>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     78c:	88 8d       	ldd	r24, Y+24	; 0x18
     78e:	99 8d       	ldd	r25, Y+25	; 0x19
     790:	aa 8d       	ldd	r26, Y+26	; 0x1a
     792:	bb 8d       	ldd	r27, Y+27	; 0x1b
     794:	88 0f       	add	r24, r24
     796:	99 1f       	adc	r25, r25
     798:	aa 1f       	adc	r26, r26
     79a:	bb 1f       	adc	r27, r27
     79c:	88 0f       	add	r24, r24
     79e:	99 1f       	adc	r25, r25
     7a0:	aa 1f       	adc	r26, r26
     7a2:	bb 1f       	adc	r27, r27
     7a4:	88 0f       	add	r24, r24
     7a6:	99 1f       	adc	r25, r25
     7a8:	aa 1f       	adc	r26, r26
     7aa:	bb 1f       	adc	r27, r27
     7ac:	9c 01       	movw	r18, r24
     7ae:	ad 01       	movw	r20, r26
     7b0:	8c 8d       	ldd	r24, Y+28	; 0x1c
     7b2:	9d 8d       	ldd	r25, Y+29	; 0x1d
     7b4:	ae 8d       	ldd	r26, Y+30	; 0x1e
     7b6:	bf 8d       	ldd	r27, Y+31	; 0x1f
     7b8:	82 1b       	sub	r24, r18
     7ba:	93 0b       	sbc	r25, r19
     7bc:	a4 0b       	sbc	r26, r20
     7be:	b5 0b       	sbc	r27, r21
     7c0:	8c 8f       	std	Y+28, r24	; 0x1c
     7c2:	9d 8f       	std	Y+29, r25	; 0x1d
     7c4:	ae 8f       	std	Y+30, r26	; 0x1e
     7c6:	bf 8f       	std	Y+31, r27	; 0x1f
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
     7c8:	89 81       	ldd	r24, Y+1	; 0x01
     7ca:	8e 3f       	cpi	r24, 0xFE	; 254
     7cc:	94 f5       	brge	.+100    	; 0x832 <usart_set_baudrate+0x256>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
     7ce:	89 81       	ldd	r24, Y+1	; 0x01
     7d0:	08 2e       	mov	r0, r24
     7d2:	00 0c       	add	r0, r0
     7d4:	99 0b       	sbc	r25, r25
     7d6:	2d ef       	ldi	r18, 0xFD	; 253
     7d8:	3f ef       	ldi	r19, 0xFF	; 255
     7da:	28 1b       	sub	r18, r24
     7dc:	39 0b       	sbc	r19, r25
     7de:	8c 8d       	ldd	r24, Y+28	; 0x1c
     7e0:	9d 8d       	ldd	r25, Y+29	; 0x1d
     7e2:	ae 8d       	ldd	r26, Y+30	; 0x1e
     7e4:	bf 8d       	ldd	r27, Y+31	; 0x1f
     7e6:	7c 01       	movw	r14, r24
     7e8:	8d 01       	movw	r16, r26
     7ea:	04 c0       	rjmp	.+8      	; 0x7f4 <usart_set_baudrate+0x218>
     7ec:	ee 0c       	add	r14, r14
     7ee:	ff 1c       	adc	r15, r15
     7f0:	00 1f       	adc	r16, r16
     7f2:	11 1f       	adc	r17, r17
     7f4:	2a 95       	dec	r18
     7f6:	d2 f7       	brpl	.-12     	; 0x7ec <usart_set_baudrate+0x210>
     7f8:	a8 01       	movw	r20, r16
     7fa:	97 01       	movw	r18, r14
     7fc:	88 8d       	ldd	r24, Y+24	; 0x18
     7fe:	99 8d       	ldd	r25, Y+25	; 0x19
     800:	aa 8d       	ldd	r26, Y+26	; 0x1a
     802:	bb 8d       	ldd	r27, Y+27	; 0x1b
     804:	b6 95       	lsr	r27
     806:	a7 95       	ror	r26
     808:	97 95       	ror	r25
     80a:	87 95       	ror	r24
     80c:	82 0f       	add	r24, r18
     80e:	93 1f       	adc	r25, r19
     810:	a4 1f       	adc	r26, r20
     812:	b5 1f       	adc	r27, r21
     814:	28 8d       	ldd	r18, Y+24	; 0x18
     816:	39 8d       	ldd	r19, Y+25	; 0x19
     818:	4a 8d       	ldd	r20, Y+26	; 0x1a
     81a:	5b 8d       	ldd	r21, Y+27	; 0x1b
     81c:	bc 01       	movw	r22, r24
     81e:	cd 01       	movw	r24, r26
     820:	0e 94 21 1c 	call	0x3842	; 0x3842 <__udivmodsi4>
     824:	da 01       	movw	r26, r20
     826:	c9 01       	movw	r24, r18
     828:	8a 83       	std	Y+2, r24	; 0x02
     82a:	9b 83       	std	Y+3, r25	; 0x03
     82c:	ac 83       	std	Y+4, r26	; 0x04
     82e:	bd 83       	std	Y+5, r27	; 0x05
     830:	70 c0       	rjmp	.+224    	; 0x912 <usart_set_baudrate+0x336>
		} else {
			baud <<= exp + 3;
     832:	89 81       	ldd	r24, Y+1	; 0x01
     834:	08 2e       	mov	r0, r24
     836:	00 0c       	add	r0, r0
     838:	99 0b       	sbc	r25, r25
     83a:	9c 01       	movw	r18, r24
     83c:	2d 5f       	subi	r18, 0xFD	; 253
     83e:	3f 4f       	sbci	r19, 0xFF	; 255
     840:	88 8d       	ldd	r24, Y+24	; 0x18
     842:	99 8d       	ldd	r25, Y+25	; 0x19
     844:	aa 8d       	ldd	r26, Y+26	; 0x1a
     846:	bb 8d       	ldd	r27, Y+27	; 0x1b
     848:	04 c0       	rjmp	.+8      	; 0x852 <usart_set_baudrate+0x276>
     84a:	88 0f       	add	r24, r24
     84c:	99 1f       	adc	r25, r25
     84e:	aa 1f       	adc	r26, r26
     850:	bb 1f       	adc	r27, r27
     852:	2a 95       	dec	r18
     854:	d2 f7       	brpl	.-12     	; 0x84a <usart_set_baudrate+0x26e>
     856:	88 8f       	std	Y+24, r24	; 0x18
     858:	99 8f       	std	Y+25, r25	; 0x19
     85a:	aa 8f       	std	Y+26, r26	; 0x1a
     85c:	bb 8f       	std	Y+27, r27	; 0x1b
			div = (cpu_hz + baud / 2) / baud;
     85e:	88 8d       	ldd	r24, Y+24	; 0x18
     860:	99 8d       	ldd	r25, Y+25	; 0x19
     862:	aa 8d       	ldd	r26, Y+26	; 0x1a
     864:	bb 8d       	ldd	r27, Y+27	; 0x1b
     866:	9c 01       	movw	r18, r24
     868:	ad 01       	movw	r20, r26
     86a:	56 95       	lsr	r21
     86c:	47 95       	ror	r20
     86e:	37 95       	ror	r19
     870:	27 95       	ror	r18
     872:	8c 8d       	ldd	r24, Y+28	; 0x1c
     874:	9d 8d       	ldd	r25, Y+29	; 0x1d
     876:	ae 8d       	ldd	r26, Y+30	; 0x1e
     878:	bf 8d       	ldd	r27, Y+31	; 0x1f
     87a:	82 0f       	add	r24, r18
     87c:	93 1f       	adc	r25, r19
     87e:	a4 1f       	adc	r26, r20
     880:	b5 1f       	adc	r27, r21
     882:	28 8d       	ldd	r18, Y+24	; 0x18
     884:	39 8d       	ldd	r19, Y+25	; 0x19
     886:	4a 8d       	ldd	r20, Y+26	; 0x1a
     888:	5b 8d       	ldd	r21, Y+27	; 0x1b
     88a:	bc 01       	movw	r22, r24
     88c:	cd 01       	movw	r24, r26
     88e:	0e 94 21 1c 	call	0x3842	; 0x3842 <__udivmodsi4>
     892:	da 01       	movw	r26, r20
     894:	c9 01       	movw	r24, r18
     896:	8a 83       	std	Y+2, r24	; 0x02
     898:	9b 83       	std	Y+3, r25	; 0x03
     89a:	ac 83       	std	Y+4, r26	; 0x04
     89c:	bd 83       	std	Y+5, r27	; 0x05
     89e:	39 c0       	rjmp	.+114    	; 0x912 <usart_set_baudrate+0x336>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
     8a0:	89 81       	ldd	r24, Y+1	; 0x01
     8a2:	08 2e       	mov	r0, r24
     8a4:	00 0c       	add	r0, r0
     8a6:	99 0b       	sbc	r25, r25
     8a8:	9c 01       	movw	r18, r24
     8aa:	2d 5f       	subi	r18, 0xFD	; 253
     8ac:	3f 4f       	sbci	r19, 0xFF	; 255
     8ae:	88 8d       	ldd	r24, Y+24	; 0x18
     8b0:	99 8d       	ldd	r25, Y+25	; 0x19
     8b2:	aa 8d       	ldd	r26, Y+26	; 0x1a
     8b4:	bb 8d       	ldd	r27, Y+27	; 0x1b
     8b6:	04 c0       	rjmp	.+8      	; 0x8c0 <usart_set_baudrate+0x2e4>
     8b8:	88 0f       	add	r24, r24
     8ba:	99 1f       	adc	r25, r25
     8bc:	aa 1f       	adc	r26, r26
     8be:	bb 1f       	adc	r27, r27
     8c0:	2a 95       	dec	r18
     8c2:	d2 f7       	brpl	.-12     	; 0x8b8 <usart_set_baudrate+0x2dc>
     8c4:	88 8f       	std	Y+24, r24	; 0x18
     8c6:	99 8f       	std	Y+25, r25	; 0x19
     8c8:	aa 8f       	std	Y+26, r26	; 0x1a
     8ca:	bb 8f       	std	Y+27, r27	; 0x1b
		div = (cpu_hz + baud / 2) / baud - 1;
     8cc:	88 8d       	ldd	r24, Y+24	; 0x18
     8ce:	99 8d       	ldd	r25, Y+25	; 0x19
     8d0:	aa 8d       	ldd	r26, Y+26	; 0x1a
     8d2:	bb 8d       	ldd	r27, Y+27	; 0x1b
     8d4:	9c 01       	movw	r18, r24
     8d6:	ad 01       	movw	r20, r26
     8d8:	56 95       	lsr	r21
     8da:	47 95       	ror	r20
     8dc:	37 95       	ror	r19
     8de:	27 95       	ror	r18
     8e0:	8c 8d       	ldd	r24, Y+28	; 0x1c
     8e2:	9d 8d       	ldd	r25, Y+29	; 0x1d
     8e4:	ae 8d       	ldd	r26, Y+30	; 0x1e
     8e6:	bf 8d       	ldd	r27, Y+31	; 0x1f
     8e8:	82 0f       	add	r24, r18
     8ea:	93 1f       	adc	r25, r19
     8ec:	a4 1f       	adc	r26, r20
     8ee:	b5 1f       	adc	r27, r21
     8f0:	28 8d       	ldd	r18, Y+24	; 0x18
     8f2:	39 8d       	ldd	r19, Y+25	; 0x19
     8f4:	4a 8d       	ldd	r20, Y+26	; 0x1a
     8f6:	5b 8d       	ldd	r21, Y+27	; 0x1b
     8f8:	bc 01       	movw	r22, r24
     8fa:	cd 01       	movw	r24, r26
     8fc:	0e 94 21 1c 	call	0x3842	; 0x3842 <__udivmodsi4>
     900:	da 01       	movw	r26, r20
     902:	c9 01       	movw	r24, r18
     904:	01 97       	sbiw	r24, 0x01	; 1
     906:	a1 09       	sbc	r26, r1
     908:	b1 09       	sbc	r27, r1
     90a:	8a 83       	std	Y+2, r24	; 0x02
     90c:	9b 83       	std	Y+3, r25	; 0x03
     90e:	ac 83       	std	Y+4, r26	; 0x04
     910:	bd 83       	std	Y+5, r27	; 0x05
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
     912:	8a 81       	ldd	r24, Y+2	; 0x02
     914:	9b 81       	ldd	r25, Y+3	; 0x03
     916:	ac 81       	ldd	r26, Y+4	; 0x04
     918:	bd 81       	ldd	r27, Y+5	; 0x05
     91a:	89 2f       	mov	r24, r25
     91c:	9a 2f       	mov	r25, r26
     91e:	ab 2f       	mov	r26, r27
     920:	bb 27       	eor	r27, r27
     922:	98 2f       	mov	r25, r24
     924:	9f 70       	andi	r25, 0x0F	; 15
     926:	89 81       	ldd	r24, Y+1	; 0x01
     928:	82 95       	swap	r24
     92a:	80 7f       	andi	r24, 0xF0	; 240
     92c:	29 2f       	mov	r18, r25
     92e:	28 2b       	or	r18, r24
     930:	8e 89       	ldd	r24, Y+22	; 0x16
     932:	9f 89       	ldd	r25, Y+23	; 0x17
     934:	fc 01       	movw	r30, r24
     936:	27 83       	std	Z+7, r18	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
     938:	2a 81       	ldd	r18, Y+2	; 0x02
     93a:	8e 89       	ldd	r24, Y+22	; 0x16
     93c:	9f 89       	ldd	r25, Y+23	; 0x17
     93e:	fc 01       	movw	r30, r24
     940:	26 83       	std	Z+6, r18	; 0x06

	return true;
     942:	81 e0       	ldi	r24, 0x01	; 1
}
     944:	6f 96       	adiw	r28, 0x1f	; 31
     946:	cd bf       	out	0x3d, r28	; 61
     948:	de bf       	out	0x3e, r29	; 62
     94a:	df 91       	pop	r29
     94c:	cf 91       	pop	r28
     94e:	1f 91       	pop	r17
     950:	0f 91       	pop	r16
     952:	ff 90       	pop	r15
     954:	ef 90       	pop	r14
     956:	08 95       	ret

00000958 <hex_decode>:
 */ 
#include <stdint-gcc.h>
char hex_lookup[16] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', 'D', 'E', 'F'};

uint8_t* hex_decode(const char *in, int len,uint8_t *out)//ASCII
{
     958:	cf 93       	push	r28
     95a:	df 93       	push	r29
     95c:	cd b7       	in	r28, 0x3d	; 61
     95e:	de b7       	in	r29, 0x3e	; 62
     960:	2e 97       	sbiw	r28, 0x0e	; 14
     962:	cd bf       	out	0x3d, r28	; 61
     964:	de bf       	out	0x3e, r29	; 62
     966:	89 87       	std	Y+9, r24	; 0x09
     968:	9a 87       	std	Y+10, r25	; 0x0a
     96a:	6b 87       	std	Y+11, r22	; 0x0b
     96c:	7c 87       	std	Y+12, r23	; 0x0c
     96e:	4d 87       	std	Y+13, r20	; 0x0d
     970:	5e 87       	std	Y+14, r21	; 0x0e
	unsigned int i, t, hn, ln;

	for (t = 0,i = 0; i < len; i+=2,++t)
     972:	1b 82       	std	Y+3, r1	; 0x03
     974:	1c 82       	std	Y+4, r1	; 0x04
     976:	19 82       	std	Y+1, r1	; 0x01
     978:	1a 82       	std	Y+2, r1	; 0x02
     97a:	69 c0       	rjmp	.+210    	; 0xa4e <hex_decode+0xf6>
	{
		hn = in[i] > '9' ? (in[i]|32) - 'a' + 10 : in[i] - '0';//1610Aa
     97c:	29 85       	ldd	r18, Y+9	; 0x09
     97e:	3a 85       	ldd	r19, Y+10	; 0x0a
     980:	89 81       	ldd	r24, Y+1	; 0x01
     982:	9a 81       	ldd	r25, Y+2	; 0x02
     984:	82 0f       	add	r24, r18
     986:	93 1f       	adc	r25, r19
     988:	fc 01       	movw	r30, r24
     98a:	80 81       	ld	r24, Z
     98c:	8a 33       	cpi	r24, 0x3A	; 58
     98e:	7c f0       	brlt	.+30     	; 0x9ae <hex_decode+0x56>
     990:	29 85       	ldd	r18, Y+9	; 0x09
     992:	3a 85       	ldd	r19, Y+10	; 0x0a
     994:	89 81       	ldd	r24, Y+1	; 0x01
     996:	9a 81       	ldd	r25, Y+2	; 0x02
     998:	82 0f       	add	r24, r18
     99a:	93 1f       	adc	r25, r19
     99c:	fc 01       	movw	r30, r24
     99e:	80 81       	ld	r24, Z
     9a0:	80 62       	ori	r24, 0x20	; 32
     9a2:	08 2e       	mov	r0, r24
     9a4:	00 0c       	add	r0, r0
     9a6:	99 0b       	sbc	r25, r25
     9a8:	87 55       	subi	r24, 0x57	; 87
     9aa:	91 09       	sbc	r25, r1
     9ac:	0c c0       	rjmp	.+24     	; 0x9c6 <hex_decode+0x6e>
     9ae:	29 85       	ldd	r18, Y+9	; 0x09
     9b0:	3a 85       	ldd	r19, Y+10	; 0x0a
     9b2:	89 81       	ldd	r24, Y+1	; 0x01
     9b4:	9a 81       	ldd	r25, Y+2	; 0x02
     9b6:	82 0f       	add	r24, r18
     9b8:	93 1f       	adc	r25, r19
     9ba:	fc 01       	movw	r30, r24
     9bc:	80 81       	ld	r24, Z
     9be:	08 2e       	mov	r0, r24
     9c0:	00 0c       	add	r0, r0
     9c2:	99 0b       	sbc	r25, r25
     9c4:	c0 97       	sbiw	r24, 0x30	; 48
     9c6:	8d 83       	std	Y+5, r24	; 0x05
     9c8:	9e 83       	std	Y+6, r25	; 0x06
		ln = in[i+1] > '9' ? (in[i+1]|32) - 'a' + 10 : in[i+1] - '0';
     9ca:	89 81       	ldd	r24, Y+1	; 0x01
     9cc:	9a 81       	ldd	r25, Y+2	; 0x02
     9ce:	01 96       	adiw	r24, 0x01	; 1
     9d0:	29 85       	ldd	r18, Y+9	; 0x09
     9d2:	3a 85       	ldd	r19, Y+10	; 0x0a
     9d4:	82 0f       	add	r24, r18
     9d6:	93 1f       	adc	r25, r19
     9d8:	fc 01       	movw	r30, r24
     9da:	80 81       	ld	r24, Z
     9dc:	8a 33       	cpi	r24, 0x3A	; 58
     9de:	84 f0       	brlt	.+32     	; 0xa00 <hex_decode+0xa8>
     9e0:	89 81       	ldd	r24, Y+1	; 0x01
     9e2:	9a 81       	ldd	r25, Y+2	; 0x02
     9e4:	01 96       	adiw	r24, 0x01	; 1
     9e6:	29 85       	ldd	r18, Y+9	; 0x09
     9e8:	3a 85       	ldd	r19, Y+10	; 0x0a
     9ea:	82 0f       	add	r24, r18
     9ec:	93 1f       	adc	r25, r19
     9ee:	fc 01       	movw	r30, r24
     9f0:	80 81       	ld	r24, Z
     9f2:	80 62       	ori	r24, 0x20	; 32
     9f4:	08 2e       	mov	r0, r24
     9f6:	00 0c       	add	r0, r0
     9f8:	99 0b       	sbc	r25, r25
     9fa:	87 55       	subi	r24, 0x57	; 87
     9fc:	91 09       	sbc	r25, r1
     9fe:	0d c0       	rjmp	.+26     	; 0xa1a <hex_decode+0xc2>
     a00:	89 81       	ldd	r24, Y+1	; 0x01
     a02:	9a 81       	ldd	r25, Y+2	; 0x02
     a04:	01 96       	adiw	r24, 0x01	; 1
     a06:	29 85       	ldd	r18, Y+9	; 0x09
     a08:	3a 85       	ldd	r19, Y+10	; 0x0a
     a0a:	82 0f       	add	r24, r18
     a0c:	93 1f       	adc	r25, r19
     a0e:	fc 01       	movw	r30, r24
     a10:	80 81       	ld	r24, Z
     a12:	08 2e       	mov	r0, r24
     a14:	00 0c       	add	r0, r0
     a16:	99 0b       	sbc	r25, r25
     a18:	c0 97       	sbiw	r24, 0x30	; 48
     a1a:	8f 83       	std	Y+7, r24	; 0x07
     a1c:	98 87       	std	Y+8, r25	; 0x08
		out[t] = (hn << 4 ) | ln;
     a1e:	2d 85       	ldd	r18, Y+13	; 0x0d
     a20:	3e 85       	ldd	r19, Y+14	; 0x0e
     a22:	8b 81       	ldd	r24, Y+3	; 0x03
     a24:	9c 81       	ldd	r25, Y+4	; 0x04
     a26:	82 0f       	add	r24, r18
     a28:	93 1f       	adc	r25, r19
     a2a:	2d 81       	ldd	r18, Y+5	; 0x05
     a2c:	32 2f       	mov	r19, r18
     a2e:	32 95       	swap	r19
     a30:	30 7f       	andi	r19, 0xF0	; 240
     a32:	2f 81       	ldd	r18, Y+7	; 0x07
     a34:	23 2b       	or	r18, r19
     a36:	fc 01       	movw	r30, r24
     a38:	20 83       	st	Z, r18

uint8_t* hex_decode(const char *in, int len,uint8_t *out)//ASCII
{
	unsigned int i, t, hn, ln;

	for (t = 0,i = 0; i < len; i+=2,++t)
     a3a:	89 81       	ldd	r24, Y+1	; 0x01
     a3c:	9a 81       	ldd	r25, Y+2	; 0x02
     a3e:	02 96       	adiw	r24, 0x02	; 2
     a40:	89 83       	std	Y+1, r24	; 0x01
     a42:	9a 83       	std	Y+2, r25	; 0x02
     a44:	8b 81       	ldd	r24, Y+3	; 0x03
     a46:	9c 81       	ldd	r25, Y+4	; 0x04
     a48:	01 96       	adiw	r24, 0x01	; 1
     a4a:	8b 83       	std	Y+3, r24	; 0x03
     a4c:	9c 83       	std	Y+4, r25	; 0x04
     a4e:	8b 85       	ldd	r24, Y+11	; 0x0b
     a50:	9c 85       	ldd	r25, Y+12	; 0x0c
     a52:	29 81       	ldd	r18, Y+1	; 0x01
     a54:	3a 81       	ldd	r19, Y+2	; 0x02
     a56:	28 17       	cp	r18, r24
     a58:	39 07       	cpc	r19, r25
     a5a:	08 f4       	brcc	.+2      	; 0xa5e <hex_decode+0x106>
     a5c:	8f cf       	rjmp	.-226    	; 0x97c <hex_decode+0x24>
	{
		hn = in[i] > '9' ? (in[i]|32) - 'a' + 10 : in[i] - '0';//1610Aa
		ln = in[i+1] > '9' ? (in[i+1]|32) - 'a' + 10 : in[i+1] - '0';
		out[t] = (hn << 4 ) | ln;
	}
	return out;
     a5e:	8d 85       	ldd	r24, Y+13	; 0x0d
     a60:	9e 85       	ldd	r25, Y+14	; 0x0e
}
     a62:	2e 96       	adiw	r28, 0x0e	; 14
     a64:	cd bf       	out	0x3d, r28	; 61
     a66:	de bf       	out	0x3e, r29	; 62
     a68:	df 91       	pop	r29
     a6a:	cf 91       	pop	r28
     a6c:	08 95       	ret

00000a6e <hex_print>:

void hex_print(const uint8_t *in, int len, char *out)//ASCII
{
     a6e:	cf 93       	push	r28
     a70:	df 93       	push	r29
     a72:	cd b7       	in	r28, 0x3d	; 61
     a74:	de b7       	in	r29, 0x3e	; 62
     a76:	2a 97       	sbiw	r28, 0x0a	; 10
     a78:	cd bf       	out	0x3d, r28	; 61
     a7a:	de bf       	out	0x3e, r29	; 62
     a7c:	8d 83       	std	Y+5, r24	; 0x05
     a7e:	9e 83       	std	Y+6, r25	; 0x06
     a80:	6f 83       	std	Y+7, r22	; 0x07
     a82:	78 87       	std	Y+8, r23	; 0x08
     a84:	49 87       	std	Y+9, r20	; 0x09
     a86:	5a 87       	std	Y+10, r21	; 0x0a
	unsigned int i,j;
	j=0;
     a88:	1b 82       	std	Y+3, r1	; 0x03
     a8a:	1c 82       	std	Y+4, r1	; 0x04
	for (i=0; i < len; i++)
     a8c:	19 82       	std	Y+1, r1	; 0x01
     a8e:	1a 82       	std	Y+2, r1	; 0x02
     a90:	3f c0       	rjmp	.+126    	; 0xb10 <hex_print+0xa2>
	{
		out[j++] = hex_lookup[in[i] >> 4];
     a92:	8b 81       	ldd	r24, Y+3	; 0x03
     a94:	9c 81       	ldd	r25, Y+4	; 0x04
     a96:	9c 01       	movw	r18, r24
     a98:	2f 5f       	subi	r18, 0xFF	; 255
     a9a:	3f 4f       	sbci	r19, 0xFF	; 255
     a9c:	2b 83       	std	Y+3, r18	; 0x03
     a9e:	3c 83       	std	Y+4, r19	; 0x04
     aa0:	29 85       	ldd	r18, Y+9	; 0x09
     aa2:	3a 85       	ldd	r19, Y+10	; 0x0a
     aa4:	82 0f       	add	r24, r18
     aa6:	93 1f       	adc	r25, r19
     aa8:	4d 81       	ldd	r20, Y+5	; 0x05
     aaa:	5e 81       	ldd	r21, Y+6	; 0x06
     aac:	29 81       	ldd	r18, Y+1	; 0x01
     aae:	3a 81       	ldd	r19, Y+2	; 0x02
     ab0:	24 0f       	add	r18, r20
     ab2:	35 1f       	adc	r19, r21
     ab4:	f9 01       	movw	r30, r18
     ab6:	20 81       	ld	r18, Z
     ab8:	22 95       	swap	r18
     aba:	2f 70       	andi	r18, 0x0F	; 15
     abc:	22 2f       	mov	r18, r18
     abe:	30 e0       	ldi	r19, 0x00	; 0
     ac0:	2a 5f       	subi	r18, 0xFA	; 250
     ac2:	3f 4d       	sbci	r19, 0xDF	; 223
     ac4:	f9 01       	movw	r30, r18
     ac6:	20 81       	ld	r18, Z
     ac8:	fc 01       	movw	r30, r24
     aca:	20 83       	st	Z, r18
		out[j++] = hex_lookup[in[i] & 0x0F];
     acc:	8b 81       	ldd	r24, Y+3	; 0x03
     ace:	9c 81       	ldd	r25, Y+4	; 0x04
     ad0:	9c 01       	movw	r18, r24
     ad2:	2f 5f       	subi	r18, 0xFF	; 255
     ad4:	3f 4f       	sbci	r19, 0xFF	; 255
     ad6:	2b 83       	std	Y+3, r18	; 0x03
     ad8:	3c 83       	std	Y+4, r19	; 0x04
     ada:	29 85       	ldd	r18, Y+9	; 0x09
     adc:	3a 85       	ldd	r19, Y+10	; 0x0a
     ade:	82 0f       	add	r24, r18
     ae0:	93 1f       	adc	r25, r19
     ae2:	4d 81       	ldd	r20, Y+5	; 0x05
     ae4:	5e 81       	ldd	r21, Y+6	; 0x06
     ae6:	29 81       	ldd	r18, Y+1	; 0x01
     ae8:	3a 81       	ldd	r19, Y+2	; 0x02
     aea:	24 0f       	add	r18, r20
     aec:	35 1f       	adc	r19, r21
     aee:	f9 01       	movw	r30, r18
     af0:	20 81       	ld	r18, Z
     af2:	22 2f       	mov	r18, r18
     af4:	30 e0       	ldi	r19, 0x00	; 0
     af6:	2f 70       	andi	r18, 0x0F	; 15
     af8:	33 27       	eor	r19, r19
     afa:	2a 5f       	subi	r18, 0xFA	; 250
     afc:	3f 4d       	sbci	r19, 0xDF	; 223
     afe:	f9 01       	movw	r30, r18
     b00:	20 81       	ld	r18, Z
     b02:	fc 01       	movw	r30, r24
     b04:	20 83       	st	Z, r18

void hex_print(const uint8_t *in, int len, char *out)//ASCII
{
	unsigned int i,j;
	j=0;
	for (i=0; i < len; i++)
     b06:	89 81       	ldd	r24, Y+1	; 0x01
     b08:	9a 81       	ldd	r25, Y+2	; 0x02
     b0a:	01 96       	adiw	r24, 0x01	; 1
     b0c:	89 83       	std	Y+1, r24	; 0x01
     b0e:	9a 83       	std	Y+2, r25	; 0x02
     b10:	8f 81       	ldd	r24, Y+7	; 0x07
     b12:	98 85       	ldd	r25, Y+8	; 0x08
     b14:	29 81       	ldd	r18, Y+1	; 0x01
     b16:	3a 81       	ldd	r19, Y+2	; 0x02
     b18:	28 17       	cp	r18, r24
     b1a:	39 07       	cpc	r19, r25
     b1c:	08 f4       	brcc	.+2      	; 0xb20 <hex_print+0xb2>
     b1e:	b9 cf       	rjmp	.-142    	; 0xa92 <hex_print+0x24>
	{
		out[j++] = hex_lookup[in[i] >> 4];
		out[j++] = hex_lookup[in[i] & 0x0F];
	}
	out[j] = 0;
     b20:	29 85       	ldd	r18, Y+9	; 0x09
     b22:	3a 85       	ldd	r19, Y+10	; 0x0a
     b24:	8b 81       	ldd	r24, Y+3	; 0x03
     b26:	9c 81       	ldd	r25, Y+4	; 0x04
     b28:	82 0f       	add	r24, r18
     b2a:	93 1f       	adc	r25, r19
     b2c:	fc 01       	movw	r30, r24
     b2e:	10 82       	st	Z, r1
}
     b30:	00 00       	nop
     b32:	2a 96       	adiw	r28, 0x0a	; 10
     b34:	cd bf       	out	0x3d, r28	; 61
     b36:	de bf       	out	0x3e, r29	; 62
     b38:	df 91       	pop	r29
     b3a:	cf 91       	pop	r28
     b3c:	08 95       	ret

00000b3e <ioport_set_pin_low>:
 * an output.
 *
 * \param pin A number identifying the pin to act on.
 */
static inline void ioport_set_pin_low(port_pin_t pin)
{
     b3e:	cf 93       	push	r28
     b40:	df 93       	push	r29
     b42:	cd b7       	in	r28, 0x3d	; 61
     b44:	de b7       	in	r29, 0x3e	; 62
     b46:	2a 97       	sbiw	r28, 0x0a	; 10
     b48:	cd bf       	out	0x3d, r28	; 61
     b4a:	de bf       	out	0x3e, r29	; 62
     b4c:	8a 87       	std	Y+10, r24	; 0x0a
     b4e:	8a 85       	ldd	r24, Y+10	; 0x0a
     b50:	89 83       	std	Y+1, r24	; 0x01
     b52:	1a 82       	std	Y+2, r1	; 0x02
     b54:	89 81       	ldd	r24, Y+1	; 0x01
     b56:	8b 83       	std	Y+3, r24	; 0x03
     b58:	8b 81       	ldd	r24, Y+3	; 0x03
     b5a:	8c 83       	std	Y+4, r24	; 0x04
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
     b5c:	8c 81       	ldd	r24, Y+4	; 0x04
     b5e:	86 95       	lsr	r24
     b60:	86 95       	lsr	r24
     b62:	86 95       	lsr	r24
     b64:	8d 83       	std	Y+5, r24	; 0x05
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
     b66:	8d 81       	ldd	r24, Y+5	; 0x05
     b68:	88 2f       	mov	r24, r24
     b6a:	90 e0       	ldi	r25, 0x00	; 0
     b6c:	88 0f       	add	r24, r24
     b6e:	99 1f       	adc	r25, r25
     b70:	82 95       	swap	r24
     b72:	92 95       	swap	r25
     b74:	90 7f       	andi	r25, 0xF0	; 240
     b76:	98 27       	eor	r25, r24
     b78:	80 7f       	andi	r24, 0xF0	; 240
     b7a:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
     b7c:	9a 5f       	subi	r25, 0xFA	; 250
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
     b7e:	8e 83       	std	Y+6, r24	; 0x06
     b80:	9f 83       	std	Y+7, r25	; 0x07

	if (level) {
     b82:	8a 81       	ldd	r24, Y+2	; 0x02
     b84:	88 23       	and	r24, r24
     b86:	a9 f0       	breq	.+42     	; 0xbb2 <ioport_set_pin_low+0x74>
     b88:	89 81       	ldd	r24, Y+1	; 0x01
     b8a:	88 87       	std	Y+8, r24	; 0x08
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     b8c:	88 85       	ldd	r24, Y+8	; 0x08
     b8e:	88 2f       	mov	r24, r24
     b90:	90 e0       	ldi	r25, 0x00	; 0
     b92:	9c 01       	movw	r18, r24
     b94:	27 70       	andi	r18, 0x07	; 7
     b96:	33 27       	eor	r19, r19
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	02 c0       	rjmp	.+4      	; 0xba2 <ioport_set_pin_low+0x64>
     b9e:	88 0f       	add	r24, r24
     ba0:	99 1f       	adc	r25, r25
     ba2:	2a 95       	dec	r18
     ba4:	e2 f7       	brpl	.-8      	; 0xb9e <ioport_set_pin_low+0x60>
     ba6:	28 2f       	mov	r18, r24
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     ba8:	8e 81       	ldd	r24, Y+6	; 0x06
     baa:	9f 81       	ldd	r25, Y+7	; 0x07
     bac:	fc 01       	movw	r30, r24
     bae:	25 83       	std	Z+5, r18	; 0x05
	arch_ioport_set_pin_level(pin, false);
}
     bb0:	14 c0       	rjmp	.+40     	; 0xbda <ioport_set_pin_low+0x9c>
     bb2:	89 81       	ldd	r24, Y+1	; 0x01
     bb4:	89 87       	std	Y+9, r24	; 0x09
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     bb6:	89 85       	ldd	r24, Y+9	; 0x09
     bb8:	88 2f       	mov	r24, r24
     bba:	90 e0       	ldi	r25, 0x00	; 0
     bbc:	9c 01       	movw	r18, r24
     bbe:	27 70       	andi	r18, 0x07	; 7
     bc0:	33 27       	eor	r19, r19
     bc2:	81 e0       	ldi	r24, 0x01	; 1
     bc4:	90 e0       	ldi	r25, 0x00	; 0
     bc6:	02 c0       	rjmp	.+4      	; 0xbcc <ioport_set_pin_low+0x8e>
     bc8:	88 0f       	add	r24, r24
     bca:	99 1f       	adc	r25, r25
     bcc:	2a 95       	dec	r18
     bce:	e2 f7       	brpl	.-8      	; 0xbc8 <ioport_set_pin_low+0x8a>
     bd0:	28 2f       	mov	r18, r24
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     bd2:	8e 81       	ldd	r24, Y+6	; 0x06
     bd4:	9f 81       	ldd	r25, Y+7	; 0x07
     bd6:	fc 01       	movw	r30, r24
     bd8:	26 83       	std	Z+6, r18	; 0x06
     bda:	00 00       	nop
     bdc:	2a 96       	adiw	r28, 0x0a	; 10
     bde:	cd bf       	out	0x3d, r28	; 61
     be0:	de bf       	out	0x3e, r29	; 62
     be2:	df 91       	pop	r29
     be4:	cf 91       	pop	r28
     be6:	08 95       	ret

00000be8 <ioport_set_pin_high>:
 * an output.
 *
 * \param pin A number identifying the pin to act on.
 */
static inline void ioport_set_pin_high(port_pin_t pin)
{
     be8:	cf 93       	push	r28
     bea:	df 93       	push	r29
     bec:	cd b7       	in	r28, 0x3d	; 61
     bee:	de b7       	in	r29, 0x3e	; 62
     bf0:	2a 97       	sbiw	r28, 0x0a	; 10
     bf2:	cd bf       	out	0x3d, r28	; 61
     bf4:	de bf       	out	0x3e, r29	; 62
     bf6:	8a 87       	std	Y+10, r24	; 0x0a
     bf8:	8a 85       	ldd	r24, Y+10	; 0x0a
     bfa:	89 83       	std	Y+1, r24	; 0x01
     bfc:	81 e0       	ldi	r24, 0x01	; 1
     bfe:	8a 83       	std	Y+2, r24	; 0x02
     c00:	89 81       	ldd	r24, Y+1	; 0x01
     c02:	8b 83       	std	Y+3, r24	; 0x03
     c04:	8b 81       	ldd	r24, Y+3	; 0x03
     c06:	8c 83       	std	Y+4, r24	; 0x04
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
     c08:	8c 81       	ldd	r24, Y+4	; 0x04
     c0a:	86 95       	lsr	r24
     c0c:	86 95       	lsr	r24
     c0e:	86 95       	lsr	r24
     c10:	8d 83       	std	Y+5, r24	; 0x05
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
     c12:	8d 81       	ldd	r24, Y+5	; 0x05
     c14:	88 2f       	mov	r24, r24
     c16:	90 e0       	ldi	r25, 0x00	; 0
     c18:	88 0f       	add	r24, r24
     c1a:	99 1f       	adc	r25, r25
     c1c:	82 95       	swap	r24
     c1e:	92 95       	swap	r25
     c20:	90 7f       	andi	r25, 0xF0	; 240
     c22:	98 27       	eor	r25, r24
     c24:	80 7f       	andi	r24, 0xF0	; 240
     c26:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
     c28:	9a 5f       	subi	r25, 0xFA	; 250
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
     c2a:	8e 83       	std	Y+6, r24	; 0x06
     c2c:	9f 83       	std	Y+7, r25	; 0x07

	if (level) {
     c2e:	8a 81       	ldd	r24, Y+2	; 0x02
     c30:	88 23       	and	r24, r24
     c32:	a9 f0       	breq	.+42     	; 0xc5e <ioport_set_pin_high+0x76>
     c34:	89 81       	ldd	r24, Y+1	; 0x01
     c36:	88 87       	std	Y+8, r24	; 0x08
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     c38:	88 85       	ldd	r24, Y+8	; 0x08
     c3a:	88 2f       	mov	r24, r24
     c3c:	90 e0       	ldi	r25, 0x00	; 0
     c3e:	9c 01       	movw	r18, r24
     c40:	27 70       	andi	r18, 0x07	; 7
     c42:	33 27       	eor	r19, r19
     c44:	81 e0       	ldi	r24, 0x01	; 1
     c46:	90 e0       	ldi	r25, 0x00	; 0
     c48:	02 c0       	rjmp	.+4      	; 0xc4e <ioport_set_pin_high+0x66>
     c4a:	88 0f       	add	r24, r24
     c4c:	99 1f       	adc	r25, r25
     c4e:	2a 95       	dec	r18
     c50:	e2 f7       	brpl	.-8      	; 0xc4a <ioport_set_pin_high+0x62>
     c52:	28 2f       	mov	r18, r24
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
     c54:	8e 81       	ldd	r24, Y+6	; 0x06
     c56:	9f 81       	ldd	r25, Y+7	; 0x07
     c58:	fc 01       	movw	r30, r24
     c5a:	25 83       	std	Z+5, r18	; 0x05
	arch_ioport_set_pin_level(pin, true);
}
     c5c:	14 c0       	rjmp	.+40     	; 0xc86 <ioport_set_pin_high+0x9e>
     c5e:	89 81       	ldd	r24, Y+1	; 0x01
     c60:	89 87       	std	Y+9, r24	; 0x09
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     c62:	89 85       	ldd	r24, Y+9	; 0x09
     c64:	88 2f       	mov	r24, r24
     c66:	90 e0       	ldi	r25, 0x00	; 0
     c68:	9c 01       	movw	r18, r24
     c6a:	27 70       	andi	r18, 0x07	; 7
     c6c:	33 27       	eor	r19, r19
     c6e:	81 e0       	ldi	r24, 0x01	; 1
     c70:	90 e0       	ldi	r25, 0x00	; 0
     c72:	02 c0       	rjmp	.+4      	; 0xc78 <ioport_set_pin_high+0x90>
     c74:	88 0f       	add	r24, r24
     c76:	99 1f       	adc	r25, r25
     c78:	2a 95       	dec	r18
     c7a:	e2 f7       	brpl	.-8      	; 0xc74 <ioport_set_pin_high+0x8c>
     c7c:	28 2f       	mov	r18, r24
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
     c7e:	8e 81       	ldd	r24, Y+6	; 0x06
     c80:	9f 81       	ldd	r25, Y+7	; 0x07
     c82:	fc 01       	movw	r30, r24
     c84:	26 83       	std	Z+6, r18	; 0x06
     c86:	00 00       	nop
     c88:	2a 96       	adiw	r28, 0x0a	; 10
     c8a:	cd bf       	out	0x3d, r28	; 61
     c8c:	de bf       	out	0x3e, r29	; 62
     c8e:	df 91       	pop	r29
     c90:	cf 91       	pop	r28
     c92:	08 95       	ret

00000c94 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
     c94:	cf 93       	push	r28
     c96:	df 93       	push	r29
     c98:	cd b7       	in	r28, 0x3d	; 61
     c9a:	de b7       	in	r29, 0x3e	; 62
	arch_ioport_init();
}
     c9c:	00 00       	nop
     c9e:	df 91       	pop	r29
     ca0:	cf 91       	pop	r28
     ca2:	08 95       	ret

00000ca4 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
     ca4:	cf 93       	push	r28
     ca6:	df 93       	push	r29
     ca8:	cd b7       	in	r28, 0x3d	; 61
     caa:	de b7       	in	r29, 0x3e	; 62
     cac:	2b 97       	sbiw	r28, 0x0b	; 11
     cae:	cd bf       	out	0x3d, r28	; 61
     cb0:	de bf       	out	0x3e, r29	; 62
     cb2:	8a 87       	std	Y+10, r24	; 0x0a
     cb4:	6b 87       	std	Y+11, r22	; 0x0b
     cb6:	8a 85       	ldd	r24, Y+10	; 0x0a
     cb8:	89 83       	std	Y+1, r24	; 0x01
     cba:	8b 85       	ldd	r24, Y+11	; 0x0b
     cbc:	8a 83       	std	Y+2, r24	; 0x02
     cbe:	89 81       	ldd	r24, Y+1	; 0x01
     cc0:	8b 83       	std	Y+3, r24	; 0x03
     cc2:	8b 81       	ldd	r24, Y+3	; 0x03
     cc4:	8c 83       	std	Y+4, r24	; 0x04
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
     cc6:	8c 81       	ldd	r24, Y+4	; 0x04
     cc8:	86 95       	lsr	r24
     cca:	86 95       	lsr	r24
     ccc:	86 95       	lsr	r24
     cce:	8d 83       	std	Y+5, r24	; 0x05
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
     cd0:	8d 81       	ldd	r24, Y+5	; 0x05
     cd2:	88 2f       	mov	r24, r24
     cd4:	90 e0       	ldi	r25, 0x00	; 0
     cd6:	88 0f       	add	r24, r24
     cd8:	99 1f       	adc	r25, r25
     cda:	82 95       	swap	r24
     cdc:	92 95       	swap	r25
     cde:	90 7f       	andi	r25, 0xF0	; 240
     ce0:	98 27       	eor	r25, r24
     ce2:	80 7f       	andi	r24, 0xF0	; 240
     ce4:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
     ce6:	9a 5f       	subi	r25, 0xFA	; 250
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
     ce8:	8e 83       	std	Y+6, r24	; 0x06
     cea:	9f 83       	std	Y+7, r25	; 0x07

	if (dir == IOPORT_DIR_OUTPUT) {
     cec:	8a 81       	ldd	r24, Y+2	; 0x02
     cee:	81 30       	cpi	r24, 0x01	; 1
     cf0:	a9 f4       	brne	.+42     	; 0xd1c <ioport_set_pin_dir+0x78>
     cf2:	89 81       	ldd	r24, Y+1	; 0x01
     cf4:	88 87       	std	Y+8, r24	; 0x08
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     cf6:	88 85       	ldd	r24, Y+8	; 0x08
     cf8:	88 2f       	mov	r24, r24
     cfa:	90 e0       	ldi	r25, 0x00	; 0
     cfc:	9c 01       	movw	r18, r24
     cfe:	27 70       	andi	r18, 0x07	; 7
     d00:	33 27       	eor	r19, r19
     d02:	81 e0       	ldi	r24, 0x01	; 1
     d04:	90 e0       	ldi	r25, 0x00	; 0
     d06:	02 c0       	rjmp	.+4      	; 0xd0c <ioport_set_pin_dir+0x68>
     d08:	88 0f       	add	r24, r24
     d0a:	99 1f       	adc	r25, r25
     d0c:	2a 95       	dec	r18
     d0e:	e2 f7       	brpl	.-8      	; 0xd08 <ioport_set_pin_dir+0x64>
     d10:	28 2f       	mov	r18, r24
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
     d12:	8e 81       	ldd	r24, Y+6	; 0x06
     d14:	9f 81       	ldd	r25, Y+7	; 0x07
     d16:	fc 01       	movw	r30, r24
     d18:	21 83       	std	Z+1, r18	; 0x01
	arch_ioport_set_pin_dir(pin, dir);
}
     d1a:	17 c0       	rjmp	.+46     	; 0xd4a <ioport_set_pin_dir+0xa6>
	} else if (dir == IOPORT_DIR_INPUT) {
     d1c:	8a 81       	ldd	r24, Y+2	; 0x02
     d1e:	88 23       	and	r24, r24
     d20:	a1 f4       	brne	.+40     	; 0xd4a <ioport_set_pin_dir+0xa6>
     d22:	89 81       	ldd	r24, Y+1	; 0x01
     d24:	89 87       	std	Y+9, r24	; 0x09
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
     d26:	89 85       	ldd	r24, Y+9	; 0x09
     d28:	88 2f       	mov	r24, r24
     d2a:	90 e0       	ldi	r25, 0x00	; 0
     d2c:	9c 01       	movw	r18, r24
     d2e:	27 70       	andi	r18, 0x07	; 7
     d30:	33 27       	eor	r19, r19
     d32:	81 e0       	ldi	r24, 0x01	; 1
     d34:	90 e0       	ldi	r25, 0x00	; 0
     d36:	02 c0       	rjmp	.+4      	; 0xd3c <ioport_set_pin_dir+0x98>
     d38:	88 0f       	add	r24, r24
     d3a:	99 1f       	adc	r25, r25
     d3c:	2a 95       	dec	r18
     d3e:	e2 f7       	brpl	.-8      	; 0xd38 <ioport_set_pin_dir+0x94>
     d40:	28 2f       	mov	r18, r24
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
     d42:	8e 81       	ldd	r24, Y+6	; 0x06
     d44:	9f 81       	ldd	r25, Y+7	; 0x07
     d46:	fc 01       	movw	r30, r24
     d48:	22 83       	std	Z+2, r18	; 0x02
     d4a:	00 00       	nop
     d4c:	2b 96       	adiw	r28, 0x0b	; 11
     d4e:	cd bf       	out	0x3d, r28	; 61
     d50:	de bf       	out	0x3e, r29	; 62
     d52:	df 91       	pop	r29
     d54:	cf 91       	pop	r28
     d56:	08 95       	ret

00000d58 <pmic_init>:
 *
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
     d58:	cf 93       	push	r28
     d5a:	df 93       	push	r29
     d5c:	cd b7       	in	r28, 0x3d	; 61
     d5e:	de b7       	in	r29, 0x3e	; 62
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
     d60:	80 ea       	ldi	r24, 0xA0	; 160
     d62:	90 e0       	ldi	r25, 0x00	; 0
     d64:	27 e0       	ldi	r18, 0x07	; 7
     d66:	fc 01       	movw	r30, r24
     d68:	22 83       	std	Z+2, r18	; 0x02
			PMIC_LVL_HIGH;
}
     d6a:	00 00       	nop
     d6c:	df 91       	pop	r29
     d6e:	cf 91       	pop	r28
     d70:	08 95       	ret

00000d72 <tc_set_overflow_interrupt_level>:
 * \param level Overflow interrupt level
 * \note  Configures OVFINTLVL in INTCTRLA
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
     d72:	cf 93       	push	r28
     d74:	df 93       	push	r29
     d76:	00 d0       	rcall	.+0      	; 0xd78 <tc_set_overflow_interrupt_level+0x6>
     d78:	cd b7       	in	r28, 0x3d	; 61
     d7a:	de b7       	in	r29, 0x3e	; 62
     d7c:	89 83       	std	Y+1, r24	; 0x01
     d7e:	9a 83       	std	Y+2, r25	; 0x02
     d80:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
     d82:	89 81       	ldd	r24, Y+1	; 0x01
     d84:	9a 81       	ldd	r25, Y+2	; 0x02
     d86:	fc 01       	movw	r30, r24
     d88:	86 81       	ldd	r24, Z+6	; 0x06
     d8a:	28 2f       	mov	r18, r24
     d8c:	2c 7f       	andi	r18, 0xFC	; 252
     d8e:	89 81       	ldd	r24, Y+1	; 0x01
     d90:	9a 81       	ldd	r25, Y+2	; 0x02
     d92:	fc 01       	movw	r30, r24
     d94:	26 83       	std	Z+6, r18	; 0x06
	((TC0_t *)tc)->INTCTRLA =
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
     d96:	89 81       	ldd	r24, Y+1	; 0x01
     d98:	9a 81       	ldd	r25, Y+2	; 0x02
     d9a:	fc 01       	movw	r30, r24
     d9c:	96 81       	ldd	r25, Z+6	; 0x06
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
	((TC0_t *)tc)->INTCTRLA =
     d9e:	8b 81       	ldd	r24, Y+3	; 0x03
     da0:	29 2f       	mov	r18, r25
     da2:	28 2b       	or	r18, r24
     da4:	89 81       	ldd	r24, Y+1	; 0x01
     da6:	9a 81       	ldd	r25, Y+2	; 0x02
     da8:	fc 01       	movw	r30, r24
     daa:	26 83       	std	Z+6, r18	; 0x06
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
}
     dac:	00 00       	nop
     dae:	23 96       	adiw	r28, 0x03	; 3
     db0:	cd bf       	out	0x3d, r28	; 61
     db2:	de bf       	out	0x3e, r29	; 62
     db4:	df 91       	pop	r29
     db6:	cf 91       	pop	r28
     db8:	08 95       	ret

00000dba <tc_write_clock_source>:
 * \param TC_CLKSEL_enum Clock source selection
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
     dba:	cf 93       	push	r28
     dbc:	df 93       	push	r29
     dbe:	00 d0       	rcall	.+0      	; 0xdc0 <tc_write_clock_source+0x6>
     dc0:	cd b7       	in	r28, 0x3d	; 61
     dc2:	de b7       	in	r29, 0x3e	; 62
     dc4:	89 83       	std	Y+1, r24	; 0x01
     dc6:	9a 83       	std	Y+2, r25	; 0x02
     dc8:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
     dca:	89 81       	ldd	r24, Y+1	; 0x01
     dcc:	9a 81       	ldd	r25, Y+2	; 0x02
     dce:	fc 01       	movw	r30, r24
     dd0:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
     dd2:	98 2f       	mov	r25, r24
     dd4:	90 7f       	andi	r25, 0xF0	; 240
     dd6:	8b 81       	ldd	r24, Y+3	; 0x03
     dd8:	89 2b       	or	r24, r25
     dda:	28 2f       	mov	r18, r24
     ddc:	89 81       	ldd	r24, Y+1	; 0x01
     dde:	9a 81       	ldd	r25, Y+2	; 0x02
     de0:	fc 01       	movw	r30, r24
     de2:	20 83       	st	Z, r18
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
			TC_CLKSEL_enum;
}
     de4:	00 00       	nop
     de6:	23 96       	adiw	r28, 0x03	; 3
     de8:	cd bf       	out	0x3d, r28	; 61
     dea:	de bf       	out	0x3e, r29	; 62
     dec:	df 91       	pop	r29
     dee:	cf 91       	pop	r28
     df0:	08 95       	ret

00000df2 <tc_set_direction>:
 *
 * \param tc Pointer to TC module.
 * \param dir Timer direction :
 */
static inline void tc_set_direction(volatile void *tc, enum tc_dir_t dir)
{
     df2:	cf 93       	push	r28
     df4:	df 93       	push	r29
     df6:	00 d0       	rcall	.+0      	; 0xdf8 <tc_set_direction+0x6>
     df8:	cd b7       	in	r28, 0x3d	; 61
     dfa:	de b7       	in	r29, 0x3e	; 62
     dfc:	89 83       	std	Y+1, r24	; 0x01
     dfe:	9a 83       	std	Y+2, r25	; 0x02
     e00:	6b 83       	std	Y+3, r22	; 0x03
	if (dir == TC_UP) {
     e02:	8b 81       	ldd	r24, Y+3	; 0x03
     e04:	88 23       	and	r24, r24
     e06:	59 f4       	brne	.+22     	; 0xe1e <tc_set_direction+0x2c>
		((TC0_t *)tc)->CTRLFCLR |= ~TC0_DIR_bm;
     e08:	89 81       	ldd	r24, Y+1	; 0x01
     e0a:	9a 81       	ldd	r25, Y+2	; 0x02
     e0c:	fc 01       	movw	r30, r24
     e0e:	80 85       	ldd	r24, Z+8	; 0x08
     e10:	8e 6f       	ori	r24, 0xFE	; 254
     e12:	28 2f       	mov	r18, r24
     e14:	89 81       	ldd	r24, Y+1	; 0x01
     e16:	9a 81       	ldd	r25, Y+2	; 0x02
     e18:	fc 01       	movw	r30, r24
     e1a:	20 87       	std	Z+8, r18	; 0x08
	} else {
		((TC0_t *)tc)->CTRLFSET |= TC0_DIR_bm;
	}
}
     e1c:	0a c0       	rjmp	.+20     	; 0xe32 <tc_set_direction+0x40>
static inline void tc_set_direction(volatile void *tc, enum tc_dir_t dir)
{
	if (dir == TC_UP) {
		((TC0_t *)tc)->CTRLFCLR |= ~TC0_DIR_bm;
	} else {
		((TC0_t *)tc)->CTRLFSET |= TC0_DIR_bm;
     e1e:	89 81       	ldd	r24, Y+1	; 0x01
     e20:	9a 81       	ldd	r25, Y+2	; 0x02
     e22:	fc 01       	movw	r30, r24
     e24:	81 85       	ldd	r24, Z+9	; 0x09
     e26:	28 2f       	mov	r18, r24
     e28:	21 60       	ori	r18, 0x01	; 1
     e2a:	89 81       	ldd	r24, Y+1	; 0x01
     e2c:	9a 81       	ldd	r25, Y+2	; 0x02
     e2e:	fc 01       	movw	r30, r24
     e30:	21 87       	std	Z+9, r18	; 0x09
	}
}
     e32:	00 00       	nop
     e34:	23 96       	adiw	r28, 0x03	; 3
     e36:	cd bf       	out	0x3d, r28	; 61
     e38:	de bf       	out	0x3e, r29	; 62
     e3a:	df 91       	pop	r29
     e3c:	cf 91       	pop	r28
     e3e:	08 95       	ret

00000e40 <tc_write_count>:
 *
 * \param tc Pointer to TC module.
 * \param cnt_value Counter value :
 */
static inline void tc_write_count(volatile void *tc, uint16_t cnt_value)
{
     e40:	cf 93       	push	r28
     e42:	df 93       	push	r29
     e44:	00 d0       	rcall	.+0      	; 0xe46 <tc_write_count+0x6>
     e46:	1f 92       	push	r1
     e48:	cd b7       	in	r28, 0x3d	; 61
     e4a:	de b7       	in	r29, 0x3e	; 62
     e4c:	89 83       	std	Y+1, r24	; 0x01
     e4e:	9a 83       	std	Y+2, r25	; 0x02
     e50:	6b 83       	std	Y+3, r22	; 0x03
     e52:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->CNT = cnt_value;
     e54:	89 81       	ldd	r24, Y+1	; 0x01
     e56:	9a 81       	ldd	r25, Y+2	; 0x02
     e58:	2b 81       	ldd	r18, Y+3	; 0x03
     e5a:	3c 81       	ldd	r19, Y+4	; 0x04
     e5c:	fc 01       	movw	r30, r24
     e5e:	20 a3       	std	Z+32, r18	; 0x20
     e60:	31 a3       	std	Z+33, r19	; 0x21
}
     e62:	00 00       	nop
     e64:	24 96       	adiw	r28, 0x04	; 4
     e66:	cd bf       	out	0x3d, r28	; 61
     e68:	de bf       	out	0x3e, r29	; 62
     e6a:	df 91       	pop	r29
     e6c:	cf 91       	pop	r28
     e6e:	08 95       	ret

00000e70 <tc_read_count>:
 *
 * \param tc Pointer to TC module.
 * \note Output the Counter value CNT
 */
static inline uint16_t tc_read_count(volatile void *tc)
{
     e70:	cf 93       	push	r28
     e72:	df 93       	push	r29
     e74:	1f 92       	push	r1
     e76:	1f 92       	push	r1
     e78:	cd b7       	in	r28, 0x3d	; 61
     e7a:	de b7       	in	r29, 0x3e	; 62
     e7c:	89 83       	std	Y+1, r24	; 0x01
     e7e:	9a 83       	std	Y+2, r25	; 0x02
	return (((TC0_t *)tc)->CNT);
     e80:	89 81       	ldd	r24, Y+1	; 0x01
     e82:	9a 81       	ldd	r25, Y+2	; 0x02
     e84:	fc 01       	movw	r30, r24
     e86:	80 a1       	ldd	r24, Z+32	; 0x20
     e88:	91 a1       	ldd	r25, Z+33	; 0x21
}
     e8a:	0f 90       	pop	r0
     e8c:	0f 90       	pop	r0
     e8e:	df 91       	pop	r29
     e90:	cf 91       	pop	r28
     e92:	08 95       	ret

00000e94 <tc_write_period>:
 *
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
     e94:	cf 93       	push	r28
     e96:	df 93       	push	r29
     e98:	00 d0       	rcall	.+0      	; 0xe9a <tc_write_period+0x6>
     e9a:	1f 92       	push	r1
     e9c:	cd b7       	in	r28, 0x3d	; 61
     e9e:	de b7       	in	r29, 0x3e	; 62
     ea0:	89 83       	std	Y+1, r24	; 0x01
     ea2:	9a 83       	std	Y+2, r25	; 0x02
     ea4:	6b 83       	std	Y+3, r22	; 0x03
     ea6:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->PER = per_value;
     ea8:	89 81       	ldd	r24, Y+1	; 0x01
     eaa:	9a 81       	ldd	r25, Y+2	; 0x02
     eac:	2b 81       	ldd	r18, Y+3	; 0x03
     eae:	3c 81       	ldd	r19, Y+4	; 0x04
     eb0:	fc 01       	movw	r30, r24
     eb2:	26 a3       	std	Z+38, r18	; 0x26
     eb4:	37 a3       	std	Z+39, r19	; 0x27
}
     eb6:	00 00       	nop
     eb8:	24 96       	adiw	r28, 0x04	; 4
     eba:	cd bf       	out	0x3d, r28	; 61
     ebc:	de bf       	out	0x3e, r29	; 62
     ebe:	df 91       	pop	r29
     ec0:	cf 91       	pop	r28
     ec2:	08 95       	ret

00000ec4 <tc_clear_overflow>:
 *
 * \param tc Pointer to TC module.
 * \note  OVFIF is cleared
 */
static inline void tc_clear_overflow(volatile void *tc)
{
     ec4:	cf 93       	push	r28
     ec6:	df 93       	push	r29
     ec8:	1f 92       	push	r1
     eca:	1f 92       	push	r1
     ecc:	cd b7       	in	r28, 0x3d	; 61
     ece:	de b7       	in	r29, 0x3e	; 62
     ed0:	89 83       	std	Y+1, r24	; 0x01
     ed2:	9a 83       	std	Y+2, r25	; 0x02
	((TC0_t *)tc)->INTFLAGS |= TC0_OVFIF_bm;
     ed4:	89 81       	ldd	r24, Y+1	; 0x01
     ed6:	9a 81       	ldd	r25, Y+2	; 0x02
     ed8:	fc 01       	movw	r30, r24
     eda:	84 85       	ldd	r24, Z+12	; 0x0c
     edc:	28 2f       	mov	r18, r24
     ede:	21 60       	ori	r18, 0x01	; 1
     ee0:	89 81       	ldd	r24, Y+1	; 0x01
     ee2:	9a 81       	ldd	r25, Y+2	; 0x02
     ee4:	fc 01       	movw	r30, r24
     ee6:	24 87       	std	Z+12, r18	; 0x0c
}
     ee8:	00 00       	nop
     eea:	0f 90       	pop	r0
     eec:	0f 90       	pop	r0
     eee:	df 91       	pop	r29
     ef0:	cf 91       	pop	r28
     ef2:	08 95       	ret

00000ef4 <tc_set_wgm>:
 *
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
     ef4:	cf 93       	push	r28
     ef6:	df 93       	push	r29
     ef8:	00 d0       	rcall	.+0      	; 0xefa <tc_set_wgm+0x6>
     efa:	cd b7       	in	r28, 0x3d	; 61
     efc:	de b7       	in	r29, 0x3e	; 62
     efe:	89 83       	std	Y+1, r24	; 0x01
     f00:	9a 83       	std	Y+2, r25	; 0x02
     f02:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
     f04:	89 81       	ldd	r24, Y+1	; 0x01
     f06:	9a 81       	ldd	r25, Y+2	; 0x02
     f08:	fc 01       	movw	r30, r24
     f0a:	81 81       	ldd	r24, Z+1	; 0x01
     f0c:	98 2f       	mov	r25, r24
     f0e:	98 7f       	andi	r25, 0xF8	; 248
     f10:	8b 81       	ldd	r24, Y+3	; 0x03
     f12:	89 2b       	or	r24, r25
     f14:	28 2f       	mov	r18, r24
     f16:	89 81       	ldd	r24, Y+1	; 0x01
     f18:	9a 81       	ldd	r25, Y+2	; 0x02
     f1a:	fc 01       	movw	r30, r24
     f1c:	21 83       	std	Z+1, r18	; 0x01
}
     f1e:	00 00       	nop
     f20:	23 96       	adiw	r28, 0x03	; 3
     f22:	cd bf       	out	0x3d, r28	; 61
     f24:	de bf       	out	0x3e, r29	; 62
     f26:	df 91       	pop	r29
     f28:	cf 91       	pop	r28
     f2a:	08 95       	ret

00000f2c <usart_serial_init>:
 * \retval true if the initialization was successful
 * \retval false if initialization failed (error in baud rate calculation)
 */
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
     f2c:	cf 93       	push	r28
     f2e:	df 93       	push	r29
     f30:	cd b7       	in	r28, 0x3d	; 61
     f32:	de b7       	in	r29, 0x3e	; 62
     f34:	2b 97       	sbiw	r28, 0x0b	; 11
     f36:	cd bf       	out	0x3d, r28	; 61
     f38:	de bf       	out	0x3e, r29	; 62
     f3a:	88 87       	std	Y+8, r24	; 0x08
     f3c:	99 87       	std	Y+9, r25	; 0x09
     f3e:	6a 87       	std	Y+10, r22	; 0x0a
     f40:	7b 87       	std	Y+11, r23	; 0x0b
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
     f42:	8a 85       	ldd	r24, Y+10	; 0x0a
     f44:	9b 85       	ldd	r25, Y+11	; 0x0b
     f46:	fc 01       	movw	r30, r24
     f48:	84 81       	ldd	r24, Z+4	; 0x04
     f4a:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
     f4c:	8a 85       	ldd	r24, Y+10	; 0x0a
     f4e:	9b 85       	ldd	r25, Y+11	; 0x0b
     f50:	fc 01       	movw	r30, r24
     f52:	85 81       	ldd	r24, Z+5	; 0x05
     f54:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
     f56:	8a 85       	ldd	r24, Y+10	; 0x0a
     f58:	9b 85       	ldd	r25, Y+11	; 0x0b
     f5a:	fc 01       	movw	r30, r24
     f5c:	86 81       	ldd	r24, Z+6	; 0x06
     f5e:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
     f60:	8a 85       	ldd	r24, Y+10	; 0x0a
     f62:	9b 85       	ldd	r25, Y+11	; 0x0b
     f64:	fc 01       	movw	r30, r24
     f66:	80 81       	ld	r24, Z
     f68:	91 81       	ldd	r25, Z+1	; 0x01
     f6a:	a2 81       	ldd	r26, Z+2	; 0x02
     f6c:	b3 81       	ldd	r27, Z+3	; 0x03
     f6e:	89 83       	std	Y+1, r24	; 0x01
     f70:	9a 83       	std	Y+2, r25	; 0x02
     f72:	ab 83       	std	Y+3, r26	; 0x03
     f74:	bc 83       	std	Y+4, r27	; 0x04

#ifdef USARTC0
	if((uint16_t)usart == (uint16_t)&USARTC0) {
     f76:	88 85       	ldd	r24, Y+8	; 0x08
     f78:	99 85       	ldd	r25, Y+9	; 0x09
     f7a:	80 3a       	cpi	r24, 0xA0	; 160
     f7c:	98 40       	sbci	r25, 0x08	; 8
     f7e:	21 f4       	brne	.+8      	; 0xf88 <usart_serial_init+0x5c>
		sysclk_enable_module(SYSCLK_PORT_C,PR_USART0_bm);
     f80:	60 e1       	ldi	r22, 0x10	; 16
     f82:	83 e0       	ldi	r24, 0x03	; 3
     f84:	0e 94 cd 13 	call	0x279a	; 0x279a <sysclk_enable_module>
	if((uint16_t)usart == (uint16_t)&USARTC1) {
		sysclk_enable_module(SYSCLK_PORT_C,PR_USART1_bm);
	}
#endif
#ifdef USARTD0
	if((uint16_t)usart == (uint16_t)&USARTD0) {
     f88:	88 85       	ldd	r24, Y+8	; 0x08
     f8a:	99 85       	ldd	r25, Y+9	; 0x09
     f8c:	80 3a       	cpi	r24, 0xA0	; 160
     f8e:	99 40       	sbci	r25, 0x09	; 9
     f90:	21 f4       	brne	.+8      	; 0xf9a <usart_serial_init+0x6e>
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART0_bm);
     f92:	60 e1       	ldi	r22, 0x10	; 16
     f94:	84 e0       	ldi	r24, 0x04	; 4
     f96:	0e 94 cd 13 	call	0x279a	; 0x279a <sysclk_enable_module>
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
     f9a:	88 85       	ldd	r24, Y+8	; 0x08
     f9c:	99 85       	ldd	r25, Y+9	; 0x09
     f9e:	9e 01       	movw	r18, r28
     fa0:	2f 5f       	subi	r18, 0xFF	; 255
     fa2:	3f 4f       	sbci	r19, 0xFF	; 255
     fa4:	b9 01       	movw	r22, r18
     fa6:	9c da       	rcall	.-2760   	; 0x4e0 <usart_init_rs232>
     fa8:	88 23       	and	r24, r24
     faa:	11 f0       	breq	.+4      	; 0xfb0 <usart_serial_init+0x84>
		return true;
     fac:	81 e0       	ldi	r24, 0x01	; 1
     fae:	01 c0       	rjmp	.+2      	; 0xfb2 <usart_serial_init+0x86>
	}
	else {
		return false;
     fb0:	80 e0       	ldi	r24, 0x00	; 0
	}
}
     fb2:	2b 96       	adiw	r28, 0x0b	; 11
     fb4:	cd bf       	out	0x3d, r28	; 61
     fb6:	de bf       	out	0x3e, r29	; 62
     fb8:	df 91       	pop	r29
     fba:	cf 91       	pop	r28
     fbc:	08 95       	ret

00000fbe <usart_serial_putchar>:
 * \param c       Character to write.
 *
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(usart_if usart, uint8_t c)
{
     fbe:	cf 93       	push	r28
     fc0:	df 93       	push	r29
     fc2:	00 d0       	rcall	.+0      	; 0xfc4 <usart_serial_putchar+0x6>
     fc4:	cd b7       	in	r28, 0x3d	; 61
     fc6:	de b7       	in	r29, 0x3e	; 62
     fc8:	89 83       	std	Y+1, r24	; 0x01
     fca:	9a 83       	std	Y+2, r25	; 0x02
     fcc:	6b 83       	std	Y+3, r22	; 0x03
	return usart_putchar(usart, c);
     fce:	89 81       	ldd	r24, Y+1	; 0x01
     fd0:	9a 81       	ldd	r25, Y+2	; 0x02
     fd2:	6b 81       	ldd	r22, Y+3	; 0x03
     fd4:	cb da       	rcall	.-2666   	; 0x56c <usart_putchar>
}
     fd6:	23 96       	adiw	r28, 0x03	; 3
     fd8:	cd bf       	out	0x3d, r28	; 61
     fda:	de bf       	out	0x3e, r29	; 62
     fdc:	df 91       	pop	r29
     fde:	cf 91       	pop	r28
     fe0:	08 95       	ret

00000fe2 <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
     fe2:	cf 93       	push	r28
     fe4:	df 93       	push	r29
     fe6:	00 d0       	rcall	.+0      	; 0xfe8 <usart_serial_getchar+0x6>
     fe8:	1f 92       	push	r1
     fea:	cd b7       	in	r28, 0x3d	; 61
     fec:	de b7       	in	r29, 0x3e	; 62
     fee:	89 83       	std	Y+1, r24	; 0x01
     ff0:	9a 83       	std	Y+2, r25	; 0x02
     ff2:	6b 83       	std	Y+3, r22	; 0x03
     ff4:	7c 83       	std	Y+4, r23	; 0x04
	*data = usart_getchar(usart);
     ff6:	89 81       	ldd	r24, Y+1	; 0x01
     ff8:	9a 81       	ldd	r25, Y+2	; 0x02
     ffa:	d6 da       	rcall	.-2644   	; 0x5a8 <usart_getchar>
     ffc:	28 2f       	mov	r18, r24
     ffe:	8b 81       	ldd	r24, Y+3	; 0x03
    1000:	9c 81       	ldd	r25, Y+4	; 0x04
    1002:	fc 01       	movw	r30, r24
    1004:	20 83       	st	Z, r18
}
    1006:	00 00       	nop
    1008:	24 96       	adiw	r28, 0x04	; 4
    100a:	cd bf       	out	0x3d, r28	; 61
    100c:	de bf       	out	0x3e, r29	; 62
    100e:	df 91       	pop	r29
    1010:	cf 91       	pop	r28
    1012:	08 95       	ret

00001014 <main>:
void chaoticEnc(uint8_t ciphertext[], uint8_t plaintext[]);
void maskEnc(uint8_t ciphertext[], uint8_t plaintext[]);
void aesEnc(void);

int main (void)
{
    1014:	cf 93       	push	r28
    1016:	df 93       	push	r29
    1018:	00 d0       	rcall	.+0      	; 0x101a <main+0x6>
    101a:	00 d0       	rcall	.+0      	; 0x101c <main+0x8>
    101c:	cd b7       	in	r28, 0x3d	; 61
    101e:	de b7       	in	r29, 0x3e	; 62
	uint16_t restClk=0;
    1020:	1c 82       	std	Y+4, r1	; 0x04
    1022:	1d 82       	std	Y+5, r1	; 0x05
	//
	CWPlatInit();
    1024:	bb d0       	rcall	.+374    	; 0x119c <CWPlatInit>
	
	//
	uint8_t received_byte; 
	uint8_t ptr=0;
    1026:	19 82       	std	Y+1, r1	; 0x01
	enum statesel{IDLE,KEY,PLAIN}state;
	state=IDLE;
    1028:	1a 82       	std	Y+2, r1	; 0x02
	
	while(1)
	{
		usart_serial_getchar(USART_SERIAL, &received_byte);
    102a:	ce 01       	movw	r24, r28
    102c:	06 96       	adiw	r24, 0x06	; 6
    102e:	bc 01       	movw	r22, r24
    1030:	80 ea       	ldi	r24, 0xA0	; 160
    1032:	98 e0       	ldi	r25, 0x08	; 8
    1034:	d6 df       	rcall	.-84     	; 0xfe2 <usart_serial_getchar>
		if (received_byte=='x')
    1036:	8e 81       	ldd	r24, Y+6	; 0x06
    1038:	88 37       	cpi	r24, 0x78	; 120
    103a:	19 f4       	brne	.+6      	; 0x1042 <main+0x2e>
		{
			ptr=0;
    103c:	19 82       	std	Y+1, r1	; 0x01
			state=IDLE;
    103e:	1a 82       	std	Y+2, r1	; 0x02
			continue;
    1040:	ac c0       	rjmp	.+344    	; 0x119a <main+0x186>
		}
		else if (received_byte=='k')
    1042:	8e 81       	ldd	r24, Y+6	; 0x06
    1044:	8b 36       	cpi	r24, 0x6B	; 107
    1046:	21 f4       	brne	.+8      	; 0x1050 <main+0x3c>
		{
			ptr=0;
    1048:	19 82       	std	Y+1, r1	; 0x01
			state=KEY;
    104a:	81 e0       	ldi	r24, 0x01	; 1
    104c:	8a 83       	std	Y+2, r24	; 0x02
			continue;
    104e:	a5 c0       	rjmp	.+330    	; 0x119a <main+0x186>
		}
		else if (received_byte=='p')
    1050:	8e 81       	ldd	r24, Y+6	; 0x06
    1052:	80 37       	cpi	r24, 0x70	; 112
    1054:	21 f4       	brne	.+8      	; 0x105e <main+0x4a>
		{
			ptr=0;
    1056:	19 82       	std	Y+1, r1	; 0x01
			state=PLAIN;
    1058:	82 e0       	ldi	r24, 0x02	; 2
    105a:	8a 83       	std	Y+2, r24	; 0x02
			continue;
    105c:	9e c0       	rjmp	.+316    	; 0x119a <main+0x186>
		}
		else if (state==KEY)
    105e:	8a 81       	ldd	r24, Y+2	; 0x02
    1060:	81 30       	cpi	r24, 0x01	; 1
    1062:	21 f5       	brne	.+72     	; 0x10ac <main+0x98>
		{
			if ((received_byte=='\n')||(received_byte=='\r'))
    1064:	8e 81       	ldd	r24, Y+6	; 0x06
    1066:	8a 30       	cpi	r24, 0x0A	; 10
    1068:	19 f0       	breq	.+6      	; 0x1070 <main+0x5c>
    106a:	8e 81       	ldd	r24, Y+6	; 0x06
    106c:	8d 30       	cpi	r24, 0x0D	; 13
    106e:	91 f4       	brne	.+36     	; 0x1094 <main+0x80>
			{
				asciibuf[ptr]=0;
    1070:	89 81       	ldd	r24, Y+1	; 0x01
    1072:	88 2f       	mov	r24, r24
    1074:	90 e0       	ldi	r25, 0x00	; 0
    1076:	8e 59       	subi	r24, 0x9E	; 158
    1078:	9d 4d       	sbci	r25, 0xDD	; 221
    107a:	fc 01       	movw	r30, r24
    107c:	10 82       	st	Z, r1
				hex_decode(asciibuf,ptr,key);
    107e:	89 81       	ldd	r24, Y+1	; 0x01
    1080:	88 2f       	mov	r24, r24
    1082:	90 e0       	ldi	r25, 0x00	; 0
    1084:	42 e0       	ldi	r20, 0x02	; 2
    1086:	53 e2       	ldi	r21, 0x23	; 35
    1088:	bc 01       	movw	r22, r24
    108a:	82 e6       	ldi	r24, 0x62	; 98
    108c:	92 e2       	ldi	r25, 0x22	; 34
    108e:	64 dc       	rcall	.-1848   	; 0x958 <hex_decode>
				state=IDLE;
    1090:	1a 82       	std	Y+2, r1	; 0x02
    1092:	83 c0       	rjmp	.+262    	; 0x119a <main+0x186>
			}
			else
			{
				asciibuf[ptr++]=received_byte;
    1094:	89 81       	ldd	r24, Y+1	; 0x01
    1096:	91 e0       	ldi	r25, 0x01	; 1
    1098:	98 0f       	add	r25, r24
    109a:	99 83       	std	Y+1, r25	; 0x01
    109c:	88 2f       	mov	r24, r24
    109e:	90 e0       	ldi	r25, 0x00	; 0
    10a0:	2e 81       	ldd	r18, Y+6	; 0x06
    10a2:	8e 59       	subi	r24, 0x9E	; 158
    10a4:	9d 4d       	sbci	r25, 0xDD	; 221
    10a6:	fc 01       	movw	r30, r24
    10a8:	20 83       	st	Z, r18
    10aa:	bf cf       	rjmp	.-130    	; 0x102a <main+0x16>
			}
		}
		else if (state==PLAIN)
    10ac:	8a 81       	ldd	r24, Y+2	; 0x02
    10ae:	82 30       	cpi	r24, 0x02	; 2
    10b0:	09 f0       	breq	.+2      	; 0x10b4 <main+0xa0>
    10b2:	bb cf       	rjmp	.-138    	; 0x102a <main+0x16>
		{
			if ((received_byte=='\n')||(received_byte=='\r'))
    10b4:	8e 81       	ldd	r24, Y+6	; 0x06
    10b6:	8a 30       	cpi	r24, 0x0A	; 10
    10b8:	21 f0       	breq	.+8      	; 0x10c2 <main+0xae>
    10ba:	8e 81       	ldd	r24, Y+6	; 0x06
    10bc:	8d 30       	cpi	r24, 0x0D	; 13
    10be:	09 f0       	breq	.+2      	; 0x10c2 <main+0xae>
    10c0:	5c c0       	rjmp	.+184    	; 0x117a <main+0x166>
			{
				asciibuf[ptr]=0;
    10c2:	89 81       	ldd	r24, Y+1	; 0x01
    10c4:	88 2f       	mov	r24, r24
    10c6:	90 e0       	ldi	r25, 0x00	; 0
    10c8:	8e 59       	subi	r24, 0x9E	; 158
    10ca:	9d 4d       	sbci	r25, 0xDD	; 221
    10cc:	fc 01       	movw	r30, r24
    10ce:	10 82       	st	Z, r1
				hex_decode(asciibuf,ptr,pt);
    10d0:	89 81       	ldd	r24, Y+1	; 0x01
    10d2:	88 2f       	mov	r24, r24
    10d4:	90 e0       	ldi	r25, 0x00	; 0
    10d6:	42 ea       	ldi	r20, 0xA2	; 162
    10d8:	52 e2       	ldi	r21, 0x22	; 34
    10da:	bc 01       	movw	r22, r24
    10dc:	82 e6       	ldi	r24, 0x62	; 98
    10de:	92 e2       	ldi	r25, 0x22	; 34
    10e0:	3b dc       	rcall	.-1930   	; 0x958 <hex_decode>
				//****************************//
				tc_write_count(&TCC0,0);//
    10e2:	60 e0       	ldi	r22, 0x00	; 0
    10e4:	70 e0       	ldi	r23, 0x00	; 0
    10e6:	80 e0       	ldi	r24, 0x00	; 0
    10e8:	98 e0       	ldi	r25, 0x08	; 8
				tc_write_clock_source(&TCC0,TC_CLKSEL_DIV1_gc);//
    10ea:	aa de       	rcall	.-684    	; 0xe40 <tc_write_count>
    10ec:	61 e0       	ldi	r22, 0x01	; 1
    10ee:	80 e0       	ldi	r24, 0x00	; 0
    10f0:	98 e0       	ldi	r25, 0x08	; 8
				
				encInit();//
    10f2:	63 de       	rcall	.-826    	; 0xdba <tc_write_clock_source>
				ioport_set_pin_high(TRIGGER);// PA0
    10f4:	30 d2       	rcall	.+1120   	; 0x1556 <encInit>
    10f6:	80 e0       	ldi	r24, 0x00	; 0
				
				//chaoticEnc(cip,pt);
				maskEnc(cip,pt);
    10f8:	77 dd       	rcall	.-1298   	; 0xbe8 <ioport_set_pin_high>
    10fa:	62 ea       	ldi	r22, 0xA2	; 162
    10fc:	72 e2       	ldi	r23, 0x22	; 34
    10fe:	82 ef       	ldi	r24, 0xF2	; 242
    1100:	92 e2       	ldi	r25, 0x22	; 34
				//aesEnc();
				
				restClk=tc_read_count(&TCC0);//
    1102:	38 d2       	rcall	.+1136   	; 0x1574 <maskEnc>
    1104:	80 e0       	ldi	r24, 0x00	; 0
    1106:	98 e0       	ldi	r25, 0x08	; 8
    1108:	b3 de       	rcall	.-666    	; 0xe70 <tc_read_count>
    110a:	8c 83       	std	Y+4, r24	; 0x04
				tc_set_overflow_interrupt_level(&TCC0, TC_INT_LVL_OFF);//
    110c:	9d 83       	std	Y+5, r25	; 0x05
    110e:	60 e0       	ldi	r22, 0x00	; 0
    1110:	80 e0       	ldi	r24, 0x00	; 0
    1112:	98 e0       	ldi	r25, 0x08	; 8
    1114:	2e de       	rcall	.-932    	; 0xd72 <tc_set_overflow_interrupt_level>
				tc_write_clock_source(&TCC0,TC_CLKSEL_OFF_gc);//
    1116:	60 e0       	ldi	r22, 0x00	; 0
    1118:	80 e0       	ldi	r24, 0x00	; 0
    111a:	98 e0       	ldi	r25, 0x08	; 8
    111c:	4e de       	rcall	.-868    	; 0xdba <tc_write_clock_source>
				ioport_set_pin_low(TRIGGER);// PA0
    111e:	80 e0       	ldi	r24, 0x00	; 0
    1120:	0e dd       	rcall	.-1508   	; 0xb3e <ioport_set_pin_low>
				
				//********************//
				hex_print(cip,16,asciibuf);
    1122:	42 e6       	ldi	r20, 0x62	; 98
    1124:	52 e2       	ldi	r21, 0x22	; 34
    1126:	60 e1       	ldi	r22, 0x10	; 16
    1128:	70 e0       	ldi	r23, 0x00	; 0
    112a:	82 ef       	ldi	r24, 0xF2	; 242
    112c:	92 e2       	ldi	r25, 0x22	; 34
    112e:	9f dc       	rcall	.-1730   	; 0xa6e <hex_print>
    1130:	62 e7       	ldi	r22, 0x72	; 114
				//************************//
				usart_serial_putchar(USART_SERIAL,'r');
    1132:	80 ea       	ldi	r24, 0xA0	; 160
    1134:	98 e0       	ldi	r25, 0x08	; 8
    1136:	43 df       	rcall	.-378    	; 0xfbe <usart_serial_putchar>
    1138:	1b 82       	std	Y+3, r1	; 0x03
				for(uint8_t i=0;i<32;i++)
    113a:	0e c0       	rjmp	.+28     	; 0x1158 <main+0x144>
    113c:	8b 81       	ldd	r24, Y+3	; 0x03
				{
					usart_serial_putchar(USART_SERIAL,asciibuf[i]);
    113e:	88 2f       	mov	r24, r24
    1140:	90 e0       	ldi	r25, 0x00	; 0
    1142:	8e 59       	subi	r24, 0x9E	; 158
    1144:	9d 4d       	sbci	r25, 0xDD	; 221
    1146:	fc 01       	movw	r30, r24
    1148:	80 81       	ld	r24, Z
    114a:	68 2f       	mov	r22, r24
    114c:	80 ea       	ldi	r24, 0xA0	; 160
    114e:	98 e0       	ldi	r25, 0x08	; 8
    1150:	36 df       	rcall	.-404    	; 0xfbe <usart_serial_putchar>
				
				//********************//
				hex_print(cip,16,asciibuf);
				//************************//
				usart_serial_putchar(USART_SERIAL,'r');
				for(uint8_t i=0;i<32;i++)
    1152:	8b 81       	ldd	r24, Y+3	; 0x03
    1154:	8f 5f       	subi	r24, 0xFF	; 255
    1156:	8b 83       	std	Y+3, r24	; 0x03
    1158:	8b 81       	ldd	r24, Y+3	; 0x03
    115a:	80 32       	cpi	r24, 0x20	; 32
				{
					usart_serial_putchar(USART_SERIAL,asciibuf[i]);
				}
				usart_serial_putchar(USART_SERIAL,'\n');
    115c:	78 f3       	brcs	.-34     	; 0x113c <main+0x128>
    115e:	6a e0       	ldi	r22, 0x0A	; 10
    1160:	80 ea       	ldi	r24, 0xA0	; 160
    1162:	98 e0       	ldi	r25, 0x08	; 8
    1164:	2c df       	rcall	.-424    	; 0xfbe <usart_serial_putchar>
				
				sendUint16(timeCount);//
    1166:	80 91 1e 22 	lds	r24, 0x221E	; 0x80221e <__data_end>
    116a:	90 91 1f 22 	lds	r25, 0x221F	; 0x80221f <__data_end+0x1>
    116e:	73 d0       	rcall	.+230    	; 0x1256 <sendUint16>
    1170:	8c 81       	ldd	r24, Y+4	; 0x04
				sendUint16(restClk);//
    1172:	9d 81       	ldd	r25, Y+5	; 0x05
    1174:	70 d0       	rcall	.+224    	; 0x1256 <sendUint16>
    1176:	1a 82       	std	Y+2, r1	; 0x02
    1178:	10 c0       	rjmp	.+32     	; 0x119a <main+0x186>
				//sendUint8(mul_mask_2);
				state=IDLE;
    117a:	89 81       	ldd	r24, Y+1	; 0x01
    117c:	80 34       	cpi	r24, 0x40	; 64
			}
			else
			{
				if (ptr>=BUFLEN)
    117e:	10 f0       	brcs	.+4      	; 0x1184 <main+0x170>
    1180:	1a 82       	std	Y+2, r1	; 0x02
    1182:	53 cf       	rjmp	.-346    	; 0x102a <main+0x16>
				{
					state=IDLE;
    1184:	89 81       	ldd	r24, Y+1	; 0x01
    1186:	91 e0       	ldi	r25, 0x01	; 1
				}
				else
				{
					asciibuf[ptr++]=received_byte;
    1188:	98 0f       	add	r25, r24
    118a:	99 83       	std	Y+1, r25	; 0x01
    118c:	88 2f       	mov	r24, r24
    118e:	90 e0       	ldi	r25, 0x00	; 0
    1190:	2e 81       	ldd	r18, Y+6	; 0x06
    1192:	8e 59       	subi	r24, 0x9E	; 158
    1194:	9d 4d       	sbci	r25, 0xDD	; 221
    1196:	fc 01       	movw	r30, r24
    1198:	20 83       	st	Z, r18
    119a:	47 cf       	rjmp	.-370    	; 0x102a <main+0x16>

0000119c <CWPlatInit>:
    119c:	cf 93       	push	r28
				}
			}
		}
	}
    119e:	df 93       	push	r29
	return 1;
}

void CWPlatInit( void )
{
    11a0:	cd b7       	in	r28, 0x3d	; 61
    11a2:	de b7       	in	r29, 0x3e	; 62
	//,7370000 hz
	sysclk_init();
    11a4:	0e 94 9c 13 	call	0x2738	; 0x2738 <sysclk_init>
	
	//IO
	ioport_init(); 
    11a8:	75 dd       	rcall	.-1302   	; 0xc94 <ioport_init>
	//
	ioport_set_pin_dir(USART_T,IOPORT_DIR_OUTPUT);//
    11aa:	61 e0       	ldi	r22, 0x01	; 1
    11ac:	83 e1       	ldi	r24, 0x13	; 19
    11ae:	7a dd       	rcall	.-1292   	; 0xca4 <ioport_set_pin_dir>
	ioport_set_pin_dir(USART_R,IOPORT_DIR_INPUT);//
    11b0:	60 e0       	ldi	r22, 0x00	; 0
    11b2:	82 e1       	ldi	r24, 0x12	; 18
    11b4:	77 dd       	rcall	.-1298   	; 0xca4 <ioport_set_pin_dir>
	ioport_set_pin_dir(TRIGGER,IOPORT_DIR_OUTPUT);//
    11b6:	61 e0       	ldi	r22, 0x01	; 1
    11b8:	80 e0       	ldi	r24, 0x00	; 0
    11ba:	74 dd       	rcall	.-1304   	; 0xca4 <ioport_set_pin_dir>
	ioport_set_pin_dir(LED9,IOPORT_DIR_OUTPUT);
    11bc:	61 e0       	ldi	r22, 0x01	; 1
    11be:	85 e0       	ldi	r24, 0x05	; 5
    11c0:	71 dd       	rcall	.-1310   	; 0xca4 <ioport_set_pin_dir>
	ioport_set_pin_low(LED9);
    11c2:	85 e0       	ldi	r24, 0x05	; 5
    11c4:	bc dc       	rcall	.-1672   	; 0xb3e <ioport_set_pin_low>
	ioport_set_pin_dir(LED10,IOPORT_DIR_OUTPUT);
    11c6:	61 e0       	ldi	r22, 0x01	; 1
    11c8:	86 e0       	ldi	r24, 0x06	; 6
    11ca:	6c dd       	rcall	.-1320   	; 0xca4 <ioport_set_pin_dir>
	ioport_set_pin_high(LED10);
    11cc:	86 e0       	ldi	r24, 0x06	; 6
    11ce:	0c dd       	rcall	.-1512   	; 0xbe8 <ioport_set_pin_high>
		.baudrate = USART_SERIAL_BAUDRATE,
		.charlength = USART_SERIAL_CHAR_LENGTH,
		.paritytype = USART_SERIAL_PARITY,
		.stopbits = USART_SERIAL_STOP_BIT
	};
	usart_serial_init(USART_SERIAL, &usart_options);
    11d0:	66 e1       	ldi	r22, 0x16	; 22
    11d2:	70 e2       	ldi	r23, 0x20	; 32
    11d4:	80 ea       	ldi	r24, 0xA0	; 160
    11d6:	98 e0       	ldi	r25, 0x08	; 8
    11d8:	a9 de       	rcall	.-686    	; 0xf2c <usart_serial_init>
    11da:	be dd       	rcall	.-1156   	; 0xd58 <pmic_init>
	
	//
	pmic_init();
    11dc:	80 e0       	ldi	r24, 0x00	; 0
    11de:	98 e0       	ldi	r25, 0x08	; 8
	tc_enable(&TCC0);
    11e0:	0e 94 77 19 	call	0x32ee	; 0x32ee <tc_enable>
    11e4:	6e e0       	ldi	r22, 0x0E	; 14
	tc_set_overflow_interrupt_callback(&TCC0, timeConsum);
    11e6:	79 e0       	ldi	r23, 0x09	; 9
    11e8:	80 e0       	ldi	r24, 0x00	; 0
    11ea:	98 e0       	ldi	r25, 0x08	; 8
    11ec:	0e 94 bd 19 	call	0x337a	; 0x337a <tc_set_overflow_interrupt_callback>
	tc_set_wgm(&TCC0,TC_WG_NORMAL);
    11f0:	60 e0       	ldi	r22, 0x00	; 0
    11f2:	80 e0       	ldi	r24, 0x00	; 0
    11f4:	98 e0       	ldi	r25, 0x08	; 8
    11f6:	7e de       	rcall	.-772    	; 0xef4 <tc_set_wgm>
	tc_write_period(&TCC0, BOARD_XOSC_HZ/10000);//0.1ms
    11f8:	61 ee       	ldi	r22, 0xE1	; 225
    11fa:	72 e0       	ldi	r23, 0x02	; 2
    11fc:	80 e0       	ldi	r24, 0x00	; 0
    11fe:	98 e0       	ldi	r25, 0x08	; 8
    1200:	49 de       	rcall	.-878    	; 0xe94 <tc_write_period>
	tc_set_overflow_interrupt_level(&TCC0, TC_INT_LVL_LO);
    1202:	61 e0       	ldi	r22, 0x01	; 1
    1204:	80 e0       	ldi	r24, 0x00	; 0
    1206:	98 e0       	ldi	r25, 0x08	; 8
    1208:	b4 dd       	rcall	.-1176   	; 0xd72 <tc_set_overflow_interrupt_level>
    120a:	78 94       	sei
	cpu_irq_enable();
    120c:	60 e0       	ldi	r22, 0x00	; 0
	tc_set_direction(&TCC0,TC_UP);
    120e:	80 e0       	ldi	r24, 0x00	; 0
    1210:	98 e0       	ldi	r25, 0x08	; 8
    1212:	ef dd       	rcall	.-1058   	; 0xdf2 <tc_set_direction>
    1214:	00 00       	nop
    1216:	df 91       	pop	r29
	//tc_write_clock_source(&TCC0,TC_CLKSEL_DIV1_gc);//
}
    1218:	cf 91       	pop	r28
    121a:	08 95       	ret

0000121c <timeConsum>:
    121c:	cf 93       	push	r28
    121e:	df 93       	push	r29

static void timeConsum(void)
{
    1220:	cd b7       	in	r28, 0x3d	; 61
    1222:	de b7       	in	r29, 0x3e	; 62
	timeCount++;
    1224:	80 91 1e 22 	lds	r24, 0x221E	; 0x80221e <__data_end>
    1228:	90 91 1f 22 	lds	r25, 0x221F	; 0x80221f <__data_end+0x1>
    122c:	01 96       	adiw	r24, 0x01	; 1
    122e:	80 93 1e 22 	sts	0x221E, r24	; 0x80221e <__data_end>
    1232:	90 93 1f 22 	sts	0x221F, r25	; 0x80221f <__data_end+0x1>
	clkCount++;
    1236:	80 91 20 22 	lds	r24, 0x2220	; 0x802220 <clkCount>
    123a:	90 91 21 22 	lds	r25, 0x2221	; 0x802221 <clkCount+0x1>
    123e:	01 96       	adiw	r24, 0x01	; 1
    1240:	80 93 20 22 	sts	0x2220, r24	; 0x802220 <clkCount>
    1244:	90 93 21 22 	sts	0x2221, r25	; 0x802221 <clkCount+0x1>

	tc_clear_overflow(&TCC0);
    1248:	80 e0       	ldi	r24, 0x00	; 0
    124a:	98 e0       	ldi	r25, 0x08	; 8
    124c:	3b de       	rcall	.-906    	; 0xec4 <tc_clear_overflow>
}
    124e:	00 00       	nop
    1250:	df 91       	pop	r29
    1252:	cf 91       	pop	r28
    1254:	08 95       	ret

00001256 <sendUint16>:

void sendUint16(uint16_t value16)//uint16
{
    1256:	cf 93       	push	r28
    1258:	df 93       	push	r29
    125a:	cd b7       	in	r28, 0x3d	; 61
    125c:	de b7       	in	r29, 0x3e	; 62
    125e:	28 97       	sbiw	r28, 0x08	; 8
    1260:	cd bf       	out	0x3d, r28	; 61
    1262:	de bf       	out	0x3e, r29	; 62
    1264:	8f 83       	std	Y+7, r24	; 0x07
    1266:	98 87       	std	Y+8, r25	; 0x08
	uint8_t valueBuff[5];
	valueBuff[0]=value16/10000;valueBuff[1]=(value16/1000)%10;valueBuff[2]=(value16/100)%10;valueBuff[3]=(value16/10)%10;valueBuff[4]=(value16)%10;
    1268:	8f 81       	ldd	r24, Y+7	; 0x07
    126a:	98 85       	ldd	r25, Y+8	; 0x08
    126c:	92 95       	swap	r25
    126e:	82 95       	swap	r24
    1270:	8f 70       	andi	r24, 0x0F	; 15
    1272:	89 27       	eor	r24, r25
    1274:	9f 70       	andi	r25, 0x0F	; 15
    1276:	89 27       	eor	r24, r25
    1278:	9c 01       	movw	r18, r24
    127a:	a7 e4       	ldi	r26, 0x47	; 71
    127c:	b3 e0       	ldi	r27, 0x03	; 3
    127e:	0e 94 4b 1c 	call	0x3896	; 0x3896 <__umulhisi3>
    1282:	96 95       	lsr	r25
    1284:	87 95       	ror	r24
    1286:	96 95       	lsr	r25
    1288:	87 95       	ror	r24
    128a:	96 95       	lsr	r25
    128c:	87 95       	ror	r24
    128e:	8a 83       	std	Y+2, r24	; 0x02
    1290:	8f 81       	ldd	r24, Y+7	; 0x07
    1292:	98 85       	ldd	r25, Y+8	; 0x08
    1294:	96 95       	lsr	r25
    1296:	87 95       	ror	r24
    1298:	96 95       	lsr	r25
    129a:	87 95       	ror	r24
    129c:	96 95       	lsr	r25
    129e:	87 95       	ror	r24
    12a0:	9c 01       	movw	r18, r24
    12a2:	a5 ec       	ldi	r26, 0xC5	; 197
    12a4:	b0 e2       	ldi	r27, 0x20	; 32
    12a6:	0e 94 4b 1c 	call	0x3896	; 0x3896 <__umulhisi3>
    12aa:	ac 01       	movw	r20, r24
    12ac:	52 95       	swap	r21
    12ae:	42 95       	swap	r20
    12b0:	4f 70       	andi	r20, 0x0F	; 15
    12b2:	45 27       	eor	r20, r21
    12b4:	5f 70       	andi	r21, 0x0F	; 15
    12b6:	45 27       	eor	r20, r21
    12b8:	9a 01       	movw	r18, r20
    12ba:	ad ec       	ldi	r26, 0xCD	; 205
    12bc:	bc ec       	ldi	r27, 0xCC	; 204
    12be:	0e 94 4b 1c 	call	0x3896	; 0x3896 <__umulhisi3>
    12c2:	96 95       	lsr	r25
    12c4:	87 95       	ror	r24
    12c6:	96 95       	lsr	r25
    12c8:	87 95       	ror	r24
    12ca:	96 95       	lsr	r25
    12cc:	87 95       	ror	r24
    12ce:	88 0f       	add	r24, r24
    12d0:	99 1f       	adc	r25, r25
    12d2:	9c 01       	movw	r18, r24
    12d4:	22 0f       	add	r18, r18
    12d6:	33 1f       	adc	r19, r19
    12d8:	22 0f       	add	r18, r18
    12da:	33 1f       	adc	r19, r19
    12dc:	82 0f       	add	r24, r18
    12de:	93 1f       	adc	r25, r19
    12e0:	9a 01       	movw	r18, r20
    12e2:	28 1b       	sub	r18, r24
    12e4:	39 0b       	sbc	r19, r25
    12e6:	c9 01       	movw	r24, r18
    12e8:	8b 83       	std	Y+3, r24	; 0x03
    12ea:	8f 81       	ldd	r24, Y+7	; 0x07
    12ec:	98 85       	ldd	r25, Y+8	; 0x08
    12ee:	96 95       	lsr	r25
    12f0:	87 95       	ror	r24
    12f2:	96 95       	lsr	r25
    12f4:	87 95       	ror	r24
    12f6:	9c 01       	movw	r18, r24
    12f8:	ab e7       	ldi	r26, 0x7B	; 123
    12fa:	b4 e1       	ldi	r27, 0x14	; 20
    12fc:	0e 94 4b 1c 	call	0x3896	; 0x3896 <__umulhisi3>
    1300:	ac 01       	movw	r20, r24
    1302:	56 95       	lsr	r21
    1304:	47 95       	ror	r20
    1306:	9a 01       	movw	r18, r20
    1308:	ad ec       	ldi	r26, 0xCD	; 205
    130a:	bc ec       	ldi	r27, 0xCC	; 204
    130c:	0e 94 4b 1c 	call	0x3896	; 0x3896 <__umulhisi3>
    1310:	96 95       	lsr	r25
    1312:	87 95       	ror	r24
    1314:	96 95       	lsr	r25
    1316:	87 95       	ror	r24
    1318:	96 95       	lsr	r25
    131a:	87 95       	ror	r24
    131c:	88 0f       	add	r24, r24
    131e:	99 1f       	adc	r25, r25
    1320:	9c 01       	movw	r18, r24
    1322:	22 0f       	add	r18, r18
    1324:	33 1f       	adc	r19, r19
    1326:	22 0f       	add	r18, r18
    1328:	33 1f       	adc	r19, r19
    132a:	82 0f       	add	r24, r18
    132c:	93 1f       	adc	r25, r19
    132e:	fa 01       	movw	r30, r20
    1330:	e8 1b       	sub	r30, r24
    1332:	f9 0b       	sbc	r31, r25
    1334:	cf 01       	movw	r24, r30
    1336:	8c 83       	std	Y+4, r24	; 0x04
    1338:	8f 81       	ldd	r24, Y+7	; 0x07
    133a:	98 85       	ldd	r25, Y+8	; 0x08
    133c:	9c 01       	movw	r18, r24
    133e:	ad ec       	ldi	r26, 0xCD	; 205
    1340:	bc ec       	ldi	r27, 0xCC	; 204
    1342:	0e 94 4b 1c 	call	0x3896	; 0x3896 <__umulhisi3>
    1346:	ac 01       	movw	r20, r24
    1348:	56 95       	lsr	r21
    134a:	47 95       	ror	r20
    134c:	56 95       	lsr	r21
    134e:	47 95       	ror	r20
    1350:	56 95       	lsr	r21
    1352:	47 95       	ror	r20
    1354:	9a 01       	movw	r18, r20
    1356:	ad ec       	ldi	r26, 0xCD	; 205
    1358:	bc ec       	ldi	r27, 0xCC	; 204
    135a:	0e 94 4b 1c 	call	0x3896	; 0x3896 <__umulhisi3>
    135e:	96 95       	lsr	r25
    1360:	87 95       	ror	r24
    1362:	96 95       	lsr	r25
    1364:	87 95       	ror	r24
    1366:	96 95       	lsr	r25
    1368:	87 95       	ror	r24
    136a:	88 0f       	add	r24, r24
    136c:	99 1f       	adc	r25, r25
    136e:	9c 01       	movw	r18, r24
    1370:	22 0f       	add	r18, r18
    1372:	33 1f       	adc	r19, r19
    1374:	22 0f       	add	r18, r18
    1376:	33 1f       	adc	r19, r19
    1378:	82 0f       	add	r24, r18
    137a:	93 1f       	adc	r25, r19
    137c:	9a 01       	movw	r18, r20
    137e:	28 1b       	sub	r18, r24
    1380:	39 0b       	sbc	r19, r25
    1382:	c9 01       	movw	r24, r18
    1384:	8d 83       	std	Y+5, r24	; 0x05
    1386:	4f 81       	ldd	r20, Y+7	; 0x07
    1388:	58 85       	ldd	r21, Y+8	; 0x08
    138a:	9a 01       	movw	r18, r20
    138c:	ad ec       	ldi	r26, 0xCD	; 205
    138e:	bc ec       	ldi	r27, 0xCC	; 204
    1390:	0e 94 4b 1c 	call	0x3896	; 0x3896 <__umulhisi3>
    1394:	96 95       	lsr	r25
    1396:	87 95       	ror	r24
    1398:	96 95       	lsr	r25
    139a:	87 95       	ror	r24
    139c:	96 95       	lsr	r25
    139e:	87 95       	ror	r24
    13a0:	88 0f       	add	r24, r24
    13a2:	99 1f       	adc	r25, r25
    13a4:	9c 01       	movw	r18, r24
    13a6:	22 0f       	add	r18, r18
    13a8:	33 1f       	adc	r19, r19
    13aa:	22 0f       	add	r18, r18
    13ac:	33 1f       	adc	r19, r19
    13ae:	82 0f       	add	r24, r18
    13b0:	93 1f       	adc	r25, r19
    13b2:	fa 01       	movw	r30, r20
    13b4:	e8 1b       	sub	r30, r24
    13b6:	f9 0b       	sbc	r31, r25
    13b8:	cf 01       	movw	r24, r30
    13ba:	8e 83       	std	Y+6, r24	; 0x06
	for (uint8_t i=0;i<5;i++)
    13bc:	19 82       	std	Y+1, r1	; 0x01
    13be:	12 c0       	rjmp	.+36     	; 0x13e4 <sendUint16+0x18e>
	{
		usart_serial_putchar(USART_SERIAL,48+valueBuff[i]);//
    13c0:	89 81       	ldd	r24, Y+1	; 0x01
    13c2:	88 2f       	mov	r24, r24
    13c4:	90 e0       	ldi	r25, 0x00	; 0
    13c6:	9e 01       	movw	r18, r28
    13c8:	2e 5f       	subi	r18, 0xFE	; 254
    13ca:	3f 4f       	sbci	r19, 0xFF	; 255
    13cc:	82 0f       	add	r24, r18
    13ce:	93 1f       	adc	r25, r19
    13d0:	fc 01       	movw	r30, r24
    13d2:	80 81       	ld	r24, Z
    13d4:	80 5d       	subi	r24, 0xD0	; 208
    13d6:	68 2f       	mov	r22, r24
    13d8:	80 ea       	ldi	r24, 0xA0	; 160
    13da:	98 e0       	ldi	r25, 0x08	; 8
    13dc:	f0 dd       	rcall	.-1056   	; 0xfbe <usart_serial_putchar>

void sendUint16(uint16_t value16)//uint16
{
	uint8_t valueBuff[5];
	valueBuff[0]=value16/10000;valueBuff[1]=(value16/1000)%10;valueBuff[2]=(value16/100)%10;valueBuff[3]=(value16/10)%10;valueBuff[4]=(value16)%10;
	for (uint8_t i=0;i<5;i++)
    13de:	89 81       	ldd	r24, Y+1	; 0x01
    13e0:	8f 5f       	subi	r24, 0xFF	; 255
    13e2:	89 83       	std	Y+1, r24	; 0x01
    13e4:	89 81       	ldd	r24, Y+1	; 0x01
    13e6:	85 30       	cpi	r24, 0x05	; 5
    13e8:	58 f3       	brcs	.-42     	; 0x13c0 <sendUint16+0x16a>
	{
		usart_serial_putchar(USART_SERIAL,48+valueBuff[i]);//
	}
	usart_serial_putchar(USART_SERIAL,'\n');
    13ea:	6a e0       	ldi	r22, 0x0A	; 10
    13ec:	80 ea       	ldi	r24, 0xA0	; 160
    13ee:	98 e0       	ldi	r25, 0x08	; 8
    13f0:	e6 dd       	rcall	.-1076   	; 0xfbe <usart_serial_putchar>
}
    13f2:	00 00       	nop
    13f4:	28 96       	adiw	r28, 0x08	; 8
    13f6:	cd bf       	out	0x3d, r28	; 61
    13f8:	de bf       	out	0x3e, r29	; 62
    13fa:	df 91       	pop	r29
    13fc:	cf 91       	pop	r28
    13fe:	08 95       	ret

00001400 <ioport_set_pin_low>:
 * an output.
 *
 * \param pin A number identifying the pin to act on.
 */
static inline void ioport_set_pin_low(port_pin_t pin)
{
    1400:	cf 93       	push	r28
    1402:	df 93       	push	r29
    1404:	cd b7       	in	r28, 0x3d	; 61
    1406:	de b7       	in	r29, 0x3e	; 62
    1408:	2a 97       	sbiw	r28, 0x0a	; 10
    140a:	cd bf       	out	0x3d, r28	; 61
    140c:	de bf       	out	0x3e, r29	; 62
    140e:	8a 87       	std	Y+10, r24	; 0x0a
    1410:	8a 85       	ldd	r24, Y+10	; 0x0a
    1412:	89 83       	std	Y+1, r24	; 0x01
    1414:	1a 82       	std	Y+2, r1	; 0x02
    1416:	89 81       	ldd	r24, Y+1	; 0x01
    1418:	8b 83       	std	Y+3, r24	; 0x03
    141a:	8b 81       	ldd	r24, Y+3	; 0x03
    141c:	8c 83       	std	Y+4, r24	; 0x04
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    141e:	8c 81       	ldd	r24, Y+4	; 0x04
    1420:	86 95       	lsr	r24
    1422:	86 95       	lsr	r24
    1424:	86 95       	lsr	r24
    1426:	8d 83       	std	Y+5, r24	; 0x05
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    1428:	8d 81       	ldd	r24, Y+5	; 0x05
    142a:	88 2f       	mov	r24, r24
    142c:	90 e0       	ldi	r25, 0x00	; 0
    142e:	88 0f       	add	r24, r24
    1430:	99 1f       	adc	r25, r25
    1432:	82 95       	swap	r24
    1434:	92 95       	swap	r25
    1436:	90 7f       	andi	r25, 0xF0	; 240
    1438:	98 27       	eor	r25, r24
    143a:	80 7f       	andi	r24, 0xF0	; 240
    143c:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    143e:	9a 5f       	subi	r25, 0xFA	; 250
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    1440:	8e 83       	std	Y+6, r24	; 0x06
    1442:	9f 83       	std	Y+7, r25	; 0x07

	if (level) {
    1444:	8a 81       	ldd	r24, Y+2	; 0x02
    1446:	88 23       	and	r24, r24
    1448:	a9 f0       	breq	.+42     	; 0x1474 <ioport_set_pin_low+0x74>
    144a:	89 81       	ldd	r24, Y+1	; 0x01
    144c:	88 87       	std	Y+8, r24	; 0x08
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    144e:	88 85       	ldd	r24, Y+8	; 0x08
    1450:	88 2f       	mov	r24, r24
    1452:	90 e0       	ldi	r25, 0x00	; 0
    1454:	9c 01       	movw	r18, r24
    1456:	27 70       	andi	r18, 0x07	; 7
    1458:	33 27       	eor	r19, r19
    145a:	81 e0       	ldi	r24, 0x01	; 1
    145c:	90 e0       	ldi	r25, 0x00	; 0
    145e:	02 c0       	rjmp	.+4      	; 0x1464 <ioport_set_pin_low+0x64>
    1460:	88 0f       	add	r24, r24
    1462:	99 1f       	adc	r25, r25
    1464:	2a 95       	dec	r18
    1466:	e2 f7       	brpl	.-8      	; 0x1460 <ioport_set_pin_low+0x60>
    1468:	28 2f       	mov	r18, r24
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    146a:	8e 81       	ldd	r24, Y+6	; 0x06
    146c:	9f 81       	ldd	r25, Y+7	; 0x07
    146e:	fc 01       	movw	r30, r24
    1470:	25 83       	std	Z+5, r18	; 0x05
	arch_ioport_set_pin_level(pin, false);
}
    1472:	14 c0       	rjmp	.+40     	; 0x149c <ioport_set_pin_low+0x9c>
    1474:	89 81       	ldd	r24, Y+1	; 0x01
    1476:	89 87       	std	Y+9, r24	; 0x09
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    1478:	89 85       	ldd	r24, Y+9	; 0x09
    147a:	88 2f       	mov	r24, r24
    147c:	90 e0       	ldi	r25, 0x00	; 0
    147e:	9c 01       	movw	r18, r24
    1480:	27 70       	andi	r18, 0x07	; 7
    1482:	33 27       	eor	r19, r19
    1484:	81 e0       	ldi	r24, 0x01	; 1
    1486:	90 e0       	ldi	r25, 0x00	; 0
    1488:	02 c0       	rjmp	.+4      	; 0x148e <ioport_set_pin_low+0x8e>
    148a:	88 0f       	add	r24, r24
    148c:	99 1f       	adc	r25, r25
    148e:	2a 95       	dec	r18
    1490:	e2 f7       	brpl	.-8      	; 0x148a <ioport_set_pin_low+0x8a>
    1492:	28 2f       	mov	r18, r24
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    1494:	8e 81       	ldd	r24, Y+6	; 0x06
    1496:	9f 81       	ldd	r25, Y+7	; 0x07
    1498:	fc 01       	movw	r30, r24
    149a:	26 83       	std	Z+6, r18	; 0x06
    149c:	00 00       	nop
    149e:	2a 96       	adiw	r28, 0x0a	; 10
    14a0:	cd bf       	out	0x3d, r28	; 61
    14a2:	de bf       	out	0x3e, r29	; 62
    14a4:	df 91       	pop	r29
    14a6:	cf 91       	pop	r28
    14a8:	08 95       	ret

000014aa <ioport_set_pin_high>:
 * an output.
 *
 * \param pin A number identifying the pin to act on.
 */
static inline void ioport_set_pin_high(port_pin_t pin)
{
    14aa:	cf 93       	push	r28
    14ac:	df 93       	push	r29
    14ae:	cd b7       	in	r28, 0x3d	; 61
    14b0:	de b7       	in	r29, 0x3e	; 62
    14b2:	2a 97       	sbiw	r28, 0x0a	; 10
    14b4:	cd bf       	out	0x3d, r28	; 61
    14b6:	de bf       	out	0x3e, r29	; 62
    14b8:	8a 87       	std	Y+10, r24	; 0x0a
    14ba:	8a 85       	ldd	r24, Y+10	; 0x0a
    14bc:	89 83       	std	Y+1, r24	; 0x01
    14be:	81 e0       	ldi	r24, 0x01	; 1
    14c0:	8a 83       	std	Y+2, r24	; 0x02
    14c2:	89 81       	ldd	r24, Y+1	; 0x01
    14c4:	8b 83       	std	Y+3, r24	; 0x03
    14c6:	8b 81       	ldd	r24, Y+3	; 0x03
    14c8:	8c 83       	std	Y+4, r24	; 0x04
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    14ca:	8c 81       	ldd	r24, Y+4	; 0x04
    14cc:	86 95       	lsr	r24
    14ce:	86 95       	lsr	r24
    14d0:	86 95       	lsr	r24
    14d2:	8d 83       	std	Y+5, r24	; 0x05
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    14d4:	8d 81       	ldd	r24, Y+5	; 0x05
    14d6:	88 2f       	mov	r24, r24
    14d8:	90 e0       	ldi	r25, 0x00	; 0
    14da:	88 0f       	add	r24, r24
    14dc:	99 1f       	adc	r25, r25
    14de:	82 95       	swap	r24
    14e0:	92 95       	swap	r25
    14e2:	90 7f       	andi	r25, 0xF0	; 240
    14e4:	98 27       	eor	r25, r24
    14e6:	80 7f       	andi	r24, 0xF0	; 240
    14e8:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    14ea:	9a 5f       	subi	r25, 0xFA	; 250
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    14ec:	8e 83       	std	Y+6, r24	; 0x06
    14ee:	9f 83       	std	Y+7, r25	; 0x07

	if (level) {
    14f0:	8a 81       	ldd	r24, Y+2	; 0x02
    14f2:	88 23       	and	r24, r24
    14f4:	a9 f0       	breq	.+42     	; 0x1520 <ioport_set_pin_high+0x76>
    14f6:	89 81       	ldd	r24, Y+1	; 0x01
    14f8:	88 87       	std	Y+8, r24	; 0x08
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    14fa:	88 85       	ldd	r24, Y+8	; 0x08
    14fc:	88 2f       	mov	r24, r24
    14fe:	90 e0       	ldi	r25, 0x00	; 0
    1500:	9c 01       	movw	r18, r24
    1502:	27 70       	andi	r18, 0x07	; 7
    1504:	33 27       	eor	r19, r19
    1506:	81 e0       	ldi	r24, 0x01	; 1
    1508:	90 e0       	ldi	r25, 0x00	; 0
    150a:	02 c0       	rjmp	.+4      	; 0x1510 <ioport_set_pin_high+0x66>
    150c:	88 0f       	add	r24, r24
    150e:	99 1f       	adc	r25, r25
    1510:	2a 95       	dec	r18
    1512:	e2 f7       	brpl	.-8      	; 0x150c <ioport_set_pin_high+0x62>
    1514:	28 2f       	mov	r18, r24
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    1516:	8e 81       	ldd	r24, Y+6	; 0x06
    1518:	9f 81       	ldd	r25, Y+7	; 0x07
    151a:	fc 01       	movw	r30, r24
    151c:	25 83       	std	Z+5, r18	; 0x05
	arch_ioport_set_pin_level(pin, true);
}
    151e:	14 c0       	rjmp	.+40     	; 0x1548 <ioport_set_pin_high+0x9e>
    1520:	89 81       	ldd	r24, Y+1	; 0x01
    1522:	89 87       	std	Y+9, r24	; 0x09
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    1524:	89 85       	ldd	r24, Y+9	; 0x09
    1526:	88 2f       	mov	r24, r24
    1528:	90 e0       	ldi	r25, 0x00	; 0
    152a:	9c 01       	movw	r18, r24
    152c:	27 70       	andi	r18, 0x07	; 7
    152e:	33 27       	eor	r19, r19
    1530:	81 e0       	ldi	r24, 0x01	; 1
    1532:	90 e0       	ldi	r25, 0x00	; 0
    1534:	02 c0       	rjmp	.+4      	; 0x153a <ioport_set_pin_high+0x90>
    1536:	88 0f       	add	r24, r24
    1538:	99 1f       	adc	r25, r25
    153a:	2a 95       	dec	r18
    153c:	e2 f7       	brpl	.-8      	; 0x1536 <ioport_set_pin_high+0x8c>
    153e:	28 2f       	mov	r18, r24
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    1540:	8e 81       	ldd	r24, Y+6	; 0x06
    1542:	9f 81       	ldd	r25, Y+7	; 0x07
    1544:	fc 01       	movw	r30, r24
    1546:	26 83       	std	Z+6, r18	; 0x06
    1548:	00 00       	nop
    154a:	2a 96       	adiw	r28, 0x0a	; 10
    154c:	cd bf       	out	0x3d, r28	; 61
    154e:	de bf       	out	0x3e, r29	; 62
    1550:	df 91       	pop	r29
    1552:	cf 91       	pop	r28
    1554:	08 95       	ret

00001556 <encInit>:
void sendUint16(uint16_t value16);//uint16

uint8_t intermediate[16];

void encInit( void )
{
    1556:	cf 93       	push	r28
    1558:	df 93       	push	r29
    155a:	cd b7       	in	r28, 0x3d	; 61
    155c:	de b7       	in	r29, 0x3e	; 62
	roundKeyGen((float)0.5987, RDKey);
    155e:	42 e1       	ldi	r20, 0x12	; 18
    1560:	53 e2       	ldi	r21, 0x23	; 35
    1562:	67 e6       	ldi	r22, 0x67	; 103
    1564:	74 e4       	ldi	r23, 0x44	; 68
    1566:	89 e1       	ldi	r24, 0x19	; 25
    1568:	9f e3       	ldi	r25, 0x3F	; 63
    156a:	8c d0       	rcall	.+280    	; 0x1684 <roundKeyGen>
}
    156c:	00 00       	nop
    156e:	df 91       	pop	r29
    1570:	cf 91       	pop	r28
    1572:	08 95       	ret

00001574 <maskEnc>:
void maskEnc(uint8_t ciphertext[], uint8_t plaintext[])
{
    1574:	cf 93       	push	r28
    1576:	df 93       	push	r29
    1578:	cd b7       	in	r28, 0x3d	; 61
    157a:	de b7       	in	r29, 0x3e	; 62
    157c:	27 97       	sbiw	r28, 0x07	; 7
    157e:	cd bf       	out	0x3d, r28	; 61
    1580:	de bf       	out	0x3e, r29	; 62
    1582:	8c 83       	std	Y+4, r24	; 0x04
    1584:	9d 83       	std	Y+5, r25	; 0x05
    1586:	6e 83       	std	Y+6, r22	; 0x06
    1588:	7f 83       	std	Y+7, r23	; 0x07
	for (uint8_t i = 0; i < 16; i++)
    158a:	19 82       	std	Y+1, r1	; 0x01
    158c:	13 c0       	rjmp	.+38     	; 0x15b4 <maskEnc+0x40>
		intermediate[i] = plaintext[i];
    158e:	89 81       	ldd	r24, Y+1	; 0x01
    1590:	88 2f       	mov	r24, r24
    1592:	90 e0       	ldi	r25, 0x00	; 0
    1594:	29 81       	ldd	r18, Y+1	; 0x01
    1596:	22 2f       	mov	r18, r18
    1598:	30 e0       	ldi	r19, 0x00	; 0
    159a:	4e 81       	ldd	r20, Y+6	; 0x06
    159c:	5f 81       	ldd	r21, Y+7	; 0x07
    159e:	24 0f       	add	r18, r20
    15a0:	35 1f       	adc	r19, r21
    15a2:	f9 01       	movw	r30, r18
    15a4:	20 81       	ld	r18, Z
    15a6:	8e 5b       	subi	r24, 0xBE	; 190
    15a8:	9c 4d       	sbci	r25, 0xDC	; 220
    15aa:	fc 01       	movw	r30, r24
    15ac:	20 83       	st	Z, r18
{
	roundKeyGen((float)0.5987, RDKey);
}
void maskEnc(uint8_t ciphertext[], uint8_t plaintext[])
{
	for (uint8_t i = 0; i < 16; i++)
    15ae:	89 81       	ldd	r24, Y+1	; 0x01
    15b0:	8f 5f       	subi	r24, 0xFF	; 255
    15b2:	89 83       	std	Y+1, r24	; 0x01
    15b4:	89 81       	ldd	r24, Y+1	; 0x01
    15b6:	80 31       	cpi	r24, 0x10	; 16
    15b8:	50 f3       	brcs	.-44     	; 0x158e <maskEnc+0x1a>
		intermediate[i] = plaintext[i];

	////////////////////////////////////////////////////////////////////////////////////
	mask_gen(seed);//
    15ba:	80 91 22 22 	lds	r24, 0x2222	; 0x802222 <seed>
    15be:	90 91 23 22 	lds	r25, 0x2223	; 0x802223 <seed+0x1>
    15c2:	a0 91 24 22 	lds	r26, 0x2224	; 0x802224 <seed+0x2>
    15c6:	b0 91 25 22 	lds	r27, 0x2225	; 0x802225 <seed+0x3>
    15ca:	bc 01       	movw	r22, r24
    15cc:	cd 01       	movw	r24, r26
    15ce:	28 d1       	rcall	.+592    	; 0x1820 <mask_gen>
	cons_sbox(s_mask_1, s_mask_2);//sbox
    15d0:	90 91 64 24 	lds	r25, 0x2464	; 0x802464 <s_mask_2>
    15d4:	80 91 52 23 	lds	r24, 0x2352	; 0x802352 <s_mask_1>
    15d8:	69 2f       	mov	r22, r25
    15da:	38 d3       	rcall	.+1648   	; 0x1c4c <cons_sbox>
	ioport_set_pin_high(TRIGGER);// PA0
    15dc:	80 e0       	ldi	r24, 0x00	; 0
    15de:	65 df       	rcall	.-310    	; 0x14aa <ioport_set_pin_high>
    15e0:	80 91 52 23 	lds	r24, 0x2352	; 0x802352 <s_mask_1>
	mask_all(intermediate, s_mask_1);//
    15e4:	68 2f       	mov	r22, r24
    15e6:	82 e4       	ldi	r24, 0x42	; 66
    15e8:	93 e2       	ldi	r25, 0x23	; 35
    15ea:	60 d3       	rcall	.+1728   	; 0x1cac <mask_all>
    15ec:	1a 82       	std	Y+2, r1	; 0x02
	
	for (uint8_t i = 0; i < ROUND; i++)
    15ee:	20 c0       	rjmp	.+64     	; 0x1630 <maskEnc+0xbc>
    15f0:	8a 81       	ldd	r24, Y+2	; 0x02
	{
		addroundkey(intermediate, RDKey + 16 * i);//iRDKey+16*i//
    15f2:	88 2f       	mov	r24, r24
    15f4:	90 e0       	ldi	r25, 0x00	; 0
    15f6:	82 95       	swap	r24
    15f8:	92 95       	swap	r25
    15fa:	90 7f       	andi	r25, 0xF0	; 240
    15fc:	98 27       	eor	r25, r24
    15fe:	80 7f       	andi	r24, 0xF0	; 240
    1600:	98 27       	eor	r25, r24
    1602:	8e 5e       	subi	r24, 0xEE	; 238
    1604:	9c 4d       	sbci	r25, 0xDC	; 220
    1606:	bc 01       	movw	r22, r24
    1608:	82 e4       	ldi	r24, 0x42	; 66
    160a:	93 e2       	ldi	r25, 0x23	; 35
    160c:	7b d3       	rcall	.+1782   	; 0x1d04 <addroundkey>
    160e:	63 e6       	ldi	r22, 0x63	; 99
		getboxvalue(intermediate, msbox);//
    1610:	73 e2       	ldi	r23, 0x23	; 35
    1612:	82 e4       	ldi	r24, 0x42	; 66
    1614:	93 e2       	ldi	r25, 0x23	; 35
    1616:	be d3       	rcall	.+1916   	; 0x1d94 <getboxvalue>
    1618:	82 e4       	ldi	r24, 0x42	; 66
		diffusionmodule(intermediate);
    161a:	93 e2       	ldi	r25, 0x23	; 35
    161c:	81 d4       	rcall	.+2306   	; 0x1f20 <diffusionmodule>
    161e:	21 e0       	ldi	r18, 0x01	; 1
		catmap(intermediate, 1, 1, 1);
    1620:	41 e0       	ldi	r20, 0x01	; 1
    1622:	61 e0       	ldi	r22, 0x01	; 1
    1624:	82 e4       	ldi	r24, 0x42	; 66
    1626:	93 e2       	ldi	r25, 0x23	; 35
    1628:	2e d6       	rcall	.+3164   	; 0x2286 <catmap>
    162a:	8a 81       	ldd	r24, Y+2	; 0x02
    162c:	8f 5f       	subi	r24, 0xFF	; 255
	mask_gen(seed);//
	cons_sbox(s_mask_1, s_mask_2);//sbox
	ioport_set_pin_high(TRIGGER);// PA0
	mask_all(intermediate, s_mask_1);//
	
	for (uint8_t i = 0; i < ROUND; i++)
    162e:	8a 83       	std	Y+2, r24	; 0x02
    1630:	8a 81       	ldd	r24, Y+2	; 0x02
    1632:	83 30       	cpi	r24, 0x03	; 3
    1634:	e8 f2       	brcs	.-70     	; 0x15f0 <maskEnc+0x7c>
    1636:	80 91 52 23 	lds	r24, 0x2352	; 0x802352 <s_mask_1>
		addroundkey(intermediate, RDKey + 16 * i);//iRDKey+16*i//
		getboxvalue(intermediate, msbox);//
		diffusionmodule(intermediate);
		catmap(intermediate, 1, 1, 1);
	}
	mask_all(intermediate,s_mask_1);
    163a:	68 2f       	mov	r22, r24
    163c:	82 e4       	ldi	r24, 0x42	; 66
    163e:	93 e2       	ldi	r25, 0x23	; 35
    1640:	35 d3       	rcall	.+1642   	; 0x1cac <mask_all>
    1642:	80 e0       	ldi	r24, 0x00	; 0
    1644:	dd de       	rcall	.-582    	; 0x1400 <ioport_set_pin_low>

	ioport_set_pin_low(TRIGGER);// PA0
    1646:	1b 82       	std	Y+3, r1	; 0x03
    1648:	13 c0       	rjmp	.+38     	; 0x1670 <maskEnc+0xfc>
    164a:	8b 81       	ldd	r24, Y+3	; 0x03
	
	for (uint8_t i = 0; i < 16; i++)
    164c:	88 2f       	mov	r24, r24
    164e:	90 e0       	ldi	r25, 0x00	; 0
		ciphertext[i] = intermediate[i];
    1650:	2c 81       	ldd	r18, Y+4	; 0x04
    1652:	3d 81       	ldd	r19, Y+5	; 0x05
    1654:	82 0f       	add	r24, r18
    1656:	93 1f       	adc	r25, r19
    1658:	2b 81       	ldd	r18, Y+3	; 0x03
    165a:	22 2f       	mov	r18, r18
    165c:	30 e0       	ldi	r19, 0x00	; 0
    165e:	2e 5b       	subi	r18, 0xBE	; 190
    1660:	3c 4d       	sbci	r19, 0xDC	; 220
    1662:	f9 01       	movw	r30, r18
    1664:	20 81       	ld	r18, Z
    1666:	fc 01       	movw	r30, r24
    1668:	20 83       	st	Z, r18
    166a:	8b 81       	ldd	r24, Y+3	; 0x03
    166c:	8f 5f       	subi	r24, 0xFF	; 255
    166e:	8b 83       	std	Y+3, r24	; 0x03
	}
	mask_all(intermediate,s_mask_1);

	ioport_set_pin_low(TRIGGER);// PA0
	
	for (uint8_t i = 0; i < 16; i++)
    1670:	8b 81       	ldd	r24, Y+3	; 0x03
    1672:	80 31       	cpi	r24, 0x10	; 16
    1674:	50 f3       	brcs	.-44     	; 0x164a <maskEnc+0xd6>
    1676:	00 00       	nop
    1678:	27 96       	adiw	r28, 0x07	; 7
    167a:	cd bf       	out	0x3d, r28	; 61
		ciphertext[i] = intermediate[i];
}
    167c:	de bf       	out	0x3e, r29	; 62
    167e:	df 91       	pop	r29
    1680:	cf 91       	pop	r28
    1682:	08 95       	ret

00001684 <roundKeyGen>:
    1684:	0f 93       	push	r16
    1686:	1f 93       	push	r17
    1688:	cf 93       	push	r28

//**************************Round Key Gen*****************************//
void roundKeyGen(float x0, uint8_t randnum[])//num
{
    168a:	df 93       	push	r29
    168c:	cd b7       	in	r28, 0x3d	; 61
    168e:	de b7       	in	r29, 0x3e	; 62
    1690:	62 97       	sbiw	r28, 0x12	; 18
    1692:	cd bf       	out	0x3d, r28	; 61
    1694:	de bf       	out	0x3e, r29	; 62
    1696:	6d 87       	std	Y+13, r22	; 0x0d
    1698:	7e 87       	std	Y+14, r23	; 0x0e
    169a:	8f 87       	std	Y+15, r24	; 0x0f
    169c:	98 8b       	std	Y+16, r25	; 0x10
    169e:	49 8b       	std	Y+17, r20	; 0x11
    16a0:	5a 8b       	std	Y+18, r21	; 0x12
	float xn = x0; float a;
    16a2:	8d 85       	ldd	r24, Y+13	; 0x0d
    16a4:	9e 85       	ldd	r25, Y+14	; 0x0e
    16a6:	af 85       	ldd	r26, Y+15	; 0x0f
    16a8:	b8 89       	ldd	r27, Y+16	; 0x10
    16aa:	89 83       	std	Y+1, r24	; 0x01
    16ac:	9a 83       	std	Y+2, r25	; 0x02
    16ae:	ab 83       	std	Y+3, r26	; 0x03
    16b0:	bc 83       	std	Y+4, r27	; 0x04
	for (uint8_t i = 0; i < 16; i++)
    16b2:	19 86       	std	Y+9, r1	; 0x09
    16b4:	45 c0       	rjmp	.+138    	; 0x1740 <roundKeyGen+0xbc>
	{
		a = (float)0.51 + (float)key[i] / 1000;
    16b6:	89 85       	ldd	r24, Y+9	; 0x09
    16b8:	88 2f       	mov	r24, r24
    16ba:	90 e0       	ldi	r25, 0x00	; 0
    16bc:	8e 5f       	subi	r24, 0xFE	; 254
    16be:	9c 4d       	sbci	r25, 0xDC	; 220
    16c0:	fc 01       	movw	r30, r24
    16c2:	80 81       	ld	r24, Z
    16c4:	88 2f       	mov	r24, r24
    16c6:	90 e0       	ldi	r25, 0x00	; 0
    16c8:	a0 e0       	ldi	r26, 0x00	; 0
    16ca:	b0 e0       	ldi	r27, 0x00	; 0
    16cc:	bc 01       	movw	r22, r24
    16ce:	cd 01       	movw	r24, r26
    16d0:	0e 94 00 1b 	call	0x3600	; 0x3600 <__floatunsisf>
    16d4:	dc 01       	movw	r26, r24
    16d6:	cb 01       	movw	r24, r22
    16d8:	20 e0       	ldi	r18, 0x00	; 0
    16da:	30 e0       	ldi	r19, 0x00	; 0
    16dc:	4a e7       	ldi	r20, 0x7A	; 122
    16de:	54 e4       	ldi	r21, 0x44	; 68
    16e0:	bc 01       	movw	r22, r24
    16e2:	cd 01       	movw	r24, r26
    16e4:	0e 94 6c 1a 	call	0x34d8	; 0x34d8 <__divsf3>
    16e8:	dc 01       	movw	r26, r24
    16ea:	cb 01       	movw	r24, r22
    16ec:	2c e5       	ldi	r18, 0x5C	; 92
    16ee:	3f e8       	ldi	r19, 0x8F	; 143
    16f0:	42 e0       	ldi	r20, 0x02	; 2
    16f2:	5f e3       	ldi	r21, 0x3F	; 63
    16f4:	bc 01       	movw	r22, r24
    16f6:	cd 01       	movw	r24, r26
    16f8:	0e 94 04 1a 	call	0x3408	; 0x3408 <__addsf3>
    16fc:	dc 01       	movw	r26, r24
    16fe:	cb 01       	movw	r24, r22
    1700:	8d 83       	std	Y+5, r24	; 0x05
    1702:	9e 83       	std	Y+6, r25	; 0x06
    1704:	af 83       	std	Y+7, r26	; 0x07
    1706:	b8 87       	std	Y+8, r27	; 0x08
		for (uint8_t j = 0; j < 20; j++)
    1708:	1a 86       	std	Y+10, r1	; 0x0a
    170a:	14 c0       	rjmp	.+40     	; 0x1734 <roundKeyGen+0xb0>
		{
			xn = tentn(xn, a);
    170c:	2d 81       	ldd	r18, Y+5	; 0x05
    170e:	3e 81       	ldd	r19, Y+6	; 0x06
    1710:	4f 81       	ldd	r20, Y+7	; 0x07
    1712:	58 85       	ldd	r21, Y+8	; 0x08
    1714:	89 81       	ldd	r24, Y+1	; 0x01
    1716:	9a 81       	ldd	r25, Y+2	; 0x02
    1718:	ab 81       	ldd	r26, Y+3	; 0x03
    171a:	bc 81       	ldd	r27, Y+4	; 0x04
    171c:	bc 01       	movw	r22, r24
    171e:	cd 01       	movw	r24, r26
    1720:	f9 d6       	rcall	.+3570   	; 0x2514 <tentn>
    1722:	dc 01       	movw	r26, r24
    1724:	cb 01       	movw	r24, r22
    1726:	89 83       	std	Y+1, r24	; 0x01
    1728:	9a 83       	std	Y+2, r25	; 0x02
    172a:	ab 83       	std	Y+3, r26	; 0x03
    172c:	bc 83       	std	Y+4, r27	; 0x04
{
	float xn = x0; float a;
	for (uint8_t i = 0; i < 16; i++)
	{
		a = (float)0.51 + (float)key[i] / 1000;
		for (uint8_t j = 0; j < 20; j++)
    172e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1730:	8f 5f       	subi	r24, 0xFF	; 255
    1732:	8a 87       	std	Y+10, r24	; 0x0a
    1734:	8a 85       	ldd	r24, Y+10	; 0x0a
    1736:	84 31       	cpi	r24, 0x14	; 20
    1738:	48 f3       	brcs	.-46     	; 0x170c <roundKeyGen+0x88>

//**************************Round Key Gen*****************************//
void roundKeyGen(float x0, uint8_t randnum[])//num
{
	float xn = x0; float a;
	for (uint8_t i = 0; i < 16; i++)
    173a:	89 85       	ldd	r24, Y+9	; 0x09
    173c:	8f 5f       	subi	r24, 0xFF	; 255
    173e:	89 87       	std	Y+9, r24	; 0x09
    1740:	89 85       	ldd	r24, Y+9	; 0x09
    1742:	80 31       	cpi	r24, 0x10	; 16
    1744:	08 f4       	brcc	.+2      	; 0x1748 <roundKeyGen+0xc4>
    1746:	b7 cf       	rjmp	.-146    	; 0x16b6 <roundKeyGen+0x32>
		{
			xn = tentn(xn, a);
		}
	}
	
	for (uint8_t i = 0; i < 100; i++)
    1748:	1b 86       	std	Y+11, r1	; 0x0b
    174a:	14 c0       	rjmp	.+40     	; 0x1774 <roundKeyGen+0xf0>
	{
		xn=tentn(xn,a);
    174c:	2d 81       	ldd	r18, Y+5	; 0x05
    174e:	3e 81       	ldd	r19, Y+6	; 0x06
    1750:	4f 81       	ldd	r20, Y+7	; 0x07
    1752:	58 85       	ldd	r21, Y+8	; 0x08
    1754:	89 81       	ldd	r24, Y+1	; 0x01
    1756:	9a 81       	ldd	r25, Y+2	; 0x02
    1758:	ab 81       	ldd	r26, Y+3	; 0x03
    175a:	bc 81       	ldd	r27, Y+4	; 0x04
    175c:	bc 01       	movw	r22, r24
    175e:	cd 01       	movw	r24, r26
    1760:	d9 d6       	rcall	.+3506   	; 0x2514 <tentn>
    1762:	dc 01       	movw	r26, r24
    1764:	cb 01       	movw	r24, r22
    1766:	89 83       	std	Y+1, r24	; 0x01
    1768:	9a 83       	std	Y+2, r25	; 0x02
    176a:	ab 83       	std	Y+3, r26	; 0x03
    176c:	bc 83       	std	Y+4, r27	; 0x04
		{
			xn = tentn(xn, a);
		}
	}
	
	for (uint8_t i = 0; i < 100; i++)
    176e:	8b 85       	ldd	r24, Y+11	; 0x0b
    1770:	8f 5f       	subi	r24, 0xFF	; 255
    1772:	8b 87       	std	Y+11, r24	; 0x0b
    1774:	8b 85       	ldd	r24, Y+11	; 0x0b
    1776:	84 36       	cpi	r24, 0x64	; 100
    1778:	48 f3       	brcs	.-46     	; 0x174c <roundKeyGen+0xc8>
	{
		xn=tentn(xn,a);
	}
	
	for (uint8_t i = 0; i < 16 * ROUND; i++)
    177a:	1c 86       	std	Y+12, r1	; 0x0c
    177c:	30 c0       	rjmp	.+96     	; 0x17de <roundKeyGen+0x15a>
	{
		xn = tentn(xn, a);
    177e:	2d 81       	ldd	r18, Y+5	; 0x05
    1780:	3e 81       	ldd	r19, Y+6	; 0x06
    1782:	4f 81       	ldd	r20, Y+7	; 0x07
    1784:	58 85       	ldd	r21, Y+8	; 0x08
    1786:	89 81       	ldd	r24, Y+1	; 0x01
    1788:	9a 81       	ldd	r25, Y+2	; 0x02
    178a:	ab 81       	ldd	r26, Y+3	; 0x03
    178c:	bc 81       	ldd	r27, Y+4	; 0x04
    178e:	bc 01       	movw	r22, r24
    1790:	cd 01       	movw	r24, r26
    1792:	c0 d6       	rcall	.+3456   	; 0x2514 <tentn>
    1794:	dc 01       	movw	r26, r24
    1796:	cb 01       	movw	r24, r22
    1798:	89 83       	std	Y+1, r24	; 0x01
    179a:	9a 83       	std	Y+2, r25	; 0x02
    179c:	ab 83       	std	Y+3, r26	; 0x03
    179e:	bc 83       	std	Y+4, r27	; 0x04
		randnum[i] = (uint8_t)(xn * 256);
    17a0:	8c 85       	ldd	r24, Y+12	; 0x0c
    17a2:	88 2f       	mov	r24, r24
    17a4:	90 e0       	ldi	r25, 0x00	; 0
    17a6:	29 89       	ldd	r18, Y+17	; 0x11
    17a8:	3a 89       	ldd	r19, Y+18	; 0x12
    17aa:	89 01       	movw	r16, r18
    17ac:	08 0f       	add	r16, r24
    17ae:	19 1f       	adc	r17, r25
    17b0:	20 e0       	ldi	r18, 0x00	; 0
    17b2:	30 e0       	ldi	r19, 0x00	; 0
    17b4:	40 e8       	ldi	r20, 0x80	; 128
    17b6:	53 e4       	ldi	r21, 0x43	; 67
    17b8:	69 81       	ldd	r22, Y+1	; 0x01
    17ba:	7a 81       	ldd	r23, Y+2	; 0x02
    17bc:	8b 81       	ldd	r24, Y+3	; 0x03
    17be:	9c 81       	ldd	r25, Y+4	; 0x04
    17c0:	0e 94 b2 1b 	call	0x3764	; 0x3764 <__mulsf3>
    17c4:	dc 01       	movw	r26, r24
    17c6:	cb 01       	movw	r24, r22
    17c8:	bc 01       	movw	r22, r24
    17ca:	cd 01       	movw	r24, r26
    17cc:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <__fixunssfsi>
    17d0:	dc 01       	movw	r26, r24
    17d2:	cb 01       	movw	r24, r22
    17d4:	f8 01       	movw	r30, r16
    17d6:	80 83       	st	Z, r24
	for (uint8_t i = 0; i < 100; i++)
	{
		xn=tentn(xn,a);
	}
	
	for (uint8_t i = 0; i < 16 * ROUND; i++)
    17d8:	8c 85       	ldd	r24, Y+12	; 0x0c
    17da:	8f 5f       	subi	r24, 0xFF	; 255
    17dc:	8c 87       	std	Y+12, r24	; 0x0c
    17de:	8c 85       	ldd	r24, Y+12	; 0x0c
    17e0:	80 33       	cpi	r24, 0x30	; 48
    17e2:	68 f2       	brcs	.-102    	; 0x177e <roundKeyGen+0xfa>
	{
		xn = tentn(xn, a);
		randnum[i] = (uint8_t)(xn * 256);
	}
	seed = tentn(xn, a);
    17e4:	2d 81       	ldd	r18, Y+5	; 0x05
    17e6:	3e 81       	ldd	r19, Y+6	; 0x06
    17e8:	4f 81       	ldd	r20, Y+7	; 0x07
    17ea:	58 85       	ldd	r21, Y+8	; 0x08
    17ec:	89 81       	ldd	r24, Y+1	; 0x01
    17ee:	9a 81       	ldd	r25, Y+2	; 0x02
    17f0:	ab 81       	ldd	r26, Y+3	; 0x03
    17f2:	bc 81       	ldd	r27, Y+4	; 0x04
    17f4:	bc 01       	movw	r22, r24
    17f6:	cd 01       	movw	r24, r26
    17f8:	8d d6       	rcall	.+3354   	; 0x2514 <tentn>
    17fa:	dc 01       	movw	r26, r24
    17fc:	cb 01       	movw	r24, r22
    17fe:	80 93 22 22 	sts	0x2222, r24	; 0x802222 <seed>
    1802:	90 93 23 22 	sts	0x2223, r25	; 0x802223 <seed+0x1>
    1806:	a0 93 24 22 	sts	0x2224, r26	; 0x802224 <seed+0x2>
    180a:	b0 93 25 22 	sts	0x2225, r27	; 0x802225 <seed+0x3>
}
    180e:	00 00       	nop
    1810:	62 96       	adiw	r28, 0x12	; 18
    1812:	cd bf       	out	0x3d, r28	; 61
    1814:	de bf       	out	0x3e, r29	; 62
    1816:	df 91       	pop	r29
    1818:	cf 91       	pop	r28
    181a:	1f 91       	pop	r17
    181c:	0f 91       	pop	r16
    181e:	08 95       	ret

00001820 <mask_gen>:

//Hashx0Hasha//
void mask_gen(float x0)//
{
    1820:	ef 92       	push	r14
    1822:	ff 92       	push	r15
    1824:	0f 93       	push	r16
    1826:	1f 93       	push	r17
    1828:	cf 93       	push	r28
    182a:	df 93       	push	r29
    182c:	cd b7       	in	r28, 0x3d	; 61
    182e:	de b7       	in	r29, 0x3e	; 62
    1830:	2f 97       	sbiw	r28, 0x0f	; 15
    1832:	cd bf       	out	0x3d, r28	; 61
    1834:	de bf       	out	0x3e, r29	; 62
    1836:	6c 87       	std	Y+12, r22	; 0x0c
    1838:	7d 87       	std	Y+13, r23	; 0x0d
    183a:	8e 87       	std	Y+14, r24	; 0x0e
    183c:	9f 87       	std	Y+15, r25	; 0x0f
	float a;
	float xn = x0;
    183e:	8c 85       	ldd	r24, Y+12	; 0x0c
    1840:	9d 85       	ldd	r25, Y+13	; 0x0d
    1842:	ae 85       	ldd	r26, Y+14	; 0x0e
    1844:	bf 85       	ldd	r27, Y+15	; 0x0f
    1846:	8d 83       	std	Y+5, r24	; 0x05
    1848:	9e 83       	std	Y+6, r25	; 0x06
    184a:	af 83       	std	Y+7, r26	; 0x07
    184c:	b8 87       	std	Y+8, r27	; 0x08
	for (uint8_t i = 0; i < 16; i++)
    184e:	19 86       	std	Y+9, r1	; 0x09
    1850:	47 c0       	rjmp	.+142    	; 0x18e0 <mask_gen+0xc0>
	{
		a = (float)0.51 + (float)0.001*intermediate[i];
    1852:	89 85       	ldd	r24, Y+9	; 0x09
    1854:	88 2f       	mov	r24, r24
    1856:	90 e0       	ldi	r25, 0x00	; 0
    1858:	8e 5b       	subi	r24, 0xBE	; 190
    185a:	9c 4d       	sbci	r25, 0xDC	; 220
    185c:	fc 01       	movw	r30, r24
    185e:	80 81       	ld	r24, Z
    1860:	88 2f       	mov	r24, r24
    1862:	90 e0       	ldi	r25, 0x00	; 0
    1864:	09 2e       	mov	r0, r25
    1866:	00 0c       	add	r0, r0
    1868:	aa 0b       	sbc	r26, r26
    186a:	bb 0b       	sbc	r27, r27
    186c:	bc 01       	movw	r22, r24
    186e:	cd 01       	movw	r24, r26
    1870:	0e 94 02 1b 	call	0x3604	; 0x3604 <__floatsisf>
    1874:	dc 01       	movw	r26, r24
    1876:	cb 01       	movw	r24, r22
    1878:	2f e6       	ldi	r18, 0x6F	; 111
    187a:	32 e1       	ldi	r19, 0x12	; 18
    187c:	43 e8       	ldi	r20, 0x83	; 131
    187e:	5a e3       	ldi	r21, 0x3A	; 58
    1880:	bc 01       	movw	r22, r24
    1882:	cd 01       	movw	r24, r26
    1884:	0e 94 b2 1b 	call	0x3764	; 0x3764 <__mulsf3>
    1888:	dc 01       	movw	r26, r24
    188a:	cb 01       	movw	r24, r22
    188c:	2c e5       	ldi	r18, 0x5C	; 92
    188e:	3f e8       	ldi	r19, 0x8F	; 143
    1890:	42 e0       	ldi	r20, 0x02	; 2
    1892:	5f e3       	ldi	r21, 0x3F	; 63
    1894:	bc 01       	movw	r22, r24
    1896:	cd 01       	movw	r24, r26
    1898:	0e 94 04 1a 	call	0x3408	; 0x3408 <__addsf3>
    189c:	dc 01       	movw	r26, r24
    189e:	cb 01       	movw	r24, r22
    18a0:	89 83       	std	Y+1, r24	; 0x01
    18a2:	9a 83       	std	Y+2, r25	; 0x02
    18a4:	ab 83       	std	Y+3, r26	; 0x03
    18a6:	bc 83       	std	Y+4, r27	; 0x04
		for (uint8_t j = 0; j < 10; j++)
    18a8:	1a 86       	std	Y+10, r1	; 0x0a
    18aa:	14 c0       	rjmp	.+40     	; 0x18d4 <mask_gen+0xb4>
		{
			xn = tentn(xn, a);
    18ac:	29 81       	ldd	r18, Y+1	; 0x01
    18ae:	3a 81       	ldd	r19, Y+2	; 0x02
    18b0:	4b 81       	ldd	r20, Y+3	; 0x03
    18b2:	5c 81       	ldd	r21, Y+4	; 0x04
    18b4:	8d 81       	ldd	r24, Y+5	; 0x05
    18b6:	9e 81       	ldd	r25, Y+6	; 0x06
    18b8:	af 81       	ldd	r26, Y+7	; 0x07
    18ba:	b8 85       	ldd	r27, Y+8	; 0x08
    18bc:	bc 01       	movw	r22, r24
    18be:	cd 01       	movw	r24, r26
    18c0:	29 d6       	rcall	.+3154   	; 0x2514 <tentn>
    18c2:	dc 01       	movw	r26, r24
    18c4:	cb 01       	movw	r24, r22
    18c6:	8d 83       	std	Y+5, r24	; 0x05
    18c8:	9e 83       	std	Y+6, r25	; 0x06
    18ca:	af 83       	std	Y+7, r26	; 0x07
    18cc:	b8 87       	std	Y+8, r27	; 0x08
	float a;
	float xn = x0;
	for (uint8_t i = 0; i < 16; i++)
	{
		a = (float)0.51 + (float)0.001*intermediate[i];
		for (uint8_t j = 0; j < 10; j++)
    18ce:	8a 85       	ldd	r24, Y+10	; 0x0a
    18d0:	8f 5f       	subi	r24, 0xFF	; 255
    18d2:	8a 87       	std	Y+10, r24	; 0x0a
    18d4:	8a 85       	ldd	r24, Y+10	; 0x0a
    18d6:	8a 30       	cpi	r24, 0x0A	; 10
    18d8:	48 f3       	brcs	.-46     	; 0x18ac <mask_gen+0x8c>
//Hashx0Hasha//
void mask_gen(float x0)//
{
	float a;
	float xn = x0;
	for (uint8_t i = 0; i < 16; i++)
    18da:	89 85       	ldd	r24, Y+9	; 0x09
    18dc:	8f 5f       	subi	r24, 0xFF	; 255
    18de:	89 87       	std	Y+9, r24	; 0x09
    18e0:	89 85       	ldd	r24, Y+9	; 0x09
    18e2:	80 31       	cpi	r24, 0x10	; 16
    18e4:	08 f4       	brcc	.+2      	; 0x18e8 <mask_gen+0xc8>
    18e6:	b5 cf       	rjmp	.-150    	; 0x1852 <mask_gen+0x32>
		for (uint8_t j = 0; j < 10; j++)
		{
			xn = tentn(xn, a);
		}
	}
	xn = tentn(xn, a);
    18e8:	29 81       	ldd	r18, Y+1	; 0x01
    18ea:	3a 81       	ldd	r19, Y+2	; 0x02
    18ec:	4b 81       	ldd	r20, Y+3	; 0x03
    18ee:	5c 81       	ldd	r21, Y+4	; 0x04
    18f0:	8d 81       	ldd	r24, Y+5	; 0x05
    18f2:	9e 81       	ldd	r25, Y+6	; 0x06
    18f4:	af 81       	ldd	r26, Y+7	; 0x07
    18f6:	b8 85       	ldd	r27, Y+8	; 0x08
    18f8:	bc 01       	movw	r22, r24
    18fa:	cd 01       	movw	r24, r26
    18fc:	0b d6       	rcall	.+3094   	; 0x2514 <tentn>
    18fe:	dc 01       	movw	r26, r24
    1900:	cb 01       	movw	r24, r22
    1902:	8d 83       	std	Y+5, r24	; 0x05
    1904:	9e 83       	std	Y+6, r25	; 0x06
    1906:	af 83       	std	Y+7, r26	; 0x07
    1908:	b8 87       	std	Y+8, r27	; 0x08
	s_mask_1 = (uint8_t)(255 * xn);
    190a:	20 e0       	ldi	r18, 0x00	; 0
    190c:	30 e0       	ldi	r19, 0x00	; 0
    190e:	4f e7       	ldi	r20, 0x7F	; 127
    1910:	53 e4       	ldi	r21, 0x43	; 67
    1912:	6d 81       	ldd	r22, Y+5	; 0x05
    1914:	7e 81       	ldd	r23, Y+6	; 0x06
    1916:	8f 81       	ldd	r24, Y+7	; 0x07
    1918:	98 85       	ldd	r25, Y+8	; 0x08
    191a:	0e 94 b2 1b 	call	0x3764	; 0x3764 <__mulsf3>
    191e:	dc 01       	movw	r26, r24
    1920:	cb 01       	movw	r24, r22
    1922:	bc 01       	movw	r22, r24
    1924:	cd 01       	movw	r24, r26
    1926:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <__fixunssfsi>
    192a:	dc 01       	movw	r26, r24
    192c:	cb 01       	movw	r24, r22
    192e:	80 93 52 23 	sts	0x2352, r24	; 0x802352 <s_mask_1>
	xn = tentn(xn, a);
    1932:	29 81       	ldd	r18, Y+1	; 0x01
    1934:	3a 81       	ldd	r19, Y+2	; 0x02
    1936:	4b 81       	ldd	r20, Y+3	; 0x03
    1938:	5c 81       	ldd	r21, Y+4	; 0x04
    193a:	8d 81       	ldd	r24, Y+5	; 0x05
    193c:	9e 81       	ldd	r25, Y+6	; 0x06
    193e:	af 81       	ldd	r26, Y+7	; 0x07
    1940:	b8 85       	ldd	r27, Y+8	; 0x08
    1942:	bc 01       	movw	r22, r24
    1944:	cd 01       	movw	r24, r26
    1946:	e6 d5       	rcall	.+3020   	; 0x2514 <tentn>
    1948:	dc 01       	movw	r26, r24
    194a:	cb 01       	movw	r24, r22
    194c:	8d 83       	std	Y+5, r24	; 0x05
    194e:	9e 83       	std	Y+6, r25	; 0x06
    1950:	af 83       	std	Y+7, r26	; 0x07
    1952:	b8 87       	std	Y+8, r27	; 0x08
	s_mask_2 = (uint8_t)(255 * xn);
    1954:	20 e0       	ldi	r18, 0x00	; 0
    1956:	30 e0       	ldi	r19, 0x00	; 0
    1958:	4f e7       	ldi	r20, 0x7F	; 127
    195a:	53 e4       	ldi	r21, 0x43	; 67
    195c:	6d 81       	ldd	r22, Y+5	; 0x05
    195e:	7e 81       	ldd	r23, Y+6	; 0x06
    1960:	8f 81       	ldd	r24, Y+7	; 0x07
    1962:	98 85       	ldd	r25, Y+8	; 0x08
    1964:	0e 94 b2 1b 	call	0x3764	; 0x3764 <__mulsf3>
    1968:	dc 01       	movw	r26, r24
    196a:	cb 01       	movw	r24, r22
    196c:	bc 01       	movw	r22, r24
    196e:	cd 01       	movw	r24, r26
    1970:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <__fixunssfsi>
    1974:	dc 01       	movw	r26, r24
    1976:	cb 01       	movw	r24, r22
    1978:	80 93 64 24 	sts	0x2464, r24	; 0x802464 <s_mask_2>

	for (uint8_t i = 0; i < 16; i++)
    197c:	1b 86       	std	Y+11, r1	; 0x0b
    197e:	2f c0       	rjmp	.+94     	; 0x19de <mask_gen+0x1be>
	{
		xn = tentn(xn, a);
    1980:	29 81       	ldd	r18, Y+1	; 0x01
    1982:	3a 81       	ldd	r19, Y+2	; 0x02
    1984:	4b 81       	ldd	r20, Y+3	; 0x03
    1986:	5c 81       	ldd	r21, Y+4	; 0x04
    1988:	8d 81       	ldd	r24, Y+5	; 0x05
    198a:	9e 81       	ldd	r25, Y+6	; 0x06
    198c:	af 81       	ldd	r26, Y+7	; 0x07
    198e:	b8 85       	ldd	r27, Y+8	; 0x08
    1990:	bc 01       	movw	r22, r24
    1992:	cd 01       	movw	r24, r26
    1994:	bf d5       	rcall	.+2942   	; 0x2514 <tentn>
    1996:	dc 01       	movw	r26, r24
    1998:	cb 01       	movw	r24, r22
    199a:	8d 83       	std	Y+5, r24	; 0x05
    199c:	9e 83       	std	Y+6, r25	; 0x06
    199e:	af 83       	std	Y+7, r26	; 0x07
    19a0:	b8 87       	std	Y+8, r27	; 0x08
		add_mask[i] = (uint8_t)(255*xn) ;
    19a2:	8b 85       	ldd	r24, Y+11	; 0x0b
    19a4:	08 2f       	mov	r16, r24
    19a6:	10 e0       	ldi	r17, 0x00	; 0
    19a8:	20 e0       	ldi	r18, 0x00	; 0
    19aa:	30 e0       	ldi	r19, 0x00	; 0
    19ac:	4f e7       	ldi	r20, 0x7F	; 127
    19ae:	53 e4       	ldi	r21, 0x43	; 67
    19b0:	6d 81       	ldd	r22, Y+5	; 0x05
    19b2:	7e 81       	ldd	r23, Y+6	; 0x06
    19b4:	8f 81       	ldd	r24, Y+7	; 0x07
    19b6:	98 85       	ldd	r25, Y+8	; 0x08
    19b8:	0e 94 b2 1b 	call	0x3764	; 0x3764 <__mulsf3>
    19bc:	dc 01       	movw	r26, r24
    19be:	cb 01       	movw	r24, r22
    19c0:	bc 01       	movw	r22, r24
    19c2:	cd 01       	movw	r24, r26
    19c4:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <__fixunssfsi>
    19c8:	dc 01       	movw	r26, r24
    19ca:	cb 01       	movw	r24, r22
    19cc:	28 2f       	mov	r18, r24
    19ce:	c8 01       	movw	r24, r16
    19d0:	8d 5a       	subi	r24, 0xAD	; 173
    19d2:	9c 4d       	sbci	r25, 0xDC	; 220
    19d4:	fc 01       	movw	r30, r24
    19d6:	20 83       	st	Z, r18
	xn = tentn(xn, a);
	s_mask_1 = (uint8_t)(255 * xn);
	xn = tentn(xn, a);
	s_mask_2 = (uint8_t)(255 * xn);

	for (uint8_t i = 0; i < 16; i++)
    19d8:	8b 85       	ldd	r24, Y+11	; 0x0b
    19da:	8f 5f       	subi	r24, 0xFF	; 255
    19dc:	8b 87       	std	Y+11, r24	; 0x0b
    19de:	8b 85       	ldd	r24, Y+11	; 0x0b
    19e0:	80 31       	cpi	r24, 0x10	; 16
    19e2:	70 f2       	brcs	.-100    	; 0x1980 <mask_gen+0x160>
	{
		xn = tentn(xn, a);
		add_mask[i] = (uint8_t)(255*xn) ;
	}
	xn = tentn(xn, a);
    19e4:	29 81       	ldd	r18, Y+1	; 0x01
    19e6:	3a 81       	ldd	r19, Y+2	; 0x02
    19e8:	4b 81       	ldd	r20, Y+3	; 0x03
    19ea:	5c 81       	ldd	r21, Y+4	; 0x04
    19ec:	8d 81       	ldd	r24, Y+5	; 0x05
    19ee:	9e 81       	ldd	r25, Y+6	; 0x06
    19f0:	af 81       	ldd	r26, Y+7	; 0x07
    19f2:	b8 85       	ldd	r27, Y+8	; 0x08
    19f4:	bc 01       	movw	r22, r24
    19f6:	cd 01       	movw	r24, r26
    19f8:	8d d5       	rcall	.+2842   	; 0x2514 <tentn>
    19fa:	dc 01       	movw	r26, r24
    19fc:	cb 01       	movw	r24, r22
    19fe:	8d 83       	std	Y+5, r24	; 0x05
    1a00:	9e 83       	std	Y+6, r25	; 0x06
    1a02:	af 83       	std	Y+7, r26	; 0x07
    1a04:	b8 87       	std	Y+8, r27	; 0x08
	mul_mask_1 = (uint8_t)(255*xn);
    1a06:	20 e0       	ldi	r18, 0x00	; 0
    1a08:	30 e0       	ldi	r19, 0x00	; 0
    1a0a:	4f e7       	ldi	r20, 0x7F	; 127
    1a0c:	53 e4       	ldi	r21, 0x43	; 67
    1a0e:	6d 81       	ldd	r22, Y+5	; 0x05
    1a10:	7e 81       	ldd	r23, Y+6	; 0x06
    1a12:	8f 81       	ldd	r24, Y+7	; 0x07
    1a14:	98 85       	ldd	r25, Y+8	; 0x08
    1a16:	0e 94 b2 1b 	call	0x3764	; 0x3764 <__mulsf3>
    1a1a:	dc 01       	movw	r26, r24
    1a1c:	cb 01       	movw	r24, r22
    1a1e:	bc 01       	movw	r22, r24
    1a20:	cd 01       	movw	r24, r26
    1a22:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <__fixunssfsi>
    1a26:	dc 01       	movw	r26, r24
    1a28:	cb 01       	movw	r24, r22
    1a2a:	80 93 65 24 	sts	0x2465, r24	; 0x802465 <mul_mask_1>
	do //generate the non-zero value used for mul-mask
	{
		xn = tentn(xn, a);
    1a2e:	29 81       	ldd	r18, Y+1	; 0x01
    1a30:	3a 81       	ldd	r19, Y+2	; 0x02
    1a32:	4b 81       	ldd	r20, Y+3	; 0x03
    1a34:	5c 81       	ldd	r21, Y+4	; 0x04
    1a36:	8d 81       	ldd	r24, Y+5	; 0x05
    1a38:	9e 81       	ldd	r25, Y+6	; 0x06
    1a3a:	af 81       	ldd	r26, Y+7	; 0x07
    1a3c:	b8 85       	ldd	r27, Y+8	; 0x08
    1a3e:	bc 01       	movw	r22, r24
    1a40:	cd 01       	movw	r24, r26
    1a42:	68 d5       	rcall	.+2768   	; 0x2514 <tentn>
    1a44:	dc 01       	movw	r26, r24
    1a46:	cb 01       	movw	r24, r22
    1a48:	8d 83       	std	Y+5, r24	; 0x05
    1a4a:	9e 83       	std	Y+6, r25	; 0x06
    1a4c:	af 83       	std	Y+7, r26	; 0x07
    1a4e:	b8 87       	std	Y+8, r27	; 0x08
	} while ((mul_mask_2 = (uint8_t)(255*xn))==0);
    1a50:	20 e0       	ldi	r18, 0x00	; 0
    1a52:	30 e0       	ldi	r19, 0x00	; 0
    1a54:	4f e7       	ldi	r20, 0x7F	; 127
    1a56:	53 e4       	ldi	r21, 0x43	; 67
    1a58:	6d 81       	ldd	r22, Y+5	; 0x05
    1a5a:	7e 81       	ldd	r23, Y+6	; 0x06
    1a5c:	8f 81       	ldd	r24, Y+7	; 0x07
    1a5e:	98 85       	ldd	r25, Y+8	; 0x08
    1a60:	0e 94 b2 1b 	call	0x3764	; 0x3764 <__mulsf3>
    1a64:	dc 01       	movw	r26, r24
    1a66:	cb 01       	movw	r24, r22
    1a68:	bc 01       	movw	r22, r24
    1a6a:	cd 01       	movw	r24, r26
    1a6c:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <__fixunssfsi>
    1a70:	dc 01       	movw	r26, r24
    1a72:	cb 01       	movw	r24, r22
    1a74:	80 93 63 24 	sts	0x2463, r24	; 0x802463 <mul_mask_2>
    1a78:	80 91 63 24 	lds	r24, 0x2463	; 0x802463 <mul_mask_2>
    1a7c:	88 23       	and	r24, r24
    1a7e:	b9 f2       	breq	.-82     	; 0x1a2e <mask_gen+0x20e>
	genDiffNum(xn,a,16,seqCtrl);
    1a80:	29 81       	ldd	r18, Y+1	; 0x01
    1a82:	3a 81       	ldd	r19, Y+2	; 0x02
    1a84:	4b 81       	ldd	r20, Y+3	; 0x03
    1a86:	5c 81       	ldd	r21, Y+4	; 0x04
    1a88:	8d 81       	ldd	r24, Y+5	; 0x05
    1a8a:	9e 81       	ldd	r25, Y+6	; 0x06
    1a8c:	af 81       	ldd	r26, Y+7	; 0x07
    1a8e:	b8 85       	ldd	r27, Y+8	; 0x08
    1a90:	0f 2e       	mov	r0, r31
    1a92:	f6 e2       	ldi	r31, 0x26	; 38
    1a94:	ef 2e       	mov	r14, r31
    1a96:	f2 e2       	ldi	r31, 0x22	; 34
    1a98:	ff 2e       	mov	r15, r31
    1a9a:	f0 2d       	mov	r31, r0
    1a9c:	00 e1       	ldi	r16, 0x10	; 16
    1a9e:	bc 01       	movw	r22, r24
    1aa0:	cd 01       	movw	r24, r26
    1aa2:	0b d0       	rcall	.+22     	; 0x1aba <genDiffNum>
}
    1aa4:	00 00       	nop
    1aa6:	2f 96       	adiw	r28, 0x0f	; 15
    1aa8:	cd bf       	out	0x3d, r28	; 61
    1aaa:	de bf       	out	0x3e, r29	; 62
    1aac:	df 91       	pop	r29
    1aae:	cf 91       	pop	r28
    1ab0:	1f 91       	pop	r17
    1ab2:	0f 91       	pop	r16
    1ab4:	ff 90       	pop	r15
    1ab6:	ef 90       	pop	r14
    1ab8:	08 95       	ret

00001aba <genDiffNum>:

void genDiffNum(float xn,float a,uint8_t valueRange, uint8_t randSeq[])//generate 16 different values between 0-valueRange-1
{
    1aba:	ef 92       	push	r14
    1abc:	ff 92       	push	r15
    1abe:	0f 93       	push	r16
    1ac0:	cf 93       	push	r28
    1ac2:	df 93       	push	r29
    1ac4:	cd b7       	in	r28, 0x3d	; 61
    1ac6:	de b7       	in	r29, 0x3e	; 62
    1ac8:	63 97       	sbiw	r28, 0x13	; 19
    1aca:	cd bf       	out	0x3d, r28	; 61
    1acc:	de bf       	out	0x3e, r29	; 62
    1ace:	69 87       	std	Y+9, r22	; 0x09
    1ad0:	7a 87       	std	Y+10, r23	; 0x0a
    1ad2:	8b 87       	std	Y+11, r24	; 0x0b
    1ad4:	9c 87       	std	Y+12, r25	; 0x0c
    1ad6:	2d 87       	std	Y+13, r18	; 0x0d
    1ad8:	3e 87       	std	Y+14, r19	; 0x0e
    1ada:	4f 87       	std	Y+15, r20	; 0x0f
    1adc:	58 8b       	std	Y+16, r21	; 0x10
    1ade:	09 8b       	std	Y+17, r16	; 0x11
    1ae0:	ea 8a       	std	Y+18, r14	; 0x12
    1ae2:	fb 8a       	std	Y+19, r15	; 0x13
	
	uint8_t nonZeroCount=0, randIndex=0, randTem=0;
    1ae4:	19 82       	std	Y+1, r1	; 0x01
    1ae6:	1a 82       	std	Y+2, r1	; 0x02
    1ae8:	1e 82       	std	Y+6, r1	; 0x06
	uint8_t *randFlag;
	randFlag=(uint8_t*)malloc(sizeof(uint8_t)*valueRange);
    1aea:	89 89       	ldd	r24, Y+17	; 0x11
    1aec:	88 2f       	mov	r24, r24
    1aee:	90 e0       	ldi	r25, 0x00	; 0
    1af0:	0e 94 5a 1c 	call	0x38b4	; 0x38b4 <malloc>
    1af4:	8f 83       	std	Y+7, r24	; 0x07
    1af6:	98 87       	std	Y+8, r25	; 0x08
	for (uint8_t i=0;i<16;i++)
    1af8:	1b 82       	std	Y+3, r1	; 0x03
    1afa:	0c c0       	rjmp	.+24     	; 0x1b14 <genDiffNum+0x5a>
	{
		randFlag[i]=0;
    1afc:	8b 81       	ldd	r24, Y+3	; 0x03
    1afe:	88 2f       	mov	r24, r24
    1b00:	90 e0       	ldi	r25, 0x00	; 0
    1b02:	2f 81       	ldd	r18, Y+7	; 0x07
    1b04:	38 85       	ldd	r19, Y+8	; 0x08
    1b06:	82 0f       	add	r24, r18
    1b08:	93 1f       	adc	r25, r19
    1b0a:	fc 01       	movw	r30, r24
    1b0c:	10 82       	st	Z, r1
{
	
	uint8_t nonZeroCount=0, randIndex=0, randTem=0;
	uint8_t *randFlag;
	randFlag=(uint8_t*)malloc(sizeof(uint8_t)*valueRange);
	for (uint8_t i=0;i<16;i++)
    1b0e:	8b 81       	ldd	r24, Y+3	; 0x03
    1b10:	8f 5f       	subi	r24, 0xFF	; 255
    1b12:	8b 83       	std	Y+3, r24	; 0x03
    1b14:	8b 81       	ldd	r24, Y+3	; 0x03
    1b16:	80 31       	cpi	r24, 0x10	; 16
    1b18:	88 f3       	brcs	.-30     	; 0x1afc <genDiffNum+0x42>
	{
		randFlag[i]=0;
	}
	while(nonZeroCount<16)//generate 16 different values.
    1b1a:	84 c0       	rjmp	.+264    	; 0x1c24 <genDiffNum+0x16a>
	{
		for (uint8_t i=0;i<2;i++)
    1b1c:	1c 82       	std	Y+4, r1	; 0x04
    1b1e:	14 c0       	rjmp	.+40     	; 0x1b48 <genDiffNum+0x8e>
		{
			xn = tentn(xn, a);
    1b20:	2d 85       	ldd	r18, Y+13	; 0x0d
    1b22:	3e 85       	ldd	r19, Y+14	; 0x0e
    1b24:	4f 85       	ldd	r20, Y+15	; 0x0f
    1b26:	58 89       	ldd	r21, Y+16	; 0x10
    1b28:	89 85       	ldd	r24, Y+9	; 0x09
    1b2a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b2c:	ab 85       	ldd	r26, Y+11	; 0x0b
    1b2e:	bc 85       	ldd	r27, Y+12	; 0x0c
    1b30:	bc 01       	movw	r22, r24
    1b32:	cd 01       	movw	r24, r26
    1b34:	ef d4       	rcall	.+2526   	; 0x2514 <tentn>
    1b36:	dc 01       	movw	r26, r24
    1b38:	cb 01       	movw	r24, r22
    1b3a:	89 87       	std	Y+9, r24	; 0x09
    1b3c:	9a 87       	std	Y+10, r25	; 0x0a
    1b3e:	ab 87       	std	Y+11, r26	; 0x0b
    1b40:	bc 87       	std	Y+12, r27	; 0x0c
	{
		randFlag[i]=0;
	}
	while(nonZeroCount<16)//generate 16 different values.
	{
		for (uint8_t i=0;i<2;i++)
    1b42:	8c 81       	ldd	r24, Y+4	; 0x04
    1b44:	8f 5f       	subi	r24, 0xFF	; 255
    1b46:	8c 83       	std	Y+4, r24	; 0x04
    1b48:	8c 81       	ldd	r24, Y+4	; 0x04
    1b4a:	82 30       	cpi	r24, 0x02	; 2
    1b4c:	48 f3       	brcs	.-46     	; 0x1b20 <genDiffNum+0x66>
		{
			xn = tentn(xn, a);
		}
			
		randTem=((uint8_t)(255*xn))%valueRange;
    1b4e:	20 e0       	ldi	r18, 0x00	; 0
    1b50:	30 e0       	ldi	r19, 0x00	; 0
    1b52:	4f e7       	ldi	r20, 0x7F	; 127
    1b54:	53 e4       	ldi	r21, 0x43	; 67
    1b56:	69 85       	ldd	r22, Y+9	; 0x09
    1b58:	7a 85       	ldd	r23, Y+10	; 0x0a
    1b5a:	8b 85       	ldd	r24, Y+11	; 0x0b
    1b5c:	9c 85       	ldd	r25, Y+12	; 0x0c
    1b5e:	0e 94 b2 1b 	call	0x3764	; 0x3764 <__mulsf3>
    1b62:	dc 01       	movw	r26, r24
    1b64:	cb 01       	movw	r24, r22
    1b66:	bc 01       	movw	r22, r24
    1b68:	cd 01       	movw	r24, r26
    1b6a:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <__fixunssfsi>
    1b6e:	dc 01       	movw	r26, r24
    1b70:	cb 01       	movw	r24, r22
    1b72:	99 89       	ldd	r25, Y+17	; 0x11
    1b74:	69 2f       	mov	r22, r25
    1b76:	0e 94 15 1c 	call	0x382a	; 0x382a <__udivmodqi4>
    1b7a:	89 2f       	mov	r24, r25
    1b7c:	8e 83       	std	Y+6, r24	; 0x06
		if (randFlag[randTem]==0)
    1b7e:	8e 81       	ldd	r24, Y+6	; 0x06
    1b80:	88 2f       	mov	r24, r24
    1b82:	90 e0       	ldi	r25, 0x00	; 0
    1b84:	2f 81       	ldd	r18, Y+7	; 0x07
    1b86:	38 85       	ldd	r19, Y+8	; 0x08
    1b88:	82 0f       	add	r24, r18
    1b8a:	93 1f       	adc	r25, r19
    1b8c:	fc 01       	movw	r30, r24
    1b8e:	80 81       	ld	r24, Z
    1b90:	88 23       	and	r24, r24
    1b92:	c1 f4       	brne	.+48     	; 0x1bc4 <genDiffNum+0x10a>
		{
			randSeq[randIndex]=randTem;
    1b94:	8a 81       	ldd	r24, Y+2	; 0x02
    1b96:	88 2f       	mov	r24, r24
    1b98:	90 e0       	ldi	r25, 0x00	; 0
    1b9a:	2a 89       	ldd	r18, Y+18	; 0x12
    1b9c:	3b 89       	ldd	r19, Y+19	; 0x13
    1b9e:	82 0f       	add	r24, r18
    1ba0:	93 1f       	adc	r25, r19
    1ba2:	2e 81       	ldd	r18, Y+6	; 0x06
    1ba4:	fc 01       	movw	r30, r24
    1ba6:	20 83       	st	Z, r18
			randFlag[randTem]=1;
    1ba8:	8e 81       	ldd	r24, Y+6	; 0x06
    1baa:	88 2f       	mov	r24, r24
    1bac:	90 e0       	ldi	r25, 0x00	; 0
    1bae:	2f 81       	ldd	r18, Y+7	; 0x07
    1bb0:	38 85       	ldd	r19, Y+8	; 0x08
    1bb2:	82 0f       	add	r24, r18
    1bb4:	93 1f       	adc	r25, r19
    1bb6:	21 e0       	ldi	r18, 0x01	; 1
    1bb8:	fc 01       	movw	r30, r24
    1bba:	20 83       	st	Z, r18
			randIndex++;
    1bbc:	8a 81       	ldd	r24, Y+2	; 0x02
    1bbe:	8f 5f       	subi	r24, 0xFF	; 255
    1bc0:	8a 83       	std	Y+2, r24	; 0x02
    1bc2:	1a c0       	rjmp	.+52     	; 0x1bf8 <genDiffNum+0x13e>
			}else{
			xn=(float)(0.9)*xn+0.05;
    1bc4:	26 e6       	ldi	r18, 0x66	; 102
    1bc6:	36 e6       	ldi	r19, 0x66	; 102
    1bc8:	46 e6       	ldi	r20, 0x66	; 102
    1bca:	5f e3       	ldi	r21, 0x3F	; 63
    1bcc:	69 85       	ldd	r22, Y+9	; 0x09
    1bce:	7a 85       	ldd	r23, Y+10	; 0x0a
    1bd0:	8b 85       	ldd	r24, Y+11	; 0x0b
    1bd2:	9c 85       	ldd	r25, Y+12	; 0x0c
    1bd4:	0e 94 b2 1b 	call	0x3764	; 0x3764 <__mulsf3>
    1bd8:	dc 01       	movw	r26, r24
    1bda:	cb 01       	movw	r24, r22
    1bdc:	2d ec       	ldi	r18, 0xCD	; 205
    1bde:	3c ec       	ldi	r19, 0xCC	; 204
    1be0:	4c e4       	ldi	r20, 0x4C	; 76
    1be2:	5d e3       	ldi	r21, 0x3D	; 61
    1be4:	bc 01       	movw	r22, r24
    1be6:	cd 01       	movw	r24, r26
    1be8:	0e 94 04 1a 	call	0x3408	; 0x3408 <__addsf3>
    1bec:	dc 01       	movw	r26, r24
    1bee:	cb 01       	movw	r24, r22
    1bf0:	89 87       	std	Y+9, r24	; 0x09
    1bf2:	9a 87       	std	Y+10, r25	; 0x0a
    1bf4:	ab 87       	std	Y+11, r26	; 0x0b
    1bf6:	bc 87       	std	Y+12, r27	; 0x0c
		}
		
		//check out whether all the values are generated.	
		nonZeroCount=0;
    1bf8:	19 82       	std	Y+1, r1	; 0x01
		for (uint8_t i = 0; i < valueRange ; i++)
    1bfa:	1d 82       	std	Y+5, r1	; 0x05
    1bfc:	0f c0       	rjmp	.+30     	; 0x1c1c <genDiffNum+0x162>
		{
			nonZeroCount+=randFlag[i];
    1bfe:	8d 81       	ldd	r24, Y+5	; 0x05
    1c00:	88 2f       	mov	r24, r24
    1c02:	90 e0       	ldi	r25, 0x00	; 0
    1c04:	2f 81       	ldd	r18, Y+7	; 0x07
    1c06:	38 85       	ldd	r19, Y+8	; 0x08
    1c08:	82 0f       	add	r24, r18
    1c0a:	93 1f       	adc	r25, r19
    1c0c:	fc 01       	movw	r30, r24
    1c0e:	80 81       	ld	r24, Z
    1c10:	99 81       	ldd	r25, Y+1	; 0x01
    1c12:	89 0f       	add	r24, r25
    1c14:	89 83       	std	Y+1, r24	; 0x01
			xn=(float)(0.9)*xn+0.05;
		}
		
		//check out whether all the values are generated.	
		nonZeroCount=0;
		for (uint8_t i = 0; i < valueRange ; i++)
    1c16:	8d 81       	ldd	r24, Y+5	; 0x05
    1c18:	8f 5f       	subi	r24, 0xFF	; 255
    1c1a:	8d 83       	std	Y+5, r24	; 0x05
    1c1c:	9d 81       	ldd	r25, Y+5	; 0x05
    1c1e:	89 89       	ldd	r24, Y+17	; 0x11
    1c20:	98 17       	cp	r25, r24
    1c22:	68 f3       	brcs	.-38     	; 0x1bfe <genDiffNum+0x144>
	randFlag=(uint8_t*)malloc(sizeof(uint8_t)*valueRange);
	for (uint8_t i=0;i<16;i++)
	{
		randFlag[i]=0;
	}
	while(nonZeroCount<16)//generate 16 different values.
    1c24:	89 81       	ldd	r24, Y+1	; 0x01
    1c26:	80 31       	cpi	r24, 0x10	; 16
    1c28:	08 f4       	brcc	.+2      	; 0x1c2c <genDiffNum+0x172>
    1c2a:	78 cf       	rjmp	.-272    	; 0x1b1c <genDiffNum+0x62>
		for (uint8_t i = 0; i < valueRange ; i++)
		{
			nonZeroCount+=randFlag[i];
		}
	}
	free(randFlag);
    1c2c:	8f 81       	ldd	r24, Y+7	; 0x07
    1c2e:	98 85       	ldd	r25, Y+8	; 0x08
    1c30:	0e 94 f2 1c 	call	0x39e4	; 0x39e4 <free>
	randFlag=NULL;
    1c34:	1f 82       	std	Y+7, r1	; 0x07
    1c36:	18 86       	std	Y+8, r1	; 0x08
}
    1c38:	00 00       	nop
    1c3a:	63 96       	adiw	r28, 0x13	; 19
    1c3c:	cd bf       	out	0x3d, r28	; 61
    1c3e:	de bf       	out	0x3e, r29	; 62
    1c40:	df 91       	pop	r29
    1c42:	cf 91       	pop	r28
    1c44:	0f 91       	pop	r16
    1c46:	ff 90       	pop	r15
    1c48:	ef 90       	pop	r14
    1c4a:	08 95       	ret

00001c4c <cons_sbox>:

//**************************sbox**************************//
void cons_sbox(uint8_t mask_in, uint8_t mask_out)//construct_sbox S-box
{
    1c4c:	cf 93       	push	r28
    1c4e:	df 93       	push	r29
    1c50:	00 d0       	rcall	.+0      	; 0x1c52 <cons_sbox+0x6>
    1c52:	1f 92       	push	r1
    1c54:	cd b7       	in	r28, 0x3d	; 61
    1c56:	de b7       	in	r29, 0x3e	; 62
    1c58:	8b 83       	std	Y+3, r24	; 0x03
    1c5a:	6c 83       	std	Y+4, r22	; 0x04
	for (int i = 0; i < 256; i++)
    1c5c:	19 82       	std	Y+1, r1	; 0x01
    1c5e:	1a 82       	std	Y+2, r1	; 0x02
    1c60:	18 c0       	rjmp	.+48     	; 0x1c92 <cons_sbox+0x46>
	msbox[i^mask_in] = sbox[i] ^ mask_out;
    1c62:	8b 81       	ldd	r24, Y+3	; 0x03
    1c64:	28 2f       	mov	r18, r24
    1c66:	30 e0       	ldi	r19, 0x00	; 0
    1c68:	89 81       	ldd	r24, Y+1	; 0x01
    1c6a:	9a 81       	ldd	r25, Y+2	; 0x02
    1c6c:	82 27       	eor	r24, r18
    1c6e:	93 27       	eor	r25, r19
    1c70:	29 81       	ldd	r18, Y+1	; 0x01
    1c72:	3a 81       	ldd	r19, Y+2	; 0x02
    1c74:	23 5e       	subi	r18, 0xE3	; 227
    1c76:	3f 4d       	sbci	r19, 0xDF	; 223
    1c78:	f9 01       	movw	r30, r18
    1c7a:	30 81       	ld	r19, Z
    1c7c:	2c 81       	ldd	r18, Y+4	; 0x04
    1c7e:	23 27       	eor	r18, r19
    1c80:	8d 59       	subi	r24, 0x9D	; 157
    1c82:	9c 4d       	sbci	r25, 0xDC	; 220
    1c84:	fc 01       	movw	r30, r24
    1c86:	20 83       	st	Z, r18
}

//**************************sbox**************************//
void cons_sbox(uint8_t mask_in, uint8_t mask_out)//construct_sbox S-box
{
	for (int i = 0; i < 256; i++)
    1c88:	89 81       	ldd	r24, Y+1	; 0x01
    1c8a:	9a 81       	ldd	r25, Y+2	; 0x02
    1c8c:	01 96       	adiw	r24, 0x01	; 1
    1c8e:	89 83       	std	Y+1, r24	; 0x01
    1c90:	9a 83       	std	Y+2, r25	; 0x02
    1c92:	89 81       	ldd	r24, Y+1	; 0x01
    1c94:	9a 81       	ldd	r25, Y+2	; 0x02
    1c96:	8f 3f       	cpi	r24, 0xFF	; 255
    1c98:	91 05       	cpc	r25, r1
    1c9a:	19 f3       	breq	.-58     	; 0x1c62 <cons_sbox+0x16>
    1c9c:	14 f3       	brlt	.-60     	; 0x1c62 <cons_sbox+0x16>
	msbox[i^mask_in] = sbox[i] ^ mask_out;
}
    1c9e:	00 00       	nop
    1ca0:	24 96       	adiw	r28, 0x04	; 4
    1ca2:	cd bf       	out	0x3d, r28	; 61
    1ca4:	de bf       	out	0x3e, r29	; 62
    1ca6:	df 91       	pop	r29
    1ca8:	cf 91       	pop	r28
    1caa:	08 95       	ret

00001cac <mask_all>:
//*************************mask*********//
void mask_all(uint8_t arr[], uint8_t mask)//mask
{
    1cac:	cf 93       	push	r28
    1cae:	df 93       	push	r29
    1cb0:	00 d0       	rcall	.+0      	; 0x1cb2 <mask_all+0x6>
    1cb2:	1f 92       	push	r1
    1cb4:	cd b7       	in	r28, 0x3d	; 61
    1cb6:	de b7       	in	r29, 0x3e	; 62
    1cb8:	8a 83       	std	Y+2, r24	; 0x02
    1cba:	9b 83       	std	Y+3, r25	; 0x03
    1cbc:	6c 83       	std	Y+4, r22	; 0x04
	for (uint8_t i = 0; i < 16; i++)
    1cbe:	19 82       	std	Y+1, r1	; 0x01
    1cc0:	17 c0       	rjmp	.+46     	; 0x1cf0 <mask_all+0x44>
	arr[i] ^= mask;
    1cc2:	89 81       	ldd	r24, Y+1	; 0x01
    1cc4:	88 2f       	mov	r24, r24
    1cc6:	90 e0       	ldi	r25, 0x00	; 0
    1cc8:	2a 81       	ldd	r18, Y+2	; 0x02
    1cca:	3b 81       	ldd	r19, Y+3	; 0x03
    1ccc:	82 0f       	add	r24, r18
    1cce:	93 1f       	adc	r25, r19
    1cd0:	29 81       	ldd	r18, Y+1	; 0x01
    1cd2:	22 2f       	mov	r18, r18
    1cd4:	30 e0       	ldi	r19, 0x00	; 0
    1cd6:	4a 81       	ldd	r20, Y+2	; 0x02
    1cd8:	5b 81       	ldd	r21, Y+3	; 0x03
    1cda:	24 0f       	add	r18, r20
    1cdc:	35 1f       	adc	r19, r21
    1cde:	f9 01       	movw	r30, r18
    1ce0:	30 81       	ld	r19, Z
    1ce2:	2c 81       	ldd	r18, Y+4	; 0x04
    1ce4:	23 27       	eor	r18, r19
    1ce6:	fc 01       	movw	r30, r24
    1ce8:	20 83       	st	Z, r18
	msbox[i^mask_in] = sbox[i] ^ mask_out;
}
//*************************mask*********//
void mask_all(uint8_t arr[], uint8_t mask)//mask
{
	for (uint8_t i = 0; i < 16; i++)
    1cea:	89 81       	ldd	r24, Y+1	; 0x01
    1cec:	8f 5f       	subi	r24, 0xFF	; 255
    1cee:	89 83       	std	Y+1, r24	; 0x01
    1cf0:	89 81       	ldd	r24, Y+1	; 0x01
    1cf2:	80 31       	cpi	r24, 0x10	; 16
    1cf4:	30 f3       	brcs	.-52     	; 0x1cc2 <mask_all+0x16>
	arr[i] ^= mask;
}
    1cf6:	00 00       	nop
    1cf8:	24 96       	adiw	r28, 0x04	; 4
    1cfa:	cd bf       	out	0x3d, r28	; 61
    1cfc:	de bf       	out	0x3e, r29	; 62
    1cfe:	df 91       	pop	r29
    1d00:	cf 91       	pop	r28
    1d02:	08 95       	ret

00001d04 <addroundkey>:

//**************************Add Round Key*****************************//
void addroundkey(uint8_t *interarray, uint8_t *roundkey)//
{
    1d04:	cf 93       	push	r28
    1d06:	df 93       	push	r29
    1d08:	cd b7       	in	r28, 0x3d	; 61
    1d0a:	de b7       	in	r29, 0x3e	; 62
    1d0c:	25 97       	sbiw	r28, 0x05	; 5
    1d0e:	cd bf       	out	0x3d, r28	; 61
    1d10:	de bf       	out	0x3e, r29	; 62
    1d12:	8a 83       	std	Y+2, r24	; 0x02
    1d14:	9b 83       	std	Y+3, r25	; 0x03
    1d16:	6c 83       	std	Y+4, r22	; 0x04
    1d18:	7d 83       	std	Y+5, r23	; 0x05
	for (uint8_t i = 0; i < 16; i++)
    1d1a:	19 82       	std	Y+1, r1	; 0x01
    1d1c:	31 c0       	rjmp	.+98     	; 0x1d80 <addroundkey+0x7c>
	{
		interarray[seqCtrl[i]]^=roundkey[seqCtrl[i]];
    1d1e:	89 81       	ldd	r24, Y+1	; 0x01
    1d20:	88 2f       	mov	r24, r24
    1d22:	90 e0       	ldi	r25, 0x00	; 0
    1d24:	8a 5d       	subi	r24, 0xDA	; 218
    1d26:	9d 4d       	sbci	r25, 0xDD	; 221
    1d28:	fc 01       	movw	r30, r24
    1d2a:	80 81       	ld	r24, Z
    1d2c:	88 2f       	mov	r24, r24
    1d2e:	90 e0       	ldi	r25, 0x00	; 0
    1d30:	2a 81       	ldd	r18, Y+2	; 0x02
    1d32:	3b 81       	ldd	r19, Y+3	; 0x03
    1d34:	82 0f       	add	r24, r18
    1d36:	93 1f       	adc	r25, r19
    1d38:	29 81       	ldd	r18, Y+1	; 0x01
    1d3a:	22 2f       	mov	r18, r18
    1d3c:	30 e0       	ldi	r19, 0x00	; 0
    1d3e:	2a 5d       	subi	r18, 0xDA	; 218
    1d40:	3d 4d       	sbci	r19, 0xDD	; 221
    1d42:	f9 01       	movw	r30, r18
    1d44:	20 81       	ld	r18, Z
    1d46:	22 2f       	mov	r18, r18
    1d48:	30 e0       	ldi	r19, 0x00	; 0
    1d4a:	4a 81       	ldd	r20, Y+2	; 0x02
    1d4c:	5b 81       	ldd	r21, Y+3	; 0x03
    1d4e:	24 0f       	add	r18, r20
    1d50:	35 1f       	adc	r19, r21
    1d52:	f9 01       	movw	r30, r18
    1d54:	60 81       	ld	r22, Z
    1d56:	29 81       	ldd	r18, Y+1	; 0x01
    1d58:	22 2f       	mov	r18, r18
    1d5a:	30 e0       	ldi	r19, 0x00	; 0
    1d5c:	2a 5d       	subi	r18, 0xDA	; 218
    1d5e:	3d 4d       	sbci	r19, 0xDD	; 221
    1d60:	f9 01       	movw	r30, r18
    1d62:	20 81       	ld	r18, Z
    1d64:	22 2f       	mov	r18, r18
    1d66:	30 e0       	ldi	r19, 0x00	; 0
    1d68:	4c 81       	ldd	r20, Y+4	; 0x04
    1d6a:	5d 81       	ldd	r21, Y+5	; 0x05
    1d6c:	24 0f       	add	r18, r20
    1d6e:	35 1f       	adc	r19, r21
    1d70:	f9 01       	movw	r30, r18
    1d72:	20 81       	ld	r18, Z
    1d74:	26 27       	eor	r18, r22
    1d76:	fc 01       	movw	r30, r24
    1d78:	20 83       	st	Z, r18
}

//**************************Add Round Key*****************************//
void addroundkey(uint8_t *interarray, uint8_t *roundkey)//
{
	for (uint8_t i = 0; i < 16; i++)
    1d7a:	89 81       	ldd	r24, Y+1	; 0x01
    1d7c:	8f 5f       	subi	r24, 0xFF	; 255
    1d7e:	89 83       	std	Y+1, r24	; 0x01
    1d80:	89 81       	ldd	r24, Y+1	; 0x01
    1d82:	80 31       	cpi	r24, 0x10	; 16
    1d84:	60 f2       	brcs	.-104    	; 0x1d1e <addroundkey+0x1a>
	{
		interarray[seqCtrl[i]]^=roundkey[seqCtrl[i]];
	}
}
    1d86:	00 00       	nop
    1d88:	25 96       	adiw	r28, 0x05	; 5
    1d8a:	cd bf       	out	0x3d, r28	; 61
    1d8c:	de bf       	out	0x3e, r29	; 62
    1d8e:	df 91       	pop	r29
    1d90:	cf 91       	pop	r28
    1d92:	08 95       	ret

00001d94 <getboxvalue>:

//**************************S-box********************************//
void getboxvalue(uint8_t interarray[], uint8_t box[])//S-box
{
    1d94:	cf 93       	push	r28
    1d96:	df 93       	push	r29
    1d98:	cd b7       	in	r28, 0x3d	; 61
    1d9a:	de b7       	in	r29, 0x3e	; 62
    1d9c:	25 97       	sbiw	r28, 0x05	; 5
    1d9e:	cd bf       	out	0x3d, r28	; 61
    1da0:	de bf       	out	0x3e, r29	; 62
    1da2:	8a 83       	std	Y+2, r24	; 0x02
    1da4:	9b 83       	std	Y+3, r25	; 0x03
    1da6:	6c 83       	std	Y+4, r22	; 0x04
    1da8:	7d 83       	std	Y+5, r23	; 0x05
	for (uint8_t i = 0; i < 16; i++)
    1daa:	19 82       	std	Y+1, r1	; 0x01
    1dac:	29 c0       	rjmp	.+82     	; 0x1e00 <getboxvalue+0x6c>
	{
		interarray[seqCtrl[i]] = box[interarray[seqCtrl[i]]];
    1dae:	89 81       	ldd	r24, Y+1	; 0x01
    1db0:	88 2f       	mov	r24, r24
    1db2:	90 e0       	ldi	r25, 0x00	; 0
    1db4:	8a 5d       	subi	r24, 0xDA	; 218
    1db6:	9d 4d       	sbci	r25, 0xDD	; 221
    1db8:	fc 01       	movw	r30, r24
    1dba:	80 81       	ld	r24, Z
    1dbc:	88 2f       	mov	r24, r24
    1dbe:	90 e0       	ldi	r25, 0x00	; 0
    1dc0:	2a 81       	ldd	r18, Y+2	; 0x02
    1dc2:	3b 81       	ldd	r19, Y+3	; 0x03
    1dc4:	82 0f       	add	r24, r18
    1dc6:	93 1f       	adc	r25, r19
    1dc8:	29 81       	ldd	r18, Y+1	; 0x01
    1dca:	22 2f       	mov	r18, r18
    1dcc:	30 e0       	ldi	r19, 0x00	; 0
    1dce:	2a 5d       	subi	r18, 0xDA	; 218
    1dd0:	3d 4d       	sbci	r19, 0xDD	; 221
    1dd2:	f9 01       	movw	r30, r18
    1dd4:	20 81       	ld	r18, Z
    1dd6:	22 2f       	mov	r18, r18
    1dd8:	30 e0       	ldi	r19, 0x00	; 0
    1dda:	4a 81       	ldd	r20, Y+2	; 0x02
    1ddc:	5b 81       	ldd	r21, Y+3	; 0x03
    1dde:	24 0f       	add	r18, r20
    1de0:	35 1f       	adc	r19, r21
    1de2:	f9 01       	movw	r30, r18
    1de4:	20 81       	ld	r18, Z
    1de6:	22 2f       	mov	r18, r18
    1de8:	30 e0       	ldi	r19, 0x00	; 0
    1dea:	4c 81       	ldd	r20, Y+4	; 0x04
    1dec:	5d 81       	ldd	r21, Y+5	; 0x05
    1dee:	24 0f       	add	r18, r20
    1df0:	35 1f       	adc	r19, r21
    1df2:	f9 01       	movw	r30, r18
    1df4:	20 81       	ld	r18, Z
    1df6:	fc 01       	movw	r30, r24
    1df8:	20 83       	st	Z, r18
}

//**************************S-box********************************//
void getboxvalue(uint8_t interarray[], uint8_t box[])//S-box
{
	for (uint8_t i = 0; i < 16; i++)
    1dfa:	89 81       	ldd	r24, Y+1	; 0x01
    1dfc:	8f 5f       	subi	r24, 0xFF	; 255
    1dfe:	89 83       	std	Y+1, r24	; 0x01
    1e00:	89 81       	ldd	r24, Y+1	; 0x01
    1e02:	80 31       	cpi	r24, 0x10	; 16
    1e04:	a0 f2       	brcs	.-88     	; 0x1dae <getboxvalue+0x1a>
	{
		interarray[seqCtrl[i]] = box[interarray[seqCtrl[i]]];
	}
}
    1e06:	00 00       	nop
    1e08:	25 96       	adiw	r28, 0x05	; 5
    1e0a:	cd bf       	out	0x3d, r28	; 61
    1e0c:	de bf       	out	0x3e, r29	; 62
    1e0e:	df 91       	pop	r29
    1e10:	cf 91       	pop	r28
    1e12:	08 95       	ret

00001e14 <XTIME>:
//***********************************************************//
unsigned char XTIME(unsigned char x)
{
    1e14:	cf 93       	push	r28
    1e16:	df 93       	push	r29
    1e18:	1f 92       	push	r1
    1e1a:	cd b7       	in	r28, 0x3d	; 61
    1e1c:	de b7       	in	r29, 0x3e	; 62
    1e1e:	89 83       	std	Y+1, r24	; 0x01
	return ((x << 1) ^ ((x & 0x80) ? 0x1b : 0x00));
    1e20:	89 81       	ldd	r24, Y+1	; 0x01
    1e22:	88 2f       	mov	r24, r24
    1e24:	90 e0       	ldi	r25, 0x00	; 0
    1e26:	88 0f       	add	r24, r24
    1e28:	99 1f       	adc	r25, r25
    1e2a:	98 2f       	mov	r25, r24
    1e2c:	89 81       	ldd	r24, Y+1	; 0x01
    1e2e:	88 23       	and	r24, r24
    1e30:	14 f4       	brge	.+4      	; 0x1e36 <XTIME+0x22>
    1e32:	8b e1       	ldi	r24, 0x1B	; 27
    1e34:	01 c0       	rjmp	.+2      	; 0x1e38 <XTIME+0x24>
    1e36:	80 e0       	ldi	r24, 0x00	; 0
    1e38:	89 27       	eor	r24, r25
}
    1e3a:	0f 90       	pop	r0
    1e3c:	df 91       	pop	r29
    1e3e:	cf 91       	pop	r28
    1e40:	08 95       	ret

00001e42 <multiply>:

unsigned char multiply(unsigned char a, unsigned char b)
{
    1e42:	cf 93       	push	r28
    1e44:	df 93       	push	r29
    1e46:	cd b7       	in	r28, 0x3d	; 61
    1e48:	de b7       	in	r29, 0x3e	; 62
    1e4a:	2f 97       	sbiw	r28, 0x0f	; 15
    1e4c:	cd bf       	out	0x3d, r28	; 61
    1e4e:	de bf       	out	0x3e, r29	; 62
    1e50:	8e 87       	std	Y+14, r24	; 0x0e
    1e52:	6f 87       	std	Y+15, r22	; 0x0f
	unsigned char temp[8] = { a };
    1e54:	28 e0       	ldi	r18, 0x08	; 8
    1e56:	ce 01       	movw	r24, r28
    1e58:	06 96       	adiw	r24, 0x06	; 6
    1e5a:	fc 01       	movw	r30, r24
    1e5c:	32 2f       	mov	r19, r18
    1e5e:	11 92       	st	Z+, r1
    1e60:	3a 95       	dec	r19
    1e62:	e9 f7       	brne	.-6      	; 0x1e5e <multiply+0x1c>
    1e64:	8e 85       	ldd	r24, Y+14	; 0x0e
    1e66:	8e 83       	std	Y+6, r24	; 0x06
	unsigned char tempmultiply = 0x00;
    1e68:	19 82       	std	Y+1, r1	; 0x01
	for (int i = 1; i < 8; i++)
    1e6a:	81 e0       	ldi	r24, 0x01	; 1
    1e6c:	90 e0       	ldi	r25, 0x00	; 0
    1e6e:	8a 83       	std	Y+2, r24	; 0x02
    1e70:	9b 83       	std	Y+3, r25	; 0x03
    1e72:	1a c0       	rjmp	.+52     	; 0x1ea8 <multiply+0x66>
	{
		temp[i] = XTIME(temp[i - 1]);
    1e74:	8a 81       	ldd	r24, Y+2	; 0x02
    1e76:	9b 81       	ldd	r25, Y+3	; 0x03
    1e78:	01 97       	sbiw	r24, 0x01	; 1
    1e7a:	9e 01       	movw	r18, r28
    1e7c:	2a 5f       	subi	r18, 0xFA	; 250
    1e7e:	3f 4f       	sbci	r19, 0xFF	; 255
    1e80:	82 0f       	add	r24, r18
    1e82:	93 1f       	adc	r25, r19
    1e84:	fc 01       	movw	r30, r24
    1e86:	80 81       	ld	r24, Z
    1e88:	c5 df       	rcall	.-118    	; 0x1e14 <XTIME>
    1e8a:	48 2f       	mov	r20, r24
    1e8c:	9e 01       	movw	r18, r28
    1e8e:	2a 5f       	subi	r18, 0xFA	; 250
    1e90:	3f 4f       	sbci	r19, 0xFF	; 255
    1e92:	8a 81       	ldd	r24, Y+2	; 0x02
    1e94:	9b 81       	ldd	r25, Y+3	; 0x03
    1e96:	82 0f       	add	r24, r18
    1e98:	93 1f       	adc	r25, r19
    1e9a:	fc 01       	movw	r30, r24
    1e9c:	40 83       	st	Z, r20

unsigned char multiply(unsigned char a, unsigned char b)
{
	unsigned char temp[8] = { a };
	unsigned char tempmultiply = 0x00;
	for (int i = 1; i < 8; i++)
    1e9e:	8a 81       	ldd	r24, Y+2	; 0x02
    1ea0:	9b 81       	ldd	r25, Y+3	; 0x03
    1ea2:	01 96       	adiw	r24, 0x01	; 1
    1ea4:	8a 83       	std	Y+2, r24	; 0x02
    1ea6:	9b 83       	std	Y+3, r25	; 0x03
    1ea8:	8a 81       	ldd	r24, Y+2	; 0x02
    1eaa:	9b 81       	ldd	r25, Y+3	; 0x03
    1eac:	08 97       	sbiw	r24, 0x08	; 8
    1eae:	14 f3       	brlt	.-60     	; 0x1e74 <multiply+0x32>
	{
		temp[i] = XTIME(temp[i - 1]);
	}
	tempmultiply = (b & 0x01)*a;
    1eb0:	8f 85       	ldd	r24, Y+15	; 0x0f
    1eb2:	98 2f       	mov	r25, r24
    1eb4:	91 70       	andi	r25, 0x01	; 1
    1eb6:	8e 85       	ldd	r24, Y+14	; 0x0e
    1eb8:	98 9f       	mul	r25, r24
    1eba:	80 2d       	mov	r24, r0
    1ebc:	11 24       	eor	r1, r1
    1ebe:	89 83       	std	Y+1, r24	; 0x01
	for (int i = 1; i < 8; i++)
    1ec0:	81 e0       	ldi	r24, 0x01	; 1
    1ec2:	90 e0       	ldi	r25, 0x00	; 0
    1ec4:	8c 83       	std	Y+4, r24	; 0x04
    1ec6:	9d 83       	std	Y+5, r25	; 0x05
    1ec8:	20 c0       	rjmp	.+64     	; 0x1f0a <multiply+0xc8>
	{
		tempmultiply ^= (((b >> i) & 0x01)*temp[i]);
    1eca:	8f 85       	ldd	r24, Y+15	; 0x0f
    1ecc:	88 2f       	mov	r24, r24
    1ece:	90 e0       	ldi	r25, 0x00	; 0
    1ed0:	0c 80       	ldd	r0, Y+4	; 0x04
    1ed2:	02 c0       	rjmp	.+4      	; 0x1ed8 <multiply+0x96>
    1ed4:	95 95       	asr	r25
    1ed6:	87 95       	ror	r24
    1ed8:	0a 94       	dec	r0
    1eda:	e2 f7       	brpl	.-8      	; 0x1ed4 <multiply+0x92>
    1edc:	48 2f       	mov	r20, r24
    1ede:	41 70       	andi	r20, 0x01	; 1
    1ee0:	9e 01       	movw	r18, r28
    1ee2:	2a 5f       	subi	r18, 0xFA	; 250
    1ee4:	3f 4f       	sbci	r19, 0xFF	; 255
    1ee6:	8c 81       	ldd	r24, Y+4	; 0x04
    1ee8:	9d 81       	ldd	r25, Y+5	; 0x05
    1eea:	82 0f       	add	r24, r18
    1eec:	93 1f       	adc	r25, r19
    1eee:	fc 01       	movw	r30, r24
    1ef0:	80 81       	ld	r24, Z
    1ef2:	48 9f       	mul	r20, r24
    1ef4:	80 2d       	mov	r24, r0
    1ef6:	11 24       	eor	r1, r1
    1ef8:	98 2f       	mov	r25, r24
    1efa:	89 81       	ldd	r24, Y+1	; 0x01
    1efc:	89 27       	eor	r24, r25
    1efe:	89 83       	std	Y+1, r24	; 0x01
	for (int i = 1; i < 8; i++)
	{
		temp[i] = XTIME(temp[i - 1]);
	}
	tempmultiply = (b & 0x01)*a;
	for (int i = 1; i < 8; i++)
    1f00:	8c 81       	ldd	r24, Y+4	; 0x04
    1f02:	9d 81       	ldd	r25, Y+5	; 0x05
    1f04:	01 96       	adiw	r24, 0x01	; 1
    1f06:	8c 83       	std	Y+4, r24	; 0x04
    1f08:	9d 83       	std	Y+5, r25	; 0x05
    1f0a:	8c 81       	ldd	r24, Y+4	; 0x04
    1f0c:	9d 81       	ldd	r25, Y+5	; 0x05
    1f0e:	08 97       	sbiw	r24, 0x08	; 8
    1f10:	e4 f2       	brlt	.-72     	; 0x1eca <multiply+0x88>
	{
		tempmultiply ^= (((b >> i) & 0x01)*temp[i]);
	}
	return tempmultiply;
    1f12:	89 81       	ldd	r24, Y+1	; 0x01
}
    1f14:	2f 96       	adiw	r28, 0x0f	; 15
    1f16:	cd bf       	out	0x3d, r28	; 61
    1f18:	de bf       	out	0x3e, r29	; 62
    1f1a:	df 91       	pop	r29
    1f1c:	cf 91       	pop	r28
    1f1e:	08 95       	ret

00001f20 <diffusionmodule>:

void diffusionmodule(uint8_t interarray[])
{
    1f20:	0f 93       	push	r16
    1f22:	1f 93       	push	r17
    1f24:	cf 93       	push	r28
    1f26:	df 93       	push	r29
    1f28:	cd b7       	in	r28, 0x3d	; 61
    1f2a:	de b7       	in	r29, 0x3e	; 62
    1f2c:	ab 97       	sbiw	r28, 0x2b	; 43
    1f2e:	cd bf       	out	0x3d, r28	; 61
    1f30:	de bf       	out	0x3e, r29	; 62
    1f32:	8a a7       	std	Y+42, r24	; 0x2a
    1f34:	9b a7       	std	Y+43, r25	; 0x2b
	uint8_t tem = 0, add_tem[16],mul_inv_tem[16];//
    1f36:	18 86       	std	Y+8, r1	; 0x08
	add_tem[0] = add_mask[0];
    1f38:	80 91 53 23 	lds	r24, 0x2353	; 0x802353 <add_mask>
    1f3c:	8a 87       	std	Y+10, r24	; 0x0a
	mul_inv_tem[15] = mul_mask_2;
    1f3e:	80 91 63 24 	lds	r24, 0x2463	; 0x802463 <mul_mask_2>
    1f42:	89 a7       	std	Y+41, r24	; 0x29
	for (uint8_t i = 0; i < 16; i++)//
    1f44:	19 82       	std	Y+1, r1	; 0x01
    1f46:	19 c0       	rjmp	.+50     	; 0x1f7a <diffusionmodule+0x5a>
	{
		intermediate[i] ^= add_mask[i] ;
    1f48:	89 81       	ldd	r24, Y+1	; 0x01
    1f4a:	88 2f       	mov	r24, r24
    1f4c:	90 e0       	ldi	r25, 0x00	; 0
    1f4e:	29 81       	ldd	r18, Y+1	; 0x01
    1f50:	22 2f       	mov	r18, r18
    1f52:	30 e0       	ldi	r19, 0x00	; 0
    1f54:	2e 5b       	subi	r18, 0xBE	; 190
    1f56:	3c 4d       	sbci	r19, 0xDC	; 220
    1f58:	f9 01       	movw	r30, r18
    1f5a:	40 81       	ld	r20, Z
    1f5c:	29 81       	ldd	r18, Y+1	; 0x01
    1f5e:	22 2f       	mov	r18, r18
    1f60:	30 e0       	ldi	r19, 0x00	; 0
    1f62:	2d 5a       	subi	r18, 0xAD	; 173
    1f64:	3c 4d       	sbci	r19, 0xDC	; 220
    1f66:	f9 01       	movw	r30, r18
    1f68:	20 81       	ld	r18, Z
    1f6a:	24 27       	eor	r18, r20
    1f6c:	8e 5b       	subi	r24, 0xBE	; 190
    1f6e:	9c 4d       	sbci	r25, 0xDC	; 220
    1f70:	fc 01       	movw	r30, r24
    1f72:	20 83       	st	Z, r18
void diffusionmodule(uint8_t interarray[])
{
	uint8_t tem = 0, add_tem[16],mul_inv_tem[16];//
	add_tem[0] = add_mask[0];
	mul_inv_tem[15] = mul_mask_2;
	for (uint8_t i = 0; i < 16; i++)//
    1f74:	89 81       	ldd	r24, Y+1	; 0x01
    1f76:	8f 5f       	subi	r24, 0xFF	; 255
    1f78:	89 83       	std	Y+1, r24	; 0x01
    1f7a:	89 81       	ldd	r24, Y+1	; 0x01
    1f7c:	80 31       	cpi	r24, 0x10	; 16
    1f7e:	20 f3       	brcs	.-56     	; 0x1f48 <diffusionmodule+0x28>
	{
		intermediate[i] ^= add_mask[i] ;
	}
	for (uint8_t i=0;i<16;i++)
    1f80:	1a 82       	std	Y+2, r1	; 0x02
    1f82:	14 c0       	rjmp	.+40     	; 0x1fac <diffusionmodule+0x8c>
	{
		intermediate[i]	^= s_mask_2;
    1f84:	8a 81       	ldd	r24, Y+2	; 0x02
    1f86:	88 2f       	mov	r24, r24
    1f88:	90 e0       	ldi	r25, 0x00	; 0
    1f8a:	2a 81       	ldd	r18, Y+2	; 0x02
    1f8c:	22 2f       	mov	r18, r18
    1f8e:	30 e0       	ldi	r19, 0x00	; 0
    1f90:	2e 5b       	subi	r18, 0xBE	; 190
    1f92:	3c 4d       	sbci	r19, 0xDC	; 220
    1f94:	f9 01       	movw	r30, r18
    1f96:	30 81       	ld	r19, Z
    1f98:	20 91 64 24 	lds	r18, 0x2464	; 0x802464 <s_mask_2>
    1f9c:	23 27       	eor	r18, r19
    1f9e:	8e 5b       	subi	r24, 0xBE	; 190
    1fa0:	9c 4d       	sbci	r25, 0xDC	; 220
    1fa2:	fc 01       	movw	r30, r24
    1fa4:	20 83       	st	Z, r18
	mul_inv_tem[15] = mul_mask_2;
	for (uint8_t i = 0; i < 16; i++)//
	{
		intermediate[i] ^= add_mask[i] ;
	}
	for (uint8_t i=0;i<16;i++)
    1fa6:	8a 81       	ldd	r24, Y+2	; 0x02
    1fa8:	8f 5f       	subi	r24, 0xFF	; 255
    1faa:	8a 83       	std	Y+2, r24	; 0x02
    1fac:	8a 81       	ldd	r24, Y+2	; 0x02
    1fae:	80 31       	cpi	r24, 0x10	; 16
    1fb0:	48 f3       	brcs	.-46     	; 0x1f84 <diffusionmodule+0x64>
	{
		intermediate[i]	^= s_mask_2;
	}
	for (uint8_t i = 1; i < 16; i++)//
    1fb2:	81 e0       	ldi	r24, 0x01	; 1
    1fb4:	8b 83       	std	Y+3, r24	; 0x03
    1fb6:	3a c0       	rjmp	.+116    	; 0x202c <diffusionmodule+0x10c>
	{
		intermediate[i] ^= intermediate[i - 1];
    1fb8:	8b 81       	ldd	r24, Y+3	; 0x03
    1fba:	88 2f       	mov	r24, r24
    1fbc:	90 e0       	ldi	r25, 0x00	; 0
    1fbe:	2b 81       	ldd	r18, Y+3	; 0x03
    1fc0:	22 2f       	mov	r18, r18
    1fc2:	30 e0       	ldi	r19, 0x00	; 0
    1fc4:	2e 5b       	subi	r18, 0xBE	; 190
    1fc6:	3c 4d       	sbci	r19, 0xDC	; 220
    1fc8:	f9 01       	movw	r30, r18
    1fca:	40 81       	ld	r20, Z
    1fcc:	2b 81       	ldd	r18, Y+3	; 0x03
    1fce:	22 2f       	mov	r18, r18
    1fd0:	30 e0       	ldi	r19, 0x00	; 0
    1fd2:	21 50       	subi	r18, 0x01	; 1
    1fd4:	31 09       	sbc	r19, r1
    1fd6:	2e 5b       	subi	r18, 0xBE	; 190
    1fd8:	3c 4d       	sbci	r19, 0xDC	; 220
    1fda:	f9 01       	movw	r30, r18
    1fdc:	20 81       	ld	r18, Z
    1fde:	24 27       	eor	r18, r20
    1fe0:	8e 5b       	subi	r24, 0xBE	; 190
    1fe2:	9c 4d       	sbci	r25, 0xDC	; 220
    1fe4:	fc 01       	movw	r30, r24
    1fe6:	20 83       	st	Z, r18
		add_tem[i] = add_mask[i] ^ add_tem[i - 1];
    1fe8:	8b 81       	ldd	r24, Y+3	; 0x03
    1fea:	88 2f       	mov	r24, r24
    1fec:	90 e0       	ldi	r25, 0x00	; 0
    1fee:	2b 81       	ldd	r18, Y+3	; 0x03
    1ff0:	22 2f       	mov	r18, r18
    1ff2:	30 e0       	ldi	r19, 0x00	; 0
    1ff4:	2d 5a       	subi	r18, 0xAD	; 173
    1ff6:	3c 4d       	sbci	r19, 0xDC	; 220
    1ff8:	f9 01       	movw	r30, r18
    1ffa:	60 81       	ld	r22, Z
    1ffc:	2b 81       	ldd	r18, Y+3	; 0x03
    1ffe:	22 2f       	mov	r18, r18
    2000:	30 e0       	ldi	r19, 0x00	; 0
    2002:	21 50       	subi	r18, 0x01	; 1
    2004:	31 09       	sbc	r19, r1
    2006:	ae 01       	movw	r20, r28
    2008:	46 5f       	subi	r20, 0xF6	; 246
    200a:	5f 4f       	sbci	r21, 0xFF	; 255
    200c:	24 0f       	add	r18, r20
    200e:	35 1f       	adc	r19, r21
    2010:	f9 01       	movw	r30, r18
    2012:	20 81       	ld	r18, Z
    2014:	46 2f       	mov	r20, r22
    2016:	42 27       	eor	r20, r18
    2018:	9e 01       	movw	r18, r28
    201a:	26 5f       	subi	r18, 0xF6	; 246
    201c:	3f 4f       	sbci	r19, 0xFF	; 255
    201e:	82 0f       	add	r24, r18
    2020:	93 1f       	adc	r25, r19
    2022:	fc 01       	movw	r30, r24
    2024:	40 83       	st	Z, r20
	}
	for (uint8_t i=0;i<16;i++)
	{
		intermediate[i]	^= s_mask_2;
	}
	for (uint8_t i = 1; i < 16; i++)//
    2026:	8b 81       	ldd	r24, Y+3	; 0x03
    2028:	8f 5f       	subi	r24, 0xFF	; 255
    202a:	8b 83       	std	Y+3, r24	; 0x03
    202c:	8b 81       	ldd	r24, Y+3	; 0x03
    202e:	80 31       	cpi	r24, 0x10	; 16
    2030:	18 f2       	brcs	.-122    	; 0x1fb8 <diffusionmodule+0x98>
	{
		intermediate[i] ^= intermediate[i - 1];
		add_tem[i] = add_mask[i] ^ add_tem[i - 1];
	}
	for (uint8_t i = 0; i < 16; i++)//
    2032:	1c 82       	std	Y+4, r1	; 0x04
    2034:	34 c0       	rjmp	.+104    	; 0x209e <diffusionmodule+0x17e>
	{
		add_tem[i] ^= mul_mask_1;
    2036:	8c 81       	ldd	r24, Y+4	; 0x04
    2038:	88 2f       	mov	r24, r24
    203a:	90 e0       	ldi	r25, 0x00	; 0
    203c:	2c 81       	ldd	r18, Y+4	; 0x04
    203e:	22 2f       	mov	r18, r18
    2040:	30 e0       	ldi	r19, 0x00	; 0
    2042:	ae 01       	movw	r20, r28
    2044:	46 5f       	subi	r20, 0xF6	; 246
    2046:	5f 4f       	sbci	r21, 0xFF	; 255
    2048:	24 0f       	add	r18, r20
    204a:	35 1f       	adc	r19, r21
    204c:	f9 01       	movw	r30, r18
    204e:	30 81       	ld	r19, Z
    2050:	20 91 65 24 	lds	r18, 0x2465	; 0x802465 <mul_mask_1>
    2054:	43 2f       	mov	r20, r19
    2056:	42 27       	eor	r20, r18
    2058:	9e 01       	movw	r18, r28
    205a:	26 5f       	subi	r18, 0xF6	; 246
    205c:	3f 4f       	sbci	r19, 0xFF	; 255
    205e:	82 0f       	add	r24, r18
    2060:	93 1f       	adc	r25, r19
    2062:	fc 01       	movw	r30, r24
    2064:	40 83       	st	Z, r20
		intermediate[i] ^= add_tem[i];
    2066:	8c 81       	ldd	r24, Y+4	; 0x04
    2068:	88 2f       	mov	r24, r24
    206a:	90 e0       	ldi	r25, 0x00	; 0
    206c:	2c 81       	ldd	r18, Y+4	; 0x04
    206e:	22 2f       	mov	r18, r18
    2070:	30 e0       	ldi	r19, 0x00	; 0
    2072:	2e 5b       	subi	r18, 0xBE	; 190
    2074:	3c 4d       	sbci	r19, 0xDC	; 220
    2076:	f9 01       	movw	r30, r18
    2078:	60 81       	ld	r22, Z
    207a:	2c 81       	ldd	r18, Y+4	; 0x04
    207c:	22 2f       	mov	r18, r18
    207e:	30 e0       	ldi	r19, 0x00	; 0
    2080:	ae 01       	movw	r20, r28
    2082:	46 5f       	subi	r20, 0xF6	; 246
    2084:	5f 4f       	sbci	r21, 0xFF	; 255
    2086:	24 0f       	add	r18, r20
    2088:	35 1f       	adc	r19, r21
    208a:	f9 01       	movw	r30, r18
    208c:	20 81       	ld	r18, Z
    208e:	26 27       	eor	r18, r22
    2090:	8e 5b       	subi	r24, 0xBE	; 190
    2092:	9c 4d       	sbci	r25, 0xDC	; 220
    2094:	fc 01       	movw	r30, r24
    2096:	20 83       	st	Z, r18
	for (uint8_t i = 1; i < 16; i++)//
	{
		intermediate[i] ^= intermediate[i - 1];
		add_tem[i] = add_mask[i] ^ add_tem[i - 1];
	}
	for (uint8_t i = 0; i < 16; i++)//
    2098:	8c 81       	ldd	r24, Y+4	; 0x04
    209a:	8f 5f       	subi	r24, 0xFF	; 255
    209c:	8c 83       	std	Y+4, r24	; 0x04
    209e:	8c 81       	ldd	r24, Y+4	; 0x04
    20a0:	80 31       	cpi	r24, 0x10	; 16
    20a2:	48 f2       	brcs	.-110    	; 0x2036 <diffusionmodule+0x116>
	{
		add_tem[i] ^= mul_mask_1;
		intermediate[i] ^= add_tem[i];
	}
	//
	uint8_t mul_temp = multiply(mul_mask_1, mul_mask_2);
    20a4:	90 91 63 24 	lds	r25, 0x2463	; 0x802463 <mul_mask_2>
    20a8:	80 91 65 24 	lds	r24, 0x2465	; 0x802465 <mul_mask_1>
    20ac:	69 2f       	mov	r22, r25
    20ae:	c9 de       	rcall	.-622    	; 0x1e42 <multiply>
    20b0:	89 87       	std	Y+9, r24	; 0x09
	for (uint8_t i = 0; i < 16; i++)
    20b2:	1d 82       	std	Y+5, r1	; 0x05
    20b4:	27 c0       	rjmp	.+78     	; 0x2104 <diffusionmodule+0x1e4>
	{
		intermediate[i] = multiply(intermediate[i], mul_mask_2);
    20b6:	8d 81       	ldd	r24, Y+5	; 0x05
    20b8:	08 2f       	mov	r16, r24
    20ba:	10 e0       	ldi	r17, 0x00	; 0
    20bc:	20 91 63 24 	lds	r18, 0x2463	; 0x802463 <mul_mask_2>
    20c0:	8d 81       	ldd	r24, Y+5	; 0x05
    20c2:	88 2f       	mov	r24, r24
    20c4:	90 e0       	ldi	r25, 0x00	; 0
    20c6:	8e 5b       	subi	r24, 0xBE	; 190
    20c8:	9c 4d       	sbci	r25, 0xDC	; 220
    20ca:	fc 01       	movw	r30, r24
    20cc:	80 81       	ld	r24, Z
    20ce:	62 2f       	mov	r22, r18
    20d0:	b8 de       	rcall	.-656    	; 0x1e42 <multiply>
    20d2:	28 2f       	mov	r18, r24
    20d4:	c8 01       	movw	r24, r16
    20d6:	8e 5b       	subi	r24, 0xBE	; 190
    20d8:	9c 4d       	sbci	r25, 0xDC	; 220
    20da:	fc 01       	movw	r30, r24
    20dc:	20 83       	st	Z, r18
		intermediate[i] ^= mul_temp;
    20de:	8d 81       	ldd	r24, Y+5	; 0x05
    20e0:	88 2f       	mov	r24, r24
    20e2:	90 e0       	ldi	r25, 0x00	; 0
    20e4:	2d 81       	ldd	r18, Y+5	; 0x05
    20e6:	22 2f       	mov	r18, r18
    20e8:	30 e0       	ldi	r19, 0x00	; 0
    20ea:	2e 5b       	subi	r18, 0xBE	; 190
    20ec:	3c 4d       	sbci	r19, 0xDC	; 220
    20ee:	f9 01       	movw	r30, r18
    20f0:	30 81       	ld	r19, Z
    20f2:	29 85       	ldd	r18, Y+9	; 0x09
    20f4:	23 27       	eor	r18, r19
    20f6:	8e 5b       	subi	r24, 0xBE	; 190
    20f8:	9c 4d       	sbci	r25, 0xDC	; 220
    20fa:	fc 01       	movw	r30, r24
    20fc:	20 83       	st	Z, r18
		add_tem[i] ^= mul_mask_1;
		intermediate[i] ^= add_tem[i];
	}
	//
	uint8_t mul_temp = multiply(mul_mask_1, mul_mask_2);
	for (uint8_t i = 0; i < 16; i++)
    20fe:	8d 81       	ldd	r24, Y+5	; 0x05
    2100:	8f 5f       	subi	r24, 0xFF	; 255
    2102:	8d 83       	std	Y+5, r24	; 0x05
    2104:	8d 81       	ldd	r24, Y+5	; 0x05
    2106:	80 31       	cpi	r24, 0x10	; 16
    2108:	b0 f2       	brcs	.-84     	; 0x20b6 <diffusionmodule+0x196>
	{
		intermediate[i] = multiply(intermediate[i], mul_mask_2);
		intermediate[i] ^= mul_temp;
	}
	for (uint8_t i = 15; i > 0; i--)//
    210a:	8f e0       	ldi	r24, 0x0F	; 15
    210c:	8e 83       	std	Y+6, r24	; 0x06
    210e:	65 c0       	rjmp	.+202    	; 0x21da <diffusionmodule+0x2ba>
	{
		if (intermediate[i] == 0)
    2110:	8e 81       	ldd	r24, Y+6	; 0x06
    2112:	88 2f       	mov	r24, r24
    2114:	90 e0       	ldi	r25, 0x00	; 0
    2116:	8e 5b       	subi	r24, 0xBE	; 190
    2118:	9c 4d       	sbci	r25, 0xDC	; 220
    211a:	fc 01       	movw	r30, r24
    211c:	80 81       	ld	r24, Z
    211e:	88 23       	and	r24, r24
    2120:	09 f5       	brne	.+66     	; 0x2164 <diffusionmodule+0x244>
		{
			tem = multiply(intermediate[i - 1], intermediate[i - 1]);
    2122:	8e 81       	ldd	r24, Y+6	; 0x06
    2124:	88 2f       	mov	r24, r24
    2126:	90 e0       	ldi	r25, 0x00	; 0
    2128:	01 97       	sbiw	r24, 0x01	; 1
    212a:	8e 5b       	subi	r24, 0xBE	; 190
    212c:	9c 4d       	sbci	r25, 0xDC	; 220
    212e:	fc 01       	movw	r30, r24
    2130:	20 81       	ld	r18, Z
    2132:	8e 81       	ldd	r24, Y+6	; 0x06
    2134:	88 2f       	mov	r24, r24
    2136:	90 e0       	ldi	r25, 0x00	; 0
    2138:	01 97       	sbiw	r24, 0x01	; 1
    213a:	8e 5b       	subi	r24, 0xBE	; 190
    213c:	9c 4d       	sbci	r25, 0xDC	; 220
    213e:	fc 01       	movw	r30, r24
    2140:	80 81       	ld	r24, Z
    2142:	62 2f       	mov	r22, r18
    2144:	7e de       	rcall	.-772    	; 0x1e42 <multiply>
    2146:	88 87       	std	Y+8, r24	; 0x08
			mul_inv_tem[i - 1] = mul_mask_2;
    2148:	8e 81       	ldd	r24, Y+6	; 0x06
    214a:	88 2f       	mov	r24, r24
    214c:	90 e0       	ldi	r25, 0x00	; 0
    214e:	01 97       	sbiw	r24, 0x01	; 1
    2150:	40 91 63 24 	lds	r20, 0x2463	; 0x802463 <mul_mask_2>
    2154:	9e 01       	movw	r18, r28
    2156:	26 5e       	subi	r18, 0xE6	; 230
    2158:	3f 4f       	sbci	r19, 0xFF	; 255
    215a:	82 0f       	add	r24, r18
    215c:	93 1f       	adc	r25, r19
    215e:	fc 01       	movw	r30, r24
    2160:	40 83       	st	Z, r20
    2162:	38 c0       	rjmp	.+112    	; 0x21d4 <diffusionmodule+0x2b4>
		}
		else
		{
			intermediate[i - 1] = multiply(intermediate[i], intermediate[i - 1]);
    2164:	8e 81       	ldd	r24, Y+6	; 0x06
    2166:	88 2f       	mov	r24, r24
    2168:	90 e0       	ldi	r25, 0x00	; 0
    216a:	8c 01       	movw	r16, r24
    216c:	01 50       	subi	r16, 0x01	; 1
    216e:	11 09       	sbc	r17, r1
    2170:	8e 81       	ldd	r24, Y+6	; 0x06
    2172:	88 2f       	mov	r24, r24
    2174:	90 e0       	ldi	r25, 0x00	; 0
    2176:	01 97       	sbiw	r24, 0x01	; 1
    2178:	8e 5b       	subi	r24, 0xBE	; 190
    217a:	9c 4d       	sbci	r25, 0xDC	; 220
    217c:	fc 01       	movw	r30, r24
    217e:	20 81       	ld	r18, Z
    2180:	8e 81       	ldd	r24, Y+6	; 0x06
    2182:	88 2f       	mov	r24, r24
    2184:	90 e0       	ldi	r25, 0x00	; 0
    2186:	8e 5b       	subi	r24, 0xBE	; 190
    2188:	9c 4d       	sbci	r25, 0xDC	; 220
    218a:	fc 01       	movw	r30, r24
    218c:	80 81       	ld	r24, Z
    218e:	62 2f       	mov	r22, r18
    2190:	58 de       	rcall	.-848    	; 0x1e42 <multiply>
    2192:	28 2f       	mov	r18, r24
    2194:	c8 01       	movw	r24, r16
    2196:	8e 5b       	subi	r24, 0xBE	; 190
    2198:	9c 4d       	sbci	r25, 0xDC	; 220
    219a:	fc 01       	movw	r30, r24
    219c:	20 83       	st	Z, r18
			mul_inv_tem[i - 1] = multiply(mul_mask_2, mul_inv_tem[i]);
    219e:	8e 81       	ldd	r24, Y+6	; 0x06
    21a0:	88 2f       	mov	r24, r24
    21a2:	90 e0       	ldi	r25, 0x00	; 0
    21a4:	8c 01       	movw	r16, r24
    21a6:	01 50       	subi	r16, 0x01	; 1
    21a8:	11 09       	sbc	r17, r1
    21aa:	8e 81       	ldd	r24, Y+6	; 0x06
    21ac:	88 2f       	mov	r24, r24
    21ae:	90 e0       	ldi	r25, 0x00	; 0
    21b0:	9e 01       	movw	r18, r28
    21b2:	26 5e       	subi	r18, 0xE6	; 230
    21b4:	3f 4f       	sbci	r19, 0xFF	; 255
    21b6:	82 0f       	add	r24, r18
    21b8:	93 1f       	adc	r25, r19
    21ba:	fc 01       	movw	r30, r24
    21bc:	90 81       	ld	r25, Z
    21be:	80 91 63 24 	lds	r24, 0x2463	; 0x802463 <mul_mask_2>
    21c2:	69 2f       	mov	r22, r25
    21c4:	3e de       	rcall	.-900    	; 0x1e42 <multiply>
    21c6:	28 2f       	mov	r18, r24
    21c8:	ce 01       	movw	r24, r28
    21ca:	4a 96       	adiw	r24, 0x1a	; 26
    21cc:	80 0f       	add	r24, r16
    21ce:	91 1f       	adc	r25, r17
    21d0:	fc 01       	movw	r30, r24
    21d2:	20 83       	st	Z, r18
	for (uint8_t i = 0; i < 16; i++)
	{
		intermediate[i] = multiply(intermediate[i], mul_mask_2);
		intermediate[i] ^= mul_temp;
	}
	for (uint8_t i = 15; i > 0; i--)//
    21d4:	8e 81       	ldd	r24, Y+6	; 0x06
    21d6:	81 50       	subi	r24, 0x01	; 1
    21d8:	8e 83       	std	Y+6, r24	; 0x06
    21da:	8e 81       	ldd	r24, Y+6	; 0x06
    21dc:	88 23       	and	r24, r24
    21de:	09 f0       	breq	.+2      	; 0x21e2 <diffusionmodule+0x2c2>
    21e0:	97 cf       	rjmp	.-210    	; 0x2110 <diffusionmodule+0x1f0>
			intermediate[i - 1] = multiply(intermediate[i], intermediate[i - 1]);
			mul_inv_tem[i - 1] = multiply(mul_mask_2, mul_inv_tem[i]);
		}
	}

	for (uint8_t i = 0; i < 16; i++)
    21e2:	1f 82       	std	Y+7, r1	; 0x07
    21e4:	43 c0       	rjmp	.+134    	; 0x226c <diffusionmodule+0x34c>
	{
		intermediate[i] ^= multiply(s_mask_1, mul_inv_tem[i]);
    21e6:	8f 81       	ldd	r24, Y+7	; 0x07
    21e8:	88 2f       	mov	r24, r24
    21ea:	90 e0       	ldi	r25, 0x00	; 0
    21ec:	9e 01       	movw	r18, r28
    21ee:	26 5e       	subi	r18, 0xE6	; 230
    21f0:	3f 4f       	sbci	r19, 0xFF	; 255
    21f2:	82 0f       	add	r24, r18
    21f4:	93 1f       	adc	r25, r19
    21f6:	fc 01       	movw	r30, r24
    21f8:	90 81       	ld	r25, Z
    21fa:	80 91 52 23 	lds	r24, 0x2352	; 0x802352 <s_mask_1>
    21fe:	69 2f       	mov	r22, r25
    2200:	20 de       	rcall	.-960    	; 0x1e42 <multiply>
    2202:	48 2f       	mov	r20, r24
    2204:	8f 81       	ldd	r24, Y+7	; 0x07
    2206:	88 2f       	mov	r24, r24
    2208:	90 e0       	ldi	r25, 0x00	; 0
    220a:	2f 81       	ldd	r18, Y+7	; 0x07
    220c:	22 2f       	mov	r18, r18
    220e:	30 e0       	ldi	r19, 0x00	; 0
    2210:	2e 5b       	subi	r18, 0xBE	; 190
    2212:	3c 4d       	sbci	r19, 0xDC	; 220
    2214:	f9 01       	movw	r30, r18
    2216:	20 81       	ld	r18, Z
    2218:	24 27       	eor	r18, r20
    221a:	8e 5b       	subi	r24, 0xBE	; 190
    221c:	9c 4d       	sbci	r25, 0xDC	; 220
    221e:	fc 01       	movw	r30, r24
    2220:	20 83       	st	Z, r18
		intermediate[i] = multiply(intermediate[i], inv[mul_inv_tem[i]]);
    2222:	8f 81       	ldd	r24, Y+7	; 0x07
    2224:	08 2f       	mov	r16, r24
    2226:	10 e0       	ldi	r17, 0x00	; 0
    2228:	8f 81       	ldd	r24, Y+7	; 0x07
    222a:	88 2f       	mov	r24, r24
    222c:	90 e0       	ldi	r25, 0x00	; 0
    222e:	9e 01       	movw	r18, r28
    2230:	26 5e       	subi	r18, 0xE6	; 230
    2232:	3f 4f       	sbci	r19, 0xFF	; 255
    2234:	82 0f       	add	r24, r18
    2236:	93 1f       	adc	r25, r19
    2238:	fc 01       	movw	r30, r24
    223a:	80 81       	ld	r24, Z
    223c:	88 2f       	mov	r24, r24
    223e:	90 e0       	ldi	r25, 0x00	; 0
    2240:	83 5e       	subi	r24, 0xE3	; 227
    2242:	9e 4d       	sbci	r25, 0xDE	; 222
    2244:	fc 01       	movw	r30, r24
    2246:	20 81       	ld	r18, Z
    2248:	8f 81       	ldd	r24, Y+7	; 0x07
    224a:	88 2f       	mov	r24, r24
    224c:	90 e0       	ldi	r25, 0x00	; 0
    224e:	8e 5b       	subi	r24, 0xBE	; 190
    2250:	9c 4d       	sbci	r25, 0xDC	; 220
    2252:	fc 01       	movw	r30, r24
    2254:	80 81       	ld	r24, Z
    2256:	62 2f       	mov	r22, r18
    2258:	f4 dd       	rcall	.-1048   	; 0x1e42 <multiply>
    225a:	28 2f       	mov	r18, r24
    225c:	c8 01       	movw	r24, r16
    225e:	8e 5b       	subi	r24, 0xBE	; 190
    2260:	9c 4d       	sbci	r25, 0xDC	; 220
    2262:	fc 01       	movw	r30, r24
    2264:	20 83       	st	Z, r18
			intermediate[i - 1] = multiply(intermediate[i], intermediate[i - 1]);
			mul_inv_tem[i - 1] = multiply(mul_mask_2, mul_inv_tem[i]);
		}
	}

	for (uint8_t i = 0; i < 16; i++)
    2266:	8f 81       	ldd	r24, Y+7	; 0x07
    2268:	8f 5f       	subi	r24, 0xFF	; 255
    226a:	8f 83       	std	Y+7, r24	; 0x07
    226c:	8f 81       	ldd	r24, Y+7	; 0x07
    226e:	80 31       	cpi	r24, 0x10	; 16
    2270:	08 f4       	brcc	.+2      	; 0x2274 <diffusionmodule+0x354>
    2272:	b9 cf       	rjmp	.-142    	; 0x21e6 <diffusionmodule+0x2c6>
	{
		intermediate[i] ^= multiply(s_mask_1, mul_inv_tem[i]);
		intermediate[i] = multiply(intermediate[i], inv[mul_inv_tem[i]]);
	}
}
    2274:	00 00       	nop
    2276:	ab 96       	adiw	r28, 0x2b	; 43
    2278:	cd bf       	out	0x3d, r28	; 61
    227a:	de bf       	out	0x3e, r29	; 62
    227c:	df 91       	pop	r29
    227e:	cf 91       	pop	r28
    2280:	1f 91       	pop	r17
    2282:	0f 91       	pop	r16
    2284:	08 95       	ret

00002286 <catmap>:
//*********************************************************//
void catmap(uint8_t origin[], uint8_t count, uint8_t a, uint8_t b)//a,b:
{
    2286:	cf 93       	push	r28
    2288:	df 93       	push	r29
    228a:	cd b7       	in	r28, 0x3d	; 61
    228c:	de b7       	in	r29, 0x3e	; 62
    228e:	67 97       	sbiw	r28, 0x17	; 23
    2290:	cd bf       	out	0x3d, r28	; 61
    2292:	de bf       	out	0x3e, r29	; 62
    2294:	8b 8b       	std	Y+19, r24	; 0x13
    2296:	9c 8b       	std	Y+20, r25	; 0x14
    2298:	6d 8b       	std	Y+21, r22	; 0x15
    229a:	4e 8b       	std	Y+22, r20	; 0x16
    229c:	2f 8b       	std	Y+23, r18	; 0x17
	uint8_t dest[16];//
	//uint8_t orix = 0, oriy = 0, desx = 0, desy = 0;//origin x,y  dest x,y
	while (count>0)
    229e:	2f c1       	rjmp	.+606    	; 0x24fe <catmap+0x278>
	{
		for (uint8_t index = 0; index<16; index++)
    22a0:	19 82       	std	Y+1, r1	; 0x01
    22a2:	0b c1       	rjmp	.+534    	; 0x24ba <catmap+0x234>
		{
			switch (index)
    22a4:	89 81       	ldd	r24, Y+1	; 0x01
    22a6:	88 2f       	mov	r24, r24
    22a8:	90 e0       	ldi	r25, 0x00	; 0
    22aa:	09 2e       	mov	r0, r25
    22ac:	00 0c       	add	r0, r0
    22ae:	aa 0b       	sbc	r26, r26
    22b0:	bb 0b       	sbc	r27, r27
    22b2:	40 e0       	ldi	r20, 0x00	; 0
    22b4:	50 e0       	ldi	r21, 0x00	; 0
    22b6:	2f e0       	ldi	r18, 0x0F	; 15
    22b8:	30 e0       	ldi	r19, 0x00	; 0
    22ba:	84 1b       	sub	r24, r20
    22bc:	95 0b       	sbc	r25, r21
    22be:	28 17       	cp	r18, r24
    22c0:	39 07       	cpc	r19, r25
    22c2:	08 f4       	brcc	.+2      	; 0x22c6 <catmap+0x40>
    22c4:	f7 c0       	rjmp	.+494    	; 0x24b4 <catmap+0x22e>
    22c6:	fc 01       	movw	r30, r24
    22c8:	88 27       	eor	r24, r24
    22ca:	ea 54       	subi	r30, 0x4A	; 74
    22cc:	ff 4f       	sbci	r31, 0xFF	; 255
    22ce:	8f 4f       	sbci	r24, 0xFF	; 255
    22d0:	0c 94 43 1c 	jmp	0x3886	; 0x3886 <__tablejump2__>
			{
				case 0:dest[index] = origin[0]; break;
    22d4:	89 81       	ldd	r24, Y+1	; 0x01
    22d6:	88 2f       	mov	r24, r24
    22d8:	90 e0       	ldi	r25, 0x00	; 0
    22da:	2b 89       	ldd	r18, Y+19	; 0x13
    22dc:	3c 89       	ldd	r19, Y+20	; 0x14
    22de:	f9 01       	movw	r30, r18
    22e0:	40 81       	ld	r20, Z
    22e2:	9e 01       	movw	r18, r28
    22e4:	2d 5f       	subi	r18, 0xFD	; 253
    22e6:	3f 4f       	sbci	r19, 0xFF	; 255
    22e8:	82 0f       	add	r24, r18
    22ea:	93 1f       	adc	r25, r19
    22ec:	fc 01       	movw	r30, r24
    22ee:	40 83       	st	Z, r20
    22f0:	e1 c0       	rjmp	.+450    	; 0x24b4 <catmap+0x22e>
				case 1:dest[index] = origin[14]; break;
    22f2:	89 81       	ldd	r24, Y+1	; 0x01
    22f4:	88 2f       	mov	r24, r24
    22f6:	90 e0       	ldi	r25, 0x00	; 0
    22f8:	2b 89       	ldd	r18, Y+19	; 0x13
    22fa:	3c 89       	ldd	r19, Y+20	; 0x14
    22fc:	f9 01       	movw	r30, r18
    22fe:	46 85       	ldd	r20, Z+14	; 0x0e
    2300:	9e 01       	movw	r18, r28
    2302:	2d 5f       	subi	r18, 0xFD	; 253
    2304:	3f 4f       	sbci	r19, 0xFF	; 255
    2306:	82 0f       	add	r24, r18
    2308:	93 1f       	adc	r25, r19
    230a:	fc 01       	movw	r30, r24
    230c:	40 83       	st	Z, r20
    230e:	d2 c0       	rjmp	.+420    	; 0x24b4 <catmap+0x22e>
				case 2:dest[index] = origin[8]; break;
    2310:	89 81       	ldd	r24, Y+1	; 0x01
    2312:	88 2f       	mov	r24, r24
    2314:	90 e0       	ldi	r25, 0x00	; 0
    2316:	2b 89       	ldd	r18, Y+19	; 0x13
    2318:	3c 89       	ldd	r19, Y+20	; 0x14
    231a:	f9 01       	movw	r30, r18
    231c:	40 85       	ldd	r20, Z+8	; 0x08
    231e:	9e 01       	movw	r18, r28
    2320:	2d 5f       	subi	r18, 0xFD	; 253
    2322:	3f 4f       	sbci	r19, 0xFF	; 255
    2324:	82 0f       	add	r24, r18
    2326:	93 1f       	adc	r25, r19
    2328:	fc 01       	movw	r30, r24
    232a:	40 83       	st	Z, r20
    232c:	c3 c0       	rjmp	.+390    	; 0x24b4 <catmap+0x22e>
				case 3:dest[index] = origin[6]; break;
    232e:	89 81       	ldd	r24, Y+1	; 0x01
    2330:	88 2f       	mov	r24, r24
    2332:	90 e0       	ldi	r25, 0x00	; 0
    2334:	2b 89       	ldd	r18, Y+19	; 0x13
    2336:	3c 89       	ldd	r19, Y+20	; 0x14
    2338:	f9 01       	movw	r30, r18
    233a:	46 81       	ldd	r20, Z+6	; 0x06
    233c:	9e 01       	movw	r18, r28
    233e:	2d 5f       	subi	r18, 0xFD	; 253
    2340:	3f 4f       	sbci	r19, 0xFF	; 255
    2342:	82 0f       	add	r24, r18
    2344:	93 1f       	adc	r25, r19
    2346:	fc 01       	movw	r30, r24
    2348:	40 83       	st	Z, r20
    234a:	b4 c0       	rjmp	.+360    	; 0x24b4 <catmap+0x22e>
				case 4:dest[index] = origin[7]; break;
    234c:	89 81       	ldd	r24, Y+1	; 0x01
    234e:	88 2f       	mov	r24, r24
    2350:	90 e0       	ldi	r25, 0x00	; 0
    2352:	2b 89       	ldd	r18, Y+19	; 0x13
    2354:	3c 89       	ldd	r19, Y+20	; 0x14
    2356:	f9 01       	movw	r30, r18
    2358:	47 81       	ldd	r20, Z+7	; 0x07
    235a:	9e 01       	movw	r18, r28
    235c:	2d 5f       	subi	r18, 0xFD	; 253
    235e:	3f 4f       	sbci	r19, 0xFF	; 255
    2360:	82 0f       	add	r24, r18
    2362:	93 1f       	adc	r25, r19
    2364:	fc 01       	movw	r30, r24
    2366:	40 83       	st	Z, r20
    2368:	a5 c0       	rjmp	.+330    	; 0x24b4 <catmap+0x22e>
				case 5:dest[index] = origin[1]; break;
    236a:	89 81       	ldd	r24, Y+1	; 0x01
    236c:	88 2f       	mov	r24, r24
    236e:	90 e0       	ldi	r25, 0x00	; 0
    2370:	2b 89       	ldd	r18, Y+19	; 0x13
    2372:	3c 89       	ldd	r19, Y+20	; 0x14
    2374:	f9 01       	movw	r30, r18
    2376:	41 81       	ldd	r20, Z+1	; 0x01
    2378:	9e 01       	movw	r18, r28
    237a:	2d 5f       	subi	r18, 0xFD	; 253
    237c:	3f 4f       	sbci	r19, 0xFF	; 255
    237e:	82 0f       	add	r24, r18
    2380:	93 1f       	adc	r25, r19
    2382:	fc 01       	movw	r30, r24
    2384:	40 83       	st	Z, r20
    2386:	96 c0       	rjmp	.+300    	; 0x24b4 <catmap+0x22e>
				case 6:dest[index] = origin[15]; break;
    2388:	89 81       	ldd	r24, Y+1	; 0x01
    238a:	88 2f       	mov	r24, r24
    238c:	90 e0       	ldi	r25, 0x00	; 0
    238e:	2b 89       	ldd	r18, Y+19	; 0x13
    2390:	3c 89       	ldd	r19, Y+20	; 0x14
    2392:	f9 01       	movw	r30, r18
    2394:	47 85       	ldd	r20, Z+15	; 0x0f
    2396:	9e 01       	movw	r18, r28
    2398:	2d 5f       	subi	r18, 0xFD	; 253
    239a:	3f 4f       	sbci	r19, 0xFF	; 255
    239c:	82 0f       	add	r24, r18
    239e:	93 1f       	adc	r25, r19
    23a0:	fc 01       	movw	r30, r24
    23a2:	40 83       	st	Z, r20
    23a4:	87 c0       	rjmp	.+270    	; 0x24b4 <catmap+0x22e>
				case 7:dest[index] = origin[9]; break;
    23a6:	89 81       	ldd	r24, Y+1	; 0x01
    23a8:	88 2f       	mov	r24, r24
    23aa:	90 e0       	ldi	r25, 0x00	; 0
    23ac:	2b 89       	ldd	r18, Y+19	; 0x13
    23ae:	3c 89       	ldd	r19, Y+20	; 0x14
    23b0:	f9 01       	movw	r30, r18
    23b2:	41 85       	ldd	r20, Z+9	; 0x09
    23b4:	9e 01       	movw	r18, r28
    23b6:	2d 5f       	subi	r18, 0xFD	; 253
    23b8:	3f 4f       	sbci	r19, 0xFF	; 255
    23ba:	82 0f       	add	r24, r18
    23bc:	93 1f       	adc	r25, r19
    23be:	fc 01       	movw	r30, r24
    23c0:	40 83       	st	Z, r20
    23c2:	78 c0       	rjmp	.+240    	; 0x24b4 <catmap+0x22e>
				case 8:dest[index] = origin[10]; break;
    23c4:	89 81       	ldd	r24, Y+1	; 0x01
    23c6:	88 2f       	mov	r24, r24
    23c8:	90 e0       	ldi	r25, 0x00	; 0
    23ca:	2b 89       	ldd	r18, Y+19	; 0x13
    23cc:	3c 89       	ldd	r19, Y+20	; 0x14
    23ce:	f9 01       	movw	r30, r18
    23d0:	42 85       	ldd	r20, Z+10	; 0x0a
    23d2:	9e 01       	movw	r18, r28
    23d4:	2d 5f       	subi	r18, 0xFD	; 253
    23d6:	3f 4f       	sbci	r19, 0xFF	; 255
    23d8:	82 0f       	add	r24, r18
    23da:	93 1f       	adc	r25, r19
    23dc:	fc 01       	movw	r30, r24
    23de:	40 83       	st	Z, r20
    23e0:	69 c0       	rjmp	.+210    	; 0x24b4 <catmap+0x22e>
				case 9:dest[index] = origin[4]; break;
    23e2:	89 81       	ldd	r24, Y+1	; 0x01
    23e4:	88 2f       	mov	r24, r24
    23e6:	90 e0       	ldi	r25, 0x00	; 0
    23e8:	2b 89       	ldd	r18, Y+19	; 0x13
    23ea:	3c 89       	ldd	r19, Y+20	; 0x14
    23ec:	f9 01       	movw	r30, r18
    23ee:	44 81       	ldd	r20, Z+4	; 0x04
    23f0:	9e 01       	movw	r18, r28
    23f2:	2d 5f       	subi	r18, 0xFD	; 253
    23f4:	3f 4f       	sbci	r19, 0xFF	; 255
    23f6:	82 0f       	add	r24, r18
    23f8:	93 1f       	adc	r25, r19
    23fa:	fc 01       	movw	r30, r24
    23fc:	40 83       	st	Z, r20
    23fe:	5a c0       	rjmp	.+180    	; 0x24b4 <catmap+0x22e>
				case 10:dest[index] = origin[2]; break;
    2400:	89 81       	ldd	r24, Y+1	; 0x01
    2402:	88 2f       	mov	r24, r24
    2404:	90 e0       	ldi	r25, 0x00	; 0
    2406:	2b 89       	ldd	r18, Y+19	; 0x13
    2408:	3c 89       	ldd	r19, Y+20	; 0x14
    240a:	f9 01       	movw	r30, r18
    240c:	42 81       	ldd	r20, Z+2	; 0x02
    240e:	9e 01       	movw	r18, r28
    2410:	2d 5f       	subi	r18, 0xFD	; 253
    2412:	3f 4f       	sbci	r19, 0xFF	; 255
    2414:	82 0f       	add	r24, r18
    2416:	93 1f       	adc	r25, r19
    2418:	fc 01       	movw	r30, r24
    241a:	40 83       	st	Z, r20
    241c:	4b c0       	rjmp	.+150    	; 0x24b4 <catmap+0x22e>
				case 11:dest[index] = origin[12]; break;
    241e:	89 81       	ldd	r24, Y+1	; 0x01
    2420:	88 2f       	mov	r24, r24
    2422:	90 e0       	ldi	r25, 0x00	; 0
    2424:	2b 89       	ldd	r18, Y+19	; 0x13
    2426:	3c 89       	ldd	r19, Y+20	; 0x14
    2428:	f9 01       	movw	r30, r18
    242a:	44 85       	ldd	r20, Z+12	; 0x0c
    242c:	9e 01       	movw	r18, r28
    242e:	2d 5f       	subi	r18, 0xFD	; 253
    2430:	3f 4f       	sbci	r19, 0xFF	; 255
    2432:	82 0f       	add	r24, r18
    2434:	93 1f       	adc	r25, r19
    2436:	fc 01       	movw	r30, r24
    2438:	40 83       	st	Z, r20
    243a:	3c c0       	rjmp	.+120    	; 0x24b4 <catmap+0x22e>
				case 12:dest[index] = origin[13]; break;
    243c:	89 81       	ldd	r24, Y+1	; 0x01
    243e:	88 2f       	mov	r24, r24
    2440:	90 e0       	ldi	r25, 0x00	; 0
    2442:	2b 89       	ldd	r18, Y+19	; 0x13
    2444:	3c 89       	ldd	r19, Y+20	; 0x14
    2446:	f9 01       	movw	r30, r18
    2448:	45 85       	ldd	r20, Z+13	; 0x0d
    244a:	9e 01       	movw	r18, r28
    244c:	2d 5f       	subi	r18, 0xFD	; 253
    244e:	3f 4f       	sbci	r19, 0xFF	; 255
    2450:	82 0f       	add	r24, r18
    2452:	93 1f       	adc	r25, r19
    2454:	fc 01       	movw	r30, r24
    2456:	40 83       	st	Z, r20
    2458:	2d c0       	rjmp	.+90     	; 0x24b4 <catmap+0x22e>
				case 13:dest[index] = origin[11]; break;
    245a:	89 81       	ldd	r24, Y+1	; 0x01
    245c:	88 2f       	mov	r24, r24
    245e:	90 e0       	ldi	r25, 0x00	; 0
    2460:	2b 89       	ldd	r18, Y+19	; 0x13
    2462:	3c 89       	ldd	r19, Y+20	; 0x14
    2464:	f9 01       	movw	r30, r18
    2466:	43 85       	ldd	r20, Z+11	; 0x0b
    2468:	9e 01       	movw	r18, r28
    246a:	2d 5f       	subi	r18, 0xFD	; 253
    246c:	3f 4f       	sbci	r19, 0xFF	; 255
    246e:	82 0f       	add	r24, r18
    2470:	93 1f       	adc	r25, r19
    2472:	fc 01       	movw	r30, r24
    2474:	40 83       	st	Z, r20
    2476:	1e c0       	rjmp	.+60     	; 0x24b4 <catmap+0x22e>
				case 14:dest[index] = origin[5]; break;
    2478:	89 81       	ldd	r24, Y+1	; 0x01
    247a:	88 2f       	mov	r24, r24
    247c:	90 e0       	ldi	r25, 0x00	; 0
    247e:	2b 89       	ldd	r18, Y+19	; 0x13
    2480:	3c 89       	ldd	r19, Y+20	; 0x14
    2482:	f9 01       	movw	r30, r18
    2484:	45 81       	ldd	r20, Z+5	; 0x05
    2486:	9e 01       	movw	r18, r28
    2488:	2d 5f       	subi	r18, 0xFD	; 253
    248a:	3f 4f       	sbci	r19, 0xFF	; 255
    248c:	82 0f       	add	r24, r18
    248e:	93 1f       	adc	r25, r19
    2490:	fc 01       	movw	r30, r24
    2492:	40 83       	st	Z, r20
    2494:	0f c0       	rjmp	.+30     	; 0x24b4 <catmap+0x22e>
				case 15:dest[index] = origin[3]; break;
    2496:	89 81       	ldd	r24, Y+1	; 0x01
    2498:	88 2f       	mov	r24, r24
    249a:	90 e0       	ldi	r25, 0x00	; 0
    249c:	2b 89       	ldd	r18, Y+19	; 0x13
    249e:	3c 89       	ldd	r19, Y+20	; 0x14
    24a0:	f9 01       	movw	r30, r18
    24a2:	43 81       	ldd	r20, Z+3	; 0x03
    24a4:	9e 01       	movw	r18, r28
    24a6:	2d 5f       	subi	r18, 0xFD	; 253
    24a8:	3f 4f       	sbci	r19, 0xFF	; 255
    24aa:	82 0f       	add	r24, r18
    24ac:	93 1f       	adc	r25, r19
    24ae:	fc 01       	movw	r30, r24
    24b0:	40 83       	st	Z, r20
    24b2:	00 00       	nop
{
	uint8_t dest[16];//
	//uint8_t orix = 0, oriy = 0, desx = 0, desy = 0;//origin x,y  dest x,y
	while (count>0)
	{
		for (uint8_t index = 0; index<16; index++)
    24b4:	89 81       	ldd	r24, Y+1	; 0x01
    24b6:	8f 5f       	subi	r24, 0xFF	; 255
    24b8:	89 83       	std	Y+1, r24	; 0x01
    24ba:	89 81       	ldd	r24, Y+1	; 0x01
    24bc:	80 31       	cpi	r24, 0x10	; 16
    24be:	08 f4       	brcc	.+2      	; 0x24c2 <catmap+0x23c>
    24c0:	f1 ce       	rjmp	.-542    	; 0x22a4 <catmap+0x1e>
				case 13:dest[index] = origin[11]; break;
				case 14:dest[index] = origin[5]; break;
				case 15:dest[index] = origin[3]; break;
			}
		}
		for (uint8_t index = 0; index < 16; index++)
    24c2:	1a 82       	std	Y+2, r1	; 0x02
    24c4:	16 c0       	rjmp	.+44     	; 0x24f2 <catmap+0x26c>
		{
			origin[index] = dest[index];
    24c6:	8a 81       	ldd	r24, Y+2	; 0x02
    24c8:	88 2f       	mov	r24, r24
    24ca:	90 e0       	ldi	r25, 0x00	; 0
    24cc:	2b 89       	ldd	r18, Y+19	; 0x13
    24ce:	3c 89       	ldd	r19, Y+20	; 0x14
    24d0:	82 0f       	add	r24, r18
    24d2:	93 1f       	adc	r25, r19
    24d4:	2a 81       	ldd	r18, Y+2	; 0x02
    24d6:	22 2f       	mov	r18, r18
    24d8:	30 e0       	ldi	r19, 0x00	; 0
    24da:	ae 01       	movw	r20, r28
    24dc:	4d 5f       	subi	r20, 0xFD	; 253
    24de:	5f 4f       	sbci	r21, 0xFF	; 255
    24e0:	24 0f       	add	r18, r20
    24e2:	35 1f       	adc	r19, r21
    24e4:	f9 01       	movw	r30, r18
    24e6:	20 81       	ld	r18, Z
    24e8:	fc 01       	movw	r30, r24
    24ea:	20 83       	st	Z, r18
				case 13:dest[index] = origin[11]; break;
				case 14:dest[index] = origin[5]; break;
				case 15:dest[index] = origin[3]; break;
			}
		}
		for (uint8_t index = 0; index < 16; index++)
    24ec:	8a 81       	ldd	r24, Y+2	; 0x02
    24ee:	8f 5f       	subi	r24, 0xFF	; 255
    24f0:	8a 83       	std	Y+2, r24	; 0x02
    24f2:	8a 81       	ldd	r24, Y+2	; 0x02
    24f4:	80 31       	cpi	r24, 0x10	; 16
    24f6:	38 f3       	brcs	.-50     	; 0x24c6 <catmap+0x240>
		{
			origin[index] = dest[index];
		}
		count--;
    24f8:	8d 89       	ldd	r24, Y+21	; 0x15
    24fa:	81 50       	subi	r24, 0x01	; 1
    24fc:	8d 8b       	std	Y+21, r24	; 0x15
//*********************************************************//
void catmap(uint8_t origin[], uint8_t count, uint8_t a, uint8_t b)//a,b:
{
	uint8_t dest[16];//
	//uint8_t orix = 0, oriy = 0, desx = 0, desy = 0;//origin x,y  dest x,y
	while (count>0)
    24fe:	8d 89       	ldd	r24, Y+21	; 0x15
    2500:	88 23       	and	r24, r24
    2502:	09 f0       	breq	.+2      	; 0x2506 <catmap+0x280>
    2504:	cd ce       	rjmp	.-614    	; 0x22a0 <catmap+0x1a>
		{
			origin[index] = dest[index];
		}
		count--;
	}
}
    2506:	00 00       	nop
    2508:	67 96       	adiw	r28, 0x17	; 23
    250a:	cd bf       	out	0x3d, r28	; 61
    250c:	de bf       	out	0x3e, r29	; 62
    250e:	df 91       	pop	r29
    2510:	cf 91       	pop	r28
    2512:	08 95       	ret

00002514 <tentn>:

//**********************************************************//
float tentn(float xn, float a)
{
    2514:	cf 92       	push	r12
    2516:	df 92       	push	r13
    2518:	ef 92       	push	r14
    251a:	ff 92       	push	r15
    251c:	cf 93       	push	r28
    251e:	df 93       	push	r29
    2520:	cd b7       	in	r28, 0x3d	; 61
    2522:	de b7       	in	r29, 0x3e	; 62
    2524:	28 97       	sbiw	r28, 0x08	; 8
    2526:	cd bf       	out	0x3d, r28	; 61
    2528:	de bf       	out	0x3e, r29	; 62
    252a:	69 83       	std	Y+1, r22	; 0x01
    252c:	7a 83       	std	Y+2, r23	; 0x02
    252e:	8b 83       	std	Y+3, r24	; 0x03
    2530:	9c 83       	std	Y+4, r25	; 0x04
    2532:	2d 83       	std	Y+5, r18	; 0x05
    2534:	3e 83       	std	Y+6, r19	; 0x06
    2536:	4f 83       	std	Y+7, r20	; 0x07
    2538:	58 87       	std	Y+8, r21	; 0x08
	if (xn < a)
    253a:	2d 81       	ldd	r18, Y+5	; 0x05
    253c:	3e 81       	ldd	r19, Y+6	; 0x06
    253e:	4f 81       	ldd	r20, Y+7	; 0x07
    2540:	58 85       	ldd	r21, Y+8	; 0x08
    2542:	69 81       	ldd	r22, Y+1	; 0x01
    2544:	7a 81       	ldd	r23, Y+2	; 0x02
    2546:	8b 81       	ldd	r24, Y+3	; 0x03
    2548:	9c 81       	ldd	r25, Y+4	; 0x04
    254a:	c2 d7       	rcall	.+3972   	; 0x34d0 <__cmpsf2>
    254c:	88 23       	and	r24, r24
    254e:	84 f4       	brge	.+32     	; 0x2570 <tentn+0x5c>
	xn = xn / a;
    2550:	2d 81       	ldd	r18, Y+5	; 0x05
    2552:	3e 81       	ldd	r19, Y+6	; 0x06
    2554:	4f 81       	ldd	r20, Y+7	; 0x07
    2556:	58 85       	ldd	r21, Y+8	; 0x08
    2558:	69 81       	ldd	r22, Y+1	; 0x01
    255a:	7a 81       	ldd	r23, Y+2	; 0x02
    255c:	8b 81       	ldd	r24, Y+3	; 0x03
    255e:	9c 81       	ldd	r25, Y+4	; 0x04
    2560:	bb d7       	rcall	.+3958   	; 0x34d8 <__divsf3>
    2562:	dc 01       	movw	r26, r24
    2564:	cb 01       	movw	r24, r22
    2566:	89 83       	std	Y+1, r24	; 0x01
    2568:	9a 83       	std	Y+2, r25	; 0x02
    256a:	ab 83       	std	Y+3, r26	; 0x03
    256c:	bc 83       	std	Y+4, r27	; 0x04
    256e:	23 c0       	rjmp	.+70     	; 0x25b6 <tentn+0xa2>
	else
	xn = (1 - xn) / (1 - a);
    2570:	29 81       	ldd	r18, Y+1	; 0x01
    2572:	3a 81       	ldd	r19, Y+2	; 0x02
    2574:	4b 81       	ldd	r20, Y+3	; 0x03
    2576:	5c 81       	ldd	r21, Y+4	; 0x04
    2578:	60 e0       	ldi	r22, 0x00	; 0
    257a:	70 e0       	ldi	r23, 0x00	; 0
    257c:	80 e8       	ldi	r24, 0x80	; 128
    257e:	9f e3       	ldi	r25, 0x3F	; 63
    2580:	42 d7       	rcall	.+3716   	; 0x3406 <__subsf3>
    2582:	dc 01       	movw	r26, r24
    2584:	cb 01       	movw	r24, r22
    2586:	6c 01       	movw	r12, r24
    2588:	7d 01       	movw	r14, r26
    258a:	2d 81       	ldd	r18, Y+5	; 0x05
    258c:	3e 81       	ldd	r19, Y+6	; 0x06
    258e:	4f 81       	ldd	r20, Y+7	; 0x07
    2590:	58 85       	ldd	r21, Y+8	; 0x08
    2592:	60 e0       	ldi	r22, 0x00	; 0
    2594:	70 e0       	ldi	r23, 0x00	; 0
    2596:	80 e8       	ldi	r24, 0x80	; 128
    2598:	9f e3       	ldi	r25, 0x3F	; 63
    259a:	35 d7       	rcall	.+3690   	; 0x3406 <__subsf3>
    259c:	dc 01       	movw	r26, r24
    259e:	cb 01       	movw	r24, r22
    25a0:	9c 01       	movw	r18, r24
    25a2:	ad 01       	movw	r20, r26
    25a4:	c7 01       	movw	r24, r14
    25a6:	b6 01       	movw	r22, r12
    25a8:	97 d7       	rcall	.+3886   	; 0x34d8 <__divsf3>
    25aa:	dc 01       	movw	r26, r24
    25ac:	cb 01       	movw	r24, r22
    25ae:	89 83       	std	Y+1, r24	; 0x01
    25b0:	9a 83       	std	Y+2, r25	; 0x02
    25b2:	ab 83       	std	Y+3, r26	; 0x03
    25b4:	bc 83       	std	Y+4, r27	; 0x04
	return xn;
    25b6:	89 81       	ldd	r24, Y+1	; 0x01
    25b8:	9a 81       	ldd	r25, Y+2	; 0x02
    25ba:	ab 81       	ldd	r26, Y+3	; 0x03
    25bc:	bc 81       	ldd	r27, Y+4	; 0x04
    25be:	bc 01       	movw	r22, r24
    25c0:	cd 01       	movw	r24, r26
    25c2:	28 96       	adiw	r28, 0x08	; 8
    25c4:	cd bf       	out	0x3d, r28	; 61
    25c6:	de bf       	out	0x3e, r29	; 62
    25c8:	df 91       	pop	r29
    25ca:	cf 91       	pop	r28
    25cc:	ff 90       	pop	r15
    25ce:	ef 90       	pop	r14
    25d0:	df 90       	pop	r13
    25d2:	cf 90       	pop	r12
    25d4:	08 95       	ret

000025d6 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    25d6:	cf 93       	push	r28
    25d8:	df 93       	push	r29
    25da:	1f 92       	push	r1
    25dc:	cd b7       	in	r28, 0x3d	; 61
    25de:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
    25e0:	8f e3       	ldi	r24, 0x3F	; 63
    25e2:	90 e0       	ldi	r25, 0x00	; 0
    25e4:	fc 01       	movw	r30, r24
    25e6:	80 81       	ld	r24, Z
    25e8:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    25ea:	f8 94       	cli
	return flags;
    25ec:	89 81       	ldd	r24, Y+1	; 0x01
}
    25ee:	0f 90       	pop	r0
    25f0:	df 91       	pop	r29
    25f2:	cf 91       	pop	r28
    25f4:	08 95       	ret

000025f6 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    25f6:	cf 93       	push	r28
    25f8:	df 93       	push	r29
    25fa:	1f 92       	push	r1
    25fc:	cd b7       	in	r28, 0x3d	; 61
    25fe:	de b7       	in	r29, 0x3e	; 62
    2600:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    2602:	8f e3       	ldi	r24, 0x3F	; 63
    2604:	90 e0       	ldi	r25, 0x00	; 0
    2606:	29 81       	ldd	r18, Y+1	; 0x01
    2608:	fc 01       	movw	r30, r24
    260a:	20 83       	st	Z, r18
}
    260c:	00 00       	nop
    260e:	0f 90       	pop	r0
    2610:	df 91       	pop	r29
    2612:	cf 91       	pop	r28
    2614:	08 95       	ret

00002616 <osc_enable_internal>:
 * \brief Enable internal oscillator \a id
 *
 * Do not call this function directly. Use osc_enable() instead.
 */
static inline void osc_enable_internal(uint8_t id)
{
    2616:	cf 93       	push	r28
    2618:	df 93       	push	r29
    261a:	1f 92       	push	r1
    261c:	1f 92       	push	r1
    261e:	cd b7       	in	r28, 0x3d	; 61
    2620:	de b7       	in	r29, 0x3e	; 62
    2622:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
    2624:	d8 df       	rcall	.-80     	; 0x25d6 <cpu_irq_save>
    2626:	89 83       	std	Y+1, r24	; 0x01
	OSC.CTRL |= id;
    2628:	80 e5       	ldi	r24, 0x50	; 80
    262a:	90 e0       	ldi	r25, 0x00	; 0
    262c:	20 e5       	ldi	r18, 0x50	; 80
    262e:	30 e0       	ldi	r19, 0x00	; 0
    2630:	f9 01       	movw	r30, r18
    2632:	30 81       	ld	r19, Z
    2634:	2a 81       	ldd	r18, Y+2	; 0x02
    2636:	23 2b       	or	r18, r19
    2638:	fc 01       	movw	r30, r24
    263a:	20 83       	st	Z, r18
#if (XMEGA_E && CONFIG_SYSCLK_RC8MHZ_LPM)
	if(id == OSC_ID_RC8MHZ) {
		OSC.CTRL |= OSC_RC8MLPM_bm;
	}
#endif
	cpu_irq_restore(flags);
    263c:	89 81       	ldd	r24, Y+1	; 0x01
    263e:	db df       	rcall	.-74     	; 0x25f6 <cpu_irq_restore>
}
    2640:	00 00       	nop
    2642:	0f 90       	pop	r0
    2644:	0f 90       	pop	r0
    2646:	df 91       	pop	r29
    2648:	cf 91       	pop	r28
    264a:	08 95       	ret

0000264c <osc_enable_external>:
 * Do not call this function directly. Use osc_enable() instead. Also
 * note that this function is only available if the board actually has
 * an external oscillator crystal.
 */
static inline void osc_enable_external(uint8_t id)
{
    264c:	cf 93       	push	r28
    264e:	df 93       	push	r29
    2650:	1f 92       	push	r1
    2652:	1f 92       	push	r1
    2654:	cd b7       	in	r28, 0x3d	; 61
    2656:	de b7       	in	r29, 0x3e	; 62
    2658:	8a 83       	std	Y+2, r24	; 0x02

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
    265a:	80 e5       	ldi	r24, 0x50	; 80
    265c:	90 e0       	ldi	r25, 0x00	; 0
    265e:	fc 01       	movw	r30, r24
    2660:	12 82       	std	Z+2, r1	; 0x02
#else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
    2662:	b9 df       	rcall	.-142    	; 0x25d6 <cpu_irq_save>
    2664:	89 83       	std	Y+1, r24	; 0x01
	OSC.CTRL |= id;
    2666:	80 e5       	ldi	r24, 0x50	; 80
    2668:	90 e0       	ldi	r25, 0x00	; 0
    266a:	20 e5       	ldi	r18, 0x50	; 80
    266c:	30 e0       	ldi	r19, 0x00	; 0
    266e:	f9 01       	movw	r30, r18
    2670:	30 81       	ld	r19, Z
    2672:	2a 81       	ldd	r18, Y+2	; 0x02
    2674:	23 2b       	or	r18, r19
    2676:	fc 01       	movw	r30, r24
    2678:	20 83       	st	Z, r18
	cpu_irq_restore(flags);
    267a:	89 81       	ldd	r24, Y+1	; 0x01
    267c:	bc df       	rcall	.-136    	; 0x25f6 <cpu_irq_restore>
}
    267e:	00 00       	nop
    2680:	0f 90       	pop	r0
    2682:	0f 90       	pop	r0
    2684:	df 91       	pop	r29
    2686:	cf 91       	pop	r28
    2688:	08 95       	ret

0000268a <osc_disable>:
	Assert(false); // No external oscillator on the selected board
}
#endif

static inline void osc_disable(uint8_t id)
{
    268a:	cf 93       	push	r28
    268c:	df 93       	push	r29
    268e:	1f 92       	push	r1
    2690:	1f 92       	push	r1
    2692:	cd b7       	in	r28, 0x3d	; 61
    2694:	de b7       	in	r29, 0x3e	; 62
    2696:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
    2698:	9e df       	rcall	.-196    	; 0x25d6 <cpu_irq_save>
    269a:	89 83       	std	Y+1, r24	; 0x01
	OSC.CTRL &= ~id;
    269c:	80 e5       	ldi	r24, 0x50	; 80
    269e:	90 e0       	ldi	r25, 0x00	; 0
    26a0:	20 e5       	ldi	r18, 0x50	; 80
    26a2:	30 e0       	ldi	r19, 0x00	; 0
    26a4:	f9 01       	movw	r30, r18
    26a6:	20 81       	ld	r18, Z
    26a8:	32 2f       	mov	r19, r18
    26aa:	2a 81       	ldd	r18, Y+2	; 0x02
    26ac:	20 95       	com	r18
    26ae:	23 23       	and	r18, r19
    26b0:	fc 01       	movw	r30, r24
    26b2:	20 83       	st	Z, r18
	cpu_irq_restore(flags);
    26b4:	89 81       	ldd	r24, Y+1	; 0x01
    26b6:	9f df       	rcall	.-194    	; 0x25f6 <cpu_irq_restore>
}
    26b8:	00 00       	nop
    26ba:	0f 90       	pop	r0
    26bc:	0f 90       	pop	r0
    26be:	df 91       	pop	r29
    26c0:	cf 91       	pop	r28
    26c2:	08 95       	ret

000026c4 <osc_enable>:

static inline void osc_enable(uint8_t id)
{
    26c4:	cf 93       	push	r28
    26c6:	df 93       	push	r29
    26c8:	1f 92       	push	r1
    26ca:	cd b7       	in	r28, 0x3d	; 61
    26cc:	de b7       	in	r29, 0x3e	; 62
    26ce:	89 83       	std	Y+1, r24	; 0x01
	if (id != OSC_ID_XOSC) {
    26d0:	89 81       	ldd	r24, Y+1	; 0x01
    26d2:	88 30       	cpi	r24, 0x08	; 8
    26d4:	19 f0       	breq	.+6      	; 0x26dc <osc_enable+0x18>
		osc_enable_internal(id);
    26d6:	89 81       	ldd	r24, Y+1	; 0x01
    26d8:	9e df       	rcall	.-196    	; 0x2616 <osc_enable_internal>
	} else {
		osc_enable_external(id);
	}
}
    26da:	02 c0       	rjmp	.+4      	; 0x26e0 <osc_enable+0x1c>
static inline void osc_enable(uint8_t id)
{
	if (id != OSC_ID_XOSC) {
		osc_enable_internal(id);
	} else {
		osc_enable_external(id);
    26dc:	89 81       	ldd	r24, Y+1	; 0x01
    26de:	b6 df       	rcall	.-148    	; 0x264c <osc_enable_external>
	}
}
    26e0:	00 00       	nop
    26e2:	0f 90       	pop	r0
    26e4:	df 91       	pop	r29
    26e6:	cf 91       	pop	r28
    26e8:	08 95       	ret

000026ea <osc_is_ready>:

static inline bool osc_is_ready(uint8_t id)
{
    26ea:	cf 93       	push	r28
    26ec:	df 93       	push	r29
    26ee:	1f 92       	push	r1
    26f0:	cd b7       	in	r28, 0x3d	; 61
    26f2:	de b7       	in	r29, 0x3e	; 62
    26f4:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    26f6:	80 e5       	ldi	r24, 0x50	; 80
    26f8:	90 e0       	ldi	r25, 0x00	; 0
    26fa:	fc 01       	movw	r30, r24
    26fc:	91 81       	ldd	r25, Z+1	; 0x01
    26fe:	89 81       	ldd	r24, Y+1	; 0x01
    2700:	98 23       	and	r25, r24
    2702:	81 e0       	ldi	r24, 0x01	; 1
    2704:	99 23       	and	r25, r25
    2706:	09 f4       	brne	.+2      	; 0x270a <osc_is_ready+0x20>
    2708:	80 e0       	ldi	r24, 0x00	; 0
}
    270a:	0f 90       	pop	r0
    270c:	df 91       	pop	r29
    270e:	cf 91       	pop	r28
    2710:	08 95       	ret

00002712 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
    2712:	cf 93       	push	r28
    2714:	df 93       	push	r29
    2716:	1f 92       	push	r1
    2718:	cd b7       	in	r28, 0x3d	; 61
    271a:	de b7       	in	r29, 0x3e	; 62
    271c:	89 83       	std	Y+1, r24	; 0x01
	while (!osc_is_ready(id)) {
    271e:	00 00       	nop
    2720:	89 81       	ldd	r24, Y+1	; 0x01
    2722:	e3 df       	rcall	.-58     	; 0x26ea <osc_is_ready>
    2724:	98 2f       	mov	r25, r24
    2726:	81 e0       	ldi	r24, 0x01	; 1
    2728:	89 27       	eor	r24, r25
    272a:	88 23       	and	r24, r24
    272c:	c9 f7       	brne	.-14     	; 0x2720 <osc_wait_ready+0xe>
		/* Do nothing */
	}
}
    272e:	00 00       	nop
    2730:	0f 90       	pop	r0
    2732:	df 91       	pop	r29
    2734:	cf 91       	pop	r28
    2736:	08 95       	ret

00002738 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
    2738:	cf 93       	push	r28
    273a:	df 93       	push	r29
    273c:	00 d0       	rcall	.+0      	; 0x273e <sysclk_init+0x6>
    273e:	1f 92       	push	r1
    2740:	cd b7       	in	r28, 0x3d	; 61
    2742:	de b7       	in	r29, 0x3e	; 62
	uint8_t *reg = (uint8_t *)&PR.PRGEN;
    2744:	80 e7       	ldi	r24, 0x70	; 112
    2746:	90 e0       	ldi	r25, 0x00	; 0
    2748:	89 83       	std	Y+1, r24	; 0x01
    274a:	9a 83       	std	Y+2, r25	; 0x02
#ifdef CONFIG_OSC_RC32_CAL
	uint16_t cal;
	/* avoid Cppcheck Warning */
	UNUSED(cal);
#endif
	bool need_rc2mhz = false;
    274c:	1c 82       	std	Y+4, r1	; 0x04

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
    274e:	1b 82       	std	Y+3, r1	; 0x03
    2750:	0d c0       	rjmp	.+26     	; 0x276c <sysclk_init+0x34>
		*(reg++) = 0xff;
    2752:	89 81       	ldd	r24, Y+1	; 0x01
    2754:	9a 81       	ldd	r25, Y+2	; 0x02
    2756:	9c 01       	movw	r18, r24
    2758:	2f 5f       	subi	r18, 0xFF	; 255
    275a:	3f 4f       	sbci	r19, 0xFF	; 255
    275c:	29 83       	std	Y+1, r18	; 0x01
    275e:	3a 83       	std	Y+2, r19	; 0x02
    2760:	2f ef       	ldi	r18, 0xFF	; 255
    2762:	fc 01       	movw	r30, r24
    2764:	20 83       	st	Z, r18
	UNUSED(cal);
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
    2766:	8b 81       	ldd	r24, Y+3	; 0x03
    2768:	8f 5f       	subi	r24, 0xFF	; 255
    276a:	8b 83       	std	Y+3, r24	; 0x03
    276c:	8b 81       	ldd	r24, Y+3	; 0x03
    276e:	87 30       	cpi	r24, 0x07	; 7
    2770:	80 f3       	brcs	.-32     	; 0x2752 <sysclk_init+0x1a>
			osc_enable(OSC_ID_RC32KHZ);
			osc_wait_ready(OSC_ID_RC32KHZ);
			break;

		case SYSCLK_SRC_XOSC:
			osc_enable(OSC_ID_XOSC);
    2772:	88 e0       	ldi	r24, 0x08	; 8
    2774:	a7 df       	rcall	.-178    	; 0x26c4 <osc_enable>
			osc_wait_ready(OSC_ID_XOSC);
    2776:	88 e0       	ldi	r24, 0x08	; 8
    2778:	cc df       	rcall	.-104    	; 0x2712 <osc_wait_ready>
			break;
    277a:	00 00       	nop
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
    277c:	63 e0       	ldi	r22, 0x03	; 3
    277e:	80 e4       	ldi	r24, 0x40	; 64
    2780:	90 e0       	ldi	r25, 0x00	; 0
    2782:	3b d6       	rcall	.+3190   	; 0x33fa <ccp_write_io>
		Assert(CLK.CTRL == CONFIG_SYSCLK_SOURCE);
	}

	if (need_rc2mhz) {
    2784:	8c 81       	ldd	r24, Y+4	; 0x04
    2786:	88 23       	and	r24, r24
		osc_wait_ready(CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC);
		osc_enable_autocalibration(OSC_ID_RC2MHZ,
				CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC);
#endif
	} else {
		osc_disable(OSC_ID_RC2MHZ);
    2788:	11 f4       	brne	.+4      	; 0x278e <sysclk_init+0x56>
    278a:	81 e0       	ldi	r24, 0x01	; 1
    278c:	7e df       	rcall	.-260    	; 0x268a <osc_disable>
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
    278e:	24 96       	adiw	r28, 0x04	; 4
    2790:	cd bf       	out	0x3d, r28	; 61
    2792:	de bf       	out	0x3e, r29	; 62
    2794:	df 91       	pop	r29
    2796:	cf 91       	pop	r28
    2798:	08 95       	ret

0000279a <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    279a:	cf 93       	push	r28
    279c:	df 93       	push	r29
    279e:	00 d0       	rcall	.+0      	; 0x27a0 <sysclk_enable_module+0x6>
    27a0:	cd b7       	in	r28, 0x3d	; 61
    27a2:	de b7       	in	r29, 0x3e	; 62
    27a4:	8a 83       	std	Y+2, r24	; 0x02
    27a6:	6b 83       	std	Y+3, r22	; 0x03
	irqflags_t flags = cpu_irq_save();
    27a8:	16 df       	rcall	.-468    	; 0x25d6 <cpu_irq_save>
    27aa:	89 83       	std	Y+1, r24	; 0x01

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    27ac:	8a 81       	ldd	r24, Y+2	; 0x02
    27ae:	88 2f       	mov	r24, r24
    27b0:	90 e0       	ldi	r25, 0x00	; 0
    27b2:	80 59       	subi	r24, 0x90	; 144
    27b4:	9f 4f       	sbci	r25, 0xFF	; 255
    27b6:	2a 81       	ldd	r18, Y+2	; 0x02
    27b8:	22 2f       	mov	r18, r18
    27ba:	30 e0       	ldi	r19, 0x00	; 0
    27bc:	20 59       	subi	r18, 0x90	; 144
    27be:	3f 4f       	sbci	r19, 0xFF	; 255
    27c0:	f9 01       	movw	r30, r18
    27c2:	20 81       	ld	r18, Z
    27c4:	32 2f       	mov	r19, r18
    27c6:	2b 81       	ldd	r18, Y+3	; 0x03
    27c8:	20 95       	com	r18
    27ca:	23 23       	and	r18, r19
    27cc:	fc 01       	movw	r30, r24
    27ce:	20 83       	st	Z, r18

	cpu_irq_restore(flags);
    27d0:	89 81       	ldd	r24, Y+1	; 0x01
    27d2:	11 df       	rcall	.-478    	; 0x25f6 <cpu_irq_restore>
}
    27d4:	00 00       	nop
    27d6:	23 96       	adiw	r28, 0x03	; 3
    27d8:	cd bf       	out	0x3d, r28	; 61
    27da:	de bf       	out	0x3e, r29	; 62
    27dc:	df 91       	pop	r29
    27de:	cf 91       	pop	r28
    27e0:	08 95       	ret

000027e2 <cpu_irq_save>:
	{
		cpu_irq_restore(iflags);
		return;
	}
	cpu_irq_restore(iflags);
}
    27e2:	cf 93       	push	r28
    27e4:	df 93       	push	r29
    27e6:	1f 92       	push	r1
    27e8:	cd b7       	in	r28, 0x3d	; 61
    27ea:	de b7       	in	r29, 0x3e	; 62
    27ec:	8f e3       	ldi	r24, 0x3F	; 63
    27ee:	90 e0       	ldi	r25, 0x00	; 0
    27f0:	fc 01       	movw	r30, r24
    27f2:	80 81       	ld	r24, Z
    27f4:	89 83       	std	Y+1, r24	; 0x01
    27f6:	f8 94       	cli
    27f8:	89 81       	ldd	r24, Y+1	; 0x01
    27fa:	0f 90       	pop	r0
    27fc:	df 91       	pop	r29
    27fe:	cf 91       	pop	r28
    2800:	08 95       	ret

00002802 <cpu_irq_restore>:
    2802:	cf 93       	push	r28
    2804:	df 93       	push	r29
    2806:	1f 92       	push	r1
    2808:	cd b7       	in	r28, 0x3d	; 61
    280a:	de b7       	in	r29, 0x3e	; 62
    280c:	89 83       	std	Y+1, r24	; 0x01
    280e:	8f e3       	ldi	r24, 0x3F	; 63
    2810:	90 e0       	ldi	r25, 0x00	; 0
    2812:	29 81       	ldd	r18, Y+1	; 0x01
    2814:	fc 01       	movw	r30, r24
    2816:	20 83       	st	Z, r18
    2818:	00 00       	nop
    281a:	0f 90       	pop	r0
    281c:	df 91       	pop	r29
    281e:	cf 91       	pop	r28
    2820:	08 95       	ret

00002822 <sleepmgr_lock_mode>:
    2822:	cf 93       	push	r28
    2824:	df 93       	push	r29
    2826:	1f 92       	push	r1
    2828:	1f 92       	push	r1
    282a:	cd b7       	in	r28, 0x3d	; 61
    282c:	de b7       	in	r29, 0x3e	; 62
    282e:	8a 83       	std	Y+2, r24	; 0x02
    2830:	8a 81       	ldd	r24, Y+2	; 0x02
    2832:	88 2f       	mov	r24, r24
    2834:	90 e0       	ldi	r25, 0x00	; 0
    2836:	8a 59       	subi	r24, 0x9A	; 154
    2838:	9b 4d       	sbci	r25, 0xDB	; 219
    283a:	fc 01       	movw	r30, r24
    283c:	80 81       	ld	r24, Z
    283e:	8f 3f       	cpi	r24, 0xFF	; 255
    2840:	09 f4       	brne	.+2      	; 0x2844 <sleepmgr_lock_mode+0x22>
    2842:	ff cf       	rjmp	.-2      	; 0x2842 <sleepmgr_lock_mode+0x20>
    2844:	ce df       	rcall	.-100    	; 0x27e2 <cpu_irq_save>
    2846:	89 83       	std	Y+1, r24	; 0x01
    2848:	8a 81       	ldd	r24, Y+2	; 0x02
    284a:	88 2f       	mov	r24, r24
    284c:	90 e0       	ldi	r25, 0x00	; 0
    284e:	9c 01       	movw	r18, r24
    2850:	2a 59       	subi	r18, 0x9A	; 154
    2852:	3b 4d       	sbci	r19, 0xDB	; 219
    2854:	f9 01       	movw	r30, r18
    2856:	20 81       	ld	r18, Z
    2858:	2f 5f       	subi	r18, 0xFF	; 255
    285a:	8a 59       	subi	r24, 0x9A	; 154
    285c:	9b 4d       	sbci	r25, 0xDB	; 219
    285e:	fc 01       	movw	r30, r24
    2860:	20 83       	st	Z, r18
    2862:	89 81       	ldd	r24, Y+1	; 0x01
    2864:	ce df       	rcall	.-100    	; 0x2802 <cpu_irq_restore>
    2866:	00 00       	nop
    2868:	0f 90       	pop	r0
    286a:	0f 90       	pop	r0
    286c:	df 91       	pop	r29
    286e:	cf 91       	pop	r28
    2870:	08 95       	ret

00002872 <__vector_14>:
    2872:	1f 92       	push	r1
    2874:	0f 92       	push	r0
    2876:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    287a:	0f 92       	push	r0
    287c:	11 24       	eor	r1, r1
    287e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2882:	0f 92       	push	r0
    2884:	2f 93       	push	r18
    2886:	3f 93       	push	r19
    2888:	4f 93       	push	r20
    288a:	5f 93       	push	r21
    288c:	6f 93       	push	r22
    288e:	7f 93       	push	r23
    2890:	8f 93       	push	r24
    2892:	9f 93       	push	r25
    2894:	af 93       	push	r26
    2896:	bf 93       	push	r27
    2898:	ef 93       	push	r30
    289a:	ff 93       	push	r31
    289c:	cf 93       	push	r28
    289e:	df 93       	push	r29
    28a0:	cd b7       	in	r28, 0x3d	; 61
    28a2:	de b7       	in	r29, 0x3e	; 62
    28a4:	80 91 36 22 	lds	r24, 0x2236	; 0x802236 <tc_tcc0_ovf_callback>
    28a8:	90 91 37 22 	lds	r25, 0x2237	; 0x802237 <tc_tcc0_ovf_callback+0x1>
    28ac:	89 2b       	or	r24, r25
    28ae:	31 f0       	breq	.+12     	; 0x28bc <__vector_14+0x4a>
    28b0:	80 91 36 22 	lds	r24, 0x2236	; 0x802236 <tc_tcc0_ovf_callback>
    28b4:	90 91 37 22 	lds	r25, 0x2237	; 0x802237 <tc_tcc0_ovf_callback+0x1>
    28b8:	fc 01       	movw	r30, r24
    28ba:	19 95       	eicall
    28bc:	00 00       	nop
    28be:	df 91       	pop	r29
    28c0:	cf 91       	pop	r28
    28c2:	ff 91       	pop	r31
    28c4:	ef 91       	pop	r30
    28c6:	bf 91       	pop	r27
    28c8:	af 91       	pop	r26
    28ca:	9f 91       	pop	r25
    28cc:	8f 91       	pop	r24
    28ce:	7f 91       	pop	r23
    28d0:	6f 91       	pop	r22
    28d2:	5f 91       	pop	r21
    28d4:	4f 91       	pop	r20
    28d6:	3f 91       	pop	r19
    28d8:	2f 91       	pop	r18
    28da:	0f 90       	pop	r0
    28dc:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    28e0:	0f 90       	pop	r0
    28e2:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    28e6:	0f 90       	pop	r0
    28e8:	1f 90       	pop	r1
    28ea:	18 95       	reti

000028ec <__vector_15>:
    28ec:	1f 92       	push	r1
    28ee:	0f 92       	push	r0
    28f0:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    28f4:	0f 92       	push	r0
    28f6:	11 24       	eor	r1, r1
    28f8:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    28fc:	0f 92       	push	r0
    28fe:	2f 93       	push	r18
    2900:	3f 93       	push	r19
    2902:	4f 93       	push	r20
    2904:	5f 93       	push	r21
    2906:	6f 93       	push	r22
    2908:	7f 93       	push	r23
    290a:	8f 93       	push	r24
    290c:	9f 93       	push	r25
    290e:	af 93       	push	r26
    2910:	bf 93       	push	r27
    2912:	ef 93       	push	r30
    2914:	ff 93       	push	r31
    2916:	cf 93       	push	r28
    2918:	df 93       	push	r29
    291a:	cd b7       	in	r28, 0x3d	; 61
    291c:	de b7       	in	r29, 0x3e	; 62
    291e:	80 91 38 22 	lds	r24, 0x2238	; 0x802238 <tc_tcc0_err_callback>
    2922:	90 91 39 22 	lds	r25, 0x2239	; 0x802239 <tc_tcc0_err_callback+0x1>
    2926:	89 2b       	or	r24, r25
    2928:	31 f0       	breq	.+12     	; 0x2936 <__vector_15+0x4a>
    292a:	80 91 38 22 	lds	r24, 0x2238	; 0x802238 <tc_tcc0_err_callback>
    292e:	90 91 39 22 	lds	r25, 0x2239	; 0x802239 <tc_tcc0_err_callback+0x1>
    2932:	fc 01       	movw	r30, r24
    2934:	19 95       	eicall
    2936:	00 00       	nop
    2938:	df 91       	pop	r29
    293a:	cf 91       	pop	r28
    293c:	ff 91       	pop	r31
    293e:	ef 91       	pop	r30
    2940:	bf 91       	pop	r27
    2942:	af 91       	pop	r26
    2944:	9f 91       	pop	r25
    2946:	8f 91       	pop	r24
    2948:	7f 91       	pop	r23
    294a:	6f 91       	pop	r22
    294c:	5f 91       	pop	r21
    294e:	4f 91       	pop	r20
    2950:	3f 91       	pop	r19
    2952:	2f 91       	pop	r18
    2954:	0f 90       	pop	r0
    2956:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    295a:	0f 90       	pop	r0
    295c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2960:	0f 90       	pop	r0
    2962:	1f 90       	pop	r1
    2964:	18 95       	reti

00002966 <__vector_16>:
    2966:	1f 92       	push	r1
    2968:	0f 92       	push	r0
    296a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    296e:	0f 92       	push	r0
    2970:	11 24       	eor	r1, r1
    2972:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2976:	0f 92       	push	r0
    2978:	2f 93       	push	r18
    297a:	3f 93       	push	r19
    297c:	4f 93       	push	r20
    297e:	5f 93       	push	r21
    2980:	6f 93       	push	r22
    2982:	7f 93       	push	r23
    2984:	8f 93       	push	r24
    2986:	9f 93       	push	r25
    2988:	af 93       	push	r26
    298a:	bf 93       	push	r27
    298c:	ef 93       	push	r30
    298e:	ff 93       	push	r31
    2990:	cf 93       	push	r28
    2992:	df 93       	push	r29
    2994:	cd b7       	in	r28, 0x3d	; 61
    2996:	de b7       	in	r29, 0x3e	; 62
    2998:	80 91 3a 22 	lds	r24, 0x223A	; 0x80223a <tc_tcc0_cca_callback>
    299c:	90 91 3b 22 	lds	r25, 0x223B	; 0x80223b <tc_tcc0_cca_callback+0x1>
    29a0:	89 2b       	or	r24, r25
    29a2:	31 f0       	breq	.+12     	; 0x29b0 <__vector_16+0x4a>
    29a4:	80 91 3a 22 	lds	r24, 0x223A	; 0x80223a <tc_tcc0_cca_callback>
    29a8:	90 91 3b 22 	lds	r25, 0x223B	; 0x80223b <tc_tcc0_cca_callback+0x1>
    29ac:	fc 01       	movw	r30, r24
    29ae:	19 95       	eicall
    29b0:	00 00       	nop
    29b2:	df 91       	pop	r29
    29b4:	cf 91       	pop	r28
    29b6:	ff 91       	pop	r31
    29b8:	ef 91       	pop	r30
    29ba:	bf 91       	pop	r27
    29bc:	af 91       	pop	r26
    29be:	9f 91       	pop	r25
    29c0:	8f 91       	pop	r24
    29c2:	7f 91       	pop	r23
    29c4:	6f 91       	pop	r22
    29c6:	5f 91       	pop	r21
    29c8:	4f 91       	pop	r20
    29ca:	3f 91       	pop	r19
    29cc:	2f 91       	pop	r18
    29ce:	0f 90       	pop	r0
    29d0:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    29d4:	0f 90       	pop	r0
    29d6:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    29da:	0f 90       	pop	r0
    29dc:	1f 90       	pop	r1
    29de:	18 95       	reti

000029e0 <__vector_17>:
    29e0:	1f 92       	push	r1
    29e2:	0f 92       	push	r0
    29e4:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    29e8:	0f 92       	push	r0
    29ea:	11 24       	eor	r1, r1
    29ec:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    29f0:	0f 92       	push	r0
    29f2:	2f 93       	push	r18
    29f4:	3f 93       	push	r19
    29f6:	4f 93       	push	r20
    29f8:	5f 93       	push	r21
    29fa:	6f 93       	push	r22
    29fc:	7f 93       	push	r23
    29fe:	8f 93       	push	r24
    2a00:	9f 93       	push	r25
    2a02:	af 93       	push	r26
    2a04:	bf 93       	push	r27
    2a06:	ef 93       	push	r30
    2a08:	ff 93       	push	r31
    2a0a:	cf 93       	push	r28
    2a0c:	df 93       	push	r29
    2a0e:	cd b7       	in	r28, 0x3d	; 61
    2a10:	de b7       	in	r29, 0x3e	; 62
    2a12:	80 91 3c 22 	lds	r24, 0x223C	; 0x80223c <tc_tcc0_ccb_callback>
    2a16:	90 91 3d 22 	lds	r25, 0x223D	; 0x80223d <tc_tcc0_ccb_callback+0x1>
    2a1a:	89 2b       	or	r24, r25
    2a1c:	31 f0       	breq	.+12     	; 0x2a2a <__vector_17+0x4a>
    2a1e:	80 91 3c 22 	lds	r24, 0x223C	; 0x80223c <tc_tcc0_ccb_callback>
    2a22:	90 91 3d 22 	lds	r25, 0x223D	; 0x80223d <tc_tcc0_ccb_callback+0x1>
    2a26:	fc 01       	movw	r30, r24
    2a28:	19 95       	eicall
    2a2a:	00 00       	nop
    2a2c:	df 91       	pop	r29
    2a2e:	cf 91       	pop	r28
    2a30:	ff 91       	pop	r31
    2a32:	ef 91       	pop	r30
    2a34:	bf 91       	pop	r27
    2a36:	af 91       	pop	r26
    2a38:	9f 91       	pop	r25
    2a3a:	8f 91       	pop	r24
    2a3c:	7f 91       	pop	r23
    2a3e:	6f 91       	pop	r22
    2a40:	5f 91       	pop	r21
    2a42:	4f 91       	pop	r20
    2a44:	3f 91       	pop	r19
    2a46:	2f 91       	pop	r18
    2a48:	0f 90       	pop	r0
    2a4a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2a4e:	0f 90       	pop	r0
    2a50:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2a54:	0f 90       	pop	r0
    2a56:	1f 90       	pop	r1
    2a58:	18 95       	reti

00002a5a <__vector_18>:
    2a5a:	1f 92       	push	r1
    2a5c:	0f 92       	push	r0
    2a5e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2a62:	0f 92       	push	r0
    2a64:	11 24       	eor	r1, r1
    2a66:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2a6a:	0f 92       	push	r0
    2a6c:	2f 93       	push	r18
    2a6e:	3f 93       	push	r19
    2a70:	4f 93       	push	r20
    2a72:	5f 93       	push	r21
    2a74:	6f 93       	push	r22
    2a76:	7f 93       	push	r23
    2a78:	8f 93       	push	r24
    2a7a:	9f 93       	push	r25
    2a7c:	af 93       	push	r26
    2a7e:	bf 93       	push	r27
    2a80:	ef 93       	push	r30
    2a82:	ff 93       	push	r31
    2a84:	cf 93       	push	r28
    2a86:	df 93       	push	r29
    2a88:	cd b7       	in	r28, 0x3d	; 61
    2a8a:	de b7       	in	r29, 0x3e	; 62
    2a8c:	80 91 3e 22 	lds	r24, 0x223E	; 0x80223e <tc_tcc0_ccc_callback>
    2a90:	90 91 3f 22 	lds	r25, 0x223F	; 0x80223f <tc_tcc0_ccc_callback+0x1>
    2a94:	89 2b       	or	r24, r25
    2a96:	31 f0       	breq	.+12     	; 0x2aa4 <__vector_18+0x4a>
    2a98:	80 91 3e 22 	lds	r24, 0x223E	; 0x80223e <tc_tcc0_ccc_callback>
    2a9c:	90 91 3f 22 	lds	r25, 0x223F	; 0x80223f <tc_tcc0_ccc_callback+0x1>
    2aa0:	fc 01       	movw	r30, r24
    2aa2:	19 95       	eicall
    2aa4:	00 00       	nop
    2aa6:	df 91       	pop	r29
    2aa8:	cf 91       	pop	r28
    2aaa:	ff 91       	pop	r31
    2aac:	ef 91       	pop	r30
    2aae:	bf 91       	pop	r27
    2ab0:	af 91       	pop	r26
    2ab2:	9f 91       	pop	r25
    2ab4:	8f 91       	pop	r24
    2ab6:	7f 91       	pop	r23
    2ab8:	6f 91       	pop	r22
    2aba:	5f 91       	pop	r21
    2abc:	4f 91       	pop	r20
    2abe:	3f 91       	pop	r19
    2ac0:	2f 91       	pop	r18
    2ac2:	0f 90       	pop	r0
    2ac4:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2ac8:	0f 90       	pop	r0
    2aca:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2ace:	0f 90       	pop	r0
    2ad0:	1f 90       	pop	r1
    2ad2:	18 95       	reti

00002ad4 <__vector_19>:
    2ad4:	1f 92       	push	r1
    2ad6:	0f 92       	push	r0
    2ad8:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2adc:	0f 92       	push	r0
    2ade:	11 24       	eor	r1, r1
    2ae0:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2ae4:	0f 92       	push	r0
    2ae6:	2f 93       	push	r18
    2ae8:	3f 93       	push	r19
    2aea:	4f 93       	push	r20
    2aec:	5f 93       	push	r21
    2aee:	6f 93       	push	r22
    2af0:	7f 93       	push	r23
    2af2:	8f 93       	push	r24
    2af4:	9f 93       	push	r25
    2af6:	af 93       	push	r26
    2af8:	bf 93       	push	r27
    2afa:	ef 93       	push	r30
    2afc:	ff 93       	push	r31
    2afe:	cf 93       	push	r28
    2b00:	df 93       	push	r29
    2b02:	cd b7       	in	r28, 0x3d	; 61
    2b04:	de b7       	in	r29, 0x3e	; 62
    2b06:	80 91 40 22 	lds	r24, 0x2240	; 0x802240 <tc_tcc0_ccd_callback>
    2b0a:	90 91 41 22 	lds	r25, 0x2241	; 0x802241 <tc_tcc0_ccd_callback+0x1>
    2b0e:	89 2b       	or	r24, r25
    2b10:	31 f0       	breq	.+12     	; 0x2b1e <__vector_19+0x4a>
    2b12:	80 91 40 22 	lds	r24, 0x2240	; 0x802240 <tc_tcc0_ccd_callback>
    2b16:	90 91 41 22 	lds	r25, 0x2241	; 0x802241 <tc_tcc0_ccd_callback+0x1>
    2b1a:	fc 01       	movw	r30, r24
    2b1c:	19 95       	eicall
    2b1e:	00 00       	nop
    2b20:	df 91       	pop	r29
    2b22:	cf 91       	pop	r28
    2b24:	ff 91       	pop	r31
    2b26:	ef 91       	pop	r30
    2b28:	bf 91       	pop	r27
    2b2a:	af 91       	pop	r26
    2b2c:	9f 91       	pop	r25
    2b2e:	8f 91       	pop	r24
    2b30:	7f 91       	pop	r23
    2b32:	6f 91       	pop	r22
    2b34:	5f 91       	pop	r21
    2b36:	4f 91       	pop	r20
    2b38:	3f 91       	pop	r19
    2b3a:	2f 91       	pop	r18
    2b3c:	0f 90       	pop	r0
    2b3e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2b42:	0f 90       	pop	r0
    2b44:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2b48:	0f 90       	pop	r0
    2b4a:	1f 90       	pop	r1
    2b4c:	18 95       	reti

00002b4e <__vector_20>:
    2b4e:	1f 92       	push	r1
    2b50:	0f 92       	push	r0
    2b52:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2b56:	0f 92       	push	r0
    2b58:	11 24       	eor	r1, r1
    2b5a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2b5e:	0f 92       	push	r0
    2b60:	2f 93       	push	r18
    2b62:	3f 93       	push	r19
    2b64:	4f 93       	push	r20
    2b66:	5f 93       	push	r21
    2b68:	6f 93       	push	r22
    2b6a:	7f 93       	push	r23
    2b6c:	8f 93       	push	r24
    2b6e:	9f 93       	push	r25
    2b70:	af 93       	push	r26
    2b72:	bf 93       	push	r27
    2b74:	ef 93       	push	r30
    2b76:	ff 93       	push	r31
    2b78:	cf 93       	push	r28
    2b7a:	df 93       	push	r29
    2b7c:	cd b7       	in	r28, 0x3d	; 61
    2b7e:	de b7       	in	r29, 0x3e	; 62
    2b80:	80 91 42 22 	lds	r24, 0x2242	; 0x802242 <tc_tcc1_ovf_callback>
    2b84:	90 91 43 22 	lds	r25, 0x2243	; 0x802243 <tc_tcc1_ovf_callback+0x1>
    2b88:	89 2b       	or	r24, r25
    2b8a:	31 f0       	breq	.+12     	; 0x2b98 <__vector_20+0x4a>
    2b8c:	80 91 42 22 	lds	r24, 0x2242	; 0x802242 <tc_tcc1_ovf_callback>
    2b90:	90 91 43 22 	lds	r25, 0x2243	; 0x802243 <tc_tcc1_ovf_callback+0x1>
    2b94:	fc 01       	movw	r30, r24
    2b96:	19 95       	eicall
    2b98:	00 00       	nop
    2b9a:	df 91       	pop	r29
    2b9c:	cf 91       	pop	r28
    2b9e:	ff 91       	pop	r31
    2ba0:	ef 91       	pop	r30
    2ba2:	bf 91       	pop	r27
    2ba4:	af 91       	pop	r26
    2ba6:	9f 91       	pop	r25
    2ba8:	8f 91       	pop	r24
    2baa:	7f 91       	pop	r23
    2bac:	6f 91       	pop	r22
    2bae:	5f 91       	pop	r21
    2bb0:	4f 91       	pop	r20
    2bb2:	3f 91       	pop	r19
    2bb4:	2f 91       	pop	r18
    2bb6:	0f 90       	pop	r0
    2bb8:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2bbc:	0f 90       	pop	r0
    2bbe:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2bc2:	0f 90       	pop	r0
    2bc4:	1f 90       	pop	r1
    2bc6:	18 95       	reti

00002bc8 <__vector_21>:
    2bc8:	1f 92       	push	r1
    2bca:	0f 92       	push	r0
    2bcc:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2bd0:	0f 92       	push	r0
    2bd2:	11 24       	eor	r1, r1
    2bd4:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2bd8:	0f 92       	push	r0
    2bda:	2f 93       	push	r18
    2bdc:	3f 93       	push	r19
    2bde:	4f 93       	push	r20
    2be0:	5f 93       	push	r21
    2be2:	6f 93       	push	r22
    2be4:	7f 93       	push	r23
    2be6:	8f 93       	push	r24
    2be8:	9f 93       	push	r25
    2bea:	af 93       	push	r26
    2bec:	bf 93       	push	r27
    2bee:	ef 93       	push	r30
    2bf0:	ff 93       	push	r31
    2bf2:	cf 93       	push	r28
    2bf4:	df 93       	push	r29
    2bf6:	cd b7       	in	r28, 0x3d	; 61
    2bf8:	de b7       	in	r29, 0x3e	; 62
    2bfa:	80 91 44 22 	lds	r24, 0x2244	; 0x802244 <tc_tcc1_err_callback>
    2bfe:	90 91 45 22 	lds	r25, 0x2245	; 0x802245 <tc_tcc1_err_callback+0x1>
    2c02:	89 2b       	or	r24, r25
    2c04:	31 f0       	breq	.+12     	; 0x2c12 <__vector_21+0x4a>
    2c06:	80 91 44 22 	lds	r24, 0x2244	; 0x802244 <tc_tcc1_err_callback>
    2c0a:	90 91 45 22 	lds	r25, 0x2245	; 0x802245 <tc_tcc1_err_callback+0x1>
    2c0e:	fc 01       	movw	r30, r24
    2c10:	19 95       	eicall
    2c12:	00 00       	nop
    2c14:	df 91       	pop	r29
    2c16:	cf 91       	pop	r28
    2c18:	ff 91       	pop	r31
    2c1a:	ef 91       	pop	r30
    2c1c:	bf 91       	pop	r27
    2c1e:	af 91       	pop	r26
    2c20:	9f 91       	pop	r25
    2c22:	8f 91       	pop	r24
    2c24:	7f 91       	pop	r23
    2c26:	6f 91       	pop	r22
    2c28:	5f 91       	pop	r21
    2c2a:	4f 91       	pop	r20
    2c2c:	3f 91       	pop	r19
    2c2e:	2f 91       	pop	r18
    2c30:	0f 90       	pop	r0
    2c32:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2c36:	0f 90       	pop	r0
    2c38:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2c3c:	0f 90       	pop	r0
    2c3e:	1f 90       	pop	r1
    2c40:	18 95       	reti

00002c42 <__vector_22>:
    2c42:	1f 92       	push	r1
    2c44:	0f 92       	push	r0
    2c46:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2c4a:	0f 92       	push	r0
    2c4c:	11 24       	eor	r1, r1
    2c4e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2c52:	0f 92       	push	r0
    2c54:	2f 93       	push	r18
    2c56:	3f 93       	push	r19
    2c58:	4f 93       	push	r20
    2c5a:	5f 93       	push	r21
    2c5c:	6f 93       	push	r22
    2c5e:	7f 93       	push	r23
    2c60:	8f 93       	push	r24
    2c62:	9f 93       	push	r25
    2c64:	af 93       	push	r26
    2c66:	bf 93       	push	r27
    2c68:	ef 93       	push	r30
    2c6a:	ff 93       	push	r31
    2c6c:	cf 93       	push	r28
    2c6e:	df 93       	push	r29
    2c70:	cd b7       	in	r28, 0x3d	; 61
    2c72:	de b7       	in	r29, 0x3e	; 62
    2c74:	80 91 46 22 	lds	r24, 0x2246	; 0x802246 <tc_tcc1_cca_callback>
    2c78:	90 91 47 22 	lds	r25, 0x2247	; 0x802247 <tc_tcc1_cca_callback+0x1>
    2c7c:	89 2b       	or	r24, r25
    2c7e:	31 f0       	breq	.+12     	; 0x2c8c <__vector_22+0x4a>
    2c80:	80 91 46 22 	lds	r24, 0x2246	; 0x802246 <tc_tcc1_cca_callback>
    2c84:	90 91 47 22 	lds	r25, 0x2247	; 0x802247 <tc_tcc1_cca_callback+0x1>
    2c88:	fc 01       	movw	r30, r24
    2c8a:	19 95       	eicall
    2c8c:	00 00       	nop
    2c8e:	df 91       	pop	r29
    2c90:	cf 91       	pop	r28
    2c92:	ff 91       	pop	r31
    2c94:	ef 91       	pop	r30
    2c96:	bf 91       	pop	r27
    2c98:	af 91       	pop	r26
    2c9a:	9f 91       	pop	r25
    2c9c:	8f 91       	pop	r24
    2c9e:	7f 91       	pop	r23
    2ca0:	6f 91       	pop	r22
    2ca2:	5f 91       	pop	r21
    2ca4:	4f 91       	pop	r20
    2ca6:	3f 91       	pop	r19
    2ca8:	2f 91       	pop	r18
    2caa:	0f 90       	pop	r0
    2cac:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2cb0:	0f 90       	pop	r0
    2cb2:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2cb6:	0f 90       	pop	r0
    2cb8:	1f 90       	pop	r1
    2cba:	18 95       	reti

00002cbc <__vector_23>:
    2cbc:	1f 92       	push	r1
    2cbe:	0f 92       	push	r0
    2cc0:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2cc4:	0f 92       	push	r0
    2cc6:	11 24       	eor	r1, r1
    2cc8:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2ccc:	0f 92       	push	r0
    2cce:	2f 93       	push	r18
    2cd0:	3f 93       	push	r19
    2cd2:	4f 93       	push	r20
    2cd4:	5f 93       	push	r21
    2cd6:	6f 93       	push	r22
    2cd8:	7f 93       	push	r23
    2cda:	8f 93       	push	r24
    2cdc:	9f 93       	push	r25
    2cde:	af 93       	push	r26
    2ce0:	bf 93       	push	r27
    2ce2:	ef 93       	push	r30
    2ce4:	ff 93       	push	r31
    2ce6:	cf 93       	push	r28
    2ce8:	df 93       	push	r29
    2cea:	cd b7       	in	r28, 0x3d	; 61
    2cec:	de b7       	in	r29, 0x3e	; 62
    2cee:	80 91 48 22 	lds	r24, 0x2248	; 0x802248 <tc_tcc1_ccb_callback>
    2cf2:	90 91 49 22 	lds	r25, 0x2249	; 0x802249 <tc_tcc1_ccb_callback+0x1>
    2cf6:	89 2b       	or	r24, r25
    2cf8:	31 f0       	breq	.+12     	; 0x2d06 <__vector_23+0x4a>
    2cfa:	80 91 48 22 	lds	r24, 0x2248	; 0x802248 <tc_tcc1_ccb_callback>
    2cfe:	90 91 49 22 	lds	r25, 0x2249	; 0x802249 <tc_tcc1_ccb_callback+0x1>
    2d02:	fc 01       	movw	r30, r24
    2d04:	19 95       	eicall
    2d06:	00 00       	nop
    2d08:	df 91       	pop	r29
    2d0a:	cf 91       	pop	r28
    2d0c:	ff 91       	pop	r31
    2d0e:	ef 91       	pop	r30
    2d10:	bf 91       	pop	r27
    2d12:	af 91       	pop	r26
    2d14:	9f 91       	pop	r25
    2d16:	8f 91       	pop	r24
    2d18:	7f 91       	pop	r23
    2d1a:	6f 91       	pop	r22
    2d1c:	5f 91       	pop	r21
    2d1e:	4f 91       	pop	r20
    2d20:	3f 91       	pop	r19
    2d22:	2f 91       	pop	r18
    2d24:	0f 90       	pop	r0
    2d26:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2d2a:	0f 90       	pop	r0
    2d2c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2d30:	0f 90       	pop	r0
    2d32:	1f 90       	pop	r1
    2d34:	18 95       	reti

00002d36 <__vector_77>:
    2d36:	1f 92       	push	r1
    2d38:	0f 92       	push	r0
    2d3a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2d3e:	0f 92       	push	r0
    2d40:	11 24       	eor	r1, r1
    2d42:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2d46:	0f 92       	push	r0
    2d48:	2f 93       	push	r18
    2d4a:	3f 93       	push	r19
    2d4c:	4f 93       	push	r20
    2d4e:	5f 93       	push	r21
    2d50:	6f 93       	push	r22
    2d52:	7f 93       	push	r23
    2d54:	8f 93       	push	r24
    2d56:	9f 93       	push	r25
    2d58:	af 93       	push	r26
    2d5a:	bf 93       	push	r27
    2d5c:	ef 93       	push	r30
    2d5e:	ff 93       	push	r31
    2d60:	cf 93       	push	r28
    2d62:	df 93       	push	r29
    2d64:	cd b7       	in	r28, 0x3d	; 61
    2d66:	de b7       	in	r29, 0x3e	; 62
    2d68:	80 91 4a 22 	lds	r24, 0x224A	; 0x80224a <tc_tcd0_ovf_callback>
    2d6c:	90 91 4b 22 	lds	r25, 0x224B	; 0x80224b <tc_tcd0_ovf_callback+0x1>
    2d70:	89 2b       	or	r24, r25
    2d72:	31 f0       	breq	.+12     	; 0x2d80 <__vector_77+0x4a>
    2d74:	80 91 4a 22 	lds	r24, 0x224A	; 0x80224a <tc_tcd0_ovf_callback>
    2d78:	90 91 4b 22 	lds	r25, 0x224B	; 0x80224b <tc_tcd0_ovf_callback+0x1>
    2d7c:	fc 01       	movw	r30, r24
    2d7e:	19 95       	eicall
    2d80:	00 00       	nop
    2d82:	df 91       	pop	r29
    2d84:	cf 91       	pop	r28
    2d86:	ff 91       	pop	r31
    2d88:	ef 91       	pop	r30
    2d8a:	bf 91       	pop	r27
    2d8c:	af 91       	pop	r26
    2d8e:	9f 91       	pop	r25
    2d90:	8f 91       	pop	r24
    2d92:	7f 91       	pop	r23
    2d94:	6f 91       	pop	r22
    2d96:	5f 91       	pop	r21
    2d98:	4f 91       	pop	r20
    2d9a:	3f 91       	pop	r19
    2d9c:	2f 91       	pop	r18
    2d9e:	0f 90       	pop	r0
    2da0:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2da4:	0f 90       	pop	r0
    2da6:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2daa:	0f 90       	pop	r0
    2dac:	1f 90       	pop	r1
    2dae:	18 95       	reti

00002db0 <__vector_78>:
    2db0:	1f 92       	push	r1
    2db2:	0f 92       	push	r0
    2db4:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2db8:	0f 92       	push	r0
    2dba:	11 24       	eor	r1, r1
    2dbc:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2dc0:	0f 92       	push	r0
    2dc2:	2f 93       	push	r18
    2dc4:	3f 93       	push	r19
    2dc6:	4f 93       	push	r20
    2dc8:	5f 93       	push	r21
    2dca:	6f 93       	push	r22
    2dcc:	7f 93       	push	r23
    2dce:	8f 93       	push	r24
    2dd0:	9f 93       	push	r25
    2dd2:	af 93       	push	r26
    2dd4:	bf 93       	push	r27
    2dd6:	ef 93       	push	r30
    2dd8:	ff 93       	push	r31
    2dda:	cf 93       	push	r28
    2ddc:	df 93       	push	r29
    2dde:	cd b7       	in	r28, 0x3d	; 61
    2de0:	de b7       	in	r29, 0x3e	; 62
    2de2:	80 91 4c 22 	lds	r24, 0x224C	; 0x80224c <tc_tcd0_err_callback>
    2de6:	90 91 4d 22 	lds	r25, 0x224D	; 0x80224d <tc_tcd0_err_callback+0x1>
    2dea:	89 2b       	or	r24, r25
    2dec:	31 f0       	breq	.+12     	; 0x2dfa <__vector_78+0x4a>
    2dee:	80 91 4c 22 	lds	r24, 0x224C	; 0x80224c <tc_tcd0_err_callback>
    2df2:	90 91 4d 22 	lds	r25, 0x224D	; 0x80224d <tc_tcd0_err_callback+0x1>
    2df6:	fc 01       	movw	r30, r24
    2df8:	19 95       	eicall
    2dfa:	00 00       	nop
    2dfc:	df 91       	pop	r29
    2dfe:	cf 91       	pop	r28
    2e00:	ff 91       	pop	r31
    2e02:	ef 91       	pop	r30
    2e04:	bf 91       	pop	r27
    2e06:	af 91       	pop	r26
    2e08:	9f 91       	pop	r25
    2e0a:	8f 91       	pop	r24
    2e0c:	7f 91       	pop	r23
    2e0e:	6f 91       	pop	r22
    2e10:	5f 91       	pop	r21
    2e12:	4f 91       	pop	r20
    2e14:	3f 91       	pop	r19
    2e16:	2f 91       	pop	r18
    2e18:	0f 90       	pop	r0
    2e1a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2e1e:	0f 90       	pop	r0
    2e20:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2e24:	0f 90       	pop	r0
    2e26:	1f 90       	pop	r1
    2e28:	18 95       	reti

00002e2a <__vector_79>:
    2e2a:	1f 92       	push	r1
    2e2c:	0f 92       	push	r0
    2e2e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2e32:	0f 92       	push	r0
    2e34:	11 24       	eor	r1, r1
    2e36:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2e3a:	0f 92       	push	r0
    2e3c:	2f 93       	push	r18
    2e3e:	3f 93       	push	r19
    2e40:	4f 93       	push	r20
    2e42:	5f 93       	push	r21
    2e44:	6f 93       	push	r22
    2e46:	7f 93       	push	r23
    2e48:	8f 93       	push	r24
    2e4a:	9f 93       	push	r25
    2e4c:	af 93       	push	r26
    2e4e:	bf 93       	push	r27
    2e50:	ef 93       	push	r30
    2e52:	ff 93       	push	r31
    2e54:	cf 93       	push	r28
    2e56:	df 93       	push	r29
    2e58:	cd b7       	in	r28, 0x3d	; 61
    2e5a:	de b7       	in	r29, 0x3e	; 62
    2e5c:	80 91 4e 22 	lds	r24, 0x224E	; 0x80224e <tc_tcd0_cca_callback>
    2e60:	90 91 4f 22 	lds	r25, 0x224F	; 0x80224f <tc_tcd0_cca_callback+0x1>
    2e64:	89 2b       	or	r24, r25
    2e66:	31 f0       	breq	.+12     	; 0x2e74 <__vector_79+0x4a>
    2e68:	80 91 4e 22 	lds	r24, 0x224E	; 0x80224e <tc_tcd0_cca_callback>
    2e6c:	90 91 4f 22 	lds	r25, 0x224F	; 0x80224f <tc_tcd0_cca_callback+0x1>
    2e70:	fc 01       	movw	r30, r24
    2e72:	19 95       	eicall
    2e74:	00 00       	nop
    2e76:	df 91       	pop	r29
    2e78:	cf 91       	pop	r28
    2e7a:	ff 91       	pop	r31
    2e7c:	ef 91       	pop	r30
    2e7e:	bf 91       	pop	r27
    2e80:	af 91       	pop	r26
    2e82:	9f 91       	pop	r25
    2e84:	8f 91       	pop	r24
    2e86:	7f 91       	pop	r23
    2e88:	6f 91       	pop	r22
    2e8a:	5f 91       	pop	r21
    2e8c:	4f 91       	pop	r20
    2e8e:	3f 91       	pop	r19
    2e90:	2f 91       	pop	r18
    2e92:	0f 90       	pop	r0
    2e94:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2e98:	0f 90       	pop	r0
    2e9a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2e9e:	0f 90       	pop	r0
    2ea0:	1f 90       	pop	r1
    2ea2:	18 95       	reti

00002ea4 <__vector_80>:
    2ea4:	1f 92       	push	r1
    2ea6:	0f 92       	push	r0
    2ea8:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2eac:	0f 92       	push	r0
    2eae:	11 24       	eor	r1, r1
    2eb0:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2eb4:	0f 92       	push	r0
    2eb6:	2f 93       	push	r18
    2eb8:	3f 93       	push	r19
    2eba:	4f 93       	push	r20
    2ebc:	5f 93       	push	r21
    2ebe:	6f 93       	push	r22
    2ec0:	7f 93       	push	r23
    2ec2:	8f 93       	push	r24
    2ec4:	9f 93       	push	r25
    2ec6:	af 93       	push	r26
    2ec8:	bf 93       	push	r27
    2eca:	ef 93       	push	r30
    2ecc:	ff 93       	push	r31
    2ece:	cf 93       	push	r28
    2ed0:	df 93       	push	r29
    2ed2:	cd b7       	in	r28, 0x3d	; 61
    2ed4:	de b7       	in	r29, 0x3e	; 62
    2ed6:	80 91 50 22 	lds	r24, 0x2250	; 0x802250 <tc_tcd0_ccb_callback>
    2eda:	90 91 51 22 	lds	r25, 0x2251	; 0x802251 <tc_tcd0_ccb_callback+0x1>
    2ede:	89 2b       	or	r24, r25
    2ee0:	31 f0       	breq	.+12     	; 0x2eee <__vector_80+0x4a>
    2ee2:	80 91 50 22 	lds	r24, 0x2250	; 0x802250 <tc_tcd0_ccb_callback>
    2ee6:	90 91 51 22 	lds	r25, 0x2251	; 0x802251 <tc_tcd0_ccb_callback+0x1>
    2eea:	fc 01       	movw	r30, r24
    2eec:	19 95       	eicall
    2eee:	00 00       	nop
    2ef0:	df 91       	pop	r29
    2ef2:	cf 91       	pop	r28
    2ef4:	ff 91       	pop	r31
    2ef6:	ef 91       	pop	r30
    2ef8:	bf 91       	pop	r27
    2efa:	af 91       	pop	r26
    2efc:	9f 91       	pop	r25
    2efe:	8f 91       	pop	r24
    2f00:	7f 91       	pop	r23
    2f02:	6f 91       	pop	r22
    2f04:	5f 91       	pop	r21
    2f06:	4f 91       	pop	r20
    2f08:	3f 91       	pop	r19
    2f0a:	2f 91       	pop	r18
    2f0c:	0f 90       	pop	r0
    2f0e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2f12:	0f 90       	pop	r0
    2f14:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2f18:	0f 90       	pop	r0
    2f1a:	1f 90       	pop	r1
    2f1c:	18 95       	reti

00002f1e <__vector_81>:
    2f1e:	1f 92       	push	r1
    2f20:	0f 92       	push	r0
    2f22:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2f26:	0f 92       	push	r0
    2f28:	11 24       	eor	r1, r1
    2f2a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2f2e:	0f 92       	push	r0
    2f30:	2f 93       	push	r18
    2f32:	3f 93       	push	r19
    2f34:	4f 93       	push	r20
    2f36:	5f 93       	push	r21
    2f38:	6f 93       	push	r22
    2f3a:	7f 93       	push	r23
    2f3c:	8f 93       	push	r24
    2f3e:	9f 93       	push	r25
    2f40:	af 93       	push	r26
    2f42:	bf 93       	push	r27
    2f44:	ef 93       	push	r30
    2f46:	ff 93       	push	r31
    2f48:	cf 93       	push	r28
    2f4a:	df 93       	push	r29
    2f4c:	cd b7       	in	r28, 0x3d	; 61
    2f4e:	de b7       	in	r29, 0x3e	; 62
    2f50:	80 91 52 22 	lds	r24, 0x2252	; 0x802252 <tc_tcd0_ccc_callback>
    2f54:	90 91 53 22 	lds	r25, 0x2253	; 0x802253 <tc_tcd0_ccc_callback+0x1>
    2f58:	89 2b       	or	r24, r25
    2f5a:	31 f0       	breq	.+12     	; 0x2f68 <__vector_81+0x4a>
    2f5c:	80 91 52 22 	lds	r24, 0x2252	; 0x802252 <tc_tcd0_ccc_callback>
    2f60:	90 91 53 22 	lds	r25, 0x2253	; 0x802253 <tc_tcd0_ccc_callback+0x1>
    2f64:	fc 01       	movw	r30, r24
    2f66:	19 95       	eicall
    2f68:	00 00       	nop
    2f6a:	df 91       	pop	r29
    2f6c:	cf 91       	pop	r28
    2f6e:	ff 91       	pop	r31
    2f70:	ef 91       	pop	r30
    2f72:	bf 91       	pop	r27
    2f74:	af 91       	pop	r26
    2f76:	9f 91       	pop	r25
    2f78:	8f 91       	pop	r24
    2f7a:	7f 91       	pop	r23
    2f7c:	6f 91       	pop	r22
    2f7e:	5f 91       	pop	r21
    2f80:	4f 91       	pop	r20
    2f82:	3f 91       	pop	r19
    2f84:	2f 91       	pop	r18
    2f86:	0f 90       	pop	r0
    2f88:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2f8c:	0f 90       	pop	r0
    2f8e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2f92:	0f 90       	pop	r0
    2f94:	1f 90       	pop	r1
    2f96:	18 95       	reti

00002f98 <__vector_82>:
    2f98:	1f 92       	push	r1
    2f9a:	0f 92       	push	r0
    2f9c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    2fa0:	0f 92       	push	r0
    2fa2:	11 24       	eor	r1, r1
    2fa4:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    2fa8:	0f 92       	push	r0
    2faa:	2f 93       	push	r18
    2fac:	3f 93       	push	r19
    2fae:	4f 93       	push	r20
    2fb0:	5f 93       	push	r21
    2fb2:	6f 93       	push	r22
    2fb4:	7f 93       	push	r23
    2fb6:	8f 93       	push	r24
    2fb8:	9f 93       	push	r25
    2fba:	af 93       	push	r26
    2fbc:	bf 93       	push	r27
    2fbe:	ef 93       	push	r30
    2fc0:	ff 93       	push	r31
    2fc2:	cf 93       	push	r28
    2fc4:	df 93       	push	r29
    2fc6:	cd b7       	in	r28, 0x3d	; 61
    2fc8:	de b7       	in	r29, 0x3e	; 62
    2fca:	80 91 54 22 	lds	r24, 0x2254	; 0x802254 <tc_tcd0_ccd_callback>
    2fce:	90 91 55 22 	lds	r25, 0x2255	; 0x802255 <tc_tcd0_ccd_callback+0x1>
    2fd2:	89 2b       	or	r24, r25
    2fd4:	31 f0       	breq	.+12     	; 0x2fe2 <__vector_82+0x4a>
    2fd6:	80 91 54 22 	lds	r24, 0x2254	; 0x802254 <tc_tcd0_ccd_callback>
    2fda:	90 91 55 22 	lds	r25, 0x2255	; 0x802255 <tc_tcd0_ccd_callback+0x1>
    2fde:	fc 01       	movw	r30, r24
    2fe0:	19 95       	eicall
    2fe2:	00 00       	nop
    2fe4:	df 91       	pop	r29
    2fe6:	cf 91       	pop	r28
    2fe8:	ff 91       	pop	r31
    2fea:	ef 91       	pop	r30
    2fec:	bf 91       	pop	r27
    2fee:	af 91       	pop	r26
    2ff0:	9f 91       	pop	r25
    2ff2:	8f 91       	pop	r24
    2ff4:	7f 91       	pop	r23
    2ff6:	6f 91       	pop	r22
    2ff8:	5f 91       	pop	r21
    2ffa:	4f 91       	pop	r20
    2ffc:	3f 91       	pop	r19
    2ffe:	2f 91       	pop	r18
    3000:	0f 90       	pop	r0
    3002:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    3006:	0f 90       	pop	r0
    3008:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    300c:	0f 90       	pop	r0
    300e:	1f 90       	pop	r1
    3010:	18 95       	reti

00003012 <__vector_47>:
    3012:	1f 92       	push	r1
    3014:	0f 92       	push	r0
    3016:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    301a:	0f 92       	push	r0
    301c:	11 24       	eor	r1, r1
    301e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    3022:	0f 92       	push	r0
    3024:	2f 93       	push	r18
    3026:	3f 93       	push	r19
    3028:	4f 93       	push	r20
    302a:	5f 93       	push	r21
    302c:	6f 93       	push	r22
    302e:	7f 93       	push	r23
    3030:	8f 93       	push	r24
    3032:	9f 93       	push	r25
    3034:	af 93       	push	r26
    3036:	bf 93       	push	r27
    3038:	ef 93       	push	r30
    303a:	ff 93       	push	r31
    303c:	cf 93       	push	r28
    303e:	df 93       	push	r29
    3040:	cd b7       	in	r28, 0x3d	; 61
    3042:	de b7       	in	r29, 0x3e	; 62
    3044:	80 91 56 22 	lds	r24, 0x2256	; 0x802256 <tc_tce0_ovf_callback>
    3048:	90 91 57 22 	lds	r25, 0x2257	; 0x802257 <tc_tce0_ovf_callback+0x1>
    304c:	89 2b       	or	r24, r25
    304e:	31 f0       	breq	.+12     	; 0x305c <__vector_47+0x4a>
    3050:	80 91 56 22 	lds	r24, 0x2256	; 0x802256 <tc_tce0_ovf_callback>
    3054:	90 91 57 22 	lds	r25, 0x2257	; 0x802257 <tc_tce0_ovf_callback+0x1>
    3058:	fc 01       	movw	r30, r24
    305a:	19 95       	eicall
    305c:	00 00       	nop
    305e:	df 91       	pop	r29
    3060:	cf 91       	pop	r28
    3062:	ff 91       	pop	r31
    3064:	ef 91       	pop	r30
    3066:	bf 91       	pop	r27
    3068:	af 91       	pop	r26
    306a:	9f 91       	pop	r25
    306c:	8f 91       	pop	r24
    306e:	7f 91       	pop	r23
    3070:	6f 91       	pop	r22
    3072:	5f 91       	pop	r21
    3074:	4f 91       	pop	r20
    3076:	3f 91       	pop	r19
    3078:	2f 91       	pop	r18
    307a:	0f 90       	pop	r0
    307c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    3080:	0f 90       	pop	r0
    3082:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    3086:	0f 90       	pop	r0
    3088:	1f 90       	pop	r1
    308a:	18 95       	reti

0000308c <__vector_48>:
    308c:	1f 92       	push	r1
    308e:	0f 92       	push	r0
    3090:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    3094:	0f 92       	push	r0
    3096:	11 24       	eor	r1, r1
    3098:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    309c:	0f 92       	push	r0
    309e:	2f 93       	push	r18
    30a0:	3f 93       	push	r19
    30a2:	4f 93       	push	r20
    30a4:	5f 93       	push	r21
    30a6:	6f 93       	push	r22
    30a8:	7f 93       	push	r23
    30aa:	8f 93       	push	r24
    30ac:	9f 93       	push	r25
    30ae:	af 93       	push	r26
    30b0:	bf 93       	push	r27
    30b2:	ef 93       	push	r30
    30b4:	ff 93       	push	r31
    30b6:	cf 93       	push	r28
    30b8:	df 93       	push	r29
    30ba:	cd b7       	in	r28, 0x3d	; 61
    30bc:	de b7       	in	r29, 0x3e	; 62
    30be:	80 91 58 22 	lds	r24, 0x2258	; 0x802258 <tc_tce0_err_callback>
    30c2:	90 91 59 22 	lds	r25, 0x2259	; 0x802259 <tc_tce0_err_callback+0x1>
    30c6:	89 2b       	or	r24, r25
    30c8:	31 f0       	breq	.+12     	; 0x30d6 <__vector_48+0x4a>
    30ca:	80 91 58 22 	lds	r24, 0x2258	; 0x802258 <tc_tce0_err_callback>
    30ce:	90 91 59 22 	lds	r25, 0x2259	; 0x802259 <tc_tce0_err_callback+0x1>
    30d2:	fc 01       	movw	r30, r24
    30d4:	19 95       	eicall
    30d6:	00 00       	nop
    30d8:	df 91       	pop	r29
    30da:	cf 91       	pop	r28
    30dc:	ff 91       	pop	r31
    30de:	ef 91       	pop	r30
    30e0:	bf 91       	pop	r27
    30e2:	af 91       	pop	r26
    30e4:	9f 91       	pop	r25
    30e6:	8f 91       	pop	r24
    30e8:	7f 91       	pop	r23
    30ea:	6f 91       	pop	r22
    30ec:	5f 91       	pop	r21
    30ee:	4f 91       	pop	r20
    30f0:	3f 91       	pop	r19
    30f2:	2f 91       	pop	r18
    30f4:	0f 90       	pop	r0
    30f6:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    30fa:	0f 90       	pop	r0
    30fc:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    3100:	0f 90       	pop	r0
    3102:	1f 90       	pop	r1
    3104:	18 95       	reti

00003106 <__vector_49>:
    3106:	1f 92       	push	r1
    3108:	0f 92       	push	r0
    310a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    310e:	0f 92       	push	r0
    3110:	11 24       	eor	r1, r1
    3112:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    3116:	0f 92       	push	r0
    3118:	2f 93       	push	r18
    311a:	3f 93       	push	r19
    311c:	4f 93       	push	r20
    311e:	5f 93       	push	r21
    3120:	6f 93       	push	r22
    3122:	7f 93       	push	r23
    3124:	8f 93       	push	r24
    3126:	9f 93       	push	r25
    3128:	af 93       	push	r26
    312a:	bf 93       	push	r27
    312c:	ef 93       	push	r30
    312e:	ff 93       	push	r31
    3130:	cf 93       	push	r28
    3132:	df 93       	push	r29
    3134:	cd b7       	in	r28, 0x3d	; 61
    3136:	de b7       	in	r29, 0x3e	; 62
    3138:	80 91 5a 22 	lds	r24, 0x225A	; 0x80225a <tc_tce0_cca_callback>
    313c:	90 91 5b 22 	lds	r25, 0x225B	; 0x80225b <tc_tce0_cca_callback+0x1>
    3140:	89 2b       	or	r24, r25
    3142:	31 f0       	breq	.+12     	; 0x3150 <__vector_49+0x4a>
    3144:	80 91 5a 22 	lds	r24, 0x225A	; 0x80225a <tc_tce0_cca_callback>
    3148:	90 91 5b 22 	lds	r25, 0x225B	; 0x80225b <tc_tce0_cca_callback+0x1>
    314c:	fc 01       	movw	r30, r24
    314e:	19 95       	eicall
    3150:	00 00       	nop
    3152:	df 91       	pop	r29
    3154:	cf 91       	pop	r28
    3156:	ff 91       	pop	r31
    3158:	ef 91       	pop	r30
    315a:	bf 91       	pop	r27
    315c:	af 91       	pop	r26
    315e:	9f 91       	pop	r25
    3160:	8f 91       	pop	r24
    3162:	7f 91       	pop	r23
    3164:	6f 91       	pop	r22
    3166:	5f 91       	pop	r21
    3168:	4f 91       	pop	r20
    316a:	3f 91       	pop	r19
    316c:	2f 91       	pop	r18
    316e:	0f 90       	pop	r0
    3170:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    3174:	0f 90       	pop	r0
    3176:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    317a:	0f 90       	pop	r0
    317c:	1f 90       	pop	r1
    317e:	18 95       	reti

00003180 <__vector_50>:
    3180:	1f 92       	push	r1
    3182:	0f 92       	push	r0
    3184:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    3188:	0f 92       	push	r0
    318a:	11 24       	eor	r1, r1
    318c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    3190:	0f 92       	push	r0
    3192:	2f 93       	push	r18
    3194:	3f 93       	push	r19
    3196:	4f 93       	push	r20
    3198:	5f 93       	push	r21
    319a:	6f 93       	push	r22
    319c:	7f 93       	push	r23
    319e:	8f 93       	push	r24
    31a0:	9f 93       	push	r25
    31a2:	af 93       	push	r26
    31a4:	bf 93       	push	r27
    31a6:	ef 93       	push	r30
    31a8:	ff 93       	push	r31
    31aa:	cf 93       	push	r28
    31ac:	df 93       	push	r29
    31ae:	cd b7       	in	r28, 0x3d	; 61
    31b0:	de b7       	in	r29, 0x3e	; 62
    31b2:	80 91 5c 22 	lds	r24, 0x225C	; 0x80225c <tc_tce0_ccb_callback>
    31b6:	90 91 5d 22 	lds	r25, 0x225D	; 0x80225d <tc_tce0_ccb_callback+0x1>
    31ba:	89 2b       	or	r24, r25
    31bc:	31 f0       	breq	.+12     	; 0x31ca <__vector_50+0x4a>
    31be:	80 91 5c 22 	lds	r24, 0x225C	; 0x80225c <tc_tce0_ccb_callback>
    31c2:	90 91 5d 22 	lds	r25, 0x225D	; 0x80225d <tc_tce0_ccb_callback+0x1>
    31c6:	fc 01       	movw	r30, r24
    31c8:	19 95       	eicall
    31ca:	00 00       	nop
    31cc:	df 91       	pop	r29
    31ce:	cf 91       	pop	r28
    31d0:	ff 91       	pop	r31
    31d2:	ef 91       	pop	r30
    31d4:	bf 91       	pop	r27
    31d6:	af 91       	pop	r26
    31d8:	9f 91       	pop	r25
    31da:	8f 91       	pop	r24
    31dc:	7f 91       	pop	r23
    31de:	6f 91       	pop	r22
    31e0:	5f 91       	pop	r21
    31e2:	4f 91       	pop	r20
    31e4:	3f 91       	pop	r19
    31e6:	2f 91       	pop	r18
    31e8:	0f 90       	pop	r0
    31ea:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    31ee:	0f 90       	pop	r0
    31f0:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    31f4:	0f 90       	pop	r0
    31f6:	1f 90       	pop	r1
    31f8:	18 95       	reti

000031fa <__vector_51>:
    31fa:	1f 92       	push	r1
    31fc:	0f 92       	push	r0
    31fe:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    3202:	0f 92       	push	r0
    3204:	11 24       	eor	r1, r1
    3206:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    320a:	0f 92       	push	r0
    320c:	2f 93       	push	r18
    320e:	3f 93       	push	r19
    3210:	4f 93       	push	r20
    3212:	5f 93       	push	r21
    3214:	6f 93       	push	r22
    3216:	7f 93       	push	r23
    3218:	8f 93       	push	r24
    321a:	9f 93       	push	r25
    321c:	af 93       	push	r26
    321e:	bf 93       	push	r27
    3220:	ef 93       	push	r30
    3222:	ff 93       	push	r31
    3224:	cf 93       	push	r28
    3226:	df 93       	push	r29
    3228:	cd b7       	in	r28, 0x3d	; 61
    322a:	de b7       	in	r29, 0x3e	; 62
    322c:	80 91 5e 22 	lds	r24, 0x225E	; 0x80225e <tc_tce0_ccc_callback>
    3230:	90 91 5f 22 	lds	r25, 0x225F	; 0x80225f <tc_tce0_ccc_callback+0x1>
    3234:	89 2b       	or	r24, r25
    3236:	31 f0       	breq	.+12     	; 0x3244 <__vector_51+0x4a>
    3238:	80 91 5e 22 	lds	r24, 0x225E	; 0x80225e <tc_tce0_ccc_callback>
    323c:	90 91 5f 22 	lds	r25, 0x225F	; 0x80225f <tc_tce0_ccc_callback+0x1>
    3240:	fc 01       	movw	r30, r24
    3242:	19 95       	eicall
    3244:	00 00       	nop
    3246:	df 91       	pop	r29
    3248:	cf 91       	pop	r28
    324a:	ff 91       	pop	r31
    324c:	ef 91       	pop	r30
    324e:	bf 91       	pop	r27
    3250:	af 91       	pop	r26
    3252:	9f 91       	pop	r25
    3254:	8f 91       	pop	r24
    3256:	7f 91       	pop	r23
    3258:	6f 91       	pop	r22
    325a:	5f 91       	pop	r21
    325c:	4f 91       	pop	r20
    325e:	3f 91       	pop	r19
    3260:	2f 91       	pop	r18
    3262:	0f 90       	pop	r0
    3264:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    3268:	0f 90       	pop	r0
    326a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    326e:	0f 90       	pop	r0
    3270:	1f 90       	pop	r1
    3272:	18 95       	reti

00003274 <__vector_52>:
    3274:	1f 92       	push	r1
    3276:	0f 92       	push	r0
    3278:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    327c:	0f 92       	push	r0
    327e:	11 24       	eor	r1, r1
    3280:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    3284:	0f 92       	push	r0
    3286:	2f 93       	push	r18
    3288:	3f 93       	push	r19
    328a:	4f 93       	push	r20
    328c:	5f 93       	push	r21
    328e:	6f 93       	push	r22
    3290:	7f 93       	push	r23
    3292:	8f 93       	push	r24
    3294:	9f 93       	push	r25
    3296:	af 93       	push	r26
    3298:	bf 93       	push	r27
    329a:	ef 93       	push	r30
    329c:	ff 93       	push	r31
    329e:	cf 93       	push	r28
    32a0:	df 93       	push	r29
    32a2:	cd b7       	in	r28, 0x3d	; 61
    32a4:	de b7       	in	r29, 0x3e	; 62
    32a6:	80 91 60 22 	lds	r24, 0x2260	; 0x802260 <tc_tce0_ccd_callback>
    32aa:	90 91 61 22 	lds	r25, 0x2261	; 0x802261 <tc_tce0_ccd_callback+0x1>
    32ae:	89 2b       	or	r24, r25
    32b0:	31 f0       	breq	.+12     	; 0x32be <__vector_52+0x4a>
    32b2:	80 91 60 22 	lds	r24, 0x2260	; 0x802260 <tc_tce0_ccd_callback>
    32b6:	90 91 61 22 	lds	r25, 0x2261	; 0x802261 <tc_tce0_ccd_callback+0x1>
    32ba:	fc 01       	movw	r30, r24
    32bc:	19 95       	eicall
    32be:	00 00       	nop
    32c0:	df 91       	pop	r29
    32c2:	cf 91       	pop	r28
    32c4:	ff 91       	pop	r31
    32c6:	ef 91       	pop	r30
    32c8:	bf 91       	pop	r27
    32ca:	af 91       	pop	r26
    32cc:	9f 91       	pop	r25
    32ce:	8f 91       	pop	r24
    32d0:	7f 91       	pop	r23
    32d2:	6f 91       	pop	r22
    32d4:	5f 91       	pop	r21
    32d6:	4f 91       	pop	r20
    32d8:	3f 91       	pop	r19
    32da:	2f 91       	pop	r18
    32dc:	0f 90       	pop	r0
    32de:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    32e2:	0f 90       	pop	r0
    32e4:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    32e8:	0f 90       	pop	r0
    32ea:	1f 90       	pop	r1
    32ec:	18 95       	reti

000032ee <tc_enable>:
    32ee:	cf 93       	push	r28
    32f0:	df 93       	push	r29
    32f2:	00 d0       	rcall	.+0      	; 0x32f4 <tc_enable+0x6>
    32f4:	cd b7       	in	r28, 0x3d	; 61
    32f6:	de b7       	in	r29, 0x3e	; 62
    32f8:	8a 83       	std	Y+2, r24	; 0x02
    32fa:	9b 83       	std	Y+3, r25	; 0x03
    32fc:	72 da       	rcall	.-2844   	; 0x27e2 <cpu_irq_save>
    32fe:	89 83       	std	Y+1, r24	; 0x01
    3300:	8a 81       	ldd	r24, Y+2	; 0x02
    3302:	9b 81       	ldd	r25, Y+3	; 0x03
    3304:	81 15       	cp	r24, r1
    3306:	98 40       	sbci	r25, 0x08	; 8
    3308:	39 f4       	brne	.+14     	; 0x3318 <tc_enable+0x2a>
    330a:	61 e0       	ldi	r22, 0x01	; 1
    330c:	83 e0       	ldi	r24, 0x03	; 3
    330e:	45 da       	rcall	.-2934   	; 0x279a <sysclk_enable_module>
    3310:	64 e0       	ldi	r22, 0x04	; 4
    3312:	83 e0       	ldi	r24, 0x03	; 3
    3314:	42 da       	rcall	.-2940   	; 0x279a <sysclk_enable_module>
    3316:	27 c0       	rjmp	.+78     	; 0x3366 <tc_enable+0x78>
    3318:	8a 81       	ldd	r24, Y+2	; 0x02
    331a:	9b 81       	ldd	r25, Y+3	; 0x03
    331c:	80 34       	cpi	r24, 0x40	; 64
    331e:	98 40       	sbci	r25, 0x08	; 8
    3320:	39 f4       	brne	.+14     	; 0x3330 <tc_enable+0x42>
    3322:	62 e0       	ldi	r22, 0x02	; 2
    3324:	83 e0       	ldi	r24, 0x03	; 3
    3326:	39 da       	rcall	.-2958   	; 0x279a <sysclk_enable_module>
    3328:	64 e0       	ldi	r22, 0x04	; 4
    332a:	83 e0       	ldi	r24, 0x03	; 3
    332c:	36 da       	rcall	.-2964   	; 0x279a <sysclk_enable_module>
    332e:	1b c0       	rjmp	.+54     	; 0x3366 <tc_enable+0x78>
    3330:	8a 81       	ldd	r24, Y+2	; 0x02
    3332:	9b 81       	ldd	r25, Y+3	; 0x03
    3334:	81 15       	cp	r24, r1
    3336:	99 40       	sbci	r25, 0x09	; 9
    3338:	39 f4       	brne	.+14     	; 0x3348 <tc_enable+0x5a>
    333a:	61 e0       	ldi	r22, 0x01	; 1
    333c:	84 e0       	ldi	r24, 0x04	; 4
    333e:	2d da       	rcall	.-2982   	; 0x279a <sysclk_enable_module>
    3340:	64 e0       	ldi	r22, 0x04	; 4
    3342:	84 e0       	ldi	r24, 0x04	; 4
    3344:	2a da       	rcall	.-2988   	; 0x279a <sysclk_enable_module>
    3346:	0f c0       	rjmp	.+30     	; 0x3366 <tc_enable+0x78>
    3348:	8a 81       	ldd	r24, Y+2	; 0x02
    334a:	9b 81       	ldd	r25, Y+3	; 0x03
    334c:	81 15       	cp	r24, r1
    334e:	9a 40       	sbci	r25, 0x0A	; 10
    3350:	39 f4       	brne	.+14     	; 0x3360 <tc_enable+0x72>
    3352:	61 e0       	ldi	r22, 0x01	; 1
    3354:	85 e0       	ldi	r24, 0x05	; 5
    3356:	21 da       	rcall	.-3006   	; 0x279a <sysclk_enable_module>
    3358:	64 e0       	ldi	r22, 0x04	; 4
    335a:	85 e0       	ldi	r24, 0x05	; 5
    335c:	1e da       	rcall	.-3012   	; 0x279a <sysclk_enable_module>
    335e:	03 c0       	rjmp	.+6      	; 0x3366 <tc_enable+0x78>
    3360:	89 81       	ldd	r24, Y+1	; 0x01
    3362:	4f da       	rcall	.-2914   	; 0x2802 <cpu_irq_restore>
    3364:	04 c0       	rjmp	.+8      	; 0x336e <tc_enable+0x80>
    3366:	81 e0       	ldi	r24, 0x01	; 1
    3368:	5c da       	rcall	.-2888   	; 0x2822 <sleepmgr_lock_mode>
    336a:	89 81       	ldd	r24, Y+1	; 0x01
    336c:	4a da       	rcall	.-2924   	; 0x2802 <cpu_irq_restore>
    336e:	23 96       	adiw	r28, 0x03	; 3
    3370:	cd bf       	out	0x3d, r28	; 61
    3372:	de bf       	out	0x3e, r29	; 62
    3374:	df 91       	pop	r29
    3376:	cf 91       	pop	r28
    3378:	08 95       	ret

0000337a <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
    337a:	cf 93       	push	r28
    337c:	df 93       	push	r29
    337e:	00 d0       	rcall	.+0      	; 0x3380 <tc_set_overflow_interrupt_callback+0x6>
    3380:	1f 92       	push	r1
    3382:	cd b7       	in	r28, 0x3d	; 61
    3384:	de b7       	in	r29, 0x3e	; 62
    3386:	89 83       	std	Y+1, r24	; 0x01
    3388:	9a 83       	std	Y+2, r25	; 0x02
    338a:	6b 83       	std	Y+3, r22	; 0x03
    338c:	7c 83       	std	Y+4, r23	; 0x04
#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    338e:	89 81       	ldd	r24, Y+1	; 0x01
    3390:	9a 81       	ldd	r25, Y+2	; 0x02
    3392:	81 15       	cp	r24, r1
    3394:	98 40       	sbci	r25, 0x08	; 8
    3396:	39 f4       	brne	.+14     	; 0x33a6 <tc_set_overflow_interrupt_callback+0x2c>
		tc_tcc0_ovf_callback = callback;
    3398:	8b 81       	ldd	r24, Y+3	; 0x03
    339a:	9c 81       	ldd	r25, Y+4	; 0x04
    339c:	80 93 36 22 	sts	0x2236, r24	; 0x802236 <tc_tcc0_ovf_callback>
    33a0:	90 93 37 22 	sts	0x2237, r25	; 0x802237 <tc_tcc0_ovf_callback+0x1>
	if ((uintptr_t) tc == (uintptr_t) & TCF1) {
		tc_tcf1_ovf_callback = callback;
	} else
#endif
	{}
}
    33a4:	23 c0       	rjmp	.+70     	; 0x33ec <tc_set_overflow_interrupt_callback+0x72>
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
		tc_tcc0_ovf_callback = callback;
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    33a6:	89 81       	ldd	r24, Y+1	; 0x01
    33a8:	9a 81       	ldd	r25, Y+2	; 0x02
    33aa:	80 34       	cpi	r24, 0x40	; 64
    33ac:	98 40       	sbci	r25, 0x08	; 8
    33ae:	39 f4       	brne	.+14     	; 0x33be <tc_set_overflow_interrupt_callback+0x44>
		tc_tcc1_ovf_callback = callback;
    33b0:	8b 81       	ldd	r24, Y+3	; 0x03
    33b2:	9c 81       	ldd	r25, Y+4	; 0x04
    33b4:	80 93 42 22 	sts	0x2242, r24	; 0x802242 <tc_tcc1_ovf_callback>
    33b8:	90 93 43 22 	sts	0x2243, r25	; 0x802243 <tc_tcc1_ovf_callback+0x1>
	if ((uintptr_t) tc == (uintptr_t) & TCF1) {
		tc_tcf1_ovf_callback = callback;
	} else
#endif
	{}
}
    33bc:	17 c0       	rjmp	.+46     	; 0x33ec <tc_set_overflow_interrupt_callback+0x72>
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
		tc_tcc1_ovf_callback = callback;
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    33be:	89 81       	ldd	r24, Y+1	; 0x01
    33c0:	9a 81       	ldd	r25, Y+2	; 0x02
    33c2:	81 15       	cp	r24, r1
    33c4:	99 40       	sbci	r25, 0x09	; 9
    33c6:	39 f4       	brne	.+14     	; 0x33d6 <tc_set_overflow_interrupt_callback+0x5c>
		tc_tcd0_ovf_callback = callback;
    33c8:	8b 81       	ldd	r24, Y+3	; 0x03
    33ca:	9c 81       	ldd	r25, Y+4	; 0x04
    33cc:	80 93 4a 22 	sts	0x224A, r24	; 0x80224a <tc_tcd0_ovf_callback>
    33d0:	90 93 4b 22 	sts	0x224B, r25	; 0x80224b <tc_tcd0_ovf_callback+0x1>
	if ((uintptr_t) tc == (uintptr_t) & TCF1) {
		tc_tcf1_ovf_callback = callback;
	} else
#endif
	{}
}
    33d4:	0b c0       	rjmp	.+22     	; 0x33ec <tc_set_overflow_interrupt_callback+0x72>
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
		tc_tcd1_ovf_callback = callback;
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    33d6:	89 81       	ldd	r24, Y+1	; 0x01
    33d8:	9a 81       	ldd	r25, Y+2	; 0x02
    33da:	81 15       	cp	r24, r1
    33dc:	9a 40       	sbci	r25, 0x0A	; 10
    33de:	31 f4       	brne	.+12     	; 0x33ec <tc_set_overflow_interrupt_callback+0x72>
		tc_tce0_ovf_callback = callback;
    33e0:	8b 81       	ldd	r24, Y+3	; 0x03
    33e2:	9c 81       	ldd	r25, Y+4	; 0x04
    33e4:	80 93 56 22 	sts	0x2256, r24	; 0x802256 <tc_tce0_ovf_callback>
    33e8:	90 93 57 22 	sts	0x2257, r25	; 0x802257 <tc_tce0_ovf_callback+0x1>
	if ((uintptr_t) tc == (uintptr_t) & TCF1) {
		tc_tcf1_ovf_callback = callback;
	} else
#endif
	{}
}
    33ec:	00 00       	nop
    33ee:	24 96       	adiw	r28, 0x04	; 4
    33f0:	cd bf       	out	0x3d, r28	; 61
    33f2:	de bf       	out	0x3e, r29	; 62
    33f4:	df 91       	pop	r29
    33f6:	cf 91       	pop	r28
    33f8:	08 95       	ret

000033fa <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    33fa:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    33fc:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    33fe:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    3400:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    3402:	60 83       	st	Z, r22
	ret                             // Return to caller
    3404:	08 95       	ret

00003406 <__subsf3>:
    3406:	50 58       	subi	r21, 0x80	; 128

00003408 <__addsf3>:
    3408:	bb 27       	eor	r27, r27
    340a:	aa 27       	eor	r26, r26
    340c:	0e d0       	rcall	.+28     	; 0x342a <__addsf3x>
    340e:	70 c1       	rjmp	.+736    	; 0x36f0 <__fp_round>
    3410:	61 d1       	rcall	.+706    	; 0x36d4 <__fp_pscA>
    3412:	30 f0       	brcs	.+12     	; 0x3420 <__addsf3+0x18>
    3414:	66 d1       	rcall	.+716    	; 0x36e2 <__fp_pscB>
    3416:	20 f0       	brcs	.+8      	; 0x3420 <__addsf3+0x18>
    3418:	31 f4       	brne	.+12     	; 0x3426 <__addsf3+0x1e>
    341a:	9f 3f       	cpi	r25, 0xFF	; 255
    341c:	11 f4       	brne	.+4      	; 0x3422 <__addsf3+0x1a>
    341e:	1e f4       	brtc	.+6      	; 0x3426 <__addsf3+0x1e>
    3420:	56 c1       	rjmp	.+684    	; 0x36ce <__fp_nan>
    3422:	0e f4       	brtc	.+2      	; 0x3426 <__addsf3+0x1e>
    3424:	e0 95       	com	r30
    3426:	e7 fb       	bst	r30, 7
    3428:	4c c1       	rjmp	.+664    	; 0x36c2 <__fp_inf>

0000342a <__addsf3x>:
    342a:	e9 2f       	mov	r30, r25
    342c:	72 d1       	rcall	.+740    	; 0x3712 <__fp_split3>
    342e:	80 f3       	brcs	.-32     	; 0x3410 <__addsf3+0x8>
    3430:	ba 17       	cp	r27, r26
    3432:	62 07       	cpc	r22, r18
    3434:	73 07       	cpc	r23, r19
    3436:	84 07       	cpc	r24, r20
    3438:	95 07       	cpc	r25, r21
    343a:	18 f0       	brcs	.+6      	; 0x3442 <__addsf3x+0x18>
    343c:	71 f4       	brne	.+28     	; 0x345a <__addsf3x+0x30>
    343e:	9e f5       	brtc	.+102    	; 0x34a6 <__addsf3x+0x7c>
    3440:	8a c1       	rjmp	.+788    	; 0x3756 <__fp_zero>
    3442:	0e f4       	brtc	.+2      	; 0x3446 <__addsf3x+0x1c>
    3444:	e0 95       	com	r30
    3446:	0b 2e       	mov	r0, r27
    3448:	ba 2f       	mov	r27, r26
    344a:	a0 2d       	mov	r26, r0
    344c:	0b 01       	movw	r0, r22
    344e:	b9 01       	movw	r22, r18
    3450:	90 01       	movw	r18, r0
    3452:	0c 01       	movw	r0, r24
    3454:	ca 01       	movw	r24, r20
    3456:	a0 01       	movw	r20, r0
    3458:	11 24       	eor	r1, r1
    345a:	ff 27       	eor	r31, r31
    345c:	59 1b       	sub	r21, r25
    345e:	99 f0       	breq	.+38     	; 0x3486 <__addsf3x+0x5c>
    3460:	59 3f       	cpi	r21, 0xF9	; 249
    3462:	50 f4       	brcc	.+20     	; 0x3478 <__addsf3x+0x4e>
    3464:	50 3e       	cpi	r21, 0xE0	; 224
    3466:	68 f1       	brcs	.+90     	; 0x34c2 <__addsf3x+0x98>
    3468:	1a 16       	cp	r1, r26
    346a:	f0 40       	sbci	r31, 0x00	; 0
    346c:	a2 2f       	mov	r26, r18
    346e:	23 2f       	mov	r18, r19
    3470:	34 2f       	mov	r19, r20
    3472:	44 27       	eor	r20, r20
    3474:	58 5f       	subi	r21, 0xF8	; 248
    3476:	f3 cf       	rjmp	.-26     	; 0x345e <__addsf3x+0x34>
    3478:	46 95       	lsr	r20
    347a:	37 95       	ror	r19
    347c:	27 95       	ror	r18
    347e:	a7 95       	ror	r26
    3480:	f0 40       	sbci	r31, 0x00	; 0
    3482:	53 95       	inc	r21
    3484:	c9 f7       	brne	.-14     	; 0x3478 <__addsf3x+0x4e>
    3486:	7e f4       	brtc	.+30     	; 0x34a6 <__addsf3x+0x7c>
    3488:	1f 16       	cp	r1, r31
    348a:	ba 0b       	sbc	r27, r26
    348c:	62 0b       	sbc	r22, r18
    348e:	73 0b       	sbc	r23, r19
    3490:	84 0b       	sbc	r24, r20
    3492:	ba f0       	brmi	.+46     	; 0x34c2 <__addsf3x+0x98>
    3494:	91 50       	subi	r25, 0x01	; 1
    3496:	a1 f0       	breq	.+40     	; 0x34c0 <__addsf3x+0x96>
    3498:	ff 0f       	add	r31, r31
    349a:	bb 1f       	adc	r27, r27
    349c:	66 1f       	adc	r22, r22
    349e:	77 1f       	adc	r23, r23
    34a0:	88 1f       	adc	r24, r24
    34a2:	c2 f7       	brpl	.-16     	; 0x3494 <__addsf3x+0x6a>
    34a4:	0e c0       	rjmp	.+28     	; 0x34c2 <__addsf3x+0x98>
    34a6:	ba 0f       	add	r27, r26
    34a8:	62 1f       	adc	r22, r18
    34aa:	73 1f       	adc	r23, r19
    34ac:	84 1f       	adc	r24, r20
    34ae:	48 f4       	brcc	.+18     	; 0x34c2 <__addsf3x+0x98>
    34b0:	87 95       	ror	r24
    34b2:	77 95       	ror	r23
    34b4:	67 95       	ror	r22
    34b6:	b7 95       	ror	r27
    34b8:	f7 95       	ror	r31
    34ba:	9e 3f       	cpi	r25, 0xFE	; 254
    34bc:	08 f0       	brcs	.+2      	; 0x34c0 <__addsf3x+0x96>
    34be:	b3 cf       	rjmp	.-154    	; 0x3426 <__addsf3+0x1e>
    34c0:	93 95       	inc	r25
    34c2:	88 0f       	add	r24, r24
    34c4:	08 f0       	brcs	.+2      	; 0x34c8 <__addsf3x+0x9e>
    34c6:	99 27       	eor	r25, r25
    34c8:	ee 0f       	add	r30, r30
    34ca:	97 95       	ror	r25
    34cc:	87 95       	ror	r24
    34ce:	08 95       	ret

000034d0 <__cmpsf2>:
    34d0:	d4 d0       	rcall	.+424    	; 0x367a <__fp_cmp>
    34d2:	08 f4       	brcc	.+2      	; 0x34d6 <__cmpsf2+0x6>
    34d4:	81 e0       	ldi	r24, 0x01	; 1
    34d6:	08 95       	ret

000034d8 <__divsf3>:
    34d8:	0c d0       	rcall	.+24     	; 0x34f2 <__divsf3x>
    34da:	0a c1       	rjmp	.+532    	; 0x36f0 <__fp_round>
    34dc:	02 d1       	rcall	.+516    	; 0x36e2 <__fp_pscB>
    34de:	40 f0       	brcs	.+16     	; 0x34f0 <__divsf3+0x18>
    34e0:	f9 d0       	rcall	.+498    	; 0x36d4 <__fp_pscA>
    34e2:	30 f0       	brcs	.+12     	; 0x34f0 <__divsf3+0x18>
    34e4:	21 f4       	brne	.+8      	; 0x34ee <__divsf3+0x16>
    34e6:	5f 3f       	cpi	r21, 0xFF	; 255
    34e8:	19 f0       	breq	.+6      	; 0x34f0 <__divsf3+0x18>
    34ea:	eb c0       	rjmp	.+470    	; 0x36c2 <__fp_inf>
    34ec:	51 11       	cpse	r21, r1
    34ee:	34 c1       	rjmp	.+616    	; 0x3758 <__fp_szero>
    34f0:	ee c0       	rjmp	.+476    	; 0x36ce <__fp_nan>

000034f2 <__divsf3x>:
    34f2:	0f d1       	rcall	.+542    	; 0x3712 <__fp_split3>
    34f4:	98 f3       	brcs	.-26     	; 0x34dc <__divsf3+0x4>

000034f6 <__divsf3_pse>:
    34f6:	99 23       	and	r25, r25
    34f8:	c9 f3       	breq	.-14     	; 0x34ec <__divsf3+0x14>
    34fa:	55 23       	and	r21, r21
    34fc:	b1 f3       	breq	.-20     	; 0x34ea <__divsf3+0x12>
    34fe:	95 1b       	sub	r25, r21
    3500:	55 0b       	sbc	r21, r21
    3502:	bb 27       	eor	r27, r27
    3504:	aa 27       	eor	r26, r26
    3506:	62 17       	cp	r22, r18
    3508:	73 07       	cpc	r23, r19
    350a:	84 07       	cpc	r24, r20
    350c:	38 f0       	brcs	.+14     	; 0x351c <__divsf3_pse+0x26>
    350e:	9f 5f       	subi	r25, 0xFF	; 255
    3510:	5f 4f       	sbci	r21, 0xFF	; 255
    3512:	22 0f       	add	r18, r18
    3514:	33 1f       	adc	r19, r19
    3516:	44 1f       	adc	r20, r20
    3518:	aa 1f       	adc	r26, r26
    351a:	a9 f3       	breq	.-22     	; 0x3506 <__divsf3_pse+0x10>
    351c:	33 d0       	rcall	.+102    	; 0x3584 <__divsf3_pse+0x8e>
    351e:	0e 2e       	mov	r0, r30
    3520:	3a f0       	brmi	.+14     	; 0x3530 <__divsf3_pse+0x3a>
    3522:	e0 e8       	ldi	r30, 0x80	; 128
    3524:	30 d0       	rcall	.+96     	; 0x3586 <__divsf3_pse+0x90>
    3526:	91 50       	subi	r25, 0x01	; 1
    3528:	50 40       	sbci	r21, 0x00	; 0
    352a:	e6 95       	lsr	r30
    352c:	00 1c       	adc	r0, r0
    352e:	ca f7       	brpl	.-14     	; 0x3522 <__divsf3_pse+0x2c>
    3530:	29 d0       	rcall	.+82     	; 0x3584 <__divsf3_pse+0x8e>
    3532:	fe 2f       	mov	r31, r30
    3534:	27 d0       	rcall	.+78     	; 0x3584 <__divsf3_pse+0x8e>
    3536:	66 0f       	add	r22, r22
    3538:	77 1f       	adc	r23, r23
    353a:	88 1f       	adc	r24, r24
    353c:	bb 1f       	adc	r27, r27
    353e:	26 17       	cp	r18, r22
    3540:	37 07       	cpc	r19, r23
    3542:	48 07       	cpc	r20, r24
    3544:	ab 07       	cpc	r26, r27
    3546:	b0 e8       	ldi	r27, 0x80	; 128
    3548:	09 f0       	breq	.+2      	; 0x354c <__divsf3_pse+0x56>
    354a:	bb 0b       	sbc	r27, r27
    354c:	80 2d       	mov	r24, r0
    354e:	bf 01       	movw	r22, r30
    3550:	ff 27       	eor	r31, r31
    3552:	93 58       	subi	r25, 0x83	; 131
    3554:	5f 4f       	sbci	r21, 0xFF	; 255
    3556:	2a f0       	brmi	.+10     	; 0x3562 <__divsf3_pse+0x6c>
    3558:	9e 3f       	cpi	r25, 0xFE	; 254
    355a:	51 05       	cpc	r21, r1
    355c:	68 f0       	brcs	.+26     	; 0x3578 <__divsf3_pse+0x82>
    355e:	b1 c0       	rjmp	.+354    	; 0x36c2 <__fp_inf>
    3560:	fb c0       	rjmp	.+502    	; 0x3758 <__fp_szero>
    3562:	5f 3f       	cpi	r21, 0xFF	; 255
    3564:	ec f3       	brlt	.-6      	; 0x3560 <__divsf3_pse+0x6a>
    3566:	98 3e       	cpi	r25, 0xE8	; 232
    3568:	dc f3       	brlt	.-10     	; 0x3560 <__divsf3_pse+0x6a>
    356a:	86 95       	lsr	r24
    356c:	77 95       	ror	r23
    356e:	67 95       	ror	r22
    3570:	b7 95       	ror	r27
    3572:	f7 95       	ror	r31
    3574:	9f 5f       	subi	r25, 0xFF	; 255
    3576:	c9 f7       	brne	.-14     	; 0x356a <__divsf3_pse+0x74>
    3578:	88 0f       	add	r24, r24
    357a:	91 1d       	adc	r25, r1
    357c:	96 95       	lsr	r25
    357e:	87 95       	ror	r24
    3580:	97 f9       	bld	r25, 7
    3582:	08 95       	ret
    3584:	e1 e0       	ldi	r30, 0x01	; 1
    3586:	66 0f       	add	r22, r22
    3588:	77 1f       	adc	r23, r23
    358a:	88 1f       	adc	r24, r24
    358c:	bb 1f       	adc	r27, r27
    358e:	62 17       	cp	r22, r18
    3590:	73 07       	cpc	r23, r19
    3592:	84 07       	cpc	r24, r20
    3594:	ba 07       	cpc	r27, r26
    3596:	20 f0       	brcs	.+8      	; 0x35a0 <__divsf3_pse+0xaa>
    3598:	62 1b       	sub	r22, r18
    359a:	73 0b       	sbc	r23, r19
    359c:	84 0b       	sbc	r24, r20
    359e:	ba 0b       	sbc	r27, r26
    35a0:	ee 1f       	adc	r30, r30
    35a2:	88 f7       	brcc	.-30     	; 0x3586 <__divsf3_pse+0x90>
    35a4:	e0 95       	com	r30
    35a6:	08 95       	ret

000035a8 <__fixunssfsi>:
    35a8:	bc d0       	rcall	.+376    	; 0x3722 <__fp_splitA>
    35aa:	88 f0       	brcs	.+34     	; 0x35ce <__fixunssfsi+0x26>
    35ac:	9f 57       	subi	r25, 0x7F	; 127
    35ae:	90 f0       	brcs	.+36     	; 0x35d4 <__fixunssfsi+0x2c>
    35b0:	b9 2f       	mov	r27, r25
    35b2:	99 27       	eor	r25, r25
    35b4:	b7 51       	subi	r27, 0x17	; 23
    35b6:	a0 f0       	brcs	.+40     	; 0x35e0 <__fixunssfsi+0x38>
    35b8:	d1 f0       	breq	.+52     	; 0x35ee <__fixunssfsi+0x46>
    35ba:	66 0f       	add	r22, r22
    35bc:	77 1f       	adc	r23, r23
    35be:	88 1f       	adc	r24, r24
    35c0:	99 1f       	adc	r25, r25
    35c2:	1a f0       	brmi	.+6      	; 0x35ca <__fixunssfsi+0x22>
    35c4:	ba 95       	dec	r27
    35c6:	c9 f7       	brne	.-14     	; 0x35ba <__fixunssfsi+0x12>
    35c8:	12 c0       	rjmp	.+36     	; 0x35ee <__fixunssfsi+0x46>
    35ca:	b1 30       	cpi	r27, 0x01	; 1
    35cc:	81 f0       	breq	.+32     	; 0x35ee <__fixunssfsi+0x46>
    35ce:	c3 d0       	rcall	.+390    	; 0x3756 <__fp_zero>
    35d0:	b1 e0       	ldi	r27, 0x01	; 1
    35d2:	08 95       	ret
    35d4:	c0 c0       	rjmp	.+384    	; 0x3756 <__fp_zero>
    35d6:	67 2f       	mov	r22, r23
    35d8:	78 2f       	mov	r23, r24
    35da:	88 27       	eor	r24, r24
    35dc:	b8 5f       	subi	r27, 0xF8	; 248
    35de:	39 f0       	breq	.+14     	; 0x35ee <__fixunssfsi+0x46>
    35e0:	b9 3f       	cpi	r27, 0xF9	; 249
    35e2:	cc f3       	brlt	.-14     	; 0x35d6 <__fixunssfsi+0x2e>
    35e4:	86 95       	lsr	r24
    35e6:	77 95       	ror	r23
    35e8:	67 95       	ror	r22
    35ea:	b3 95       	inc	r27
    35ec:	d9 f7       	brne	.-10     	; 0x35e4 <__fixunssfsi+0x3c>
    35ee:	3e f4       	brtc	.+14     	; 0x35fe <__fixunssfsi+0x56>
    35f0:	90 95       	com	r25
    35f2:	80 95       	com	r24
    35f4:	70 95       	com	r23
    35f6:	61 95       	neg	r22
    35f8:	7f 4f       	sbci	r23, 0xFF	; 255
    35fa:	8f 4f       	sbci	r24, 0xFF	; 255
    35fc:	9f 4f       	sbci	r25, 0xFF	; 255
    35fe:	08 95       	ret

00003600 <__floatunsisf>:
    3600:	e8 94       	clt
    3602:	09 c0       	rjmp	.+18     	; 0x3616 <__floatsisf+0x12>

00003604 <__floatsisf>:
    3604:	97 fb       	bst	r25, 7
    3606:	3e f4       	brtc	.+14     	; 0x3616 <__floatsisf+0x12>
    3608:	90 95       	com	r25
    360a:	80 95       	com	r24
    360c:	70 95       	com	r23
    360e:	61 95       	neg	r22
    3610:	7f 4f       	sbci	r23, 0xFF	; 255
    3612:	8f 4f       	sbci	r24, 0xFF	; 255
    3614:	9f 4f       	sbci	r25, 0xFF	; 255
    3616:	99 23       	and	r25, r25
    3618:	a9 f0       	breq	.+42     	; 0x3644 <__floatsisf+0x40>
    361a:	f9 2f       	mov	r31, r25
    361c:	96 e9       	ldi	r25, 0x96	; 150
    361e:	bb 27       	eor	r27, r27
    3620:	93 95       	inc	r25
    3622:	f6 95       	lsr	r31
    3624:	87 95       	ror	r24
    3626:	77 95       	ror	r23
    3628:	67 95       	ror	r22
    362a:	b7 95       	ror	r27
    362c:	f1 11       	cpse	r31, r1
    362e:	f8 cf       	rjmp	.-16     	; 0x3620 <__floatsisf+0x1c>
    3630:	fa f4       	brpl	.+62     	; 0x3670 <__floatsisf+0x6c>
    3632:	bb 0f       	add	r27, r27
    3634:	11 f4       	brne	.+4      	; 0x363a <__floatsisf+0x36>
    3636:	60 ff       	sbrs	r22, 0
    3638:	1b c0       	rjmp	.+54     	; 0x3670 <__floatsisf+0x6c>
    363a:	6f 5f       	subi	r22, 0xFF	; 255
    363c:	7f 4f       	sbci	r23, 0xFF	; 255
    363e:	8f 4f       	sbci	r24, 0xFF	; 255
    3640:	9f 4f       	sbci	r25, 0xFF	; 255
    3642:	16 c0       	rjmp	.+44     	; 0x3670 <__floatsisf+0x6c>
    3644:	88 23       	and	r24, r24
    3646:	11 f0       	breq	.+4      	; 0x364c <__floatsisf+0x48>
    3648:	96 e9       	ldi	r25, 0x96	; 150
    364a:	11 c0       	rjmp	.+34     	; 0x366e <__floatsisf+0x6a>
    364c:	77 23       	and	r23, r23
    364e:	21 f0       	breq	.+8      	; 0x3658 <__floatsisf+0x54>
    3650:	9e e8       	ldi	r25, 0x8E	; 142
    3652:	87 2f       	mov	r24, r23
    3654:	76 2f       	mov	r23, r22
    3656:	05 c0       	rjmp	.+10     	; 0x3662 <__floatsisf+0x5e>
    3658:	66 23       	and	r22, r22
    365a:	71 f0       	breq	.+28     	; 0x3678 <__floatsisf+0x74>
    365c:	96 e8       	ldi	r25, 0x86	; 134
    365e:	86 2f       	mov	r24, r22
    3660:	70 e0       	ldi	r23, 0x00	; 0
    3662:	60 e0       	ldi	r22, 0x00	; 0
    3664:	2a f0       	brmi	.+10     	; 0x3670 <__floatsisf+0x6c>
    3666:	9a 95       	dec	r25
    3668:	66 0f       	add	r22, r22
    366a:	77 1f       	adc	r23, r23
    366c:	88 1f       	adc	r24, r24
    366e:	da f7       	brpl	.-10     	; 0x3666 <__floatsisf+0x62>
    3670:	88 0f       	add	r24, r24
    3672:	96 95       	lsr	r25
    3674:	87 95       	ror	r24
    3676:	97 f9       	bld	r25, 7
    3678:	08 95       	ret

0000367a <__fp_cmp>:
    367a:	99 0f       	add	r25, r25
    367c:	00 08       	sbc	r0, r0
    367e:	55 0f       	add	r21, r21
    3680:	aa 0b       	sbc	r26, r26
    3682:	e0 e8       	ldi	r30, 0x80	; 128
    3684:	fe ef       	ldi	r31, 0xFE	; 254
    3686:	16 16       	cp	r1, r22
    3688:	17 06       	cpc	r1, r23
    368a:	e8 07       	cpc	r30, r24
    368c:	f9 07       	cpc	r31, r25
    368e:	c0 f0       	brcs	.+48     	; 0x36c0 <__fp_cmp+0x46>
    3690:	12 16       	cp	r1, r18
    3692:	13 06       	cpc	r1, r19
    3694:	e4 07       	cpc	r30, r20
    3696:	f5 07       	cpc	r31, r21
    3698:	98 f0       	brcs	.+38     	; 0x36c0 <__fp_cmp+0x46>
    369a:	62 1b       	sub	r22, r18
    369c:	73 0b       	sbc	r23, r19
    369e:	84 0b       	sbc	r24, r20
    36a0:	95 0b       	sbc	r25, r21
    36a2:	39 f4       	brne	.+14     	; 0x36b2 <__fp_cmp+0x38>
    36a4:	0a 26       	eor	r0, r26
    36a6:	61 f0       	breq	.+24     	; 0x36c0 <__fp_cmp+0x46>
    36a8:	23 2b       	or	r18, r19
    36aa:	24 2b       	or	r18, r20
    36ac:	25 2b       	or	r18, r21
    36ae:	21 f4       	brne	.+8      	; 0x36b8 <__fp_cmp+0x3e>
    36b0:	08 95       	ret
    36b2:	0a 26       	eor	r0, r26
    36b4:	09 f4       	brne	.+2      	; 0x36b8 <__fp_cmp+0x3e>
    36b6:	a1 40       	sbci	r26, 0x01	; 1
    36b8:	a6 95       	lsr	r26
    36ba:	8f ef       	ldi	r24, 0xFF	; 255
    36bc:	81 1d       	adc	r24, r1
    36be:	81 1d       	adc	r24, r1
    36c0:	08 95       	ret

000036c2 <__fp_inf>:
    36c2:	97 f9       	bld	r25, 7
    36c4:	9f 67       	ori	r25, 0x7F	; 127
    36c6:	80 e8       	ldi	r24, 0x80	; 128
    36c8:	70 e0       	ldi	r23, 0x00	; 0
    36ca:	60 e0       	ldi	r22, 0x00	; 0
    36cc:	08 95       	ret

000036ce <__fp_nan>:
    36ce:	9f ef       	ldi	r25, 0xFF	; 255
    36d0:	80 ec       	ldi	r24, 0xC0	; 192
    36d2:	08 95       	ret

000036d4 <__fp_pscA>:
    36d4:	00 24       	eor	r0, r0
    36d6:	0a 94       	dec	r0
    36d8:	16 16       	cp	r1, r22
    36da:	17 06       	cpc	r1, r23
    36dc:	18 06       	cpc	r1, r24
    36de:	09 06       	cpc	r0, r25
    36e0:	08 95       	ret

000036e2 <__fp_pscB>:
    36e2:	00 24       	eor	r0, r0
    36e4:	0a 94       	dec	r0
    36e6:	12 16       	cp	r1, r18
    36e8:	13 06       	cpc	r1, r19
    36ea:	14 06       	cpc	r1, r20
    36ec:	05 06       	cpc	r0, r21
    36ee:	08 95       	ret

000036f0 <__fp_round>:
    36f0:	09 2e       	mov	r0, r25
    36f2:	03 94       	inc	r0
    36f4:	00 0c       	add	r0, r0
    36f6:	11 f4       	brne	.+4      	; 0x36fc <__fp_round+0xc>
    36f8:	88 23       	and	r24, r24
    36fa:	52 f0       	brmi	.+20     	; 0x3710 <__fp_round+0x20>
    36fc:	bb 0f       	add	r27, r27
    36fe:	40 f4       	brcc	.+16     	; 0x3710 <__fp_round+0x20>
    3700:	bf 2b       	or	r27, r31
    3702:	11 f4       	brne	.+4      	; 0x3708 <__fp_round+0x18>
    3704:	60 ff       	sbrs	r22, 0
    3706:	04 c0       	rjmp	.+8      	; 0x3710 <__fp_round+0x20>
    3708:	6f 5f       	subi	r22, 0xFF	; 255
    370a:	7f 4f       	sbci	r23, 0xFF	; 255
    370c:	8f 4f       	sbci	r24, 0xFF	; 255
    370e:	9f 4f       	sbci	r25, 0xFF	; 255
    3710:	08 95       	ret

00003712 <__fp_split3>:
    3712:	57 fd       	sbrc	r21, 7
    3714:	90 58       	subi	r25, 0x80	; 128
    3716:	44 0f       	add	r20, r20
    3718:	55 1f       	adc	r21, r21
    371a:	59 f0       	breq	.+22     	; 0x3732 <__fp_splitA+0x10>
    371c:	5f 3f       	cpi	r21, 0xFF	; 255
    371e:	71 f0       	breq	.+28     	; 0x373c <__fp_splitA+0x1a>
    3720:	47 95       	ror	r20

00003722 <__fp_splitA>:
    3722:	88 0f       	add	r24, r24
    3724:	97 fb       	bst	r25, 7
    3726:	99 1f       	adc	r25, r25
    3728:	61 f0       	breq	.+24     	; 0x3742 <__fp_splitA+0x20>
    372a:	9f 3f       	cpi	r25, 0xFF	; 255
    372c:	79 f0       	breq	.+30     	; 0x374c <__fp_splitA+0x2a>
    372e:	87 95       	ror	r24
    3730:	08 95       	ret
    3732:	12 16       	cp	r1, r18
    3734:	13 06       	cpc	r1, r19
    3736:	14 06       	cpc	r1, r20
    3738:	55 1f       	adc	r21, r21
    373a:	f2 cf       	rjmp	.-28     	; 0x3720 <__fp_split3+0xe>
    373c:	46 95       	lsr	r20
    373e:	f1 df       	rcall	.-30     	; 0x3722 <__fp_splitA>
    3740:	08 c0       	rjmp	.+16     	; 0x3752 <__fp_splitA+0x30>
    3742:	16 16       	cp	r1, r22
    3744:	17 06       	cpc	r1, r23
    3746:	18 06       	cpc	r1, r24
    3748:	99 1f       	adc	r25, r25
    374a:	f1 cf       	rjmp	.-30     	; 0x372e <__fp_splitA+0xc>
    374c:	86 95       	lsr	r24
    374e:	71 05       	cpc	r23, r1
    3750:	61 05       	cpc	r22, r1
    3752:	08 94       	sec
    3754:	08 95       	ret

00003756 <__fp_zero>:
    3756:	e8 94       	clt

00003758 <__fp_szero>:
    3758:	bb 27       	eor	r27, r27
    375a:	66 27       	eor	r22, r22
    375c:	77 27       	eor	r23, r23
    375e:	cb 01       	movw	r24, r22
    3760:	97 f9       	bld	r25, 7
    3762:	08 95       	ret

00003764 <__mulsf3>:
    3764:	0b d0       	rcall	.+22     	; 0x377c <__mulsf3x>
    3766:	c4 cf       	rjmp	.-120    	; 0x36f0 <__fp_round>
    3768:	b5 df       	rcall	.-150    	; 0x36d4 <__fp_pscA>
    376a:	28 f0       	brcs	.+10     	; 0x3776 <__mulsf3+0x12>
    376c:	ba df       	rcall	.-140    	; 0x36e2 <__fp_pscB>
    376e:	18 f0       	brcs	.+6      	; 0x3776 <__mulsf3+0x12>
    3770:	95 23       	and	r25, r21
    3772:	09 f0       	breq	.+2      	; 0x3776 <__mulsf3+0x12>
    3774:	a6 cf       	rjmp	.-180    	; 0x36c2 <__fp_inf>
    3776:	ab cf       	rjmp	.-170    	; 0x36ce <__fp_nan>
    3778:	11 24       	eor	r1, r1
    377a:	ee cf       	rjmp	.-36     	; 0x3758 <__fp_szero>

0000377c <__mulsf3x>:
    377c:	ca df       	rcall	.-108    	; 0x3712 <__fp_split3>
    377e:	a0 f3       	brcs	.-24     	; 0x3768 <__mulsf3+0x4>

00003780 <__mulsf3_pse>:
    3780:	95 9f       	mul	r25, r21
    3782:	d1 f3       	breq	.-12     	; 0x3778 <__mulsf3+0x14>
    3784:	95 0f       	add	r25, r21
    3786:	50 e0       	ldi	r21, 0x00	; 0
    3788:	55 1f       	adc	r21, r21
    378a:	62 9f       	mul	r22, r18
    378c:	f0 01       	movw	r30, r0
    378e:	72 9f       	mul	r23, r18
    3790:	bb 27       	eor	r27, r27
    3792:	f0 0d       	add	r31, r0
    3794:	b1 1d       	adc	r27, r1
    3796:	63 9f       	mul	r22, r19
    3798:	aa 27       	eor	r26, r26
    379a:	f0 0d       	add	r31, r0
    379c:	b1 1d       	adc	r27, r1
    379e:	aa 1f       	adc	r26, r26
    37a0:	64 9f       	mul	r22, r20
    37a2:	66 27       	eor	r22, r22
    37a4:	b0 0d       	add	r27, r0
    37a6:	a1 1d       	adc	r26, r1
    37a8:	66 1f       	adc	r22, r22
    37aa:	82 9f       	mul	r24, r18
    37ac:	22 27       	eor	r18, r18
    37ae:	b0 0d       	add	r27, r0
    37b0:	a1 1d       	adc	r26, r1
    37b2:	62 1f       	adc	r22, r18
    37b4:	73 9f       	mul	r23, r19
    37b6:	b0 0d       	add	r27, r0
    37b8:	a1 1d       	adc	r26, r1
    37ba:	62 1f       	adc	r22, r18
    37bc:	83 9f       	mul	r24, r19
    37be:	a0 0d       	add	r26, r0
    37c0:	61 1d       	adc	r22, r1
    37c2:	22 1f       	adc	r18, r18
    37c4:	74 9f       	mul	r23, r20
    37c6:	33 27       	eor	r19, r19
    37c8:	a0 0d       	add	r26, r0
    37ca:	61 1d       	adc	r22, r1
    37cc:	23 1f       	adc	r18, r19
    37ce:	84 9f       	mul	r24, r20
    37d0:	60 0d       	add	r22, r0
    37d2:	21 1d       	adc	r18, r1
    37d4:	82 2f       	mov	r24, r18
    37d6:	76 2f       	mov	r23, r22
    37d8:	6a 2f       	mov	r22, r26
    37da:	11 24       	eor	r1, r1
    37dc:	9f 57       	subi	r25, 0x7F	; 127
    37de:	50 40       	sbci	r21, 0x00	; 0
    37e0:	8a f0       	brmi	.+34     	; 0x3804 <__mulsf3_pse+0x84>
    37e2:	e1 f0       	breq	.+56     	; 0x381c <__mulsf3_pse+0x9c>
    37e4:	88 23       	and	r24, r24
    37e6:	4a f0       	brmi	.+18     	; 0x37fa <__mulsf3_pse+0x7a>
    37e8:	ee 0f       	add	r30, r30
    37ea:	ff 1f       	adc	r31, r31
    37ec:	bb 1f       	adc	r27, r27
    37ee:	66 1f       	adc	r22, r22
    37f0:	77 1f       	adc	r23, r23
    37f2:	88 1f       	adc	r24, r24
    37f4:	91 50       	subi	r25, 0x01	; 1
    37f6:	50 40       	sbci	r21, 0x00	; 0
    37f8:	a9 f7       	brne	.-22     	; 0x37e4 <__mulsf3_pse+0x64>
    37fa:	9e 3f       	cpi	r25, 0xFE	; 254
    37fc:	51 05       	cpc	r21, r1
    37fe:	70 f0       	brcs	.+28     	; 0x381c <__mulsf3_pse+0x9c>
    3800:	60 cf       	rjmp	.-320    	; 0x36c2 <__fp_inf>
    3802:	aa cf       	rjmp	.-172    	; 0x3758 <__fp_szero>
    3804:	5f 3f       	cpi	r21, 0xFF	; 255
    3806:	ec f3       	brlt	.-6      	; 0x3802 <__mulsf3_pse+0x82>
    3808:	98 3e       	cpi	r25, 0xE8	; 232
    380a:	dc f3       	brlt	.-10     	; 0x3802 <__mulsf3_pse+0x82>
    380c:	86 95       	lsr	r24
    380e:	77 95       	ror	r23
    3810:	67 95       	ror	r22
    3812:	b7 95       	ror	r27
    3814:	f7 95       	ror	r31
    3816:	e7 95       	ror	r30
    3818:	9f 5f       	subi	r25, 0xFF	; 255
    381a:	c1 f7       	brne	.-16     	; 0x380c <__mulsf3_pse+0x8c>
    381c:	fe 2b       	or	r31, r30
    381e:	88 0f       	add	r24, r24
    3820:	91 1d       	adc	r25, r1
    3822:	96 95       	lsr	r25
    3824:	87 95       	ror	r24
    3826:	97 f9       	bld	r25, 7
    3828:	08 95       	ret

0000382a <__udivmodqi4>:
    382a:	99 1b       	sub	r25, r25
    382c:	79 e0       	ldi	r23, 0x09	; 9
    382e:	04 c0       	rjmp	.+8      	; 0x3838 <__udivmodqi4_ep>

00003830 <__udivmodqi4_loop>:
    3830:	99 1f       	adc	r25, r25
    3832:	96 17       	cp	r25, r22
    3834:	08 f0       	brcs	.+2      	; 0x3838 <__udivmodqi4_ep>
    3836:	96 1b       	sub	r25, r22

00003838 <__udivmodqi4_ep>:
    3838:	88 1f       	adc	r24, r24
    383a:	7a 95       	dec	r23
    383c:	c9 f7       	brne	.-14     	; 0x3830 <__udivmodqi4_loop>
    383e:	80 95       	com	r24
    3840:	08 95       	ret

00003842 <__udivmodsi4>:
    3842:	a1 e2       	ldi	r26, 0x21	; 33
    3844:	1a 2e       	mov	r1, r26
    3846:	aa 1b       	sub	r26, r26
    3848:	bb 1b       	sub	r27, r27
    384a:	fd 01       	movw	r30, r26
    384c:	0d c0       	rjmp	.+26     	; 0x3868 <__udivmodsi4_ep>

0000384e <__udivmodsi4_loop>:
    384e:	aa 1f       	adc	r26, r26
    3850:	bb 1f       	adc	r27, r27
    3852:	ee 1f       	adc	r30, r30
    3854:	ff 1f       	adc	r31, r31
    3856:	a2 17       	cp	r26, r18
    3858:	b3 07       	cpc	r27, r19
    385a:	e4 07       	cpc	r30, r20
    385c:	f5 07       	cpc	r31, r21
    385e:	20 f0       	brcs	.+8      	; 0x3868 <__udivmodsi4_ep>
    3860:	a2 1b       	sub	r26, r18
    3862:	b3 0b       	sbc	r27, r19
    3864:	e4 0b       	sbc	r30, r20
    3866:	f5 0b       	sbc	r31, r21

00003868 <__udivmodsi4_ep>:
    3868:	66 1f       	adc	r22, r22
    386a:	77 1f       	adc	r23, r23
    386c:	88 1f       	adc	r24, r24
    386e:	99 1f       	adc	r25, r25
    3870:	1a 94       	dec	r1
    3872:	69 f7       	brne	.-38     	; 0x384e <__udivmodsi4_loop>
    3874:	60 95       	com	r22
    3876:	70 95       	com	r23
    3878:	80 95       	com	r24
    387a:	90 95       	com	r25
    387c:	9b 01       	movw	r18, r22
    387e:	ac 01       	movw	r20, r24
    3880:	bd 01       	movw	r22, r26
    3882:	cf 01       	movw	r24, r30
    3884:	08 95       	ret

00003886 <__tablejump2__>:
    3886:	ee 0f       	add	r30, r30
    3888:	ff 1f       	adc	r31, r31
    388a:	88 1f       	adc	r24, r24
    388c:	8b bf       	out	0x3b, r24	; 59
    388e:	07 90       	elpm	r0, Z+
    3890:	f6 91       	elpm	r31, Z
    3892:	e0 2d       	mov	r30, r0
    3894:	19 94       	eijmp

00003896 <__umulhisi3>:
    3896:	a2 9f       	mul	r26, r18
    3898:	b0 01       	movw	r22, r0
    389a:	b3 9f       	mul	r27, r19
    389c:	c0 01       	movw	r24, r0
    389e:	a3 9f       	mul	r26, r19
    38a0:	70 0d       	add	r23, r0
    38a2:	81 1d       	adc	r24, r1
    38a4:	11 24       	eor	r1, r1
    38a6:	91 1d       	adc	r25, r1
    38a8:	b2 9f       	mul	r27, r18
    38aa:	70 0d       	add	r23, r0
    38ac:	81 1d       	adc	r24, r1
    38ae:	11 24       	eor	r1, r1
    38b0:	91 1d       	adc	r25, r1
    38b2:	08 95       	ret

000038b4 <malloc>:
    38b4:	0f 93       	push	r16
    38b6:	1f 93       	push	r17
    38b8:	cf 93       	push	r28
    38ba:	df 93       	push	r29
    38bc:	82 30       	cpi	r24, 0x02	; 2
    38be:	91 05       	cpc	r25, r1
    38c0:	10 f4       	brcc	.+4      	; 0x38c6 <malloc+0x12>
    38c2:	82 e0       	ldi	r24, 0x02	; 2
    38c4:	90 e0       	ldi	r25, 0x00	; 0
    38c6:	e0 91 6e 24 	lds	r30, 0x246E	; 0x80246e <__flp>
    38ca:	f0 91 6f 24 	lds	r31, 0x246F	; 0x80246f <__flp+0x1>
    38ce:	20 e0       	ldi	r18, 0x00	; 0
    38d0:	30 e0       	ldi	r19, 0x00	; 0
    38d2:	a0 e0       	ldi	r26, 0x00	; 0
    38d4:	b0 e0       	ldi	r27, 0x00	; 0
    38d6:	30 97       	sbiw	r30, 0x00	; 0
    38d8:	19 f1       	breq	.+70     	; 0x3920 <malloc+0x6c>
    38da:	40 81       	ld	r20, Z
    38dc:	51 81       	ldd	r21, Z+1	; 0x01
    38de:	02 81       	ldd	r16, Z+2	; 0x02
    38e0:	13 81       	ldd	r17, Z+3	; 0x03
    38e2:	48 17       	cp	r20, r24
    38e4:	59 07       	cpc	r21, r25
    38e6:	c8 f0       	brcs	.+50     	; 0x391a <malloc+0x66>
    38e8:	84 17       	cp	r24, r20
    38ea:	95 07       	cpc	r25, r21
    38ec:	69 f4       	brne	.+26     	; 0x3908 <malloc+0x54>
    38ee:	10 97       	sbiw	r26, 0x00	; 0
    38f0:	31 f0       	breq	.+12     	; 0x38fe <malloc+0x4a>
    38f2:	12 96       	adiw	r26, 0x02	; 2
    38f4:	0c 93       	st	X, r16
    38f6:	12 97       	sbiw	r26, 0x02	; 2
    38f8:	13 96       	adiw	r26, 0x03	; 3
    38fa:	1c 93       	st	X, r17
    38fc:	27 c0       	rjmp	.+78     	; 0x394c <malloc+0x98>
    38fe:	00 93 6e 24 	sts	0x246E, r16	; 0x80246e <__flp>
    3902:	10 93 6f 24 	sts	0x246F, r17	; 0x80246f <__flp+0x1>
    3906:	22 c0       	rjmp	.+68     	; 0x394c <malloc+0x98>
    3908:	21 15       	cp	r18, r1
    390a:	31 05       	cpc	r19, r1
    390c:	19 f0       	breq	.+6      	; 0x3914 <malloc+0x60>
    390e:	42 17       	cp	r20, r18
    3910:	53 07       	cpc	r21, r19
    3912:	18 f4       	brcc	.+6      	; 0x391a <malloc+0x66>
    3914:	9a 01       	movw	r18, r20
    3916:	bd 01       	movw	r22, r26
    3918:	ef 01       	movw	r28, r30
    391a:	df 01       	movw	r26, r30
    391c:	f8 01       	movw	r30, r16
    391e:	db cf       	rjmp	.-74     	; 0x38d6 <malloc+0x22>
    3920:	21 15       	cp	r18, r1
    3922:	31 05       	cpc	r19, r1
    3924:	f9 f0       	breq	.+62     	; 0x3964 <malloc+0xb0>
    3926:	28 1b       	sub	r18, r24
    3928:	39 0b       	sbc	r19, r25
    392a:	24 30       	cpi	r18, 0x04	; 4
    392c:	31 05       	cpc	r19, r1
    392e:	80 f4       	brcc	.+32     	; 0x3950 <malloc+0x9c>
    3930:	8a 81       	ldd	r24, Y+2	; 0x02
    3932:	9b 81       	ldd	r25, Y+3	; 0x03
    3934:	61 15       	cp	r22, r1
    3936:	71 05       	cpc	r23, r1
    3938:	21 f0       	breq	.+8      	; 0x3942 <malloc+0x8e>
    393a:	fb 01       	movw	r30, r22
    393c:	82 83       	std	Z+2, r24	; 0x02
    393e:	93 83       	std	Z+3, r25	; 0x03
    3940:	04 c0       	rjmp	.+8      	; 0x394a <malloc+0x96>
    3942:	80 93 6e 24 	sts	0x246E, r24	; 0x80246e <__flp>
    3946:	90 93 6f 24 	sts	0x246F, r25	; 0x80246f <__flp+0x1>
    394a:	fe 01       	movw	r30, r28
    394c:	32 96       	adiw	r30, 0x02	; 2
    394e:	44 c0       	rjmp	.+136    	; 0x39d8 <malloc+0x124>
    3950:	fe 01       	movw	r30, r28
    3952:	e2 0f       	add	r30, r18
    3954:	f3 1f       	adc	r31, r19
    3956:	81 93       	st	Z+, r24
    3958:	91 93       	st	Z+, r25
    395a:	22 50       	subi	r18, 0x02	; 2
    395c:	31 09       	sbc	r19, r1
    395e:	28 83       	st	Y, r18
    3960:	39 83       	std	Y+1, r19	; 0x01
    3962:	3a c0       	rjmp	.+116    	; 0x39d8 <malloc+0x124>
    3964:	20 91 6c 24 	lds	r18, 0x246C	; 0x80246c <__brkval>
    3968:	30 91 6d 24 	lds	r19, 0x246D	; 0x80246d <__brkval+0x1>
    396c:	23 2b       	or	r18, r19
    396e:	41 f4       	brne	.+16     	; 0x3980 <malloc+0xcc>
    3970:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    3974:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    3978:	20 93 6c 24 	sts	0x246C, r18	; 0x80246c <__brkval>
    397c:	30 93 6d 24 	sts	0x246D, r19	; 0x80246d <__brkval+0x1>
    3980:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
    3984:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
    3988:	21 15       	cp	r18, r1
    398a:	31 05       	cpc	r19, r1
    398c:	41 f4       	brne	.+16     	; 0x399e <malloc+0xea>
    398e:	2d b7       	in	r18, 0x3d	; 61
    3990:	3e b7       	in	r19, 0x3e	; 62
    3992:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    3996:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    399a:	24 1b       	sub	r18, r20
    399c:	35 0b       	sbc	r19, r21
    399e:	e0 91 6c 24 	lds	r30, 0x246C	; 0x80246c <__brkval>
    39a2:	f0 91 6d 24 	lds	r31, 0x246D	; 0x80246d <__brkval+0x1>
    39a6:	e2 17       	cp	r30, r18
    39a8:	f3 07       	cpc	r31, r19
    39aa:	a0 f4       	brcc	.+40     	; 0x39d4 <malloc+0x120>
    39ac:	2e 1b       	sub	r18, r30
    39ae:	3f 0b       	sbc	r19, r31
    39b0:	28 17       	cp	r18, r24
    39b2:	39 07       	cpc	r19, r25
    39b4:	78 f0       	brcs	.+30     	; 0x39d4 <malloc+0x120>
    39b6:	ac 01       	movw	r20, r24
    39b8:	4e 5f       	subi	r20, 0xFE	; 254
    39ba:	5f 4f       	sbci	r21, 0xFF	; 255
    39bc:	24 17       	cp	r18, r20
    39be:	35 07       	cpc	r19, r21
    39c0:	48 f0       	brcs	.+18     	; 0x39d4 <malloc+0x120>
    39c2:	4e 0f       	add	r20, r30
    39c4:	5f 1f       	adc	r21, r31
    39c6:	40 93 6c 24 	sts	0x246C, r20	; 0x80246c <__brkval>
    39ca:	50 93 6d 24 	sts	0x246D, r21	; 0x80246d <__brkval+0x1>
    39ce:	81 93       	st	Z+, r24
    39d0:	91 93       	st	Z+, r25
    39d2:	02 c0       	rjmp	.+4      	; 0x39d8 <malloc+0x124>
    39d4:	e0 e0       	ldi	r30, 0x00	; 0
    39d6:	f0 e0       	ldi	r31, 0x00	; 0
    39d8:	cf 01       	movw	r24, r30
    39da:	df 91       	pop	r29
    39dc:	cf 91       	pop	r28
    39de:	1f 91       	pop	r17
    39e0:	0f 91       	pop	r16
    39e2:	08 95       	ret

000039e4 <free>:
    39e4:	cf 93       	push	r28
    39e6:	df 93       	push	r29
    39e8:	00 97       	sbiw	r24, 0x00	; 0
    39ea:	09 f4       	brne	.+2      	; 0x39ee <free+0xa>
    39ec:	81 c0       	rjmp	.+258    	; 0x3af0 <free+0x10c>
    39ee:	fc 01       	movw	r30, r24
    39f0:	32 97       	sbiw	r30, 0x02	; 2
    39f2:	12 82       	std	Z+2, r1	; 0x02
    39f4:	13 82       	std	Z+3, r1	; 0x03
    39f6:	a0 91 6e 24 	lds	r26, 0x246E	; 0x80246e <__flp>
    39fa:	b0 91 6f 24 	lds	r27, 0x246F	; 0x80246f <__flp+0x1>
    39fe:	10 97       	sbiw	r26, 0x00	; 0
    3a00:	81 f4       	brne	.+32     	; 0x3a22 <free+0x3e>
    3a02:	20 81       	ld	r18, Z
    3a04:	31 81       	ldd	r19, Z+1	; 0x01
    3a06:	82 0f       	add	r24, r18
    3a08:	93 1f       	adc	r25, r19
    3a0a:	20 91 6c 24 	lds	r18, 0x246C	; 0x80246c <__brkval>
    3a0e:	30 91 6d 24 	lds	r19, 0x246D	; 0x80246d <__brkval+0x1>
    3a12:	28 17       	cp	r18, r24
    3a14:	39 07       	cpc	r19, r25
    3a16:	51 f5       	brne	.+84     	; 0x3a6c <free+0x88>
    3a18:	e0 93 6c 24 	sts	0x246C, r30	; 0x80246c <__brkval>
    3a1c:	f0 93 6d 24 	sts	0x246D, r31	; 0x80246d <__brkval+0x1>
    3a20:	67 c0       	rjmp	.+206    	; 0x3af0 <free+0x10c>
    3a22:	ed 01       	movw	r28, r26
    3a24:	20 e0       	ldi	r18, 0x00	; 0
    3a26:	30 e0       	ldi	r19, 0x00	; 0
    3a28:	ce 17       	cp	r28, r30
    3a2a:	df 07       	cpc	r29, r31
    3a2c:	40 f4       	brcc	.+16     	; 0x3a3e <free+0x5a>
    3a2e:	4a 81       	ldd	r20, Y+2	; 0x02
    3a30:	5b 81       	ldd	r21, Y+3	; 0x03
    3a32:	9e 01       	movw	r18, r28
    3a34:	41 15       	cp	r20, r1
    3a36:	51 05       	cpc	r21, r1
    3a38:	f1 f0       	breq	.+60     	; 0x3a76 <free+0x92>
    3a3a:	ea 01       	movw	r28, r20
    3a3c:	f5 cf       	rjmp	.-22     	; 0x3a28 <free+0x44>
    3a3e:	c2 83       	std	Z+2, r28	; 0x02
    3a40:	d3 83       	std	Z+3, r29	; 0x03
    3a42:	40 81       	ld	r20, Z
    3a44:	51 81       	ldd	r21, Z+1	; 0x01
    3a46:	84 0f       	add	r24, r20
    3a48:	95 1f       	adc	r25, r21
    3a4a:	c8 17       	cp	r28, r24
    3a4c:	d9 07       	cpc	r29, r25
    3a4e:	59 f4       	brne	.+22     	; 0x3a66 <free+0x82>
    3a50:	88 81       	ld	r24, Y
    3a52:	99 81       	ldd	r25, Y+1	; 0x01
    3a54:	84 0f       	add	r24, r20
    3a56:	95 1f       	adc	r25, r21
    3a58:	02 96       	adiw	r24, 0x02	; 2
    3a5a:	80 83       	st	Z, r24
    3a5c:	91 83       	std	Z+1, r25	; 0x01
    3a5e:	8a 81       	ldd	r24, Y+2	; 0x02
    3a60:	9b 81       	ldd	r25, Y+3	; 0x03
    3a62:	82 83       	std	Z+2, r24	; 0x02
    3a64:	93 83       	std	Z+3, r25	; 0x03
    3a66:	21 15       	cp	r18, r1
    3a68:	31 05       	cpc	r19, r1
    3a6a:	29 f4       	brne	.+10     	; 0x3a76 <free+0x92>
    3a6c:	e0 93 6e 24 	sts	0x246E, r30	; 0x80246e <__flp>
    3a70:	f0 93 6f 24 	sts	0x246F, r31	; 0x80246f <__flp+0x1>
    3a74:	3d c0       	rjmp	.+122    	; 0x3af0 <free+0x10c>
    3a76:	e9 01       	movw	r28, r18
    3a78:	ea 83       	std	Y+2, r30	; 0x02
    3a7a:	fb 83       	std	Y+3, r31	; 0x03
    3a7c:	49 91       	ld	r20, Y+
    3a7e:	59 91       	ld	r21, Y+
    3a80:	c4 0f       	add	r28, r20
    3a82:	d5 1f       	adc	r29, r21
    3a84:	ec 17       	cp	r30, r28
    3a86:	fd 07       	cpc	r31, r29
    3a88:	61 f4       	brne	.+24     	; 0x3aa2 <free+0xbe>
    3a8a:	80 81       	ld	r24, Z
    3a8c:	91 81       	ldd	r25, Z+1	; 0x01
    3a8e:	84 0f       	add	r24, r20
    3a90:	95 1f       	adc	r25, r21
    3a92:	02 96       	adiw	r24, 0x02	; 2
    3a94:	e9 01       	movw	r28, r18
    3a96:	88 83       	st	Y, r24
    3a98:	99 83       	std	Y+1, r25	; 0x01
    3a9a:	82 81       	ldd	r24, Z+2	; 0x02
    3a9c:	93 81       	ldd	r25, Z+3	; 0x03
    3a9e:	8a 83       	std	Y+2, r24	; 0x02
    3aa0:	9b 83       	std	Y+3, r25	; 0x03
    3aa2:	e0 e0       	ldi	r30, 0x00	; 0
    3aa4:	f0 e0       	ldi	r31, 0x00	; 0
    3aa6:	12 96       	adiw	r26, 0x02	; 2
    3aa8:	8d 91       	ld	r24, X+
    3aaa:	9c 91       	ld	r25, X
    3aac:	13 97       	sbiw	r26, 0x03	; 3
    3aae:	00 97       	sbiw	r24, 0x00	; 0
    3ab0:	19 f0       	breq	.+6      	; 0x3ab8 <free+0xd4>
    3ab2:	fd 01       	movw	r30, r26
    3ab4:	dc 01       	movw	r26, r24
    3ab6:	f7 cf       	rjmp	.-18     	; 0x3aa6 <free+0xc2>
    3ab8:	8d 91       	ld	r24, X+
    3aba:	9c 91       	ld	r25, X
    3abc:	11 97       	sbiw	r26, 0x01	; 1
    3abe:	9d 01       	movw	r18, r26
    3ac0:	2e 5f       	subi	r18, 0xFE	; 254
    3ac2:	3f 4f       	sbci	r19, 0xFF	; 255
    3ac4:	82 0f       	add	r24, r18
    3ac6:	93 1f       	adc	r25, r19
    3ac8:	20 91 6c 24 	lds	r18, 0x246C	; 0x80246c <__brkval>
    3acc:	30 91 6d 24 	lds	r19, 0x246D	; 0x80246d <__brkval+0x1>
    3ad0:	28 17       	cp	r18, r24
    3ad2:	39 07       	cpc	r19, r25
    3ad4:	69 f4       	brne	.+26     	; 0x3af0 <free+0x10c>
    3ad6:	30 97       	sbiw	r30, 0x00	; 0
    3ad8:	29 f4       	brne	.+10     	; 0x3ae4 <free+0x100>
    3ada:	10 92 6e 24 	sts	0x246E, r1	; 0x80246e <__flp>
    3ade:	10 92 6f 24 	sts	0x246F, r1	; 0x80246f <__flp+0x1>
    3ae2:	02 c0       	rjmp	.+4      	; 0x3ae8 <free+0x104>
    3ae4:	12 82       	std	Z+2, r1	; 0x02
    3ae6:	13 82       	std	Z+3, r1	; 0x03
    3ae8:	a0 93 6c 24 	sts	0x246C, r26	; 0x80246c <__brkval>
    3aec:	b0 93 6d 24 	sts	0x246D, r27	; 0x80246d <__brkval+0x1>
    3af0:	df 91       	pop	r29
    3af2:	cf 91       	pop	r28
    3af4:	08 95       	ret

00003af6 <_exit>:
    3af6:	f8 94       	cli

00003af8 <__stop_program>:
    3af8:	ff cf       	rjmp	.-2      	; 0x3af8 <__stop_program>
