
Development_and_Testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c00  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  08008db0  08008db0  00018db0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080091f4  080091f4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  080091f4  080091f4  000191f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080091fc  080091fc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080091fc  080091fc  000191fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009200  08009200  00019200  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009204  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          00000228  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000408  20000408  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012d54  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002452  00000000  00000000  00032f64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001130  00000000  00000000  000353b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001060  00000000  00000000  000364e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003ba6  00000000  00000000  00037548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014301  00000000  00000000  0003b0ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000eb4c3  00000000  00000000  0004f3ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013a8b2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005b68  00000000  00000000  0013a904  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008d98 	.word	0x08008d98

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	08008d98 	.word	0x08008d98

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b974 	b.w	8000f68 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	468e      	mov	lr, r1
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d14d      	bne.n	8000d42 <__udivmoddi4+0xaa>
 8000ca6:	428a      	cmp	r2, r1
 8000ca8:	4694      	mov	ip, r2
 8000caa:	d969      	bls.n	8000d80 <__udivmoddi4+0xe8>
 8000cac:	fab2 f282 	clz	r2, r2
 8000cb0:	b152      	cbz	r2, 8000cc8 <__udivmoddi4+0x30>
 8000cb2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cb6:	f1c2 0120 	rsb	r1, r2, #32
 8000cba:	fa20 f101 	lsr.w	r1, r0, r1
 8000cbe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cc2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cc6:	4094      	lsls	r4, r2
 8000cc8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ccc:	0c21      	lsrs	r1, r4, #16
 8000cce:	fbbe f6f8 	udiv	r6, lr, r8
 8000cd2:	fa1f f78c 	uxth.w	r7, ip
 8000cd6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cda:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cde:	fb06 f107 	mul.w	r1, r6, r7
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	d90a      	bls.n	8000cfc <__udivmoddi4+0x64>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cee:	f080 811f 	bcs.w	8000f30 <__udivmoddi4+0x298>
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	f240 811c 	bls.w	8000f30 <__udivmoddi4+0x298>
 8000cf8:	3e02      	subs	r6, #2
 8000cfa:	4463      	add	r3, ip
 8000cfc:	1a5b      	subs	r3, r3, r1
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d04:	fb08 3310 	mls	r3, r8, r0, r3
 8000d08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d0c:	fb00 f707 	mul.w	r7, r0, r7
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	d90a      	bls.n	8000d2a <__udivmoddi4+0x92>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1c:	f080 810a 	bcs.w	8000f34 <__udivmoddi4+0x29c>
 8000d20:	42a7      	cmp	r7, r4
 8000d22:	f240 8107 	bls.w	8000f34 <__udivmoddi4+0x29c>
 8000d26:	4464      	add	r4, ip
 8000d28:	3802      	subs	r0, #2
 8000d2a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d2e:	1be4      	subs	r4, r4, r7
 8000d30:	2600      	movs	r6, #0
 8000d32:	b11d      	cbz	r5, 8000d3c <__udivmoddi4+0xa4>
 8000d34:	40d4      	lsrs	r4, r2
 8000d36:	2300      	movs	r3, #0
 8000d38:	e9c5 4300 	strd	r4, r3, [r5]
 8000d3c:	4631      	mov	r1, r6
 8000d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d909      	bls.n	8000d5a <__udivmoddi4+0xc2>
 8000d46:	2d00      	cmp	r5, #0
 8000d48:	f000 80ef 	beq.w	8000f2a <__udivmoddi4+0x292>
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d52:	4630      	mov	r0, r6
 8000d54:	4631      	mov	r1, r6
 8000d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5a:	fab3 f683 	clz	r6, r3
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	d14a      	bne.n	8000df8 <__udivmoddi4+0x160>
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d302      	bcc.n	8000d6c <__udivmoddi4+0xd4>
 8000d66:	4282      	cmp	r2, r0
 8000d68:	f200 80f9 	bhi.w	8000f5e <__udivmoddi4+0x2c6>
 8000d6c:	1a84      	subs	r4, r0, r2
 8000d6e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d72:	2001      	movs	r0, #1
 8000d74:	469e      	mov	lr, r3
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	d0e0      	beq.n	8000d3c <__udivmoddi4+0xa4>
 8000d7a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d7e:	e7dd      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000d80:	b902      	cbnz	r2, 8000d84 <__udivmoddi4+0xec>
 8000d82:	deff      	udf	#255	; 0xff
 8000d84:	fab2 f282 	clz	r2, r2
 8000d88:	2a00      	cmp	r2, #0
 8000d8a:	f040 8092 	bne.w	8000eb2 <__udivmoddi4+0x21a>
 8000d8e:	eba1 010c 	sub.w	r1, r1, ip
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f fe8c 	uxth.w	lr, ip
 8000d9a:	2601      	movs	r6, #1
 8000d9c:	0c20      	lsrs	r0, r4, #16
 8000d9e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000da2:	fb07 1113 	mls	r1, r7, r3, r1
 8000da6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000daa:	fb0e f003 	mul.w	r0, lr, r3
 8000dae:	4288      	cmp	r0, r1
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0x12c>
 8000db2:	eb1c 0101 	adds.w	r1, ip, r1
 8000db6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x12a>
 8000dbc:	4288      	cmp	r0, r1
 8000dbe:	f200 80cb 	bhi.w	8000f58 <__udivmoddi4+0x2c0>
 8000dc2:	4643      	mov	r3, r8
 8000dc4:	1a09      	subs	r1, r1, r0
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dcc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dd4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d908      	bls.n	8000dee <__udivmoddi4+0x156>
 8000ddc:	eb1c 0404 	adds.w	r4, ip, r4
 8000de0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000de4:	d202      	bcs.n	8000dec <__udivmoddi4+0x154>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f200 80bb 	bhi.w	8000f62 <__udivmoddi4+0x2ca>
 8000dec:	4608      	mov	r0, r1
 8000dee:	eba4 040e 	sub.w	r4, r4, lr
 8000df2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000df6:	e79c      	b.n	8000d32 <__udivmoddi4+0x9a>
 8000df8:	f1c6 0720 	rsb	r7, r6, #32
 8000dfc:	40b3      	lsls	r3, r6
 8000dfe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e02:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e06:	fa20 f407 	lsr.w	r4, r0, r7
 8000e0a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0e:	431c      	orrs	r4, r3
 8000e10:	40f9      	lsrs	r1, r7
 8000e12:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e16:	fa00 f306 	lsl.w	r3, r0, r6
 8000e1a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e1e:	0c20      	lsrs	r0, r4, #16
 8000e20:	fa1f fe8c 	uxth.w	lr, ip
 8000e24:	fb09 1118 	mls	r1, r9, r8, r1
 8000e28:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e2c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e30:	4288      	cmp	r0, r1
 8000e32:	fa02 f206 	lsl.w	r2, r2, r6
 8000e36:	d90b      	bls.n	8000e50 <__udivmoddi4+0x1b8>
 8000e38:	eb1c 0101 	adds.w	r1, ip, r1
 8000e3c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e40:	f080 8088 	bcs.w	8000f54 <__udivmoddi4+0x2bc>
 8000e44:	4288      	cmp	r0, r1
 8000e46:	f240 8085 	bls.w	8000f54 <__udivmoddi4+0x2bc>
 8000e4a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e4e:	4461      	add	r1, ip
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e58:	fb09 1110 	mls	r1, r9, r0, r1
 8000e5c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e60:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e64:	458e      	cmp	lr, r1
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x1e2>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e70:	d26c      	bcs.n	8000f4c <__udivmoddi4+0x2b4>
 8000e72:	458e      	cmp	lr, r1
 8000e74:	d96a      	bls.n	8000f4c <__udivmoddi4+0x2b4>
 8000e76:	3802      	subs	r0, #2
 8000e78:	4461      	add	r1, ip
 8000e7a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e7e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e82:	eba1 010e 	sub.w	r1, r1, lr
 8000e86:	42a1      	cmp	r1, r4
 8000e88:	46c8      	mov	r8, r9
 8000e8a:	46a6      	mov	lr, r4
 8000e8c:	d356      	bcc.n	8000f3c <__udivmoddi4+0x2a4>
 8000e8e:	d053      	beq.n	8000f38 <__udivmoddi4+0x2a0>
 8000e90:	b15d      	cbz	r5, 8000eaa <__udivmoddi4+0x212>
 8000e92:	ebb3 0208 	subs.w	r2, r3, r8
 8000e96:	eb61 010e 	sbc.w	r1, r1, lr
 8000e9a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e9e:	fa22 f306 	lsr.w	r3, r2, r6
 8000ea2:	40f1      	lsrs	r1, r6
 8000ea4:	431f      	orrs	r7, r3
 8000ea6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eaa:	2600      	movs	r6, #0
 8000eac:	4631      	mov	r1, r6
 8000eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb2:	f1c2 0320 	rsb	r3, r2, #32
 8000eb6:	40d8      	lsrs	r0, r3
 8000eb8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ebc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ec0:	4091      	lsls	r1, r2
 8000ec2:	4301      	orrs	r1, r0
 8000ec4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec8:	fa1f fe8c 	uxth.w	lr, ip
 8000ecc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ed0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ed4:	0c0b      	lsrs	r3, r1, #16
 8000ed6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eda:	fb00 f60e 	mul.w	r6, r0, lr
 8000ede:	429e      	cmp	r6, r3
 8000ee0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ee4:	d908      	bls.n	8000ef8 <__udivmoddi4+0x260>
 8000ee6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eea:	f100 38ff 	add.w	r8, r0, #4294967295
 8000eee:	d22f      	bcs.n	8000f50 <__udivmoddi4+0x2b8>
 8000ef0:	429e      	cmp	r6, r3
 8000ef2:	d92d      	bls.n	8000f50 <__udivmoddi4+0x2b8>
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	4463      	add	r3, ip
 8000ef8:	1b9b      	subs	r3, r3, r6
 8000efa:	b289      	uxth	r1, r1
 8000efc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f00:	fb07 3316 	mls	r3, r7, r6, r3
 8000f04:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f08:	fb06 f30e 	mul.w	r3, r6, lr
 8000f0c:	428b      	cmp	r3, r1
 8000f0e:	d908      	bls.n	8000f22 <__udivmoddi4+0x28a>
 8000f10:	eb1c 0101 	adds.w	r1, ip, r1
 8000f14:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f18:	d216      	bcs.n	8000f48 <__udivmoddi4+0x2b0>
 8000f1a:	428b      	cmp	r3, r1
 8000f1c:	d914      	bls.n	8000f48 <__udivmoddi4+0x2b0>
 8000f1e:	3e02      	subs	r6, #2
 8000f20:	4461      	add	r1, ip
 8000f22:	1ac9      	subs	r1, r1, r3
 8000f24:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f28:	e738      	b.n	8000d9c <__udivmoddi4+0x104>
 8000f2a:	462e      	mov	r6, r5
 8000f2c:	4628      	mov	r0, r5
 8000f2e:	e705      	b.n	8000d3c <__udivmoddi4+0xa4>
 8000f30:	4606      	mov	r6, r0
 8000f32:	e6e3      	b.n	8000cfc <__udivmoddi4+0x64>
 8000f34:	4618      	mov	r0, r3
 8000f36:	e6f8      	b.n	8000d2a <__udivmoddi4+0x92>
 8000f38:	454b      	cmp	r3, r9
 8000f3a:	d2a9      	bcs.n	8000e90 <__udivmoddi4+0x1f8>
 8000f3c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f40:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f44:	3801      	subs	r0, #1
 8000f46:	e7a3      	b.n	8000e90 <__udivmoddi4+0x1f8>
 8000f48:	4646      	mov	r6, r8
 8000f4a:	e7ea      	b.n	8000f22 <__udivmoddi4+0x28a>
 8000f4c:	4620      	mov	r0, r4
 8000f4e:	e794      	b.n	8000e7a <__udivmoddi4+0x1e2>
 8000f50:	4640      	mov	r0, r8
 8000f52:	e7d1      	b.n	8000ef8 <__udivmoddi4+0x260>
 8000f54:	46d0      	mov	r8, sl
 8000f56:	e77b      	b.n	8000e50 <__udivmoddi4+0x1b8>
 8000f58:	3b02      	subs	r3, #2
 8000f5a:	4461      	add	r1, ip
 8000f5c:	e732      	b.n	8000dc4 <__udivmoddi4+0x12c>
 8000f5e:	4630      	mov	r0, r6
 8000f60:	e709      	b.n	8000d76 <__udivmoddi4+0xde>
 8000f62:	4464      	add	r4, ip
 8000f64:	3802      	subs	r0, #2
 8000f66:	e742      	b.n	8000dee <__udivmoddi4+0x156>

08000f68 <__aeabi_idiv0>:
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop

08000f6c <mpu6050Init>:
uint8_t	imready(void);
void resetFIFO(void);
void getDivFac(mpu6050_t	*mpu6050);


uint8_t mpu6050Init(mpu6050_t	*mpu6050){
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b088      	sub	sp, #32
 8000f70:	af04      	add	r7, sp, #16
 8000f72:	6078      	str	r0, [r7, #4]
	/*	1.Check if device is available or not
	 * 	2.Configure
	 */
	if(imready()==HAL_OK){
 8000f74:	f000 f9e4 	bl	8001340 <imready>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	f040 808a 	bne.w	8001094 <mpu6050Init+0x128>
		uint8_t data;
		//sampling rate
		data=mpu6050->SampPreSc;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	785b      	ldrb	r3, [r3, #1]
 8000f84:	73fb      	strb	r3, [r7, #15]
		HAL_I2C_Mem_Write(&hi2c3, MPU6050ADDR, SMPLRT_DIV, 1, &data, 1, HAL_MAX_DELAY);
 8000f86:	f04f 33ff 	mov.w	r3, #4294967295
 8000f8a:	9302      	str	r3, [sp, #8]
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	9301      	str	r3, [sp, #4]
 8000f90:	f107 030f 	add.w	r3, r7, #15
 8000f94:	9300      	str	r3, [sp, #0]
 8000f96:	2301      	movs	r3, #1
 8000f98:	2219      	movs	r2, #25
 8000f9a:	21d0      	movs	r1, #208	; 0xd0
 8000f9c:	4840      	ldr	r0, [pc, #256]	; (80010a0 <mpu6050Init+0x134>)
 8000f9e:	f002 f945 	bl	800322c <HAL_I2C_Mem_Write>

		data=0;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	73fb      	strb	r3, [r7, #15]
		data=mpu6050->DLPF;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	789b      	ldrb	r3, [r3, #2]
 8000faa:	73fb      	strb	r3, [r7, #15]
		HAL_I2C_Mem_Write(&hi2c3, MPU6050ADDR,CONFIG, 1, &data, 1, HAL_MAX_DELAY);
 8000fac:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb0:	9302      	str	r3, [sp, #8]
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	9301      	str	r3, [sp, #4]
 8000fb6:	f107 030f 	add.w	r3, r7, #15
 8000fba:	9300      	str	r3, [sp, #0]
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	221a      	movs	r2, #26
 8000fc0:	21d0      	movs	r1, #208	; 0xd0
 8000fc2:	4837      	ldr	r0, [pc, #220]	; (80010a0 <mpu6050Init+0x134>)
 8000fc4:	f002 f932 	bl	800322c <HAL_I2C_Mem_Write>

		data=0;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	73fb      	strb	r3, [r7, #15]
		data=mpu6050->mpu6050_Clk_Src;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	73fb      	strb	r3, [r7, #15]
		HAL_I2C_Mem_Write(&hi2c3, MPU6050ADDR,PWR_MGMT_1, 1, &data, 1, HAL_MAX_DELAY);
 8000fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd6:	9302      	str	r3, [sp, #8]
 8000fd8:	2301      	movs	r3, #1
 8000fda:	9301      	str	r3, [sp, #4]
 8000fdc:	f107 030f 	add.w	r3, r7, #15
 8000fe0:	9300      	str	r3, [sp, #0]
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	226b      	movs	r2, #107	; 0x6b
 8000fe6:	21d0      	movs	r1, #208	; 0xd0
 8000fe8:	482d      	ldr	r0, [pc, #180]	; (80010a0 <mpu6050Init+0x134>)
 8000fea:	f002 f91f 	bl	800322c <HAL_I2C_Mem_Write>


		data=0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	73fb      	strb	r3, [r7, #15]
		data=(mpu6050->gyroFSR<<3);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	78db      	ldrb	r3, [r3, #3]
 8000ff6:	00db      	lsls	r3, r3, #3
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	73fb      	strb	r3, [r7, #15]
		HAL_I2C_Mem_Write(&hi2c3, MPU6050ADDR,GYRO_CONFIG, 1, &data, 1, HAL_MAX_DELAY);
 8000ffc:	f04f 33ff 	mov.w	r3, #4294967295
 8001000:	9302      	str	r3, [sp, #8]
 8001002:	2301      	movs	r3, #1
 8001004:	9301      	str	r3, [sp, #4]
 8001006:	f107 030f 	add.w	r3, r7, #15
 800100a:	9300      	str	r3, [sp, #0]
 800100c:	2301      	movs	r3, #1
 800100e:	221b      	movs	r2, #27
 8001010:	21d0      	movs	r1, #208	; 0xd0
 8001012:	4823      	ldr	r0, [pc, #140]	; (80010a0 <mpu6050Init+0x134>)
 8001014:	f002 f90a 	bl	800322c <HAL_I2C_Mem_Write>

		data=0;
 8001018:	2300      	movs	r3, #0
 800101a:	73fb      	strb	r3, [r7, #15]
		data=(mpu6050->accFSR<<3);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	791b      	ldrb	r3, [r3, #4]
 8001020:	00db      	lsls	r3, r3, #3
 8001022:	b2db      	uxtb	r3, r3
 8001024:	73fb      	strb	r3, [r7, #15]
		HAL_I2C_Mem_Write(&hi2c3, MPU6050ADDR,ACCEL_CONFIG, 1, &data, 1, HAL_MAX_DELAY);
 8001026:	f04f 33ff 	mov.w	r3, #4294967295
 800102a:	9302      	str	r3, [sp, #8]
 800102c:	2301      	movs	r3, #1
 800102e:	9301      	str	r3, [sp, #4]
 8001030:	f107 030f 	add.w	r3, r7, #15
 8001034:	9300      	str	r3, [sp, #0]
 8001036:	2301      	movs	r3, #1
 8001038:	221c      	movs	r2, #28
 800103a:	21d0      	movs	r1, #208	; 0xd0
 800103c:	4818      	ldr	r0, [pc, #96]	; (80010a0 <mpu6050Init+0x134>)
 800103e:	f002 f8f5 	bl	800322c <HAL_I2C_Mem_Write>

		/*
		 * enable fifo in USER_CTRL and enable interrupt
		 */
		data=0;
 8001042:	2300      	movs	r3, #0
 8001044:	73fb      	strb	r3, [r7, #15]
		data=(1<<6);
 8001046:	2340      	movs	r3, #64	; 0x40
 8001048:	73fb      	strb	r3, [r7, #15]
		HAL_I2C_Mem_Write(&hi2c3, MPU6050ADDR, USER_CTRL, 1, &data, 1, HAL_MAX_DELAY);
 800104a:	f04f 33ff 	mov.w	r3, #4294967295
 800104e:	9302      	str	r3, [sp, #8]
 8001050:	2301      	movs	r3, #1
 8001052:	9301      	str	r3, [sp, #4]
 8001054:	f107 030f 	add.w	r3, r7, #15
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	2301      	movs	r3, #1
 800105c:	226a      	movs	r2, #106	; 0x6a
 800105e:	21d0      	movs	r1, #208	; 0xd0
 8001060:	480f      	ldr	r0, [pc, #60]	; (80010a0 <mpu6050Init+0x134>)
 8001062:	f002 f8e3 	bl	800322c <HAL_I2C_Mem_Write>

		data=0;
 8001066:	2300      	movs	r3, #0
 8001068:	73fb      	strb	r3, [r7, #15]
		data=(1<<0);
 800106a:	2301      	movs	r3, #1
 800106c:	73fb      	strb	r3, [r7, #15]
		HAL_I2C_Mem_Write(&hi2c3, MPU6050ADDR,INT_ENABLE,1,&data,1,HAL_MAX_DELAY);
 800106e:	f04f 33ff 	mov.w	r3, #4294967295
 8001072:	9302      	str	r3, [sp, #8]
 8001074:	2301      	movs	r3, #1
 8001076:	9301      	str	r3, [sp, #4]
 8001078:	f107 030f 	add.w	r3, r7, #15
 800107c:	9300      	str	r3, [sp, #0]
 800107e:	2301      	movs	r3, #1
 8001080:	2238      	movs	r2, #56	; 0x38
 8001082:	21d0      	movs	r1, #208	; 0xd0
 8001084:	4806      	ldr	r0, [pc, #24]	; (80010a0 <mpu6050Init+0x134>)
 8001086:	f002 f8d1 	bl	800322c <HAL_I2C_Mem_Write>



		//set division factors for conversion
		getDivFac(mpu6050);
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f000 f974 	bl	8001378 <getDivFac>

		return	HAL_OK;
 8001090:	2300      	movs	r3, #0
 8001092:	e000      	b.n	8001096 <mpu6050Init+0x12a>
	}
	else{
		return HAL_ERROR;
 8001094:	2301      	movs	r3, #1
	}
}
 8001096:	4618      	mov	r0, r3
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	2000025c 	.word	0x2000025c

080010a4 <gatherRawData>:





void gatherRawData(void){
 80010a4:	b580      	push	{r7, lr}
 80010a6:	ed2d 8b02 	vpush	{d8}
 80010aa:	b088      	sub	sp, #32
 80010ac:	af04      	add	r7, sp, #16
	uint8_t data[14];
	HAL_I2C_Mem_Read(&hi2c3, MPU6050ADDR, ACCEL_XOUT_H, 1, data, 14, HAL_MAX_DELAY);
 80010ae:	f04f 33ff 	mov.w	r3, #4294967295
 80010b2:	9302      	str	r3, [sp, #8]
 80010b4:	230e      	movs	r3, #14
 80010b6:	9301      	str	r3, [sp, #4]
 80010b8:	463b      	mov	r3, r7
 80010ba:	9300      	str	r3, [sp, #0]
 80010bc:	2301      	movs	r3, #1
 80010be:	223b      	movs	r2, #59	; 0x3b
 80010c0:	21d0      	movs	r1, #208	; 0xd0
 80010c2:	4832      	ldr	r0, [pc, #200]	; (800118c <gatherRawData+0xe8>)
 80010c4:	f002 f9ac 	bl	8003420 <HAL_I2C_Mem_Read>
	AccX=(uint16_t)(data[0]<<8|data[1]);
 80010c8:	783b      	ldrb	r3, [r7, #0]
 80010ca:	021b      	lsls	r3, r3, #8
 80010cc:	b21a      	sxth	r2, r3
 80010ce:	787b      	ldrb	r3, [r7, #1]
 80010d0:	b21b      	sxth	r3, r3
 80010d2:	4313      	orrs	r3, r2
 80010d4:	b21b      	sxth	r3, r3
 80010d6:	b29a      	uxth	r2, r3
 80010d8:	4b2d      	ldr	r3, [pc, #180]	; (8001190 <gatherRawData+0xec>)
 80010da:	801a      	strh	r2, [r3, #0]
	AccY=(uint16_t)(data[2]<<8|data[3]);
 80010dc:	78bb      	ldrb	r3, [r7, #2]
 80010de:	021b      	lsls	r3, r3, #8
 80010e0:	b21a      	sxth	r2, r3
 80010e2:	78fb      	ldrb	r3, [r7, #3]
 80010e4:	b21b      	sxth	r3, r3
 80010e6:	4313      	orrs	r3, r2
 80010e8:	b21b      	sxth	r3, r3
 80010ea:	b29a      	uxth	r2, r3
 80010ec:	4b29      	ldr	r3, [pc, #164]	; (8001194 <gatherRawData+0xf0>)
 80010ee:	801a      	strh	r2, [r3, #0]
	AccZ=(uint16_t)(data[4]<<8|data[5]);
 80010f0:	793b      	ldrb	r3, [r7, #4]
 80010f2:	021b      	lsls	r3, r3, #8
 80010f4:	b21a      	sxth	r2, r3
 80010f6:	797b      	ldrb	r3, [r7, #5]
 80010f8:	b21b      	sxth	r3, r3
 80010fa:	4313      	orrs	r3, r2
 80010fc:	b21b      	sxth	r3, r3
 80010fe:	b29a      	uxth	r2, r3
 8001100:	4b25      	ldr	r3, [pc, #148]	; (8001198 <gatherRawData+0xf4>)
 8001102:	801a      	strh	r2, [r3, #0]
	//TempSen=(uint16_t)(data[6]<<8|data[7]);
	TempSen=(float)data[6]+(float)(data[7]/10.0);
 8001104:	79bb      	ldrb	r3, [r7, #6]
 8001106:	ee07 3a90 	vmov	s15, r3
 800110a:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff fa17 	bl	8000544 <__aeabi_i2d>
 8001116:	f04f 0200 	mov.w	r2, #0
 800111a:	4b20      	ldr	r3, [pc, #128]	; (800119c <gatherRawData+0xf8>)
 800111c:	f7ff fba6 	bl	800086c <__aeabi_ddiv>
 8001120:	4602      	mov	r2, r0
 8001122:	460b      	mov	r3, r1
 8001124:	4610      	mov	r0, r2
 8001126:	4619      	mov	r1, r3
 8001128:	f7ff fd4e 	bl	8000bc8 <__aeabi_d2f>
 800112c:	ee07 0a90 	vmov	s15, r0
 8001130:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001134:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001138:	ee17 3a90 	vmov	r3, s15
 800113c:	b29a      	uxth	r2, r3
 800113e:	4b18      	ldr	r3, [pc, #96]	; (80011a0 <gatherRawData+0xfc>)
 8001140:	801a      	strh	r2, [r3, #0]
	GyroX=(uint16_t)(data[8]<<8|data[9]);
 8001142:	7a3b      	ldrb	r3, [r7, #8]
 8001144:	021b      	lsls	r3, r3, #8
 8001146:	b21a      	sxth	r2, r3
 8001148:	7a7b      	ldrb	r3, [r7, #9]
 800114a:	b21b      	sxth	r3, r3
 800114c:	4313      	orrs	r3, r2
 800114e:	b21b      	sxth	r3, r3
 8001150:	b29a      	uxth	r2, r3
 8001152:	4b14      	ldr	r3, [pc, #80]	; (80011a4 <gatherRawData+0x100>)
 8001154:	801a      	strh	r2, [r3, #0]
	GyroY=(uint16_t)(data[10]<<8|data[11]);
 8001156:	7abb      	ldrb	r3, [r7, #10]
 8001158:	021b      	lsls	r3, r3, #8
 800115a:	b21a      	sxth	r2, r3
 800115c:	7afb      	ldrb	r3, [r7, #11]
 800115e:	b21b      	sxth	r3, r3
 8001160:	4313      	orrs	r3, r2
 8001162:	b21b      	sxth	r3, r3
 8001164:	b29a      	uxth	r2, r3
 8001166:	4b10      	ldr	r3, [pc, #64]	; (80011a8 <gatherRawData+0x104>)
 8001168:	801a      	strh	r2, [r3, #0]
	GyroZ=(uint16_t)(data[12]<<8|data[13]);
 800116a:	7b3b      	ldrb	r3, [r7, #12]
 800116c:	021b      	lsls	r3, r3, #8
 800116e:	b21a      	sxth	r2, r3
 8001170:	7b7b      	ldrb	r3, [r7, #13]
 8001172:	b21b      	sxth	r3, r3
 8001174:	4313      	orrs	r3, r2
 8001176:	b21b      	sxth	r3, r3
 8001178:	b29a      	uxth	r2, r3
 800117a:	4b0c      	ldr	r3, [pc, #48]	; (80011ac <gatherRawData+0x108>)
 800117c:	801a      	strh	r2, [r3, #0]
}
 800117e:	bf00      	nop
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	ecbd 8b02 	vpop	{d8}
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	2000025c 	.word	0x2000025c
 8001190:	200001fc 	.word	0x200001fc
 8001194:	200001fe 	.word	0x200001fe
 8001198:	20000200 	.word	0x20000200
 800119c:	40240000 	.word	0x40240000
 80011a0:	20000208 	.word	0x20000208
 80011a4:	20000202 	.word	0x20000202
 80011a8:	20000204 	.word	0x20000204
 80011ac:	20000206 	.word	0x20000206

080011b0 <getXaccelerationRaw>:

float getXaccelerationRaw(void){
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
	return AccX/DFA;
 80011b4:	4b09      	ldr	r3, [pc, #36]	; (80011dc <getXaccelerationRaw+0x2c>)
 80011b6:	881b      	ldrh	r3, [r3, #0]
 80011b8:	ee07 3a90 	vmov	s15, r3
 80011bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011c0:	4b07      	ldr	r3, [pc, #28]	; (80011e0 <getXaccelerationRaw+0x30>)
 80011c2:	edd3 7a00 	vldr	s15, [r3]
 80011c6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80011ca:	eef0 7a66 	vmov.f32	s15, s13
}
 80011ce:	eeb0 0a67 	vmov.f32	s0, s15
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	200001fc 	.word	0x200001fc
 80011e0:	2000020c 	.word	0x2000020c

080011e4 <getYaccelerationRaw>:

float getYaccelerationRaw(void){
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
	return AccY/DFA;
 80011e8:	4b09      	ldr	r3, [pc, #36]	; (8001210 <getYaccelerationRaw+0x2c>)
 80011ea:	881b      	ldrh	r3, [r3, #0]
 80011ec:	ee07 3a90 	vmov	s15, r3
 80011f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011f4:	4b07      	ldr	r3, [pc, #28]	; (8001214 <getYaccelerationRaw+0x30>)
 80011f6:	edd3 7a00 	vldr	s15, [r3]
 80011fa:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80011fe:	eef0 7a66 	vmov.f32	s15, s13
}
 8001202:	eeb0 0a67 	vmov.f32	s0, s15
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	200001fe 	.word	0x200001fe
 8001214:	2000020c 	.word	0x2000020c

08001218 <getZaccelerationRaw>:

float getZaccelerationRaw(void){
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
	return AccZ/DFA;
 800121c:	4b09      	ldr	r3, [pc, #36]	; (8001244 <getZaccelerationRaw+0x2c>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	ee07 3a90 	vmov	s15, r3
 8001224:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001228:	4b07      	ldr	r3, [pc, #28]	; (8001248 <getZaccelerationRaw+0x30>)
 800122a:	edd3 7a00 	vldr	s15, [r3]
 800122e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001232:	eef0 7a66 	vmov.f32	s15, s13
}
 8001236:	eeb0 0a67 	vmov.f32	s0, s15
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	20000200 	.word	0x20000200
 8001248:	2000020c 	.word	0x2000020c

0800124c <getXgyroRaw>:

float getXgyroRaw(void){
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
	return GyroX/DFG;
 8001250:	4b09      	ldr	r3, [pc, #36]	; (8001278 <getXgyroRaw+0x2c>)
 8001252:	881b      	ldrh	r3, [r3, #0]
 8001254:	ee07 3a90 	vmov	s15, r3
 8001258:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800125c:	4b07      	ldr	r3, [pc, #28]	; (800127c <getXgyroRaw+0x30>)
 800125e:	edd3 7a00 	vldr	s15, [r3]
 8001262:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001266:	eef0 7a66 	vmov.f32	s15, s13
}
 800126a:	eeb0 0a67 	vmov.f32	s0, s15
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	20000202 	.word	0x20000202
 800127c:	20000210 	.word	0x20000210

08001280 <getYgyroRaw>:

float getYgyroRaw(void){
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
	return GyroY/DFG;
 8001284:	4b09      	ldr	r3, [pc, #36]	; (80012ac <getYgyroRaw+0x2c>)
 8001286:	881b      	ldrh	r3, [r3, #0]
 8001288:	ee07 3a90 	vmov	s15, r3
 800128c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001290:	4b07      	ldr	r3, [pc, #28]	; (80012b0 <getYgyroRaw+0x30>)
 8001292:	edd3 7a00 	vldr	s15, [r3]
 8001296:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800129a:	eef0 7a66 	vmov.f32	s15, s13
}
 800129e:	eeb0 0a67 	vmov.f32	s0, s15
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	20000204 	.word	0x20000204
 80012b0:	20000210 	.word	0x20000210

080012b4 <getZgyroRaw>:

float getZgyroRaw(void){
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
	return GyroZ/DFG;
 80012b8:	4b09      	ldr	r3, [pc, #36]	; (80012e0 <getZgyroRaw+0x2c>)
 80012ba:	881b      	ldrh	r3, [r3, #0]
 80012bc:	ee07 3a90 	vmov	s15, r3
 80012c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012c4:	4b07      	ldr	r3, [pc, #28]	; (80012e4 <getZgyroRaw+0x30>)
 80012c6:	edd3 7a00 	vldr	s15, [r3]
 80012ca:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80012ce:	eef0 7a66 	vmov.f32	s15, s13
}
 80012d2:	eeb0 0a67 	vmov.f32	s0, s15
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	20000206 	.word	0x20000206
 80012e4:	20000210 	.word	0x20000210

080012e8 <getTemperatureRaw>:

float getTemperatureRaw(void){
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
	return (TempSen/DFT)+36.53;
 80012ec:	4b12      	ldr	r3, [pc, #72]	; (8001338 <getTemperatureRaw+0x50>)
 80012ee:	881b      	ldrh	r3, [r3, #0]
 80012f0:	ee07 3a90 	vmov	s15, r3
 80012f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012f8:	4b10      	ldr	r3, [pc, #64]	; (800133c <getTemperatureRaw+0x54>)
 80012fa:	edd3 7a00 	vldr	s15, [r3]
 80012fe:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001302:	ee16 0a90 	vmov	r0, s13
 8001306:	f7ff f92f 	bl	8000568 <__aeabi_f2d>
 800130a:	a309      	add	r3, pc, #36	; (adr r3, 8001330 <getTemperatureRaw+0x48>)
 800130c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001310:	f7fe ffcc 	bl	80002ac <__adddf3>
 8001314:	4602      	mov	r2, r0
 8001316:	460b      	mov	r3, r1
 8001318:	4610      	mov	r0, r2
 800131a:	4619      	mov	r1, r3
 800131c:	f7ff fc54 	bl	8000bc8 <__aeabi_d2f>
 8001320:	4603      	mov	r3, r0
 8001322:	ee07 3a90 	vmov	s15, r3
}
 8001326:	eeb0 0a67 	vmov.f32	s0, s15
 800132a:	bd80      	pop	{r7, pc}
 800132c:	f3af 8000 	nop.w
 8001330:	0a3d70a4 	.word	0x0a3d70a4
 8001334:	404243d7 	.word	0x404243d7
 8001338:	20000208 	.word	0x20000208
 800133c:	20000000 	.word	0x20000000

08001340 <imready>:
	uint8_t countdata[2];
	HAL_I2C_Mem_Read(&hi2c3, MPU6050ADDR, FIFO_COUNTH, 1, countdata, 2, HAL_MAX_DELAY);
	return	(((uint16_t)countdata[0])<<8)|countdata[1];
}

uint8_t	imready(void){
 8001340:	b580      	push	{r7, lr}
 8001342:	b086      	sub	sp, #24
 8001344:	af04      	add	r7, sp, #16
	uint8_t	data;
	HAL_I2C_Mem_Read(&hi2c3, MPU6050ADDR, WHO_AM_I, 1, &data, 1, HAL_MAX_DELAY);
 8001346:	f04f 33ff 	mov.w	r3, #4294967295
 800134a:	9302      	str	r3, [sp, #8]
 800134c:	2301      	movs	r3, #1
 800134e:	9301      	str	r3, [sp, #4]
 8001350:	1dfb      	adds	r3, r7, #7
 8001352:	9300      	str	r3, [sp, #0]
 8001354:	2301      	movs	r3, #1
 8001356:	2275      	movs	r2, #117	; 0x75
 8001358:	21d0      	movs	r1, #208	; 0xd0
 800135a:	4806      	ldr	r0, [pc, #24]	; (8001374 <imready+0x34>)
 800135c:	f002 f860 	bl	8003420 <HAL_I2C_Mem_Read>
	if(data== 0x68){
 8001360:	79fb      	ldrb	r3, [r7, #7]
 8001362:	2b68      	cmp	r3, #104	; 0x68
 8001364:	d101      	bne.n	800136a <imready+0x2a>
		return HAL_OK;
 8001366:	2300      	movs	r3, #0
 8001368:	e000      	b.n	800136c <imready+0x2c>
	}
	else{
		return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
	}
}
 800136c:	4618      	mov	r0, r3
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	2000025c 	.word	0x2000025c

08001378 <getDivFac>:
	data=0;
	data=(1<<6);
	HAL_I2C_Mem_Write(&hi2c3, MPU6050ADDR, USER_CTRL, 1, &data, 1, HAL_MAX_DELAY);
}

void getDivFac(mpu6050_t	*mpu6050){
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]

	switch(mpu6050->accFSR){
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	791b      	ldrb	r3, [r3, #4]
 8001384:	2b03      	cmp	r3, #3
 8001386:	d81f      	bhi.n	80013c8 <getDivFac+0x50>
 8001388:	a201      	add	r2, pc, #4	; (adr r2, 8001390 <getDivFac+0x18>)
 800138a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800138e:	bf00      	nop
 8001390:	080013a1 	.word	0x080013a1
 8001394:	080013ab 	.word	0x080013ab
 8001398:	080013b5 	.word	0x080013b5
 800139c:	080013bf 	.word	0x080013bf
		case ACC_2G:
			DFA=16384.0;
 80013a0:	4b1c      	ldr	r3, [pc, #112]	; (8001414 <getDivFac+0x9c>)
 80013a2:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 80013a6:	601a      	str	r2, [r3, #0]
			break;
 80013a8:	e00e      	b.n	80013c8 <getDivFac+0x50>
		case ACC_4G:
			DFA=8192.0;
 80013aa:	4b1a      	ldr	r3, [pc, #104]	; (8001414 <getDivFac+0x9c>)
 80013ac:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 80013b0:	601a      	str	r2, [r3, #0]
			break;
 80013b2:	e009      	b.n	80013c8 <getDivFac+0x50>
		case ACC_8G:
			DFA=4096.0;
 80013b4:	4b17      	ldr	r3, [pc, #92]	; (8001414 <getDivFac+0x9c>)
 80013b6:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 80013ba:	601a      	str	r2, [r3, #0]
			break;
 80013bc:	e004      	b.n	80013c8 <getDivFac+0x50>
		case ACC_16G:
			DFA=2048.0;
 80013be:	4b15      	ldr	r3, [pc, #84]	; (8001414 <getDivFac+0x9c>)
 80013c0:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 80013c4:	601a      	str	r2, [r3, #0]
			break;
 80013c6:	bf00      	nop
		}
	switch(mpu6050->gyroFSR){
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	78db      	ldrb	r3, [r3, #3]
 80013cc:	2b03      	cmp	r3, #3
 80013ce:	d81b      	bhi.n	8001408 <getDivFac+0x90>
 80013d0:	a201      	add	r2, pc, #4	; (adr r2, 80013d8 <getDivFac+0x60>)
 80013d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013d6:	bf00      	nop
 80013d8:	080013e9 	.word	0x080013e9
 80013dc:	080013f1 	.word	0x080013f1
 80013e0:	080013f9 	.word	0x080013f9
 80013e4:	08001401 	.word	0x08001401
			case GYRO_250:
				DFG=131.0;
 80013e8:	4b0b      	ldr	r3, [pc, #44]	; (8001418 <getDivFac+0xa0>)
 80013ea:	4a0c      	ldr	r2, [pc, #48]	; (800141c <getDivFac+0xa4>)
 80013ec:	601a      	str	r2, [r3, #0]
				break;
 80013ee:	e00b      	b.n	8001408 <getDivFac+0x90>
			case GYRO_500:
				DFG=65.5;
 80013f0:	4b09      	ldr	r3, [pc, #36]	; (8001418 <getDivFac+0xa0>)
 80013f2:	4a0b      	ldr	r2, [pc, #44]	; (8001420 <getDivFac+0xa8>)
 80013f4:	601a      	str	r2, [r3, #0]
				break;
 80013f6:	e007      	b.n	8001408 <getDivFac+0x90>
			case GYRO_1000:
				DFG=32.8;
 80013f8:	4b07      	ldr	r3, [pc, #28]	; (8001418 <getDivFac+0xa0>)
 80013fa:	4a0a      	ldr	r2, [pc, #40]	; (8001424 <getDivFac+0xac>)
 80013fc:	601a      	str	r2, [r3, #0]
				break;
 80013fe:	e003      	b.n	8001408 <getDivFac+0x90>
			case GYRO_2000:
				DFG=16.4;
 8001400:	4b05      	ldr	r3, [pc, #20]	; (8001418 <getDivFac+0xa0>)
 8001402:	4a09      	ldr	r2, [pc, #36]	; (8001428 <getDivFac+0xb0>)
 8001404:	601a      	str	r2, [r3, #0]
				break;
 8001406:	bf00      	nop
			}
}
 8001408:	bf00      	nop
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr
 8001414:	2000020c 	.word	0x2000020c
 8001418:	20000210 	.word	0x20000210
 800141c:	43030000 	.word	0x43030000
 8001420:	42830000 	.word	0x42830000
 8001424:	42033333 	.word	0x42033333
 8001428:	41833333 	.word	0x41833333

0800142c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b088      	sub	sp, #32
 8001430:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001432:	f000 ffd7 	bl	80023e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001436:	f000 f8e5 	bl	8001604 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800143a:	f000 facf 	bl	80019dc <MX_GPIO_Init>
  MX_TIM2_Init();
 800143e:	f000 fa2d 	bl	800189c <MX_TIM2_Init>
  MX_ADC1_Init();
 8001442:	f000 f949 	bl	80016d8 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001446:	f000 f9d9 	bl	80017fc <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800144a:	f000 fa9d 	bl	8001988 <MX_USART1_UART_Init>
  MX_I2C3_Init();
 800144e:	f000 f995 	bl	800177c <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  //HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
  //move_servo(&htim2, 0);
  HAL_TIM_Base_Start(&htim1);
 8001452:	4861      	ldr	r0, [pc, #388]	; (80015d8 <main+0x1ac>)
 8001454:	f003 fac8 	bl	80049e8 <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//	dht11_Init(sensor);

  mpu6050.DLPF=0;
 8001458:	4b60      	ldr	r3, [pc, #384]	; (80015dc <main+0x1b0>)
 800145a:	2200      	movs	r2, #0
 800145c:	709a      	strb	r2, [r3, #2]
  mpu6050.SampPreSc=0x07;
 800145e:	4b5f      	ldr	r3, [pc, #380]	; (80015dc <main+0x1b0>)
 8001460:	2207      	movs	r2, #7
 8001462:	705a      	strb	r2, [r3, #1]
  mpu6050.accFSR=ACC_2G;
 8001464:	4b5d      	ldr	r3, [pc, #372]	; (80015dc <main+0x1b0>)
 8001466:	2200      	movs	r2, #0
 8001468:	711a      	strb	r2, [r3, #4]
  mpu6050.gyroFSR=GYRO_250;
 800146a:	4b5c      	ldr	r3, [pc, #368]	; (80015dc <main+0x1b0>)
 800146c:	2200      	movs	r2, #0
 800146e:	70da      	strb	r2, [r3, #3]
  mpu6050.mpu6050_Clk_Src=INT_OSC;
 8001470:	4b5a      	ldr	r3, [pc, #360]	; (80015dc <main+0x1b0>)
 8001472:	2200      	movs	r2, #0
 8001474:	701a      	strb	r2, [r3, #0]
  mpu6050.enableFIFO=FIFO_ALL;
 8001476:	4b59      	ldr	r3, [pc, #356]	; (80015dc <main+0x1b0>)
 8001478:	2200      	movs	r2, #0
 800147a:	715a      	strb	r2, [r3, #5]
  mpu6050Init(&mpu6050);
 800147c:	4857      	ldr	r0, [pc, #348]	; (80015dc <main+0x1b0>)
 800147e:	f7ff fd75 	bl	8000f6c <mpu6050Init>
 * mpu6050 test
 */
//	  MPU6050_Read_Accel();
//	 MPU6050_Read_Gyro();
//
 gatherRawData();
 8001482:	f7ff fe0f 	bl	80010a4 <gatherRawData>
//float ax=getXaccelerationFIFO(&mpu6050);//getXaccelerationRaw();
float ax=getXaccelerationRaw();
 8001486:	f7ff fe93 	bl	80011b0 <getXaccelerationRaw>
 800148a:	ed87 0a07 	vstr	s0, [r7, #28]
	  sprintf(msg,"AX:%f \r\n",ax);
 800148e:	69f8      	ldr	r0, [r7, #28]
 8001490:	f7ff f86a 	bl	8000568 <__aeabi_f2d>
 8001494:	4602      	mov	r2, r0
 8001496:	460b      	mov	r3, r1
 8001498:	4951      	ldr	r1, [pc, #324]	; (80015e0 <main+0x1b4>)
 800149a:	4852      	ldr	r0, [pc, #328]	; (80015e4 <main+0x1b8>)
 800149c:	f005 fa02 	bl	80068a4 <siprintf>
	  HAL_UART_Transmit(&huart1,(uint8_t*)msg, sizeof(msg), HAL_MAX_DELAY);
 80014a0:	f04f 33ff 	mov.w	r3, #4294967295
 80014a4:	2264      	movs	r2, #100	; 0x64
 80014a6:	494f      	ldr	r1, [pc, #316]	; (80015e4 <main+0x1b8>)
 80014a8:	484f      	ldr	r0, [pc, #316]	; (80015e8 <main+0x1bc>)
 80014aa:	f004 f9ea 	bl	8005882 <HAL_UART_Transmit>
	  HAL_Delay(500);
 80014ae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014b2:	f001 f809 	bl	80024c8 <HAL_Delay>
//	  gatherRawData();
//float ay=getYaccelerationFIFO(&mpu6050);//getYaccelerationRaw();
float ay=getYaccelerationRaw();
 80014b6:	f7ff fe95 	bl	80011e4 <getYaccelerationRaw>
 80014ba:	ed87 0a06 	vstr	s0, [r7, #24]
	  sprintf(msg,"AY:%f \r\n",ay);
 80014be:	69b8      	ldr	r0, [r7, #24]
 80014c0:	f7ff f852 	bl	8000568 <__aeabi_f2d>
 80014c4:	4602      	mov	r2, r0
 80014c6:	460b      	mov	r3, r1
 80014c8:	4948      	ldr	r1, [pc, #288]	; (80015ec <main+0x1c0>)
 80014ca:	4846      	ldr	r0, [pc, #280]	; (80015e4 <main+0x1b8>)
 80014cc:	f005 f9ea 	bl	80068a4 <siprintf>
	  HAL_UART_Transmit(&huart1,(uint8_t*)msg, sizeof(msg), HAL_MAX_DELAY);
 80014d0:	f04f 33ff 	mov.w	r3, #4294967295
 80014d4:	2264      	movs	r2, #100	; 0x64
 80014d6:	4943      	ldr	r1, [pc, #268]	; (80015e4 <main+0x1b8>)
 80014d8:	4843      	ldr	r0, [pc, #268]	; (80015e8 <main+0x1bc>)
 80014da:	f004 f9d2 	bl	8005882 <HAL_UART_Transmit>
	  HAL_Delay(500);
 80014de:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014e2:	f000 fff1 	bl	80024c8 <HAL_Delay>
	//  gatherRawData();
//float az=getZaccelerationFIFO(&mpu6050);//getZaccelerationRaw();
float az=getZaccelerationRaw();
 80014e6:	f7ff fe97 	bl	8001218 <getZaccelerationRaw>
 80014ea:	ed87 0a05 	vstr	s0, [r7, #20]
	  sprintf(msg,"AZ:%f \r\n",az);
 80014ee:	6978      	ldr	r0, [r7, #20]
 80014f0:	f7ff f83a 	bl	8000568 <__aeabi_f2d>
 80014f4:	4602      	mov	r2, r0
 80014f6:	460b      	mov	r3, r1
 80014f8:	493d      	ldr	r1, [pc, #244]	; (80015f0 <main+0x1c4>)
 80014fa:	483a      	ldr	r0, [pc, #232]	; (80015e4 <main+0x1b8>)
 80014fc:	f005 f9d2 	bl	80068a4 <siprintf>
	  HAL_UART_Transmit(&huart1,(uint8_t*)msg, sizeof(msg), HAL_MAX_DELAY);
 8001500:	f04f 33ff 	mov.w	r3, #4294967295
 8001504:	2264      	movs	r2, #100	; 0x64
 8001506:	4937      	ldr	r1, [pc, #220]	; (80015e4 <main+0x1b8>)
 8001508:	4837      	ldr	r0, [pc, #220]	; (80015e8 <main+0x1bc>)
 800150a:	f004 f9ba 	bl	8005882 <HAL_UART_Transmit>
	  HAL_Delay(500);
 800150e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001512:	f000 ffd9 	bl	80024c8 <HAL_Delay>
//	  gatherRawData();
//float gx=getXgyroFIFO(&mpu6050);//getXgyroRaw();
float gx=getXgyroRaw();
 8001516:	f7ff fe99 	bl	800124c <getXgyroRaw>
 800151a:	ed87 0a04 	vstr	s0, [r7, #16]
	  sprintf(msg,"GX:%f \r\n",gx);
 800151e:	6938      	ldr	r0, [r7, #16]
 8001520:	f7ff f822 	bl	8000568 <__aeabi_f2d>
 8001524:	4602      	mov	r2, r0
 8001526:	460b      	mov	r3, r1
 8001528:	4932      	ldr	r1, [pc, #200]	; (80015f4 <main+0x1c8>)
 800152a:	482e      	ldr	r0, [pc, #184]	; (80015e4 <main+0x1b8>)
 800152c:	f005 f9ba 	bl	80068a4 <siprintf>
	  HAL_UART_Transmit(&huart1,(uint8_t*)msg, sizeof(msg), HAL_MAX_DELAY);
 8001530:	f04f 33ff 	mov.w	r3, #4294967295
 8001534:	2264      	movs	r2, #100	; 0x64
 8001536:	492b      	ldr	r1, [pc, #172]	; (80015e4 <main+0x1b8>)
 8001538:	482b      	ldr	r0, [pc, #172]	; (80015e8 <main+0x1bc>)
 800153a:	f004 f9a2 	bl	8005882 <HAL_UART_Transmit>
	  HAL_Delay(500);
 800153e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001542:	f000 ffc1 	bl	80024c8 <HAL_Delay>
//	 gatherRawData();
//float gy=getYgyroFIFO(&mpu6050);//getYgyroRaw();
float gy=getYgyroRaw();
 8001546:	f7ff fe9b 	bl	8001280 <getYgyroRaw>
 800154a:	ed87 0a03 	vstr	s0, [r7, #12]
	  sprintf(msg,"GY:%f \r\n",gy);
 800154e:	68f8      	ldr	r0, [r7, #12]
 8001550:	f7ff f80a 	bl	8000568 <__aeabi_f2d>
 8001554:	4602      	mov	r2, r0
 8001556:	460b      	mov	r3, r1
 8001558:	4927      	ldr	r1, [pc, #156]	; (80015f8 <main+0x1cc>)
 800155a:	4822      	ldr	r0, [pc, #136]	; (80015e4 <main+0x1b8>)
 800155c:	f005 f9a2 	bl	80068a4 <siprintf>
	  HAL_UART_Transmit(&huart1,(uint8_t*)msg, sizeof(msg), HAL_MAX_DELAY);
 8001560:	f04f 33ff 	mov.w	r3, #4294967295
 8001564:	2264      	movs	r2, #100	; 0x64
 8001566:	491f      	ldr	r1, [pc, #124]	; (80015e4 <main+0x1b8>)
 8001568:	481f      	ldr	r0, [pc, #124]	; (80015e8 <main+0x1bc>)
 800156a:	f004 f98a 	bl	8005882 <HAL_UART_Transmit>
	  HAL_Delay(500);
 800156e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001572:	f000 ffa9 	bl	80024c8 <HAL_Delay>
//	  gatherRawData();
//float gz=getZgyroFIFO(&mpu6050);//getZgyroRaw();
float gz=getZgyroRaw();
 8001576:	f7ff fe9d 	bl	80012b4 <getZgyroRaw>
 800157a:	ed87 0a02 	vstr	s0, [r7, #8]
	  sprintf(msg,"GZ:%f \r\n",gz);
 800157e:	68b8      	ldr	r0, [r7, #8]
 8001580:	f7fe fff2 	bl	8000568 <__aeabi_f2d>
 8001584:	4602      	mov	r2, r0
 8001586:	460b      	mov	r3, r1
 8001588:	491c      	ldr	r1, [pc, #112]	; (80015fc <main+0x1d0>)
 800158a:	4816      	ldr	r0, [pc, #88]	; (80015e4 <main+0x1b8>)
 800158c:	f005 f98a 	bl	80068a4 <siprintf>
	  HAL_UART_Transmit(&huart1,(uint8_t*)msg, sizeof(msg), HAL_MAX_DELAY);
 8001590:	f04f 33ff 	mov.w	r3, #4294967295
 8001594:	2264      	movs	r2, #100	; 0x64
 8001596:	4913      	ldr	r1, [pc, #76]	; (80015e4 <main+0x1b8>)
 8001598:	4813      	ldr	r0, [pc, #76]	; (80015e8 <main+0x1bc>)
 800159a:	f004 f972 	bl	8005882 <HAL_UART_Transmit>
	  HAL_Delay(500);
 800159e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015a2:	f000 ff91 	bl	80024c8 <HAL_Delay>
	  //gatherRawData();
//float t=getTemperatureFIFO(&mpu6050);//getTemperatureRaw();
float t=getTemperatureRaw();
 80015a6:	f7ff fe9f 	bl	80012e8 <getTemperatureRaw>
 80015aa:	ed87 0a01 	vstr	s0, [r7, #4]
	  sprintf(msg,"T:%lf \r\n",t);
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f7fe ffda 	bl	8000568 <__aeabi_f2d>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	4911      	ldr	r1, [pc, #68]	; (8001600 <main+0x1d4>)
 80015ba:	480a      	ldr	r0, [pc, #40]	; (80015e4 <main+0x1b8>)
 80015bc:	f005 f972 	bl	80068a4 <siprintf>
	  HAL_UART_Transmit(&huart1,(uint8_t*)msg, sizeof(msg), HAL_MAX_DELAY);
 80015c0:	f04f 33ff 	mov.w	r3, #4294967295
 80015c4:	2264      	movs	r2, #100	; 0x64
 80015c6:	4907      	ldr	r1, [pc, #28]	; (80015e4 <main+0x1b8>)
 80015c8:	4807      	ldr	r0, [pc, #28]	; (80015e8 <main+0x1bc>)
 80015ca:	f004 f95a 	bl	8005882 <HAL_UART_Transmit>
	  HAL_Delay(500);
 80015ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015d2:	f000 ff79 	bl	80024c8 <HAL_Delay>
  {
 80015d6:	e754      	b.n	8001482 <main+0x56>
 80015d8:	200002b0 	.word	0x200002b0
 80015dc:	20000384 	.word	0x20000384
 80015e0:	08008db0 	.word	0x08008db0
 80015e4:	2000038c 	.word	0x2000038c
 80015e8:	20000340 	.word	0x20000340
 80015ec:	08008dbc 	.word	0x08008dbc
 80015f0:	08008dc8 	.word	0x08008dc8
 80015f4:	08008dd4 	.word	0x08008dd4
 80015f8:	08008de0 	.word	0x08008de0
 80015fc:	08008dec 	.word	0x08008dec
 8001600:	08008df8 	.word	0x08008df8

08001604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b094      	sub	sp, #80	; 0x50
 8001608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800160a:	f107 0320 	add.w	r3, r7, #32
 800160e:	2230      	movs	r2, #48	; 0x30
 8001610:	2100      	movs	r1, #0
 8001612:	4618      	mov	r0, r3
 8001614:	f004 fcd4 	bl	8005fc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001618:	f107 030c 	add.w	r3, r7, #12
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	609a      	str	r2, [r3, #8]
 8001624:	60da      	str	r2, [r3, #12]
 8001626:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001628:	2300      	movs	r3, #0
 800162a:	60bb      	str	r3, [r7, #8]
 800162c:	4b28      	ldr	r3, [pc, #160]	; (80016d0 <SystemClock_Config+0xcc>)
 800162e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001630:	4a27      	ldr	r2, [pc, #156]	; (80016d0 <SystemClock_Config+0xcc>)
 8001632:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001636:	6413      	str	r3, [r2, #64]	; 0x40
 8001638:	4b25      	ldr	r3, [pc, #148]	; (80016d0 <SystemClock_Config+0xcc>)
 800163a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001640:	60bb      	str	r3, [r7, #8]
 8001642:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001644:	2300      	movs	r3, #0
 8001646:	607b      	str	r3, [r7, #4]
 8001648:	4b22      	ldr	r3, [pc, #136]	; (80016d4 <SystemClock_Config+0xd0>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001650:	4a20      	ldr	r2, [pc, #128]	; (80016d4 <SystemClock_Config+0xd0>)
 8001652:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001656:	6013      	str	r3, [r2, #0]
 8001658:	4b1e      	ldr	r3, [pc, #120]	; (80016d4 <SystemClock_Config+0xd0>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001660:	607b      	str	r3, [r7, #4]
 8001662:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001664:	2302      	movs	r3, #2
 8001666:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001668:	2301      	movs	r3, #1
 800166a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800166c:	2310      	movs	r3, #16
 800166e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001670:	2302      	movs	r3, #2
 8001672:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001674:	2300      	movs	r3, #0
 8001676:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001678:	2308      	movs	r3, #8
 800167a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 800167c:	2332      	movs	r3, #50	; 0x32
 800167e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001680:	2302      	movs	r3, #2
 8001682:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001684:	2307      	movs	r3, #7
 8001686:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001688:	f107 0320 	add.w	r3, r7, #32
 800168c:	4618      	mov	r0, r3
 800168e:	f002 fcc3 	bl	8004018 <HAL_RCC_OscConfig>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001698:	f000 fbd6 	bl	8001e48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800169c:	230f      	movs	r3, #15
 800169e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016a0:	2302      	movs	r3, #2
 80016a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80016b2:	f107 030c 	add.w	r3, r7, #12
 80016b6:	2101      	movs	r1, #1
 80016b8:	4618      	mov	r0, r3
 80016ba:	f002 ff25 	bl	8004508 <HAL_RCC_ClockConfig>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80016c4:	f000 fbc0 	bl	8001e48 <Error_Handler>
  }
}
 80016c8:	bf00      	nop
 80016ca:	3750      	adds	r7, #80	; 0x50
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	40023800 	.word	0x40023800
 80016d4:	40007000 	.word	0x40007000

080016d8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b084      	sub	sp, #16
 80016dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016de:	463b      	mov	r3, r7
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
 80016e6:	609a      	str	r2, [r3, #8]
 80016e8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80016ea:	4b21      	ldr	r3, [pc, #132]	; (8001770 <MX_ADC1_Init+0x98>)
 80016ec:	4a21      	ldr	r2, [pc, #132]	; (8001774 <MX_ADC1_Init+0x9c>)
 80016ee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80016f0:	4b1f      	ldr	r3, [pc, #124]	; (8001770 <MX_ADC1_Init+0x98>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016f6:	4b1e      	ldr	r3, [pc, #120]	; (8001770 <MX_ADC1_Init+0x98>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80016fc:	4b1c      	ldr	r3, [pc, #112]	; (8001770 <MX_ADC1_Init+0x98>)
 80016fe:	2200      	movs	r2, #0
 8001700:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001702:	4b1b      	ldr	r3, [pc, #108]	; (8001770 <MX_ADC1_Init+0x98>)
 8001704:	2201      	movs	r2, #1
 8001706:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001708:	4b19      	ldr	r3, [pc, #100]	; (8001770 <MX_ADC1_Init+0x98>)
 800170a:	2200      	movs	r2, #0
 800170c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001710:	4b17      	ldr	r3, [pc, #92]	; (8001770 <MX_ADC1_Init+0x98>)
 8001712:	2200      	movs	r2, #0
 8001714:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001716:	4b16      	ldr	r3, [pc, #88]	; (8001770 <MX_ADC1_Init+0x98>)
 8001718:	4a17      	ldr	r2, [pc, #92]	; (8001778 <MX_ADC1_Init+0xa0>)
 800171a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800171c:	4b14      	ldr	r3, [pc, #80]	; (8001770 <MX_ADC1_Init+0x98>)
 800171e:	2200      	movs	r2, #0
 8001720:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001722:	4b13      	ldr	r3, [pc, #76]	; (8001770 <MX_ADC1_Init+0x98>)
 8001724:	2201      	movs	r2, #1
 8001726:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001728:	4b11      	ldr	r3, [pc, #68]	; (8001770 <MX_ADC1_Init+0x98>)
 800172a:	2200      	movs	r2, #0
 800172c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001730:	4b0f      	ldr	r3, [pc, #60]	; (8001770 <MX_ADC1_Init+0x98>)
 8001732:	2201      	movs	r2, #1
 8001734:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001736:	480e      	ldr	r0, [pc, #56]	; (8001770 <MX_ADC1_Init+0x98>)
 8001738:	f000 feea 	bl	8002510 <HAL_ADC_Init>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001742:	f000 fb81 	bl	8001e48 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001746:	2301      	movs	r3, #1
 8001748:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800174a:	2301      	movs	r3, #1
 800174c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800174e:	2300      	movs	r3, #0
 8001750:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001752:	463b      	mov	r3, r7
 8001754:	4619      	mov	r1, r3
 8001756:	4806      	ldr	r0, [pc, #24]	; (8001770 <MX_ADC1_Init+0x98>)
 8001758:	f000 ff1e 	bl	8002598 <HAL_ADC_ConfigChannel>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001762:	f000 fb71 	bl	8001e48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001766:	bf00      	nop
 8001768:	3710      	adds	r7, #16
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	20000214 	.word	0x20000214
 8001774:	40012000 	.word	0x40012000
 8001778:	0f000001 	.word	0x0f000001

0800177c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001780:	4b1b      	ldr	r3, [pc, #108]	; (80017f0 <MX_I2C3_Init+0x74>)
 8001782:	4a1c      	ldr	r2, [pc, #112]	; (80017f4 <MX_I2C3_Init+0x78>)
 8001784:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001786:	4b1a      	ldr	r3, [pc, #104]	; (80017f0 <MX_I2C3_Init+0x74>)
 8001788:	4a1b      	ldr	r2, [pc, #108]	; (80017f8 <MX_I2C3_Init+0x7c>)
 800178a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800178c:	4b18      	ldr	r3, [pc, #96]	; (80017f0 <MX_I2C3_Init+0x74>)
 800178e:	2200      	movs	r2, #0
 8001790:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001792:	4b17      	ldr	r3, [pc, #92]	; (80017f0 <MX_I2C3_Init+0x74>)
 8001794:	2200      	movs	r2, #0
 8001796:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001798:	4b15      	ldr	r3, [pc, #84]	; (80017f0 <MX_I2C3_Init+0x74>)
 800179a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800179e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017a0:	4b13      	ldr	r3, [pc, #76]	; (80017f0 <MX_I2C3_Init+0x74>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80017a6:	4b12      	ldr	r3, [pc, #72]	; (80017f0 <MX_I2C3_Init+0x74>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017ac:	4b10      	ldr	r3, [pc, #64]	; (80017f0 <MX_I2C3_Init+0x74>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017b2:	4b0f      	ldr	r3, [pc, #60]	; (80017f0 <MX_I2C3_Init+0x74>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80017b8:	480d      	ldr	r0, [pc, #52]	; (80017f0 <MX_I2C3_Init+0x74>)
 80017ba:	f001 fbf3 	bl	8002fa4 <HAL_I2C_Init>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80017c4:	f000 fb40 	bl	8001e48 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80017c8:	2100      	movs	r1, #0
 80017ca:	4809      	ldr	r0, [pc, #36]	; (80017f0 <MX_I2C3_Init+0x74>)
 80017cc:	f002 fba9 	bl	8003f22 <HAL_I2CEx_ConfigAnalogFilter>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80017d6:	f000 fb37 	bl	8001e48 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80017da:	2100      	movs	r1, #0
 80017dc:	4804      	ldr	r0, [pc, #16]	; (80017f0 <MX_I2C3_Init+0x74>)
 80017de:	f002 fbdc 	bl	8003f9a <HAL_I2CEx_ConfigDigitalFilter>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80017e8:	f000 fb2e 	bl	8001e48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80017ec:	bf00      	nop
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	2000025c 	.word	0x2000025c
 80017f4:	40005c00 	.word	0x40005c00
 80017f8:	000186a0 	.word	0x000186a0

080017fc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001802:	f107 0308 	add.w	r3, r7, #8
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]
 800180c:	609a      	str	r2, [r3, #8]
 800180e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001810:	463b      	mov	r3, r7
 8001812:	2200      	movs	r2, #0
 8001814:	601a      	str	r2, [r3, #0]
 8001816:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001818:	4b1e      	ldr	r3, [pc, #120]	; (8001894 <MX_TIM1_Init+0x98>)
 800181a:	4a1f      	ldr	r2, [pc, #124]	; (8001898 <MX_TIM1_Init+0x9c>)
 800181c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 50-1;
 800181e:	4b1d      	ldr	r3, [pc, #116]	; (8001894 <MX_TIM1_Init+0x98>)
 8001820:	2231      	movs	r2, #49	; 0x31
 8001822:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001824:	4b1b      	ldr	r3, [pc, #108]	; (8001894 <MX_TIM1_Init+0x98>)
 8001826:	2200      	movs	r2, #0
 8001828:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 800182a:	4b1a      	ldr	r3, [pc, #104]	; (8001894 <MX_TIM1_Init+0x98>)
 800182c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001830:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001832:	4b18      	ldr	r3, [pc, #96]	; (8001894 <MX_TIM1_Init+0x98>)
 8001834:	2200      	movs	r2, #0
 8001836:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001838:	4b16      	ldr	r3, [pc, #88]	; (8001894 <MX_TIM1_Init+0x98>)
 800183a:	2200      	movs	r2, #0
 800183c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800183e:	4b15      	ldr	r3, [pc, #84]	; (8001894 <MX_TIM1_Init+0x98>)
 8001840:	2200      	movs	r2, #0
 8001842:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001844:	4813      	ldr	r0, [pc, #76]	; (8001894 <MX_TIM1_Init+0x98>)
 8001846:	f003 f87f 	bl	8004948 <HAL_TIM_Base_Init>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001850:	f000 fafa 	bl	8001e48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001854:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001858:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800185a:	f107 0308 	add.w	r3, r7, #8
 800185e:	4619      	mov	r1, r3
 8001860:	480c      	ldr	r0, [pc, #48]	; (8001894 <MX_TIM1_Init+0x98>)
 8001862:	f003 fb4d 	bl	8004f00 <HAL_TIM_ConfigClockSource>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d001      	beq.n	8001870 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800186c:	f000 faec 	bl	8001e48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001870:	2300      	movs	r3, #0
 8001872:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001874:	2300      	movs	r3, #0
 8001876:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001878:	463b      	mov	r3, r7
 800187a:	4619      	mov	r1, r3
 800187c:	4805      	ldr	r0, [pc, #20]	; (8001894 <MX_TIM1_Init+0x98>)
 800187e:	f003 ff23 	bl	80056c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001888:	f000 fade 	bl	8001e48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800188c:	bf00      	nop
 800188e:	3718      	adds	r7, #24
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	200002b0 	.word	0x200002b0
 8001898:	40010000 	.word	0x40010000

0800189c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b08e      	sub	sp, #56	; 0x38
 80018a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018a6:	2200      	movs	r2, #0
 80018a8:	601a      	str	r2, [r3, #0]
 80018aa:	605a      	str	r2, [r3, #4]
 80018ac:	609a      	str	r2, [r3, #8]
 80018ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018b0:	f107 0320 	add.w	r3, r7, #32
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018ba:	1d3b      	adds	r3, r7, #4
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	609a      	str	r2, [r3, #8]
 80018c4:	60da      	str	r2, [r3, #12]
 80018c6:	611a      	str	r2, [r3, #16]
 80018c8:	615a      	str	r2, [r3, #20]
 80018ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018cc:	4b2d      	ldr	r3, [pc, #180]	; (8001984 <MX_TIM2_Init+0xe8>)
 80018ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50-1;
 80018d4:	4b2b      	ldr	r3, [pc, #172]	; (8001984 <MX_TIM2_Init+0xe8>)
 80018d6:	2231      	movs	r2, #49	; 0x31
 80018d8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018da:	4b2a      	ldr	r3, [pc, #168]	; (8001984 <MX_TIM2_Init+0xe8>)
 80018dc:	2200      	movs	r2, #0
 80018de:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 80018e0:	4b28      	ldr	r3, [pc, #160]	; (8001984 <MX_TIM2_Init+0xe8>)
 80018e2:	f644 6220 	movw	r2, #20000	; 0x4e20
 80018e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018e8:	4b26      	ldr	r3, [pc, #152]	; (8001984 <MX_TIM2_Init+0xe8>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018ee:	4b25      	ldr	r3, [pc, #148]	; (8001984 <MX_TIM2_Init+0xe8>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018f4:	4823      	ldr	r0, [pc, #140]	; (8001984 <MX_TIM2_Init+0xe8>)
 80018f6:	f003 f827 	bl	8004948 <HAL_TIM_Base_Init>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001900:	f000 faa2 	bl	8001e48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001904:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001908:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800190a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800190e:	4619      	mov	r1, r3
 8001910:	481c      	ldr	r0, [pc, #112]	; (8001984 <MX_TIM2_Init+0xe8>)
 8001912:	f003 faf5 	bl	8004f00 <HAL_TIM_ConfigClockSource>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800191c:	f000 fa94 	bl	8001e48 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001920:	4818      	ldr	r0, [pc, #96]	; (8001984 <MX_TIM2_Init+0xe8>)
 8001922:	f003 f8c9 	bl	8004ab8 <HAL_TIM_PWM_Init>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800192c:	f000 fa8c 	bl	8001e48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001930:	2300      	movs	r3, #0
 8001932:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001934:	2300      	movs	r3, #0
 8001936:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001938:	f107 0320 	add.w	r3, r7, #32
 800193c:	4619      	mov	r1, r3
 800193e:	4811      	ldr	r0, [pc, #68]	; (8001984 <MX_TIM2_Init+0xe8>)
 8001940:	f003 fec2 	bl	80056c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800194a:	f000 fa7d 	bl	8001e48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800194e:	2360      	movs	r3, #96	; 0x60
 8001950:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2000;
 8001952:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001956:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001958:	2300      	movs	r3, #0
 800195a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800195c:	2300      	movs	r3, #0
 800195e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001960:	1d3b      	adds	r3, r7, #4
 8001962:	2200      	movs	r2, #0
 8001964:	4619      	mov	r1, r3
 8001966:	4807      	ldr	r0, [pc, #28]	; (8001984 <MX_TIM2_Init+0xe8>)
 8001968:	f003 fa08 	bl	8004d7c <HAL_TIM_PWM_ConfigChannel>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001972:	f000 fa69 	bl	8001e48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001976:	4803      	ldr	r0, [pc, #12]	; (8001984 <MX_TIM2_Init+0xe8>)
 8001978:	f000 fb7e 	bl	8002078 <HAL_TIM_MspPostInit>

}
 800197c:	bf00      	nop
 800197e:	3738      	adds	r7, #56	; 0x38
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	200002f8 	.word	0x200002f8

08001988 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800198c:	4b11      	ldr	r3, [pc, #68]	; (80019d4 <MX_USART1_UART_Init+0x4c>)
 800198e:	4a12      	ldr	r2, [pc, #72]	; (80019d8 <MX_USART1_UART_Init+0x50>)
 8001990:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001992:	4b10      	ldr	r3, [pc, #64]	; (80019d4 <MX_USART1_UART_Init+0x4c>)
 8001994:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001998:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800199a:	4b0e      	ldr	r3, [pc, #56]	; (80019d4 <MX_USART1_UART_Init+0x4c>)
 800199c:	2200      	movs	r2, #0
 800199e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019a0:	4b0c      	ldr	r3, [pc, #48]	; (80019d4 <MX_USART1_UART_Init+0x4c>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019a6:	4b0b      	ldr	r3, [pc, #44]	; (80019d4 <MX_USART1_UART_Init+0x4c>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019ac:	4b09      	ldr	r3, [pc, #36]	; (80019d4 <MX_USART1_UART_Init+0x4c>)
 80019ae:	220c      	movs	r2, #12
 80019b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019b2:	4b08      	ldr	r3, [pc, #32]	; (80019d4 <MX_USART1_UART_Init+0x4c>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019b8:	4b06      	ldr	r3, [pc, #24]	; (80019d4 <MX_USART1_UART_Init+0x4c>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019be:	4805      	ldr	r0, [pc, #20]	; (80019d4 <MX_USART1_UART_Init+0x4c>)
 80019c0:	f003 ff12 	bl	80057e8 <HAL_UART_Init>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80019ca:	f000 fa3d 	bl	8001e48 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019ce:	bf00      	nop
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	20000340 	.word	0x20000340
 80019d8:	40011000 	.word	0x40011000

080019dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b08e      	sub	sp, #56	; 0x38
 80019e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019e6:	2200      	movs	r2, #0
 80019e8:	601a      	str	r2, [r3, #0]
 80019ea:	605a      	str	r2, [r3, #4]
 80019ec:	609a      	str	r2, [r3, #8]
 80019ee:	60da      	str	r2, [r3, #12]
 80019f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019f2:	2300      	movs	r3, #0
 80019f4:	623b      	str	r3, [r7, #32]
 80019f6:	4bb2      	ldr	r3, [pc, #712]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 80019f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fa:	4ab1      	ldr	r2, [pc, #708]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 80019fc:	f043 0304 	orr.w	r3, r3, #4
 8001a00:	6313      	str	r3, [r2, #48]	; 0x30
 8001a02:	4baf      	ldr	r3, [pc, #700]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a06:	f003 0304 	and.w	r3, r3, #4
 8001a0a:	623b      	str	r3, [r7, #32]
 8001a0c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a0e:	2300      	movs	r3, #0
 8001a10:	61fb      	str	r3, [r7, #28]
 8001a12:	4bab      	ldr	r3, [pc, #684]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a16:	4aaa      	ldr	r2, [pc, #680]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001a18:	f043 0320 	orr.w	r3, r3, #32
 8001a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a1e:	4ba8      	ldr	r3, [pc, #672]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a22:	f003 0320 	and.w	r3, r3, #32
 8001a26:	61fb      	str	r3, [r7, #28]
 8001a28:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	61bb      	str	r3, [r7, #24]
 8001a2e:	4ba4      	ldr	r3, [pc, #656]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a32:	4aa3      	ldr	r2, [pc, #652]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001a34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a38:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3a:	4ba1      	ldr	r3, [pc, #644]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a42:	61bb      	str	r3, [r7, #24]
 8001a44:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	617b      	str	r3, [r7, #20]
 8001a4a:	4b9d      	ldr	r3, [pc, #628]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4e:	4a9c      	ldr	r2, [pc, #624]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001a50:	f043 0301 	orr.w	r3, r3, #1
 8001a54:	6313      	str	r3, [r2, #48]	; 0x30
 8001a56:	4b9a      	ldr	r3, [pc, #616]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5a:	f003 0301 	and.w	r3, r3, #1
 8001a5e:	617b      	str	r3, [r7, #20]
 8001a60:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	613b      	str	r3, [r7, #16]
 8001a66:	4b96      	ldr	r3, [pc, #600]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	4a95      	ldr	r2, [pc, #596]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001a6c:	f043 0302 	orr.w	r3, r3, #2
 8001a70:	6313      	str	r3, [r2, #48]	; 0x30
 8001a72:	4b93      	ldr	r3, [pc, #588]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	613b      	str	r3, [r7, #16]
 8001a7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a7e:	2300      	movs	r3, #0
 8001a80:	60fb      	str	r3, [r7, #12]
 8001a82:	4b8f      	ldr	r3, [pc, #572]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a86:	4a8e      	ldr	r2, [pc, #568]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001a88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a8e:	4b8c      	ldr	r3, [pc, #560]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60bb      	str	r3, [r7, #8]
 8001a9e:	4b88      	ldr	r3, [pc, #544]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa2:	4a87      	ldr	r2, [pc, #540]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001aa4:	f043 0310 	orr.w	r3, r3, #16
 8001aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aaa:	4b85      	ldr	r3, [pc, #532]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aae:	f003 0310 	and.w	r3, r3, #16
 8001ab2:	60bb      	str	r3, [r7, #8]
 8001ab4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	607b      	str	r3, [r7, #4]
 8001aba:	4b81      	ldr	r3, [pc, #516]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001abe:	4a80      	ldr	r2, [pc, #512]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001ac0:	f043 0308 	orr.w	r3, r3, #8
 8001ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ac6:	4b7e      	ldr	r3, [pc, #504]	; (8001cc0 <MX_GPIO_Init+0x2e4>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aca:	f003 0308 	and.w	r3, r3, #8
 8001ace:	607b      	str	r3, [r7, #4]
 8001ad0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2116      	movs	r1, #22
 8001ad6:	487b      	ldr	r0, [pc, #492]	; (8001cc4 <MX_GPIO_Init+0x2e8>)
 8001ad8:	f001 fa4a 	bl	8002f70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|ACP_RST_Pin, GPIO_PIN_RESET);
 8001adc:	2200      	movs	r2, #0
 8001ade:	2181      	movs	r1, #129	; 0x81
 8001ae0:	4879      	ldr	r0, [pc, #484]	; (8001cc8 <MX_GPIO_Init+0x2ec>)
 8001ae2:	f001 fa45 	bl	8002f70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8001aec:	4877      	ldr	r0, [pc, #476]	; (8001ccc <MX_GPIO_Init+0x2f0>)
 8001aee:	f001 fa3f 	bl	8002f70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8001af2:	2200      	movs	r2, #0
 8001af4:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001af8:	4875      	ldr	r0, [pc, #468]	; (8001cd0 <MX_GPIO_Init+0x2f4>)
 8001afa:	f001 fa39 	bl	8002f70 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin SDNRAS_Pin A6_Pin A7_Pin
                           A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001afe:	f64f 031f 	movw	r3, #63519	; 0xf81f
 8001b02:	627b      	str	r3, [r7, #36]	; 0x24
                          |A4_Pin|SDNRAS_Pin|A6_Pin|A7_Pin
                          |A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b04:	2302      	movs	r3, #2
 8001b06:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001b10:	230c      	movs	r3, #12
 8001b12:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b18:	4619      	mov	r1, r3
 8001b1a:	486e      	ldr	r0, [pc, #440]	; (8001cd4 <MX_GPIO_Init+0x2f8>)
 8001b1c:	f001 f87c 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI5_SCK_Pin SPI5_MISO_Pin SPI5_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001b20:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001b24:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b26:	2302      	movs	r3, #2
 8001b28:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001b32:	2305      	movs	r3, #5
 8001b34:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4865      	ldr	r0, [pc, #404]	; (8001cd4 <MX_GPIO_Init+0x2f8>)
 8001b3e:	f001 f86b 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENABLE_Pin */
  GPIO_InitStruct.Pin = ENABLE_Pin;
 8001b42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b46:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b48:	2302      	movs	r3, #2
 8001b4a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b50:	2300      	movs	r3, #0
 8001b52:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001b54:	230e      	movs	r3, #14
 8001b56:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001b58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	485d      	ldr	r0, [pc, #372]	; (8001cd4 <MX_GPIO_Init+0x2f8>)
 8001b60:	f001 f85a 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001b64:	2301      	movs	r3, #1
 8001b66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b68:	2302      	movs	r3, #2
 8001b6a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b70:	2303      	movs	r3, #3
 8001b72:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001b74:	230c      	movs	r3, #12
 8001b76:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001b78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4851      	ldr	r0, [pc, #324]	; (8001cc4 <MX_GPIO_Init+0x2e8>)
 8001b80:	f001 f84a 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8001b84:	2316      	movs	r3, #22
 8001b86:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b90:	2300      	movs	r3, #0
 8001b92:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b98:	4619      	mov	r1, r3
 8001b9a:	484a      	ldr	r0, [pc, #296]	; (8001cc4 <MX_GPIO_Init+0x2e8>)
 8001b9c:	f001 f83c 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 ACP_RST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|ACP_RST_Pin;
 8001ba0:	2381      	movs	r3, #129	; 0x81
 8001ba2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bac:	2300      	movs	r3, #0
 8001bae:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4844      	ldr	r0, [pc, #272]	; (8001cc8 <MX_GPIO_Init+0x2ec>)
 8001bb8:	f001 f82e 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin|TP_INT1_Pin;
 8001bbc:	f248 0304 	movw	r3, #32772	; 0x8004
 8001bc0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001bc2:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001bc6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	483d      	ldr	r0, [pc, #244]	; (8001cc8 <MX_GPIO_Init+0x2ec>)
 8001bd4:	f001 f820 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : B5_Pin VSYNC_Pin G2_Pin R4_Pin
                           R5_Pin */
  GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001bd8:	f641 0358 	movw	r3, #6232	; 0x1858
 8001bdc:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bde:	2302      	movs	r3, #2
 8001be0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be2:	2300      	movs	r3, #0
 8001be4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be6:	2300      	movs	r3, #0
 8001be8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001bea:	230e      	movs	r3, #14
 8001bec:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	4834      	ldr	r0, [pc, #208]	; (8001cc8 <MX_GPIO_Init+0x2ec>)
 8001bf6:	f001 f80f 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8001bfa:	2320      	movs	r3, #32
 8001bfc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001bfe:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001c02:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c04:	2300      	movs	r3, #0
 8001c06:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8001c08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	482d      	ldr	r0, [pc, #180]	; (8001cc4 <MX_GPIO_Init+0x2e8>)
 8001c10:	f001 f802 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : R3_Pin R6_Pin */
  GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001c14:	2303      	movs	r3, #3
 8001c16:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c18:	2302      	movs	r3, #2
 8001c1a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c20:	2300      	movs	r3, #0
 8001c22:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001c24:	2309      	movs	r3, #9
 8001c26:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	482a      	ldr	r0, [pc, #168]	; (8001cd8 <MX_GPIO_Init+0x2fc>)
 8001c30:	f000 fff2 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001c34:	2304      	movs	r3, #4
 8001c36:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001c40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c44:	4619      	mov	r1, r3
 8001c46:	4824      	ldr	r0, [pc, #144]	; (8001cd8 <MX_GPIO_Init+0x2fc>)
 8001c48:	f000 ffe6 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8001c4c:	f248 1333 	movw	r3, #33075	; 0x8133
 8001c50:	627b      	str	r3, [r7, #36]	; 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c52:	2302      	movs	r3, #2
 8001c54:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c56:	2300      	movs	r3, #0
 8001c58:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c5e:	230c      	movs	r3, #12
 8001c60:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c66:	4619      	mov	r1, r3
 8001c68:	4819      	ldr	r0, [pc, #100]	; (8001cd0 <MX_GPIO_Init+0x2f4>)
 8001c6a:	f000 ffd5 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001c6e:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001c72:	627b      	str	r3, [r7, #36]	; 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c74:	2302      	movs	r3, #2
 8001c76:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c80:	230c      	movs	r3, #12
 8001c82:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c88:	4619      	mov	r1, r3
 8001c8a:	4814      	ldr	r0, [pc, #80]	; (8001cdc <MX_GPIO_Init+0x300>)
 8001c8c:	f000 ffc4 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8001c90:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 8001c94:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c96:	2302      	movs	r3, #2
 8001c98:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8001ca2:	230c      	movs	r3, #12
 8001ca4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ca6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001caa:	4619      	mov	r1, r3
 8001cac:	480a      	ldr	r0, [pc, #40]	; (8001cd8 <MX_GPIO_Init+0x2fc>)
 8001cae:	f000 ffb3 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8001cb2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cb6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	62bb      	str	r3, [r7, #40]	; 0x28
 8001cbc:	e010      	b.n	8001ce0 <MX_GPIO_Init+0x304>
 8001cbe:	bf00      	nop
 8001cc0:	40023800 	.word	0x40023800
 8001cc4:	40020800 	.word	0x40020800
 8001cc8:	40020000 	.word	0x40020000
 8001ccc:	40020c00 	.word	0x40020c00
 8001cd0:	40021800 	.word	0x40021800
 8001cd4:	40021400 	.word	0x40021400
 8001cd8:	40020400 	.word	0x40020400
 8001cdc:	40021000 	.word	0x40021000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8001ce4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ce8:	4619      	mov	r1, r3
 8001cea:	4853      	ldr	r0, [pc, #332]	; (8001e38 <MX_GPIO_Init+0x45c>)
 8001cec:	f000 ff94 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001cf0:	f24c 7303 	movw	r3, #50947	; 0xc703
 8001cf4:	627b      	str	r3, [r7, #36]	; 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001d02:	230c      	movs	r3, #12
 8001d04:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	484b      	ldr	r0, [pc, #300]	; (8001e3c <MX_GPIO_Init+0x460>)
 8001d0e:	f000 ff83 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8001d12:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d16:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8001d20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d24:	4619      	mov	r1, r3
 8001d26:	4845      	ldr	r0, [pc, #276]	; (8001e3c <MX_GPIO_Init+0x460>)
 8001d28:	f000 ff76 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8001d2c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001d30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d32:	2301      	movs	r3, #1
 8001d34:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d36:	2300      	movs	r3, #0
 8001d38:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d42:	4619      	mov	r1, r3
 8001d44:	483d      	ldr	r0, [pc, #244]	; (8001e3c <MX_GPIO_Init+0x460>)
 8001d46:	f000 ff67 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : R7_Pin DOTCLK_Pin B3_Pin */
  GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8001d4a:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8001d4e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d50:	2302      	movs	r3, #2
 8001d52:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d54:	2300      	movs	r3, #0
 8001d56:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001d5c:	230e      	movs	r3, #14
 8001d5e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001d60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d64:	4619      	mov	r1, r3
 8001d66:	4836      	ldr	r0, [pc, #216]	; (8001e40 <MX_GPIO_Init+0x464>)
 8001d68:	f000 ff56 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : HSYNC_Pin G6_Pin R2_Pin */
  GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001d6c:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8001d70:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d72:	2302      	movs	r3, #2
 8001d74:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d76:	2300      	movs	r3, #0
 8001d78:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001d7e:	230e      	movs	r3, #14
 8001d80:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d86:	4619      	mov	r1, r3
 8001d88:	482e      	ldr	r0, [pc, #184]	; (8001e44 <MX_GPIO_Init+0x468>)
 8001d8a:	f000 ff45 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : G7_Pin B2_Pin */
  GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8001d8e:	2348      	movs	r3, #72	; 0x48
 8001d90:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d92:	2302      	movs	r3, #2
 8001d94:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d96:	2300      	movs	r3, #0
 8001d98:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001d9e:	230e      	movs	r3, #14
 8001da0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001da2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001da6:	4619      	mov	r1, r3
 8001da8:	4824      	ldr	r0, [pc, #144]	; (8001e3c <MX_GPIO_Init+0x460>)
 8001daa:	f000 ff35 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : G3_Pin B4_Pin */
  GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8001dae:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001db2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db4:	2302      	movs	r3, #2
 8001db6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db8:	2300      	movs	r3, #0
 8001dba:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001dc0:	2309      	movs	r3, #9
 8001dc2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001dc4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dc8:	4619      	mov	r1, r3
 8001dca:	481d      	ldr	r0, [pc, #116]	; (8001e40 <MX_GPIO_Init+0x464>)
 8001dcc:	f000 ff24 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8001dd0:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001dd4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dde:	2300      	movs	r3, #0
 8001de0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001de2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001de6:	4619      	mov	r1, r3
 8001de8:	4815      	ldr	r0, [pc, #84]	; (8001e40 <MX_GPIO_Init+0x464>)
 8001dea:	f000 ff15 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001dee:	2360      	movs	r3, #96	; 0x60
 8001df0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df2:	2302      	movs	r3, #2
 8001df4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df6:	2300      	movs	r3, #0
 8001df8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001dfe:	230c      	movs	r3, #12
 8001e00:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e06:	4619      	mov	r1, r3
 8001e08:	480b      	ldr	r0, [pc, #44]	; (8001e38 <MX_GPIO_Init+0x45c>)
 8001e0a:	f000 ff05 	bl	8002c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : B6_Pin B7_Pin */
  GPIO_InitStruct.Pin = B6_Pin|B7_Pin;
 8001e0e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e14:	2302      	movs	r3, #2
 8001e16:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001e20:	230e      	movs	r3, #14
 8001e22:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4803      	ldr	r0, [pc, #12]	; (8001e38 <MX_GPIO_Init+0x45c>)
 8001e2c:	f000 fef4 	bl	8002c18 <HAL_GPIO_Init>

}
 8001e30:	bf00      	nop
 8001e32:	3738      	adds	r7, #56	; 0x38
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	40020400 	.word	0x40020400
 8001e3c:	40020c00 	.word	0x40020c00
 8001e40:	40021800 	.word	0x40021800
 8001e44:	40020800 	.word	0x40020800

08001e48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e4c:	b672      	cpsid	i
}
 8001e4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e50:	e7fe      	b.n	8001e50 <Error_Handler+0x8>
	...

08001e54 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	607b      	str	r3, [r7, #4]
 8001e5e:	4b10      	ldr	r3, [pc, #64]	; (8001ea0 <HAL_MspInit+0x4c>)
 8001e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e62:	4a0f      	ldr	r2, [pc, #60]	; (8001ea0 <HAL_MspInit+0x4c>)
 8001e64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e68:	6453      	str	r3, [r2, #68]	; 0x44
 8001e6a:	4b0d      	ldr	r3, [pc, #52]	; (8001ea0 <HAL_MspInit+0x4c>)
 8001e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e72:	607b      	str	r3, [r7, #4]
 8001e74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e76:	2300      	movs	r3, #0
 8001e78:	603b      	str	r3, [r7, #0]
 8001e7a:	4b09      	ldr	r3, [pc, #36]	; (8001ea0 <HAL_MspInit+0x4c>)
 8001e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7e:	4a08      	ldr	r2, [pc, #32]	; (8001ea0 <HAL_MspInit+0x4c>)
 8001e80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e84:	6413      	str	r3, [r2, #64]	; 0x40
 8001e86:	4b06      	ldr	r3, [pc, #24]	; (8001ea0 <HAL_MspInit+0x4c>)
 8001e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e8e:	603b      	str	r3, [r7, #0]
 8001e90:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001e92:	2007      	movs	r0, #7
 8001e94:	f000 fe7e 	bl	8002b94 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e98:	bf00      	nop
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	40023800 	.word	0x40023800

08001ea4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b08a      	sub	sp, #40	; 0x28
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eac:	f107 0314 	add.w	r3, r7, #20
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	605a      	str	r2, [r3, #4]
 8001eb6:	609a      	str	r2, [r3, #8]
 8001eb8:	60da      	str	r2, [r3, #12]
 8001eba:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a17      	ldr	r2, [pc, #92]	; (8001f20 <HAL_ADC_MspInit+0x7c>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d127      	bne.n	8001f16 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	613b      	str	r3, [r7, #16]
 8001eca:	4b16      	ldr	r3, [pc, #88]	; (8001f24 <HAL_ADC_MspInit+0x80>)
 8001ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ece:	4a15      	ldr	r2, [pc, #84]	; (8001f24 <HAL_ADC_MspInit+0x80>)
 8001ed0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ed4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ed6:	4b13      	ldr	r3, [pc, #76]	; (8001f24 <HAL_ADC_MspInit+0x80>)
 8001ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ede:	613b      	str	r3, [r7, #16]
 8001ee0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	4b0f      	ldr	r3, [pc, #60]	; (8001f24 <HAL_ADC_MspInit+0x80>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eea:	4a0e      	ldr	r2, [pc, #56]	; (8001f24 <HAL_ADC_MspInit+0x80>)
 8001eec:	f043 0301 	orr.w	r3, r3, #1
 8001ef0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ef2:	4b0c      	ldr	r3, [pc, #48]	; (8001f24 <HAL_ADC_MspInit+0x80>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001efe:	2302      	movs	r3, #2
 8001f00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f02:	2303      	movs	r3, #3
 8001f04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f06:	2300      	movs	r3, #0
 8001f08:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f0a:	f107 0314 	add.w	r3, r7, #20
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4805      	ldr	r0, [pc, #20]	; (8001f28 <HAL_ADC_MspInit+0x84>)
 8001f12:	f000 fe81 	bl	8002c18 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001f16:	bf00      	nop
 8001f18:	3728      	adds	r7, #40	; 0x28
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	40012000 	.word	0x40012000
 8001f24:	40023800 	.word	0x40023800
 8001f28:	40020000 	.word	0x40020000

08001f2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b08a      	sub	sp, #40	; 0x28
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f34:	f107 0314 	add.w	r3, r7, #20
 8001f38:	2200      	movs	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	605a      	str	r2, [r3, #4]
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	60da      	str	r2, [r3, #12]
 8001f42:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a29      	ldr	r2, [pc, #164]	; (8001ff0 <HAL_I2C_MspInit+0xc4>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d14b      	bne.n	8001fe6 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f4e:	2300      	movs	r3, #0
 8001f50:	613b      	str	r3, [r7, #16]
 8001f52:	4b28      	ldr	r3, [pc, #160]	; (8001ff4 <HAL_I2C_MspInit+0xc8>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f56:	4a27      	ldr	r2, [pc, #156]	; (8001ff4 <HAL_I2C_MspInit+0xc8>)
 8001f58:	f043 0304 	orr.w	r3, r3, #4
 8001f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f5e:	4b25      	ldr	r3, [pc, #148]	; (8001ff4 <HAL_I2C_MspInit+0xc8>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f62:	f003 0304 	and.w	r3, r3, #4
 8001f66:	613b      	str	r3, [r7, #16]
 8001f68:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	60fb      	str	r3, [r7, #12]
 8001f6e:	4b21      	ldr	r3, [pc, #132]	; (8001ff4 <HAL_I2C_MspInit+0xc8>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f72:	4a20      	ldr	r2, [pc, #128]	; (8001ff4 <HAL_I2C_MspInit+0xc8>)
 8001f74:	f043 0301 	orr.w	r3, r3, #1
 8001f78:	6313      	str	r3, [r2, #48]	; 0x30
 8001f7a:	4b1e      	ldr	r3, [pc, #120]	; (8001ff4 <HAL_I2C_MspInit+0xc8>)
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f8c:	2312      	movs	r3, #18
 8001f8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f90:	2300      	movs	r3, #0
 8001f92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f94:	2303      	movs	r3, #3
 8001f96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001f98:	2304      	movs	r3, #4
 8001f9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f9c:	f107 0314 	add.w	r3, r7, #20
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	4815      	ldr	r0, [pc, #84]	; (8001ff8 <HAL_I2C_MspInit+0xcc>)
 8001fa4:	f000 fe38 	bl	8002c18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001fa8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fae:	2312      	movs	r3, #18
 8001fb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001fba:	2304      	movs	r3, #4
 8001fbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fbe:	f107 0314 	add.w	r3, r7, #20
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	480d      	ldr	r0, [pc, #52]	; (8001ffc <HAL_I2C_MspInit+0xd0>)
 8001fc6:	f000 fe27 	bl	8002c18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	60bb      	str	r3, [r7, #8]
 8001fce:	4b09      	ldr	r3, [pc, #36]	; (8001ff4 <HAL_I2C_MspInit+0xc8>)
 8001fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd2:	4a08      	ldr	r2, [pc, #32]	; (8001ff4 <HAL_I2C_MspInit+0xc8>)
 8001fd4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001fd8:	6413      	str	r3, [r2, #64]	; 0x40
 8001fda:	4b06      	ldr	r3, [pc, #24]	; (8001ff4 <HAL_I2C_MspInit+0xc8>)
 8001fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fde:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001fe2:	60bb      	str	r3, [r7, #8]
 8001fe4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001fe6:	bf00      	nop
 8001fe8:	3728      	adds	r7, #40	; 0x28
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40005c00 	.word	0x40005c00
 8001ff4:	40023800 	.word	0x40023800
 8001ff8:	40020800 	.word	0x40020800
 8001ffc:	40020000 	.word	0x40020000

08002000 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a18      	ldr	r2, [pc, #96]	; (8002070 <HAL_TIM_Base_MspInit+0x70>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d10e      	bne.n	8002030 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	60fb      	str	r3, [r7, #12]
 8002016:	4b17      	ldr	r3, [pc, #92]	; (8002074 <HAL_TIM_Base_MspInit+0x74>)
 8002018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800201a:	4a16      	ldr	r2, [pc, #88]	; (8002074 <HAL_TIM_Base_MspInit+0x74>)
 800201c:	f043 0301 	orr.w	r3, r3, #1
 8002020:	6453      	str	r3, [r2, #68]	; 0x44
 8002022:	4b14      	ldr	r3, [pc, #80]	; (8002074 <HAL_TIM_Base_MspInit+0x74>)
 8002024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	60fb      	str	r3, [r7, #12]
 800202c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800202e:	e01a      	b.n	8002066 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM2)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002038:	d115      	bne.n	8002066 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800203a:	2300      	movs	r3, #0
 800203c:	60bb      	str	r3, [r7, #8]
 800203e:	4b0d      	ldr	r3, [pc, #52]	; (8002074 <HAL_TIM_Base_MspInit+0x74>)
 8002040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002042:	4a0c      	ldr	r2, [pc, #48]	; (8002074 <HAL_TIM_Base_MspInit+0x74>)
 8002044:	f043 0301 	orr.w	r3, r3, #1
 8002048:	6413      	str	r3, [r2, #64]	; 0x40
 800204a:	4b0a      	ldr	r3, [pc, #40]	; (8002074 <HAL_TIM_Base_MspInit+0x74>)
 800204c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204e:	f003 0301 	and.w	r3, r3, #1
 8002052:	60bb      	str	r3, [r7, #8]
 8002054:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002056:	2200      	movs	r2, #0
 8002058:	2100      	movs	r1, #0
 800205a:	201c      	movs	r0, #28
 800205c:	f000 fda5 	bl	8002baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002060:	201c      	movs	r0, #28
 8002062:	f000 fdbe 	bl	8002be2 <HAL_NVIC_EnableIRQ>
}
 8002066:	bf00      	nop
 8002068:	3710      	adds	r7, #16
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	40010000 	.word	0x40010000
 8002074:	40023800 	.word	0x40023800

08002078 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b088      	sub	sp, #32
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002080:	f107 030c 	add.w	r3, r7, #12
 8002084:	2200      	movs	r2, #0
 8002086:	601a      	str	r2, [r3, #0]
 8002088:	605a      	str	r2, [r3, #4]
 800208a:	609a      	str	r2, [r3, #8]
 800208c:	60da      	str	r2, [r3, #12]
 800208e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002098:	d11d      	bne.n	80020d6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800209a:	2300      	movs	r3, #0
 800209c:	60bb      	str	r3, [r7, #8]
 800209e:	4b10      	ldr	r3, [pc, #64]	; (80020e0 <HAL_TIM_MspPostInit+0x68>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a2:	4a0f      	ldr	r2, [pc, #60]	; (80020e0 <HAL_TIM_MspPostInit+0x68>)
 80020a4:	f043 0301 	orr.w	r3, r3, #1
 80020a8:	6313      	str	r3, [r2, #48]	; 0x30
 80020aa:	4b0d      	ldr	r3, [pc, #52]	; (80020e0 <HAL_TIM_MspPostInit+0x68>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	60bb      	str	r3, [r7, #8]
 80020b4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80020b6:	2320      	movs	r3, #32
 80020b8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ba:	2302      	movs	r3, #2
 80020bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020be:	2300      	movs	r3, #0
 80020c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c2:	2300      	movs	r3, #0
 80020c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020c6:	2301      	movs	r3, #1
 80020c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ca:	f107 030c 	add.w	r3, r7, #12
 80020ce:	4619      	mov	r1, r3
 80020d0:	4804      	ldr	r0, [pc, #16]	; (80020e4 <HAL_TIM_MspPostInit+0x6c>)
 80020d2:	f000 fda1 	bl	8002c18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80020d6:	bf00      	nop
 80020d8:	3720      	adds	r7, #32
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	40023800 	.word	0x40023800
 80020e4:	40020000 	.word	0x40020000

080020e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b08a      	sub	sp, #40	; 0x28
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020f0:	f107 0314 	add.w	r3, r7, #20
 80020f4:	2200      	movs	r2, #0
 80020f6:	601a      	str	r2, [r3, #0]
 80020f8:	605a      	str	r2, [r3, #4]
 80020fa:	609a      	str	r2, [r3, #8]
 80020fc:	60da      	str	r2, [r3, #12]
 80020fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a19      	ldr	r2, [pc, #100]	; (800216c <HAL_UART_MspInit+0x84>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d12c      	bne.n	8002164 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800210a:	2300      	movs	r3, #0
 800210c:	613b      	str	r3, [r7, #16]
 800210e:	4b18      	ldr	r3, [pc, #96]	; (8002170 <HAL_UART_MspInit+0x88>)
 8002110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002112:	4a17      	ldr	r2, [pc, #92]	; (8002170 <HAL_UART_MspInit+0x88>)
 8002114:	f043 0310 	orr.w	r3, r3, #16
 8002118:	6453      	str	r3, [r2, #68]	; 0x44
 800211a:	4b15      	ldr	r3, [pc, #84]	; (8002170 <HAL_UART_MspInit+0x88>)
 800211c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800211e:	f003 0310 	and.w	r3, r3, #16
 8002122:	613b      	str	r3, [r7, #16]
 8002124:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002126:	2300      	movs	r3, #0
 8002128:	60fb      	str	r3, [r7, #12]
 800212a:	4b11      	ldr	r3, [pc, #68]	; (8002170 <HAL_UART_MspInit+0x88>)
 800212c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212e:	4a10      	ldr	r2, [pc, #64]	; (8002170 <HAL_UART_MspInit+0x88>)
 8002130:	f043 0301 	orr.w	r3, r3, #1
 8002134:	6313      	str	r3, [r2, #48]	; 0x30
 8002136:	4b0e      	ldr	r3, [pc, #56]	; (8002170 <HAL_UART_MspInit+0x88>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213a:	f003 0301 	and.w	r3, r3, #1
 800213e:	60fb      	str	r3, [r7, #12]
 8002140:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002142:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002146:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002148:	2302      	movs	r3, #2
 800214a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214c:	2300      	movs	r3, #0
 800214e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002150:	2303      	movs	r3, #3
 8002152:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002154:	2307      	movs	r3, #7
 8002156:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002158:	f107 0314 	add.w	r3, r7, #20
 800215c:	4619      	mov	r1, r3
 800215e:	4805      	ldr	r0, [pc, #20]	; (8002174 <HAL_UART_MspInit+0x8c>)
 8002160:	f000 fd5a 	bl	8002c18 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002164:	bf00      	nop
 8002166:	3728      	adds	r7, #40	; 0x28
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	40011000 	.word	0x40011000
 8002170:	40023800 	.word	0x40023800
 8002174:	40020000 	.word	0x40020000

08002178 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800217c:	e7fe      	b.n	800217c <NMI_Handler+0x4>

0800217e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800217e:	b480      	push	{r7}
 8002180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002182:	e7fe      	b.n	8002182 <HardFault_Handler+0x4>

08002184 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002188:	e7fe      	b.n	8002188 <MemManage_Handler+0x4>

0800218a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800218a:	b480      	push	{r7}
 800218c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800218e:	e7fe      	b.n	800218e <BusFault_Handler+0x4>

08002190 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002194:	e7fe      	b.n	8002194 <UsageFault_Handler+0x4>

08002196 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002196:	b480      	push	{r7}
 8002198:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800219a:	bf00      	nop
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021a8:	bf00      	nop
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr

080021b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021b2:	b480      	push	{r7}
 80021b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021b6:	bf00      	nop
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr

080021c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021c4:	f000 f960 	bl	8002488 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021c8:	bf00      	nop
 80021ca:	bd80      	pop	{r7, pc}

080021cc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80021d0:	4802      	ldr	r0, [pc, #8]	; (80021dc <TIM2_IRQHandler+0x10>)
 80021d2:	f002 fcca 	bl	8004b6a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80021d6:	bf00      	nop
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	200002f8 	.word	0x200002f8

080021e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
	return 1;
 80021e4:	2301      	movs	r3, #1
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <_kill>:

int _kill(int pid, int sig)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80021fa:	f003 feb7 	bl	8005f6c <__errno>
 80021fe:	4603      	mov	r3, r0
 8002200:	2216      	movs	r2, #22
 8002202:	601a      	str	r2, [r3, #0]
	return -1;
 8002204:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002208:	4618      	mov	r0, r3
 800220a:	3708      	adds	r7, #8
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}

08002210 <_exit>:

void _exit (int status)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002218:	f04f 31ff 	mov.w	r1, #4294967295
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f7ff ffe7 	bl	80021f0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002222:	e7fe      	b.n	8002222 <_exit+0x12>

08002224 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b086      	sub	sp, #24
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002230:	2300      	movs	r3, #0
 8002232:	617b      	str	r3, [r7, #20]
 8002234:	e00a      	b.n	800224c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002236:	f3af 8000 	nop.w
 800223a:	4601      	mov	r1, r0
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	1c5a      	adds	r2, r3, #1
 8002240:	60ba      	str	r2, [r7, #8]
 8002242:	b2ca      	uxtb	r2, r1
 8002244:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	3301      	adds	r3, #1
 800224a:	617b      	str	r3, [r7, #20]
 800224c:	697a      	ldr	r2, [r7, #20]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	429a      	cmp	r2, r3
 8002252:	dbf0      	blt.n	8002236 <_read+0x12>
	}

return len;
 8002254:	687b      	ldr	r3, [r7, #4]
}
 8002256:	4618      	mov	r0, r3
 8002258:	3718      	adds	r7, #24
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}

0800225e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	b086      	sub	sp, #24
 8002262:	af00      	add	r7, sp, #0
 8002264:	60f8      	str	r0, [r7, #12]
 8002266:	60b9      	str	r1, [r7, #8]
 8002268:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800226a:	2300      	movs	r3, #0
 800226c:	617b      	str	r3, [r7, #20]
 800226e:	e009      	b.n	8002284 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	1c5a      	adds	r2, r3, #1
 8002274:	60ba      	str	r2, [r7, #8]
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	4618      	mov	r0, r3
 800227a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	3301      	adds	r3, #1
 8002282:	617b      	str	r3, [r7, #20]
 8002284:	697a      	ldr	r2, [r7, #20]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	429a      	cmp	r2, r3
 800228a:	dbf1      	blt.n	8002270 <_write+0x12>
	}
	return len;
 800228c:	687b      	ldr	r3, [r7, #4]
}
 800228e:	4618      	mov	r0, r3
 8002290:	3718      	adds	r7, #24
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <_close>:

int _close(int file)
{
 8002296:	b480      	push	{r7}
 8002298:	b083      	sub	sp, #12
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
	return -1;
 800229e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	370c      	adds	r7, #12
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr

080022ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022ae:	b480      	push	{r7}
 80022b0:	b083      	sub	sp, #12
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
 80022b6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022be:	605a      	str	r2, [r3, #4]
	return 0;
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	370c      	adds	r7, #12
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr

080022ce <_isatty>:

int _isatty(int file)
{
 80022ce:	b480      	push	{r7}
 80022d0:	b083      	sub	sp, #12
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
	return 1;
 80022d6:	2301      	movs	r3, #1
}
 80022d8:	4618      	mov	r0, r3
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b085      	sub	sp, #20
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	60b9      	str	r1, [r7, #8]
 80022ee:	607a      	str	r2, [r7, #4]
	return 0;
 80022f0:	2300      	movs	r3, #0
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3714      	adds	r7, #20
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
	...

08002300 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002308:	4a14      	ldr	r2, [pc, #80]	; (800235c <_sbrk+0x5c>)
 800230a:	4b15      	ldr	r3, [pc, #84]	; (8002360 <_sbrk+0x60>)
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002314:	4b13      	ldr	r3, [pc, #76]	; (8002364 <_sbrk+0x64>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d102      	bne.n	8002322 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800231c:	4b11      	ldr	r3, [pc, #68]	; (8002364 <_sbrk+0x64>)
 800231e:	4a12      	ldr	r2, [pc, #72]	; (8002368 <_sbrk+0x68>)
 8002320:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002322:	4b10      	ldr	r3, [pc, #64]	; (8002364 <_sbrk+0x64>)
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4413      	add	r3, r2
 800232a:	693a      	ldr	r2, [r7, #16]
 800232c:	429a      	cmp	r2, r3
 800232e:	d207      	bcs.n	8002340 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002330:	f003 fe1c 	bl	8005f6c <__errno>
 8002334:	4603      	mov	r3, r0
 8002336:	220c      	movs	r2, #12
 8002338:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800233a:	f04f 33ff 	mov.w	r3, #4294967295
 800233e:	e009      	b.n	8002354 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002340:	4b08      	ldr	r3, [pc, #32]	; (8002364 <_sbrk+0x64>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002346:	4b07      	ldr	r3, [pc, #28]	; (8002364 <_sbrk+0x64>)
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4413      	add	r3, r2
 800234e:	4a05      	ldr	r2, [pc, #20]	; (8002364 <_sbrk+0x64>)
 8002350:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002352:	68fb      	ldr	r3, [r7, #12]
}
 8002354:	4618      	mov	r0, r3
 8002356:	3718      	adds	r7, #24
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	20030000 	.word	0x20030000
 8002360:	00000400 	.word	0x00000400
 8002364:	200003f0 	.word	0x200003f0
 8002368:	20000408 	.word	0x20000408

0800236c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002370:	4b06      	ldr	r3, [pc, #24]	; (800238c <SystemInit+0x20>)
 8002372:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002376:	4a05      	ldr	r2, [pc, #20]	; (800238c <SystemInit+0x20>)
 8002378:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800237c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002380:	bf00      	nop
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	e000ed00 	.word	0xe000ed00

08002390 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002390:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023c8 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002394:	480d      	ldr	r0, [pc, #52]	; (80023cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002396:	490e      	ldr	r1, [pc, #56]	; (80023d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002398:	4a0e      	ldr	r2, [pc, #56]	; (80023d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800239a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800239c:	e002      	b.n	80023a4 <LoopCopyDataInit>

0800239e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800239e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023a2:	3304      	adds	r3, #4

080023a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023a8:	d3f9      	bcc.n	800239e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023aa:	4a0b      	ldr	r2, [pc, #44]	; (80023d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80023ac:	4c0b      	ldr	r4, [pc, #44]	; (80023dc <LoopFillZerobss+0x26>)
  movs r3, #0
 80023ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023b0:	e001      	b.n	80023b6 <LoopFillZerobss>

080023b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023b4:	3204      	adds	r2, #4

080023b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023b8:	d3fb      	bcc.n	80023b2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023ba:	f7ff ffd7 	bl	800236c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023be:	f003 fddb 	bl	8005f78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023c2:	f7ff f833 	bl	800142c <main>
  bx  lr    
 80023c6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80023c8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80023cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023d0:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80023d4:	08009204 	.word	0x08009204
  ldr r2, =_sbss
 80023d8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80023dc:	20000408 	.word	0x20000408

080023e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023e0:	e7fe      	b.n	80023e0 <ADC_IRQHandler>
	...

080023e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023e8:	4b0e      	ldr	r3, [pc, #56]	; (8002424 <HAL_Init+0x40>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a0d      	ldr	r2, [pc, #52]	; (8002424 <HAL_Init+0x40>)
 80023ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023f4:	4b0b      	ldr	r3, [pc, #44]	; (8002424 <HAL_Init+0x40>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a0a      	ldr	r2, [pc, #40]	; (8002424 <HAL_Init+0x40>)
 80023fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002400:	4b08      	ldr	r3, [pc, #32]	; (8002424 <HAL_Init+0x40>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a07      	ldr	r2, [pc, #28]	; (8002424 <HAL_Init+0x40>)
 8002406:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800240a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800240c:	2003      	movs	r0, #3
 800240e:	f000 fbc1 	bl	8002b94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002412:	2000      	movs	r0, #0
 8002414:	f000 f808 	bl	8002428 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002418:	f7ff fd1c 	bl	8001e54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800241c:	2300      	movs	r3, #0
}
 800241e:	4618      	mov	r0, r3
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	40023c00 	.word	0x40023c00

08002428 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002430:	4b12      	ldr	r3, [pc, #72]	; (800247c <HAL_InitTick+0x54>)
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	4b12      	ldr	r3, [pc, #72]	; (8002480 <HAL_InitTick+0x58>)
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	4619      	mov	r1, r3
 800243a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800243e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002442:	fbb2 f3f3 	udiv	r3, r2, r3
 8002446:	4618      	mov	r0, r3
 8002448:	f000 fbd9 	bl	8002bfe <HAL_SYSTICK_Config>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e00e      	b.n	8002474 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2b0f      	cmp	r3, #15
 800245a:	d80a      	bhi.n	8002472 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800245c:	2200      	movs	r2, #0
 800245e:	6879      	ldr	r1, [r7, #4]
 8002460:	f04f 30ff 	mov.w	r0, #4294967295
 8002464:	f000 fba1 	bl	8002baa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002468:	4a06      	ldr	r2, [pc, #24]	; (8002484 <HAL_InitTick+0x5c>)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800246e:	2300      	movs	r3, #0
 8002470:	e000      	b.n	8002474 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
}
 8002474:	4618      	mov	r0, r3
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	20000004 	.word	0x20000004
 8002480:	2000000c 	.word	0x2000000c
 8002484:	20000008 	.word	0x20000008

08002488 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800248c:	4b06      	ldr	r3, [pc, #24]	; (80024a8 <HAL_IncTick+0x20>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	461a      	mov	r2, r3
 8002492:	4b06      	ldr	r3, [pc, #24]	; (80024ac <HAL_IncTick+0x24>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4413      	add	r3, r2
 8002498:	4a04      	ldr	r2, [pc, #16]	; (80024ac <HAL_IncTick+0x24>)
 800249a:	6013      	str	r3, [r2, #0]
}
 800249c:	bf00      	nop
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	2000000c 	.word	0x2000000c
 80024ac:	200003f4 	.word	0x200003f4

080024b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  return uwTick;
 80024b4:	4b03      	ldr	r3, [pc, #12]	; (80024c4 <HAL_GetTick+0x14>)
 80024b6:	681b      	ldr	r3, [r3, #0]
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	200003f4 	.word	0x200003f4

080024c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024d0:	f7ff ffee 	bl	80024b0 <HAL_GetTick>
 80024d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024e0:	d005      	beq.n	80024ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024e2:	4b0a      	ldr	r3, [pc, #40]	; (800250c <HAL_Delay+0x44>)
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	461a      	mov	r2, r3
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	4413      	add	r3, r2
 80024ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024ee:	bf00      	nop
 80024f0:	f7ff ffde 	bl	80024b0 <HAL_GetTick>
 80024f4:	4602      	mov	r2, r0
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	68fa      	ldr	r2, [r7, #12]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d8f7      	bhi.n	80024f0 <HAL_Delay+0x28>
  {
  }
}
 8002500:	bf00      	nop
 8002502:	bf00      	nop
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	2000000c 	.word	0x2000000c

08002510 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002518:	2300      	movs	r3, #0
 800251a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d101      	bne.n	8002526 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e033      	b.n	800258e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252a:	2b00      	cmp	r3, #0
 800252c:	d109      	bne.n	8002542 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f7ff fcb8 	bl	8001ea4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2200      	movs	r2, #0
 800253e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002546:	f003 0310 	and.w	r3, r3, #16
 800254a:	2b00      	cmp	r3, #0
 800254c:	d118      	bne.n	8002580 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002552:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002556:	f023 0302 	bic.w	r3, r3, #2
 800255a:	f043 0202 	orr.w	r2, r3, #2
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f000 f94a 	bl	80027fc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2200      	movs	r2, #0
 800256c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002572:	f023 0303 	bic.w	r3, r3, #3
 8002576:	f043 0201 	orr.w	r2, r3, #1
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	641a      	str	r2, [r3, #64]	; 0x40
 800257e:	e001      	b.n	8002584 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800258c:	7bfb      	ldrb	r3, [r7, #15]
}
 800258e:	4618      	mov	r0, r3
 8002590:	3710      	adds	r7, #16
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
	...

08002598 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002598:	b480      	push	{r7}
 800259a:	b085      	sub	sp, #20
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80025a2:	2300      	movs	r3, #0
 80025a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d101      	bne.n	80025b4 <HAL_ADC_ConfigChannel+0x1c>
 80025b0:	2302      	movs	r3, #2
 80025b2:	e113      	b.n	80027dc <HAL_ADC_ConfigChannel+0x244>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2201      	movs	r2, #1
 80025b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	2b09      	cmp	r3, #9
 80025c2:	d925      	bls.n	8002610 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	68d9      	ldr	r1, [r3, #12]
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	461a      	mov	r2, r3
 80025d2:	4613      	mov	r3, r2
 80025d4:	005b      	lsls	r3, r3, #1
 80025d6:	4413      	add	r3, r2
 80025d8:	3b1e      	subs	r3, #30
 80025da:	2207      	movs	r2, #7
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	43da      	mvns	r2, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	400a      	ands	r2, r1
 80025e8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	68d9      	ldr	r1, [r3, #12]
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	689a      	ldr	r2, [r3, #8]
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	b29b      	uxth	r3, r3
 80025fa:	4618      	mov	r0, r3
 80025fc:	4603      	mov	r3, r0
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	4403      	add	r3, r0
 8002602:	3b1e      	subs	r3, #30
 8002604:	409a      	lsls	r2, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	430a      	orrs	r2, r1
 800260c:	60da      	str	r2, [r3, #12]
 800260e:	e022      	b.n	8002656 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	6919      	ldr	r1, [r3, #16]
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	b29b      	uxth	r3, r3
 800261c:	461a      	mov	r2, r3
 800261e:	4613      	mov	r3, r2
 8002620:	005b      	lsls	r3, r3, #1
 8002622:	4413      	add	r3, r2
 8002624:	2207      	movs	r2, #7
 8002626:	fa02 f303 	lsl.w	r3, r2, r3
 800262a:	43da      	mvns	r2, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	400a      	ands	r2, r1
 8002632:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	6919      	ldr	r1, [r3, #16]
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	689a      	ldr	r2, [r3, #8]
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	b29b      	uxth	r3, r3
 8002644:	4618      	mov	r0, r3
 8002646:	4603      	mov	r3, r0
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	4403      	add	r3, r0
 800264c:	409a      	lsls	r2, r3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	430a      	orrs	r2, r1
 8002654:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	2b06      	cmp	r3, #6
 800265c:	d824      	bhi.n	80026a8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	685a      	ldr	r2, [r3, #4]
 8002668:	4613      	mov	r3, r2
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	4413      	add	r3, r2
 800266e:	3b05      	subs	r3, #5
 8002670:	221f      	movs	r2, #31
 8002672:	fa02 f303 	lsl.w	r3, r2, r3
 8002676:	43da      	mvns	r2, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	400a      	ands	r2, r1
 800267e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	b29b      	uxth	r3, r3
 800268c:	4618      	mov	r0, r3
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685a      	ldr	r2, [r3, #4]
 8002692:	4613      	mov	r3, r2
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	4413      	add	r3, r2
 8002698:	3b05      	subs	r3, #5
 800269a:	fa00 f203 	lsl.w	r2, r0, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	430a      	orrs	r2, r1
 80026a4:	635a      	str	r2, [r3, #52]	; 0x34
 80026a6:	e04c      	b.n	8002742 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	2b0c      	cmp	r3, #12
 80026ae:	d824      	bhi.n	80026fa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	685a      	ldr	r2, [r3, #4]
 80026ba:	4613      	mov	r3, r2
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	4413      	add	r3, r2
 80026c0:	3b23      	subs	r3, #35	; 0x23
 80026c2:	221f      	movs	r2, #31
 80026c4:	fa02 f303 	lsl.w	r3, r2, r3
 80026c8:	43da      	mvns	r2, r3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	400a      	ands	r2, r1
 80026d0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	b29b      	uxth	r3, r3
 80026de:	4618      	mov	r0, r3
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685a      	ldr	r2, [r3, #4]
 80026e4:	4613      	mov	r3, r2
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	4413      	add	r3, r2
 80026ea:	3b23      	subs	r3, #35	; 0x23
 80026ec:	fa00 f203 	lsl.w	r2, r0, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	430a      	orrs	r2, r1
 80026f6:	631a      	str	r2, [r3, #48]	; 0x30
 80026f8:	e023      	b.n	8002742 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685a      	ldr	r2, [r3, #4]
 8002704:	4613      	mov	r3, r2
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	4413      	add	r3, r2
 800270a:	3b41      	subs	r3, #65	; 0x41
 800270c:	221f      	movs	r2, #31
 800270e:	fa02 f303 	lsl.w	r3, r2, r3
 8002712:	43da      	mvns	r2, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	400a      	ands	r2, r1
 800271a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	b29b      	uxth	r3, r3
 8002728:	4618      	mov	r0, r3
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	685a      	ldr	r2, [r3, #4]
 800272e:	4613      	mov	r3, r2
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	4413      	add	r3, r2
 8002734:	3b41      	subs	r3, #65	; 0x41
 8002736:	fa00 f203 	lsl.w	r2, r0, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	430a      	orrs	r2, r1
 8002740:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002742:	4b29      	ldr	r3, [pc, #164]	; (80027e8 <HAL_ADC_ConfigChannel+0x250>)
 8002744:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a28      	ldr	r2, [pc, #160]	; (80027ec <HAL_ADC_ConfigChannel+0x254>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d10f      	bne.n	8002770 <HAL_ADC_ConfigChannel+0x1d8>
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2b12      	cmp	r3, #18
 8002756:	d10b      	bne.n	8002770 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a1d      	ldr	r2, [pc, #116]	; (80027ec <HAL_ADC_ConfigChannel+0x254>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d12b      	bne.n	80027d2 <HAL_ADC_ConfigChannel+0x23a>
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a1c      	ldr	r2, [pc, #112]	; (80027f0 <HAL_ADC_ConfigChannel+0x258>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d003      	beq.n	800278c <HAL_ADC_ConfigChannel+0x1f4>
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2b11      	cmp	r3, #17
 800278a:	d122      	bne.n	80027d2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a11      	ldr	r2, [pc, #68]	; (80027f0 <HAL_ADC_ConfigChannel+0x258>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d111      	bne.n	80027d2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80027ae:	4b11      	ldr	r3, [pc, #68]	; (80027f4 <HAL_ADC_ConfigChannel+0x25c>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a11      	ldr	r2, [pc, #68]	; (80027f8 <HAL_ADC_ConfigChannel+0x260>)
 80027b4:	fba2 2303 	umull	r2, r3, r2, r3
 80027b8:	0c9a      	lsrs	r2, r3, #18
 80027ba:	4613      	mov	r3, r2
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	4413      	add	r3, r2
 80027c0:	005b      	lsls	r3, r3, #1
 80027c2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80027c4:	e002      	b.n	80027cc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	3b01      	subs	r3, #1
 80027ca:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d1f9      	bne.n	80027c6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2200      	movs	r2, #0
 80027d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80027da:	2300      	movs	r3, #0
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3714      	adds	r7, #20
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr
 80027e8:	40012300 	.word	0x40012300
 80027ec:	40012000 	.word	0x40012000
 80027f0:	10000012 	.word	0x10000012
 80027f4:	20000004 	.word	0x20000004
 80027f8:	431bde83 	.word	0x431bde83

080027fc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b085      	sub	sp, #20
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002804:	4b79      	ldr	r3, [pc, #484]	; (80029ec <ADC_Init+0x1f0>)
 8002806:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	685a      	ldr	r2, [r3, #4]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	431a      	orrs	r2, r3
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	685a      	ldr	r2, [r3, #4]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002830:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	6859      	ldr	r1, [r3, #4]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	691b      	ldr	r3, [r3, #16]
 800283c:	021a      	lsls	r2, r3, #8
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	430a      	orrs	r2, r1
 8002844:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	685a      	ldr	r2, [r3, #4]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002854:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	6859      	ldr	r1, [r3, #4]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689a      	ldr	r2, [r3, #8]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	430a      	orrs	r2, r1
 8002866:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	689a      	ldr	r2, [r3, #8]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002876:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	6899      	ldr	r1, [r3, #8]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	68da      	ldr	r2, [r3, #12]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	430a      	orrs	r2, r1
 8002888:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800288e:	4a58      	ldr	r2, [pc, #352]	; (80029f0 <ADC_Init+0x1f4>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d022      	beq.n	80028da <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	689a      	ldr	r2, [r3, #8]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80028a2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	6899      	ldr	r1, [r3, #8]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	430a      	orrs	r2, r1
 80028b4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	689a      	ldr	r2, [r3, #8]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80028c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	6899      	ldr	r1, [r3, #8]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	430a      	orrs	r2, r1
 80028d6:	609a      	str	r2, [r3, #8]
 80028d8:	e00f      	b.n	80028fa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	689a      	ldr	r2, [r3, #8]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80028e8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	689a      	ldr	r2, [r3, #8]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80028f8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	689a      	ldr	r2, [r3, #8]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f022 0202 	bic.w	r2, r2, #2
 8002908:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	6899      	ldr	r1, [r3, #8]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	7e1b      	ldrb	r3, [r3, #24]
 8002914:	005a      	lsls	r2, r3, #1
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	430a      	orrs	r2, r1
 800291c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d01b      	beq.n	8002960 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	685a      	ldr	r2, [r3, #4]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002936:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	685a      	ldr	r2, [r3, #4]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002946:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	6859      	ldr	r1, [r3, #4]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002952:	3b01      	subs	r3, #1
 8002954:	035a      	lsls	r2, r3, #13
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	430a      	orrs	r2, r1
 800295c:	605a      	str	r2, [r3, #4]
 800295e:	e007      	b.n	8002970 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	685a      	ldr	r2, [r3, #4]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800296e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800297e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	69db      	ldr	r3, [r3, #28]
 800298a:	3b01      	subs	r3, #1
 800298c:	051a      	lsls	r2, r3, #20
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	430a      	orrs	r2, r1
 8002994:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	689a      	ldr	r2, [r3, #8]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80029a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	6899      	ldr	r1, [r3, #8]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80029b2:	025a      	lsls	r2, r3, #9
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	430a      	orrs	r2, r1
 80029ba:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	689a      	ldr	r2, [r3, #8]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	6899      	ldr	r1, [r3, #8]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	695b      	ldr	r3, [r3, #20]
 80029d6:	029a      	lsls	r2, r3, #10
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	430a      	orrs	r2, r1
 80029de:	609a      	str	r2, [r3, #8]
}
 80029e0:	bf00      	nop
 80029e2:	3714      	adds	r7, #20
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr
 80029ec:	40012300 	.word	0x40012300
 80029f0:	0f000001 	.word	0x0f000001

080029f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b085      	sub	sp, #20
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f003 0307 	and.w	r3, r3, #7
 8002a02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a04:	4b0c      	ldr	r3, [pc, #48]	; (8002a38 <__NVIC_SetPriorityGrouping+0x44>)
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a0a:	68ba      	ldr	r2, [r7, #8]
 8002a0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a10:	4013      	ands	r3, r2
 8002a12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a26:	4a04      	ldr	r2, [pc, #16]	; (8002a38 <__NVIC_SetPriorityGrouping+0x44>)
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	60d3      	str	r3, [r2, #12]
}
 8002a2c:	bf00      	nop
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr
 8002a38:	e000ed00 	.word	0xe000ed00

08002a3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a40:	4b04      	ldr	r3, [pc, #16]	; (8002a54 <__NVIC_GetPriorityGrouping+0x18>)
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	0a1b      	lsrs	r3, r3, #8
 8002a46:	f003 0307 	and.w	r3, r3, #7
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr
 8002a54:	e000ed00 	.word	0xe000ed00

08002a58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4603      	mov	r3, r0
 8002a60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	db0b      	blt.n	8002a82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a6a:	79fb      	ldrb	r3, [r7, #7]
 8002a6c:	f003 021f 	and.w	r2, r3, #31
 8002a70:	4907      	ldr	r1, [pc, #28]	; (8002a90 <__NVIC_EnableIRQ+0x38>)
 8002a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a76:	095b      	lsrs	r3, r3, #5
 8002a78:	2001      	movs	r0, #1
 8002a7a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a82:	bf00      	nop
 8002a84:	370c      	adds	r7, #12
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr
 8002a8e:	bf00      	nop
 8002a90:	e000e100 	.word	0xe000e100

08002a94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	6039      	str	r1, [r7, #0]
 8002a9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	db0a      	blt.n	8002abe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	b2da      	uxtb	r2, r3
 8002aac:	490c      	ldr	r1, [pc, #48]	; (8002ae0 <__NVIC_SetPriority+0x4c>)
 8002aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab2:	0112      	lsls	r2, r2, #4
 8002ab4:	b2d2      	uxtb	r2, r2
 8002ab6:	440b      	add	r3, r1
 8002ab8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002abc:	e00a      	b.n	8002ad4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	b2da      	uxtb	r2, r3
 8002ac2:	4908      	ldr	r1, [pc, #32]	; (8002ae4 <__NVIC_SetPriority+0x50>)
 8002ac4:	79fb      	ldrb	r3, [r7, #7]
 8002ac6:	f003 030f 	and.w	r3, r3, #15
 8002aca:	3b04      	subs	r3, #4
 8002acc:	0112      	lsls	r2, r2, #4
 8002ace:	b2d2      	uxtb	r2, r2
 8002ad0:	440b      	add	r3, r1
 8002ad2:	761a      	strb	r2, [r3, #24]
}
 8002ad4:	bf00      	nop
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	e000e100 	.word	0xe000e100
 8002ae4:	e000ed00 	.word	0xe000ed00

08002ae8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b089      	sub	sp, #36	; 0x24
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f003 0307 	and.w	r3, r3, #7
 8002afa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	f1c3 0307 	rsb	r3, r3, #7
 8002b02:	2b04      	cmp	r3, #4
 8002b04:	bf28      	it	cs
 8002b06:	2304      	movcs	r3, #4
 8002b08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	3304      	adds	r3, #4
 8002b0e:	2b06      	cmp	r3, #6
 8002b10:	d902      	bls.n	8002b18 <NVIC_EncodePriority+0x30>
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	3b03      	subs	r3, #3
 8002b16:	e000      	b.n	8002b1a <NVIC_EncodePriority+0x32>
 8002b18:	2300      	movs	r3, #0
 8002b1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	fa02 f303 	lsl.w	r3, r2, r3
 8002b26:	43da      	mvns	r2, r3
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	401a      	ands	r2, r3
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b30:	f04f 31ff 	mov.w	r1, #4294967295
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	fa01 f303 	lsl.w	r3, r1, r3
 8002b3a:	43d9      	mvns	r1, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b40:	4313      	orrs	r3, r2
         );
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3724      	adds	r7, #36	; 0x24
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
	...

08002b50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	3b01      	subs	r3, #1
 8002b5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b60:	d301      	bcc.n	8002b66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b62:	2301      	movs	r3, #1
 8002b64:	e00f      	b.n	8002b86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b66:	4a0a      	ldr	r2, [pc, #40]	; (8002b90 <SysTick_Config+0x40>)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	3b01      	subs	r3, #1
 8002b6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b6e:	210f      	movs	r1, #15
 8002b70:	f04f 30ff 	mov.w	r0, #4294967295
 8002b74:	f7ff ff8e 	bl	8002a94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b78:	4b05      	ldr	r3, [pc, #20]	; (8002b90 <SysTick_Config+0x40>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b7e:	4b04      	ldr	r3, [pc, #16]	; (8002b90 <SysTick_Config+0x40>)
 8002b80:	2207      	movs	r2, #7
 8002b82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b84:	2300      	movs	r3, #0
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3708      	adds	r7, #8
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	e000e010 	.word	0xe000e010

08002b94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	f7ff ff29 	bl	80029f4 <__NVIC_SetPriorityGrouping>
}
 8002ba2:	bf00      	nop
 8002ba4:	3708      	adds	r7, #8
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002baa:	b580      	push	{r7, lr}
 8002bac:	b086      	sub	sp, #24
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	60b9      	str	r1, [r7, #8]
 8002bb4:	607a      	str	r2, [r7, #4]
 8002bb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bbc:	f7ff ff3e 	bl	8002a3c <__NVIC_GetPriorityGrouping>
 8002bc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bc2:	687a      	ldr	r2, [r7, #4]
 8002bc4:	68b9      	ldr	r1, [r7, #8]
 8002bc6:	6978      	ldr	r0, [r7, #20]
 8002bc8:	f7ff ff8e 	bl	8002ae8 <NVIC_EncodePriority>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bd2:	4611      	mov	r1, r2
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7ff ff5d 	bl	8002a94 <__NVIC_SetPriority>
}
 8002bda:	bf00      	nop
 8002bdc:	3718      	adds	r7, #24
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}

08002be2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002be2:	b580      	push	{r7, lr}
 8002be4:	b082      	sub	sp, #8
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	4603      	mov	r3, r0
 8002bea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7ff ff31 	bl	8002a58 <__NVIC_EnableIRQ>
}
 8002bf6:	bf00      	nop
 8002bf8:	3708      	adds	r7, #8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}

08002bfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	b082      	sub	sp, #8
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f7ff ffa2 	bl	8002b50 <SysTick_Config>
 8002c0c:	4603      	mov	r3, r0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3708      	adds	r7, #8
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
	...

08002c18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b089      	sub	sp, #36	; 0x24
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
 8002c20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c22:	2300      	movs	r3, #0
 8002c24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c26:	2300      	movs	r3, #0
 8002c28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c2e:	2300      	movs	r3, #0
 8002c30:	61fb      	str	r3, [r7, #28]
 8002c32:	e177      	b.n	8002f24 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c34:	2201      	movs	r2, #1
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	697a      	ldr	r2, [r7, #20]
 8002c44:	4013      	ands	r3, r2
 8002c46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c48:	693a      	ldr	r2, [r7, #16]
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	f040 8166 	bne.w	8002f1e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f003 0303 	and.w	r3, r3, #3
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d005      	beq.n	8002c6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c66:	2b02      	cmp	r3, #2
 8002c68:	d130      	bne.n	8002ccc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	005b      	lsls	r3, r3, #1
 8002c74:	2203      	movs	r2, #3
 8002c76:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7a:	43db      	mvns	r3, r3
 8002c7c:	69ba      	ldr	r2, [r7, #24]
 8002c7e:	4013      	ands	r3, r2
 8002c80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	68da      	ldr	r2, [r3, #12]
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	005b      	lsls	r3, r3, #1
 8002c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8e:	69ba      	ldr	r2, [r7, #24]
 8002c90:	4313      	orrs	r3, r2
 8002c92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	69ba      	ldr	r2, [r7, #24]
 8002c98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	69fb      	ldr	r3, [r7, #28]
 8002ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca8:	43db      	mvns	r3, r3
 8002caa:	69ba      	ldr	r2, [r7, #24]
 8002cac:	4013      	ands	r3, r2
 8002cae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	091b      	lsrs	r3, r3, #4
 8002cb6:	f003 0201 	and.w	r2, r3, #1
 8002cba:	69fb      	ldr	r3, [r7, #28]
 8002cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	69ba      	ldr	r2, [r7, #24]
 8002cca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	f003 0303 	and.w	r3, r3, #3
 8002cd4:	2b03      	cmp	r3, #3
 8002cd6:	d017      	beq.n	8002d08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	005b      	lsls	r3, r3, #1
 8002ce2:	2203      	movs	r2, #3
 8002ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce8:	43db      	mvns	r3, r3
 8002cea:	69ba      	ldr	r2, [r7, #24]
 8002cec:	4013      	ands	r3, r2
 8002cee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	689a      	ldr	r2, [r3, #8]
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	005b      	lsls	r3, r3, #1
 8002cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfc:	69ba      	ldr	r2, [r7, #24]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	69ba      	ldr	r2, [r7, #24]
 8002d06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f003 0303 	and.w	r3, r3, #3
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d123      	bne.n	8002d5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	08da      	lsrs	r2, r3, #3
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	3208      	adds	r2, #8
 8002d1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	f003 0307 	and.w	r3, r3, #7
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	220f      	movs	r2, #15
 8002d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d30:	43db      	mvns	r3, r3
 8002d32:	69ba      	ldr	r2, [r7, #24]
 8002d34:	4013      	ands	r3, r2
 8002d36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	691a      	ldr	r2, [r3, #16]
 8002d3c:	69fb      	ldr	r3, [r7, #28]
 8002d3e:	f003 0307 	and.w	r3, r3, #7
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	fa02 f303 	lsl.w	r3, r2, r3
 8002d48:	69ba      	ldr	r2, [r7, #24]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	08da      	lsrs	r2, r3, #3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	3208      	adds	r2, #8
 8002d56:	69b9      	ldr	r1, [r7, #24]
 8002d58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	005b      	lsls	r3, r3, #1
 8002d66:	2203      	movs	r2, #3
 8002d68:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6c:	43db      	mvns	r3, r3
 8002d6e:	69ba      	ldr	r2, [r7, #24]
 8002d70:	4013      	ands	r3, r2
 8002d72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f003 0203 	and.w	r2, r3, #3
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	fa02 f303 	lsl.w	r3, r2, r3
 8002d84:	69ba      	ldr	r2, [r7, #24]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	69ba      	ldr	r2, [r7, #24]
 8002d8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	f000 80c0 	beq.w	8002f1e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d9e:	2300      	movs	r3, #0
 8002da0:	60fb      	str	r3, [r7, #12]
 8002da2:	4b66      	ldr	r3, [pc, #408]	; (8002f3c <HAL_GPIO_Init+0x324>)
 8002da4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da6:	4a65      	ldr	r2, [pc, #404]	; (8002f3c <HAL_GPIO_Init+0x324>)
 8002da8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002dac:	6453      	str	r3, [r2, #68]	; 0x44
 8002dae:	4b63      	ldr	r3, [pc, #396]	; (8002f3c <HAL_GPIO_Init+0x324>)
 8002db0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002db2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002db6:	60fb      	str	r3, [r7, #12]
 8002db8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dba:	4a61      	ldr	r2, [pc, #388]	; (8002f40 <HAL_GPIO_Init+0x328>)
 8002dbc:	69fb      	ldr	r3, [r7, #28]
 8002dbe:	089b      	lsrs	r3, r3, #2
 8002dc0:	3302      	adds	r3, #2
 8002dc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	f003 0303 	and.w	r3, r3, #3
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	220f      	movs	r2, #15
 8002dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd6:	43db      	mvns	r3, r3
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	4013      	ands	r3, r2
 8002ddc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a58      	ldr	r2, [pc, #352]	; (8002f44 <HAL_GPIO_Init+0x32c>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d037      	beq.n	8002e56 <HAL_GPIO_Init+0x23e>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a57      	ldr	r2, [pc, #348]	; (8002f48 <HAL_GPIO_Init+0x330>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d031      	beq.n	8002e52 <HAL_GPIO_Init+0x23a>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4a56      	ldr	r2, [pc, #344]	; (8002f4c <HAL_GPIO_Init+0x334>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d02b      	beq.n	8002e4e <HAL_GPIO_Init+0x236>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	4a55      	ldr	r2, [pc, #340]	; (8002f50 <HAL_GPIO_Init+0x338>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d025      	beq.n	8002e4a <HAL_GPIO_Init+0x232>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4a54      	ldr	r2, [pc, #336]	; (8002f54 <HAL_GPIO_Init+0x33c>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d01f      	beq.n	8002e46 <HAL_GPIO_Init+0x22e>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	4a53      	ldr	r2, [pc, #332]	; (8002f58 <HAL_GPIO_Init+0x340>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d019      	beq.n	8002e42 <HAL_GPIO_Init+0x22a>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	4a52      	ldr	r2, [pc, #328]	; (8002f5c <HAL_GPIO_Init+0x344>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d013      	beq.n	8002e3e <HAL_GPIO_Init+0x226>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a51      	ldr	r2, [pc, #324]	; (8002f60 <HAL_GPIO_Init+0x348>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d00d      	beq.n	8002e3a <HAL_GPIO_Init+0x222>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a50      	ldr	r2, [pc, #320]	; (8002f64 <HAL_GPIO_Init+0x34c>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d007      	beq.n	8002e36 <HAL_GPIO_Init+0x21e>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a4f      	ldr	r2, [pc, #316]	; (8002f68 <HAL_GPIO_Init+0x350>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d101      	bne.n	8002e32 <HAL_GPIO_Init+0x21a>
 8002e2e:	2309      	movs	r3, #9
 8002e30:	e012      	b.n	8002e58 <HAL_GPIO_Init+0x240>
 8002e32:	230a      	movs	r3, #10
 8002e34:	e010      	b.n	8002e58 <HAL_GPIO_Init+0x240>
 8002e36:	2308      	movs	r3, #8
 8002e38:	e00e      	b.n	8002e58 <HAL_GPIO_Init+0x240>
 8002e3a:	2307      	movs	r3, #7
 8002e3c:	e00c      	b.n	8002e58 <HAL_GPIO_Init+0x240>
 8002e3e:	2306      	movs	r3, #6
 8002e40:	e00a      	b.n	8002e58 <HAL_GPIO_Init+0x240>
 8002e42:	2305      	movs	r3, #5
 8002e44:	e008      	b.n	8002e58 <HAL_GPIO_Init+0x240>
 8002e46:	2304      	movs	r3, #4
 8002e48:	e006      	b.n	8002e58 <HAL_GPIO_Init+0x240>
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e004      	b.n	8002e58 <HAL_GPIO_Init+0x240>
 8002e4e:	2302      	movs	r3, #2
 8002e50:	e002      	b.n	8002e58 <HAL_GPIO_Init+0x240>
 8002e52:	2301      	movs	r3, #1
 8002e54:	e000      	b.n	8002e58 <HAL_GPIO_Init+0x240>
 8002e56:	2300      	movs	r3, #0
 8002e58:	69fa      	ldr	r2, [r7, #28]
 8002e5a:	f002 0203 	and.w	r2, r2, #3
 8002e5e:	0092      	lsls	r2, r2, #2
 8002e60:	4093      	lsls	r3, r2
 8002e62:	69ba      	ldr	r2, [r7, #24]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e68:	4935      	ldr	r1, [pc, #212]	; (8002f40 <HAL_GPIO_Init+0x328>)
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	089b      	lsrs	r3, r3, #2
 8002e6e:	3302      	adds	r3, #2
 8002e70:	69ba      	ldr	r2, [r7, #24]
 8002e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e76:	4b3d      	ldr	r3, [pc, #244]	; (8002f6c <HAL_GPIO_Init+0x354>)
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	43db      	mvns	r3, r3
 8002e80:	69ba      	ldr	r2, [r7, #24]
 8002e82:	4013      	ands	r3, r2
 8002e84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d003      	beq.n	8002e9a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002e92:	69ba      	ldr	r2, [r7, #24]
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	4313      	orrs	r3, r2
 8002e98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e9a:	4a34      	ldr	r2, [pc, #208]	; (8002f6c <HAL_GPIO_Init+0x354>)
 8002e9c:	69bb      	ldr	r3, [r7, #24]
 8002e9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ea0:	4b32      	ldr	r3, [pc, #200]	; (8002f6c <HAL_GPIO_Init+0x354>)
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	43db      	mvns	r3, r3
 8002eaa:	69ba      	ldr	r2, [r7, #24]
 8002eac:	4013      	ands	r3, r2
 8002eae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d003      	beq.n	8002ec4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002ebc:	69ba      	ldr	r2, [r7, #24]
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ec4:	4a29      	ldr	r2, [pc, #164]	; (8002f6c <HAL_GPIO_Init+0x354>)
 8002ec6:	69bb      	ldr	r3, [r7, #24]
 8002ec8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002eca:	4b28      	ldr	r3, [pc, #160]	; (8002f6c <HAL_GPIO_Init+0x354>)
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	43db      	mvns	r3, r3
 8002ed4:	69ba      	ldr	r2, [r7, #24]
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d003      	beq.n	8002eee <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002eee:	4a1f      	ldr	r2, [pc, #124]	; (8002f6c <HAL_GPIO_Init+0x354>)
 8002ef0:	69bb      	ldr	r3, [r7, #24]
 8002ef2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ef4:	4b1d      	ldr	r3, [pc, #116]	; (8002f6c <HAL_GPIO_Init+0x354>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	43db      	mvns	r3, r3
 8002efe:	69ba      	ldr	r2, [r7, #24]
 8002f00:	4013      	ands	r3, r2
 8002f02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d003      	beq.n	8002f18 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002f10:	69ba      	ldr	r2, [r7, #24]
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f18:	4a14      	ldr	r2, [pc, #80]	; (8002f6c <HAL_GPIO_Init+0x354>)
 8002f1a:	69bb      	ldr	r3, [r7, #24]
 8002f1c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	3301      	adds	r3, #1
 8002f22:	61fb      	str	r3, [r7, #28]
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	2b0f      	cmp	r3, #15
 8002f28:	f67f ae84 	bls.w	8002c34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f2c:	bf00      	nop
 8002f2e:	bf00      	nop
 8002f30:	3724      	adds	r7, #36	; 0x24
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr
 8002f3a:	bf00      	nop
 8002f3c:	40023800 	.word	0x40023800
 8002f40:	40013800 	.word	0x40013800
 8002f44:	40020000 	.word	0x40020000
 8002f48:	40020400 	.word	0x40020400
 8002f4c:	40020800 	.word	0x40020800
 8002f50:	40020c00 	.word	0x40020c00
 8002f54:	40021000 	.word	0x40021000
 8002f58:	40021400 	.word	0x40021400
 8002f5c:	40021800 	.word	0x40021800
 8002f60:	40021c00 	.word	0x40021c00
 8002f64:	40022000 	.word	0x40022000
 8002f68:	40022400 	.word	0x40022400
 8002f6c:	40013c00 	.word	0x40013c00

08002f70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
 8002f78:	460b      	mov	r3, r1
 8002f7a:	807b      	strh	r3, [r7, #2]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f80:	787b      	ldrb	r3, [r7, #1]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d003      	beq.n	8002f8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f86:	887a      	ldrh	r2, [r7, #2]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f8c:	e003      	b.n	8002f96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f8e:	887b      	ldrh	r3, [r7, #2]
 8002f90:	041a      	lsls	r2, r3, #16
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	619a      	str	r2, [r3, #24]
}
 8002f96:	bf00      	nop
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
	...

08002fa4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d101      	bne.n	8002fb6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e12b      	b.n	800320e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d106      	bne.n	8002fd0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f7fe ffae 	bl	8001f2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2224      	movs	r2, #36	; 0x24
 8002fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f022 0201 	bic.w	r2, r2, #1
 8002fe6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ff6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003006:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003008:	f001 fc76 	bl	80048f8 <HAL_RCC_GetPCLK1Freq>
 800300c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	4a81      	ldr	r2, [pc, #516]	; (8003218 <HAL_I2C_Init+0x274>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d807      	bhi.n	8003028 <HAL_I2C_Init+0x84>
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	4a80      	ldr	r2, [pc, #512]	; (800321c <HAL_I2C_Init+0x278>)
 800301c:	4293      	cmp	r3, r2
 800301e:	bf94      	ite	ls
 8003020:	2301      	movls	r3, #1
 8003022:	2300      	movhi	r3, #0
 8003024:	b2db      	uxtb	r3, r3
 8003026:	e006      	b.n	8003036 <HAL_I2C_Init+0x92>
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	4a7d      	ldr	r2, [pc, #500]	; (8003220 <HAL_I2C_Init+0x27c>)
 800302c:	4293      	cmp	r3, r2
 800302e:	bf94      	ite	ls
 8003030:	2301      	movls	r3, #1
 8003032:	2300      	movhi	r3, #0
 8003034:	b2db      	uxtb	r3, r3
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e0e7      	b.n	800320e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	4a78      	ldr	r2, [pc, #480]	; (8003224 <HAL_I2C_Init+0x280>)
 8003042:	fba2 2303 	umull	r2, r3, r2, r3
 8003046:	0c9b      	lsrs	r3, r3, #18
 8003048:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	68ba      	ldr	r2, [r7, #8]
 800305a:	430a      	orrs	r2, r1
 800305c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	6a1b      	ldr	r3, [r3, #32]
 8003064:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	4a6a      	ldr	r2, [pc, #424]	; (8003218 <HAL_I2C_Init+0x274>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d802      	bhi.n	8003078 <HAL_I2C_Init+0xd4>
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	3301      	adds	r3, #1
 8003076:	e009      	b.n	800308c <HAL_I2C_Init+0xe8>
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800307e:	fb02 f303 	mul.w	r3, r2, r3
 8003082:	4a69      	ldr	r2, [pc, #420]	; (8003228 <HAL_I2C_Init+0x284>)
 8003084:	fba2 2303 	umull	r2, r3, r2, r3
 8003088:	099b      	lsrs	r3, r3, #6
 800308a:	3301      	adds	r3, #1
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	6812      	ldr	r2, [r2, #0]
 8003090:	430b      	orrs	r3, r1
 8003092:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	69db      	ldr	r3, [r3, #28]
 800309a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800309e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	495c      	ldr	r1, [pc, #368]	; (8003218 <HAL_I2C_Init+0x274>)
 80030a8:	428b      	cmp	r3, r1
 80030aa:	d819      	bhi.n	80030e0 <HAL_I2C_Init+0x13c>
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	1e59      	subs	r1, r3, #1
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	005b      	lsls	r3, r3, #1
 80030b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80030ba:	1c59      	adds	r1, r3, #1
 80030bc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80030c0:	400b      	ands	r3, r1
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00a      	beq.n	80030dc <HAL_I2C_Init+0x138>
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	1e59      	subs	r1, r3, #1
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	005b      	lsls	r3, r3, #1
 80030d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80030d4:	3301      	adds	r3, #1
 80030d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030da:	e051      	b.n	8003180 <HAL_I2C_Init+0x1dc>
 80030dc:	2304      	movs	r3, #4
 80030de:	e04f      	b.n	8003180 <HAL_I2C_Init+0x1dc>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d111      	bne.n	800310c <HAL_I2C_Init+0x168>
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	1e58      	subs	r0, r3, #1
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6859      	ldr	r1, [r3, #4]
 80030f0:	460b      	mov	r3, r1
 80030f2:	005b      	lsls	r3, r3, #1
 80030f4:	440b      	add	r3, r1
 80030f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80030fa:	3301      	adds	r3, #1
 80030fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003100:	2b00      	cmp	r3, #0
 8003102:	bf0c      	ite	eq
 8003104:	2301      	moveq	r3, #1
 8003106:	2300      	movne	r3, #0
 8003108:	b2db      	uxtb	r3, r3
 800310a:	e012      	b.n	8003132 <HAL_I2C_Init+0x18e>
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	1e58      	subs	r0, r3, #1
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6859      	ldr	r1, [r3, #4]
 8003114:	460b      	mov	r3, r1
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	440b      	add	r3, r1
 800311a:	0099      	lsls	r1, r3, #2
 800311c:	440b      	add	r3, r1
 800311e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003122:	3301      	adds	r3, #1
 8003124:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003128:	2b00      	cmp	r3, #0
 800312a:	bf0c      	ite	eq
 800312c:	2301      	moveq	r3, #1
 800312e:	2300      	movne	r3, #0
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <HAL_I2C_Init+0x196>
 8003136:	2301      	movs	r3, #1
 8003138:	e022      	b.n	8003180 <HAL_I2C_Init+0x1dc>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d10e      	bne.n	8003160 <HAL_I2C_Init+0x1bc>
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	1e58      	subs	r0, r3, #1
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6859      	ldr	r1, [r3, #4]
 800314a:	460b      	mov	r3, r1
 800314c:	005b      	lsls	r3, r3, #1
 800314e:	440b      	add	r3, r1
 8003150:	fbb0 f3f3 	udiv	r3, r0, r3
 8003154:	3301      	adds	r3, #1
 8003156:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800315a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800315e:	e00f      	b.n	8003180 <HAL_I2C_Init+0x1dc>
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	1e58      	subs	r0, r3, #1
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6859      	ldr	r1, [r3, #4]
 8003168:	460b      	mov	r3, r1
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	440b      	add	r3, r1
 800316e:	0099      	lsls	r1, r3, #2
 8003170:	440b      	add	r3, r1
 8003172:	fbb0 f3f3 	udiv	r3, r0, r3
 8003176:	3301      	adds	r3, #1
 8003178:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800317c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003180:	6879      	ldr	r1, [r7, #4]
 8003182:	6809      	ldr	r1, [r1, #0]
 8003184:	4313      	orrs	r3, r2
 8003186:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	69da      	ldr	r2, [r3, #28]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a1b      	ldr	r3, [r3, #32]
 800319a:	431a      	orrs	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	430a      	orrs	r2, r1
 80031a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80031ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	6911      	ldr	r1, [r2, #16]
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	68d2      	ldr	r2, [r2, #12]
 80031ba:	4311      	orrs	r1, r2
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	6812      	ldr	r2, [r2, #0]
 80031c0:	430b      	orrs	r3, r1
 80031c2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	695a      	ldr	r2, [r3, #20]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	699b      	ldr	r3, [r3, #24]
 80031d6:	431a      	orrs	r2, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	430a      	orrs	r2, r1
 80031de:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f042 0201 	orr.w	r2, r2, #1
 80031ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2220      	movs	r2, #32
 80031fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800320c:	2300      	movs	r3, #0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	000186a0 	.word	0x000186a0
 800321c:	001e847f 	.word	0x001e847f
 8003220:	003d08ff 	.word	0x003d08ff
 8003224:	431bde83 	.word	0x431bde83
 8003228:	10624dd3 	.word	0x10624dd3

0800322c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b088      	sub	sp, #32
 8003230:	af02      	add	r7, sp, #8
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	4608      	mov	r0, r1
 8003236:	4611      	mov	r1, r2
 8003238:	461a      	mov	r2, r3
 800323a:	4603      	mov	r3, r0
 800323c:	817b      	strh	r3, [r7, #10]
 800323e:	460b      	mov	r3, r1
 8003240:	813b      	strh	r3, [r7, #8]
 8003242:	4613      	mov	r3, r2
 8003244:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003246:	f7ff f933 	bl	80024b0 <HAL_GetTick>
 800324a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003252:	b2db      	uxtb	r3, r3
 8003254:	2b20      	cmp	r3, #32
 8003256:	f040 80d9 	bne.w	800340c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	9300      	str	r3, [sp, #0]
 800325e:	2319      	movs	r3, #25
 8003260:	2201      	movs	r2, #1
 8003262:	496d      	ldr	r1, [pc, #436]	; (8003418 <HAL_I2C_Mem_Write+0x1ec>)
 8003264:	68f8      	ldr	r0, [r7, #12]
 8003266:	f000 fc7f 	bl	8003b68 <I2C_WaitOnFlagUntilTimeout>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	d001      	beq.n	8003274 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003270:	2302      	movs	r3, #2
 8003272:	e0cc      	b.n	800340e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800327a:	2b01      	cmp	r3, #1
 800327c:	d101      	bne.n	8003282 <HAL_I2C_Mem_Write+0x56>
 800327e:	2302      	movs	r3, #2
 8003280:	e0c5      	b.n	800340e <HAL_I2C_Mem_Write+0x1e2>
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2201      	movs	r2, #1
 8003286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0301 	and.w	r3, r3, #1
 8003294:	2b01      	cmp	r3, #1
 8003296:	d007      	beq.n	80032a8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f042 0201 	orr.w	r2, r2, #1
 80032a6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032b6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2221      	movs	r2, #33	; 0x21
 80032bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2240      	movs	r2, #64	; 0x40
 80032c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2200      	movs	r2, #0
 80032cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	6a3a      	ldr	r2, [r7, #32]
 80032d2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80032d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032de:	b29a      	uxth	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	4a4d      	ldr	r2, [pc, #308]	; (800341c <HAL_I2C_Mem_Write+0x1f0>)
 80032e8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80032ea:	88f8      	ldrh	r0, [r7, #6]
 80032ec:	893a      	ldrh	r2, [r7, #8]
 80032ee:	8979      	ldrh	r1, [r7, #10]
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	9301      	str	r3, [sp, #4]
 80032f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032f6:	9300      	str	r3, [sp, #0]
 80032f8:	4603      	mov	r3, r0
 80032fa:	68f8      	ldr	r0, [r7, #12]
 80032fc:	f000 fab6 	bl	800386c <I2C_RequestMemoryWrite>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d052      	beq.n	80033ac <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e081      	b.n	800340e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800330a:	697a      	ldr	r2, [r7, #20]
 800330c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800330e:	68f8      	ldr	r0, [r7, #12]
 8003310:	f000 fd00 	bl	8003d14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003314:	4603      	mov	r3, r0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d00d      	beq.n	8003336 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331e:	2b04      	cmp	r3, #4
 8003320:	d107      	bne.n	8003332 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003330:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e06b      	b.n	800340e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800333a:	781a      	ldrb	r2, [r3, #0]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003346:	1c5a      	adds	r2, r3, #1
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003350:	3b01      	subs	r3, #1
 8003352:	b29a      	uxth	r2, r3
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800335c:	b29b      	uxth	r3, r3
 800335e:	3b01      	subs	r3, #1
 8003360:	b29a      	uxth	r2, r3
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	695b      	ldr	r3, [r3, #20]
 800336c:	f003 0304 	and.w	r3, r3, #4
 8003370:	2b04      	cmp	r3, #4
 8003372:	d11b      	bne.n	80033ac <HAL_I2C_Mem_Write+0x180>
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003378:	2b00      	cmp	r3, #0
 800337a:	d017      	beq.n	80033ac <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003380:	781a      	ldrb	r2, [r3, #0]
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800338c:	1c5a      	adds	r2, r3, #1
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003396:	3b01      	subs	r3, #1
 8003398:	b29a      	uxth	r2, r3
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	3b01      	subs	r3, #1
 80033a6:	b29a      	uxth	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d1aa      	bne.n	800330a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033b4:	697a      	ldr	r2, [r7, #20]
 80033b6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033b8:	68f8      	ldr	r0, [r7, #12]
 80033ba:	f000 fcec 	bl	8003d96 <I2C_WaitOnBTFFlagUntilTimeout>
 80033be:	4603      	mov	r3, r0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d00d      	beq.n	80033e0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c8:	2b04      	cmp	r3, #4
 80033ca:	d107      	bne.n	80033dc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033da:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e016      	b.n	800340e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2220      	movs	r2, #32
 80033f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003408:	2300      	movs	r3, #0
 800340a:	e000      	b.n	800340e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800340c:	2302      	movs	r3, #2
  }
}
 800340e:	4618      	mov	r0, r3
 8003410:	3718      	adds	r7, #24
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	00100002 	.word	0x00100002
 800341c:	ffff0000 	.word	0xffff0000

08003420 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b08c      	sub	sp, #48	; 0x30
 8003424:	af02      	add	r7, sp, #8
 8003426:	60f8      	str	r0, [r7, #12]
 8003428:	4608      	mov	r0, r1
 800342a:	4611      	mov	r1, r2
 800342c:	461a      	mov	r2, r3
 800342e:	4603      	mov	r3, r0
 8003430:	817b      	strh	r3, [r7, #10]
 8003432:	460b      	mov	r3, r1
 8003434:	813b      	strh	r3, [r7, #8]
 8003436:	4613      	mov	r3, r2
 8003438:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800343a:	f7ff f839 	bl	80024b0 <HAL_GetTick>
 800343e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003446:	b2db      	uxtb	r3, r3
 8003448:	2b20      	cmp	r3, #32
 800344a:	f040 8208 	bne.w	800385e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800344e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003450:	9300      	str	r3, [sp, #0]
 8003452:	2319      	movs	r3, #25
 8003454:	2201      	movs	r2, #1
 8003456:	497b      	ldr	r1, [pc, #492]	; (8003644 <HAL_I2C_Mem_Read+0x224>)
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	f000 fb85 	bl	8003b68 <I2C_WaitOnFlagUntilTimeout>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d001      	beq.n	8003468 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003464:	2302      	movs	r3, #2
 8003466:	e1fb      	b.n	8003860 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800346e:	2b01      	cmp	r3, #1
 8003470:	d101      	bne.n	8003476 <HAL_I2C_Mem_Read+0x56>
 8003472:	2302      	movs	r3, #2
 8003474:	e1f4      	b.n	8003860 <HAL_I2C_Mem_Read+0x440>
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2201      	movs	r2, #1
 800347a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0301 	and.w	r3, r3, #1
 8003488:	2b01      	cmp	r3, #1
 800348a:	d007      	beq.n	800349c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f042 0201 	orr.w	r2, r2, #1
 800349a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034aa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2222      	movs	r2, #34	; 0x22
 80034b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2240      	movs	r2, #64	; 0x40
 80034b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2200      	movs	r2, #0
 80034c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034c6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80034cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	4a5b      	ldr	r2, [pc, #364]	; (8003648 <HAL_I2C_Mem_Read+0x228>)
 80034dc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034de:	88f8      	ldrh	r0, [r7, #6]
 80034e0:	893a      	ldrh	r2, [r7, #8]
 80034e2:	8979      	ldrh	r1, [r7, #10]
 80034e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e6:	9301      	str	r3, [sp, #4]
 80034e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034ea:	9300      	str	r3, [sp, #0]
 80034ec:	4603      	mov	r3, r0
 80034ee:	68f8      	ldr	r0, [r7, #12]
 80034f0:	f000 fa52 	bl	8003998 <I2C_RequestMemoryRead>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e1b0      	b.n	8003860 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003502:	2b00      	cmp	r3, #0
 8003504:	d113      	bne.n	800352e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003506:	2300      	movs	r3, #0
 8003508:	623b      	str	r3, [r7, #32]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	695b      	ldr	r3, [r3, #20]
 8003510:	623b      	str	r3, [r7, #32]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	699b      	ldr	r3, [r3, #24]
 8003518:	623b      	str	r3, [r7, #32]
 800351a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800352a:	601a      	str	r2, [r3, #0]
 800352c:	e184      	b.n	8003838 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003532:	2b01      	cmp	r3, #1
 8003534:	d11b      	bne.n	800356e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003544:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003546:	2300      	movs	r3, #0
 8003548:	61fb      	str	r3, [r7, #28]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	695b      	ldr	r3, [r3, #20]
 8003550:	61fb      	str	r3, [r7, #28]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	699b      	ldr	r3, [r3, #24]
 8003558:	61fb      	str	r3, [r7, #28]
 800355a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800356a:	601a      	str	r2, [r3, #0]
 800356c:	e164      	b.n	8003838 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003572:	2b02      	cmp	r3, #2
 8003574:	d11b      	bne.n	80035ae <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003584:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003594:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003596:	2300      	movs	r3, #0
 8003598:	61bb      	str	r3, [r7, #24]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	695b      	ldr	r3, [r3, #20]
 80035a0:	61bb      	str	r3, [r7, #24]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	699b      	ldr	r3, [r3, #24]
 80035a8:	61bb      	str	r3, [r7, #24]
 80035aa:	69bb      	ldr	r3, [r7, #24]
 80035ac:	e144      	b.n	8003838 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035ae:	2300      	movs	r3, #0
 80035b0:	617b      	str	r3, [r7, #20]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	695b      	ldr	r3, [r3, #20]
 80035b8:	617b      	str	r3, [r7, #20]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	699b      	ldr	r3, [r3, #24]
 80035c0:	617b      	str	r3, [r7, #20]
 80035c2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80035c4:	e138      	b.n	8003838 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035ca:	2b03      	cmp	r3, #3
 80035cc:	f200 80f1 	bhi.w	80037b2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d123      	bne.n	8003620 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035da:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80035dc:	68f8      	ldr	r0, [r7, #12]
 80035de:	f000 fc1b 	bl	8003e18 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d001      	beq.n	80035ec <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e139      	b.n	8003860 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	691a      	ldr	r2, [r3, #16]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f6:	b2d2      	uxtb	r2, r2
 80035f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fe:	1c5a      	adds	r2, r3, #1
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003608:	3b01      	subs	r3, #1
 800360a:	b29a      	uxth	r2, r3
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003614:	b29b      	uxth	r3, r3
 8003616:	3b01      	subs	r3, #1
 8003618:	b29a      	uxth	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800361e:	e10b      	b.n	8003838 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003624:	2b02      	cmp	r3, #2
 8003626:	d14e      	bne.n	80036c6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800362a:	9300      	str	r3, [sp, #0]
 800362c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800362e:	2200      	movs	r2, #0
 8003630:	4906      	ldr	r1, [pc, #24]	; (800364c <HAL_I2C_Mem_Read+0x22c>)
 8003632:	68f8      	ldr	r0, [r7, #12]
 8003634:	f000 fa98 	bl	8003b68 <I2C_WaitOnFlagUntilTimeout>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d008      	beq.n	8003650 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e10e      	b.n	8003860 <HAL_I2C_Mem_Read+0x440>
 8003642:	bf00      	nop
 8003644:	00100002 	.word	0x00100002
 8003648:	ffff0000 	.word	0xffff0000
 800364c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800365e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	691a      	ldr	r2, [r3, #16]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366a:	b2d2      	uxtb	r2, r2
 800366c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003672:	1c5a      	adds	r2, r3, #1
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800367c:	3b01      	subs	r3, #1
 800367e:	b29a      	uxth	r2, r3
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003688:	b29b      	uxth	r3, r3
 800368a:	3b01      	subs	r3, #1
 800368c:	b29a      	uxth	r2, r3
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	691a      	ldr	r2, [r3, #16]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369c:	b2d2      	uxtb	r2, r2
 800369e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a4:	1c5a      	adds	r2, r3, #1
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ae:	3b01      	subs	r3, #1
 80036b0:	b29a      	uxth	r2, r3
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ba:	b29b      	uxth	r3, r3
 80036bc:	3b01      	subs	r3, #1
 80036be:	b29a      	uxth	r2, r3
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80036c4:	e0b8      	b.n	8003838 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c8:	9300      	str	r3, [sp, #0]
 80036ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036cc:	2200      	movs	r2, #0
 80036ce:	4966      	ldr	r1, [pc, #408]	; (8003868 <HAL_I2C_Mem_Read+0x448>)
 80036d0:	68f8      	ldr	r0, [r7, #12]
 80036d2:	f000 fa49 	bl	8003b68 <I2C_WaitOnFlagUntilTimeout>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d001      	beq.n	80036e0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e0bf      	b.n	8003860 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	691a      	ldr	r2, [r3, #16]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036fa:	b2d2      	uxtb	r2, r2
 80036fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003702:	1c5a      	adds	r2, r3, #1
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800370c:	3b01      	subs	r3, #1
 800370e:	b29a      	uxth	r2, r3
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003718:	b29b      	uxth	r3, r3
 800371a:	3b01      	subs	r3, #1
 800371c:	b29a      	uxth	r2, r3
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003724:	9300      	str	r3, [sp, #0]
 8003726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003728:	2200      	movs	r2, #0
 800372a:	494f      	ldr	r1, [pc, #316]	; (8003868 <HAL_I2C_Mem_Read+0x448>)
 800372c:	68f8      	ldr	r0, [r7, #12]
 800372e:	f000 fa1b 	bl	8003b68 <I2C_WaitOnFlagUntilTimeout>
 8003732:	4603      	mov	r3, r0
 8003734:	2b00      	cmp	r3, #0
 8003736:	d001      	beq.n	800373c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e091      	b.n	8003860 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800374a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	691a      	ldr	r2, [r3, #16]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003756:	b2d2      	uxtb	r2, r2
 8003758:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800375e:	1c5a      	adds	r2, r3, #1
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003768:	3b01      	subs	r3, #1
 800376a:	b29a      	uxth	r2, r3
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003774:	b29b      	uxth	r3, r3
 8003776:	3b01      	subs	r3, #1
 8003778:	b29a      	uxth	r2, r3
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	691a      	ldr	r2, [r3, #16]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003788:	b2d2      	uxtb	r2, r2
 800378a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003790:	1c5a      	adds	r2, r3, #1
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800379a:	3b01      	subs	r3, #1
 800379c:	b29a      	uxth	r2, r3
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	3b01      	subs	r3, #1
 80037aa:	b29a      	uxth	r2, r3
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	855a      	strh	r2, [r3, #42]	; 0x2a
 80037b0:	e042      	b.n	8003838 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037b4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80037b6:	68f8      	ldr	r0, [r7, #12]
 80037b8:	f000 fb2e 	bl	8003e18 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e04c      	b.n	8003860 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	691a      	ldr	r2, [r3, #16]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d0:	b2d2      	uxtb	r2, r2
 80037d2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d8:	1c5a      	adds	r2, r3, #1
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037e2:	3b01      	subs	r3, #1
 80037e4:	b29a      	uxth	r2, r3
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037ee:	b29b      	uxth	r3, r3
 80037f0:	3b01      	subs	r3, #1
 80037f2:	b29a      	uxth	r2, r3
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	695b      	ldr	r3, [r3, #20]
 80037fe:	f003 0304 	and.w	r3, r3, #4
 8003802:	2b04      	cmp	r3, #4
 8003804:	d118      	bne.n	8003838 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	691a      	ldr	r2, [r3, #16]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003810:	b2d2      	uxtb	r2, r2
 8003812:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003818:	1c5a      	adds	r2, r3, #1
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003822:	3b01      	subs	r3, #1
 8003824:	b29a      	uxth	r2, r3
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800382e:	b29b      	uxth	r3, r3
 8003830:	3b01      	subs	r3, #1
 8003832:	b29a      	uxth	r2, r3
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800383c:	2b00      	cmp	r3, #0
 800383e:	f47f aec2 	bne.w	80035c6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2220      	movs	r2, #32
 8003846:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2200      	movs	r2, #0
 800384e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2200      	movs	r2, #0
 8003856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800385a:	2300      	movs	r3, #0
 800385c:	e000      	b.n	8003860 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800385e:	2302      	movs	r3, #2
  }
}
 8003860:	4618      	mov	r0, r3
 8003862:	3728      	adds	r7, #40	; 0x28
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}
 8003868:	00010004 	.word	0x00010004

0800386c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b088      	sub	sp, #32
 8003870:	af02      	add	r7, sp, #8
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	4608      	mov	r0, r1
 8003876:	4611      	mov	r1, r2
 8003878:	461a      	mov	r2, r3
 800387a:	4603      	mov	r3, r0
 800387c:	817b      	strh	r3, [r7, #10]
 800387e:	460b      	mov	r3, r1
 8003880:	813b      	strh	r3, [r7, #8]
 8003882:	4613      	mov	r3, r2
 8003884:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003894:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003898:	9300      	str	r3, [sp, #0]
 800389a:	6a3b      	ldr	r3, [r7, #32]
 800389c:	2200      	movs	r2, #0
 800389e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80038a2:	68f8      	ldr	r0, [r7, #12]
 80038a4:	f000 f960 	bl	8003b68 <I2C_WaitOnFlagUntilTimeout>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d00d      	beq.n	80038ca <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038bc:	d103      	bne.n	80038c6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038c4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e05f      	b.n	800398a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80038ca:	897b      	ldrh	r3, [r7, #10]
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	461a      	mov	r2, r3
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80038d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038dc:	6a3a      	ldr	r2, [r7, #32]
 80038de:	492d      	ldr	r1, [pc, #180]	; (8003994 <I2C_RequestMemoryWrite+0x128>)
 80038e0:	68f8      	ldr	r0, [r7, #12]
 80038e2:	f000 f998 	bl	8003c16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d001      	beq.n	80038f0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e04c      	b.n	800398a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038f0:	2300      	movs	r3, #0
 80038f2:	617b      	str	r3, [r7, #20]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	617b      	str	r3, [r7, #20]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	617b      	str	r3, [r7, #20]
 8003904:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003906:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003908:	6a39      	ldr	r1, [r7, #32]
 800390a:	68f8      	ldr	r0, [r7, #12]
 800390c:	f000 fa02 	bl	8003d14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003910:	4603      	mov	r3, r0
 8003912:	2b00      	cmp	r3, #0
 8003914:	d00d      	beq.n	8003932 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391a:	2b04      	cmp	r3, #4
 800391c:	d107      	bne.n	800392e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800392c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e02b      	b.n	800398a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003932:	88fb      	ldrh	r3, [r7, #6]
 8003934:	2b01      	cmp	r3, #1
 8003936:	d105      	bne.n	8003944 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003938:	893b      	ldrh	r3, [r7, #8]
 800393a:	b2da      	uxtb	r2, r3
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	611a      	str	r2, [r3, #16]
 8003942:	e021      	b.n	8003988 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003944:	893b      	ldrh	r3, [r7, #8]
 8003946:	0a1b      	lsrs	r3, r3, #8
 8003948:	b29b      	uxth	r3, r3
 800394a:	b2da      	uxtb	r2, r3
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003952:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003954:	6a39      	ldr	r1, [r7, #32]
 8003956:	68f8      	ldr	r0, [r7, #12]
 8003958:	f000 f9dc 	bl	8003d14 <I2C_WaitOnTXEFlagUntilTimeout>
 800395c:	4603      	mov	r3, r0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00d      	beq.n	800397e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003966:	2b04      	cmp	r3, #4
 8003968:	d107      	bne.n	800397a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003978:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e005      	b.n	800398a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800397e:	893b      	ldrh	r3, [r7, #8]
 8003980:	b2da      	uxtb	r2, r3
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003988:	2300      	movs	r3, #0
}
 800398a:	4618      	mov	r0, r3
 800398c:	3718      	adds	r7, #24
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	00010002 	.word	0x00010002

08003998 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b088      	sub	sp, #32
 800399c:	af02      	add	r7, sp, #8
 800399e:	60f8      	str	r0, [r7, #12]
 80039a0:	4608      	mov	r0, r1
 80039a2:	4611      	mov	r1, r2
 80039a4:	461a      	mov	r2, r3
 80039a6:	4603      	mov	r3, r0
 80039a8:	817b      	strh	r3, [r7, #10]
 80039aa:	460b      	mov	r3, r1
 80039ac:	813b      	strh	r3, [r7, #8]
 80039ae:	4613      	mov	r3, r2
 80039b0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80039c0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d4:	9300      	str	r3, [sp, #0]
 80039d6:	6a3b      	ldr	r3, [r7, #32]
 80039d8:	2200      	movs	r2, #0
 80039da:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80039de:	68f8      	ldr	r0, [r7, #12]
 80039e0:	f000 f8c2 	bl	8003b68 <I2C_WaitOnFlagUntilTimeout>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d00d      	beq.n	8003a06 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039f8:	d103      	bne.n	8003a02 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a00:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003a02:	2303      	movs	r3, #3
 8003a04:	e0aa      	b.n	8003b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a06:	897b      	ldrh	r3, [r7, #10]
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003a14:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a18:	6a3a      	ldr	r2, [r7, #32]
 8003a1a:	4952      	ldr	r1, [pc, #328]	; (8003b64 <I2C_RequestMemoryRead+0x1cc>)
 8003a1c:	68f8      	ldr	r0, [r7, #12]
 8003a1e:	f000 f8fa 	bl	8003c16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d001      	beq.n	8003a2c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e097      	b.n	8003b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	617b      	str	r3, [r7, #20]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	695b      	ldr	r3, [r3, #20]
 8003a36:	617b      	str	r3, [r7, #20]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	699b      	ldr	r3, [r3, #24]
 8003a3e:	617b      	str	r3, [r7, #20]
 8003a40:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a44:	6a39      	ldr	r1, [r7, #32]
 8003a46:	68f8      	ldr	r0, [r7, #12]
 8003a48:	f000 f964 	bl	8003d14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d00d      	beq.n	8003a6e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a56:	2b04      	cmp	r3, #4
 8003a58:	d107      	bne.n	8003a6a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a68:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e076      	b.n	8003b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a6e:	88fb      	ldrh	r3, [r7, #6]
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d105      	bne.n	8003a80 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a74:	893b      	ldrh	r3, [r7, #8]
 8003a76:	b2da      	uxtb	r2, r3
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	611a      	str	r2, [r3, #16]
 8003a7e:	e021      	b.n	8003ac4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a80:	893b      	ldrh	r3, [r7, #8]
 8003a82:	0a1b      	lsrs	r3, r3, #8
 8003a84:	b29b      	uxth	r3, r3
 8003a86:	b2da      	uxtb	r2, r3
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a90:	6a39      	ldr	r1, [r7, #32]
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f000 f93e 	bl	8003d14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00d      	beq.n	8003aba <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa2:	2b04      	cmp	r3, #4
 8003aa4:	d107      	bne.n	8003ab6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ab4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e050      	b.n	8003b5c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003aba:	893b      	ldrh	r3, [r7, #8]
 8003abc:	b2da      	uxtb	r2, r3
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ac4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ac6:	6a39      	ldr	r1, [r7, #32]
 8003ac8:	68f8      	ldr	r0, [r7, #12]
 8003aca:	f000 f923 	bl	8003d14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d00d      	beq.n	8003af0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad8:	2b04      	cmp	r3, #4
 8003ada:	d107      	bne.n	8003aec <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003aea:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	e035      	b.n	8003b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003afe:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b02:	9300      	str	r3, [sp, #0]
 8003b04:	6a3b      	ldr	r3, [r7, #32]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003b0c:	68f8      	ldr	r0, [r7, #12]
 8003b0e:	f000 f82b 	bl	8003b68 <I2C_WaitOnFlagUntilTimeout>
 8003b12:	4603      	mov	r3, r0
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00d      	beq.n	8003b34 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b26:	d103      	bne.n	8003b30 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b2e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	e013      	b.n	8003b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003b34:	897b      	ldrh	r3, [r7, #10]
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	f043 0301 	orr.w	r3, r3, #1
 8003b3c:	b2da      	uxtb	r2, r3
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b46:	6a3a      	ldr	r2, [r7, #32]
 8003b48:	4906      	ldr	r1, [pc, #24]	; (8003b64 <I2C_RequestMemoryRead+0x1cc>)
 8003b4a:	68f8      	ldr	r0, [r7, #12]
 8003b4c:	f000 f863 	bl	8003c16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d001      	beq.n	8003b5a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e000      	b.n	8003b5c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003b5a:	2300      	movs	r3, #0
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3718      	adds	r7, #24
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	00010002 	.word	0x00010002

08003b68 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	60f8      	str	r0, [r7, #12]
 8003b70:	60b9      	str	r1, [r7, #8]
 8003b72:	603b      	str	r3, [r7, #0]
 8003b74:	4613      	mov	r3, r2
 8003b76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b78:	e025      	b.n	8003bc6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b80:	d021      	beq.n	8003bc6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b82:	f7fe fc95 	bl	80024b0 <HAL_GetTick>
 8003b86:	4602      	mov	r2, r0
 8003b88:	69bb      	ldr	r3, [r7, #24]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	683a      	ldr	r2, [r7, #0]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d302      	bcc.n	8003b98 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d116      	bne.n	8003bc6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2220      	movs	r2, #32
 8003ba2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb2:	f043 0220 	orr.w	r2, r3, #32
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e023      	b.n	8003c0e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	0c1b      	lsrs	r3, r3, #16
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d10d      	bne.n	8003bec <I2C_WaitOnFlagUntilTimeout+0x84>
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	43da      	mvns	r2, r3
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	bf0c      	ite	eq
 8003be2:	2301      	moveq	r3, #1
 8003be4:	2300      	movne	r3, #0
 8003be6:	b2db      	uxtb	r3, r3
 8003be8:	461a      	mov	r2, r3
 8003bea:	e00c      	b.n	8003c06 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	699b      	ldr	r3, [r3, #24]
 8003bf2:	43da      	mvns	r2, r3
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	bf0c      	ite	eq
 8003bfe:	2301      	moveq	r3, #1
 8003c00:	2300      	movne	r3, #0
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	461a      	mov	r2, r3
 8003c06:	79fb      	ldrb	r3, [r7, #7]
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d0b6      	beq.n	8003b7a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003c0c:	2300      	movs	r3, #0
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3710      	adds	r7, #16
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}

08003c16 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c16:	b580      	push	{r7, lr}
 8003c18:	b084      	sub	sp, #16
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	60f8      	str	r0, [r7, #12]
 8003c1e:	60b9      	str	r1, [r7, #8]
 8003c20:	607a      	str	r2, [r7, #4]
 8003c22:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c24:	e051      	b.n	8003cca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	695b      	ldr	r3, [r3, #20]
 8003c2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c34:	d123      	bne.n	8003c7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c44:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c4e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2200      	movs	r2, #0
 8003c54:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2220      	movs	r2, #32
 8003c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2200      	movs	r2, #0
 8003c62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6a:	f043 0204 	orr.w	r2, r3, #4
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e046      	b.n	8003d0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c84:	d021      	beq.n	8003cca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c86:	f7fe fc13 	bl	80024b0 <HAL_GetTick>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	687a      	ldr	r2, [r7, #4]
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d302      	bcc.n	8003c9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d116      	bne.n	8003cca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2220      	movs	r2, #32
 8003ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2200      	movs	r2, #0
 8003cae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb6:	f043 0220 	orr.w	r2, r3, #32
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e020      	b.n	8003d0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	0c1b      	lsrs	r3, r3, #16
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d10c      	bne.n	8003cee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	695b      	ldr	r3, [r3, #20]
 8003cda:	43da      	mvns	r2, r3
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	4013      	ands	r3, r2
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	bf14      	ite	ne
 8003ce6:	2301      	movne	r3, #1
 8003ce8:	2300      	moveq	r3, #0
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	e00b      	b.n	8003d06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	699b      	ldr	r3, [r3, #24]
 8003cf4:	43da      	mvns	r2, r3
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	bf14      	ite	ne
 8003d00:	2301      	movne	r3, #1
 8003d02:	2300      	moveq	r3, #0
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d18d      	bne.n	8003c26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3710      	adds	r7, #16
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}

08003d14 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d20:	e02d      	b.n	8003d7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d22:	68f8      	ldr	r0, [r7, #12]
 8003d24:	f000 f8ce 	bl	8003ec4 <I2C_IsAcknowledgeFailed>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d001      	beq.n	8003d32 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e02d      	b.n	8003d8e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d38:	d021      	beq.n	8003d7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d3a:	f7fe fbb9 	bl	80024b0 <HAL_GetTick>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	68ba      	ldr	r2, [r7, #8]
 8003d46:	429a      	cmp	r2, r3
 8003d48:	d302      	bcc.n	8003d50 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d116      	bne.n	8003d7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2200      	movs	r2, #0
 8003d54:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2220      	movs	r2, #32
 8003d5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2200      	movs	r2, #0
 8003d62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6a:	f043 0220 	orr.w	r2, r3, #32
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e007      	b.n	8003d8e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	695b      	ldr	r3, [r3, #20]
 8003d84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d88:	2b80      	cmp	r3, #128	; 0x80
 8003d8a:	d1ca      	bne.n	8003d22 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d8c:	2300      	movs	r3, #0
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3710      	adds	r7, #16
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}

08003d96 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d96:	b580      	push	{r7, lr}
 8003d98:	b084      	sub	sp, #16
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	60f8      	str	r0, [r7, #12]
 8003d9e:	60b9      	str	r1, [r7, #8]
 8003da0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003da2:	e02d      	b.n	8003e00 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f000 f88d 	bl	8003ec4 <I2C_IsAcknowledgeFailed>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d001      	beq.n	8003db4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e02d      	b.n	8003e10 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dba:	d021      	beq.n	8003e00 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dbc:	f7fe fb78 	bl	80024b0 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	68ba      	ldr	r2, [r7, #8]
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d302      	bcc.n	8003dd2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d116      	bne.n	8003e00 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2220      	movs	r2, #32
 8003ddc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dec:	f043 0220 	orr.w	r2, r3, #32
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e007      	b.n	8003e10 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	695b      	ldr	r3, [r3, #20]
 8003e06:	f003 0304 	and.w	r3, r3, #4
 8003e0a:	2b04      	cmp	r3, #4
 8003e0c:	d1ca      	bne.n	8003da4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e0e:	2300      	movs	r3, #0
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3710      	adds	r7, #16
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}

08003e18 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e24:	e042      	b.n	8003eac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	695b      	ldr	r3, [r3, #20]
 8003e2c:	f003 0310 	and.w	r3, r3, #16
 8003e30:	2b10      	cmp	r3, #16
 8003e32:	d119      	bne.n	8003e68 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f06f 0210 	mvn.w	r2, #16
 8003e3c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2200      	movs	r2, #0
 8003e42:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2220      	movs	r2, #32
 8003e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e029      	b.n	8003ebc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e68:	f7fe fb22 	bl	80024b0 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	68ba      	ldr	r2, [r7, #8]
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d302      	bcc.n	8003e7e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d116      	bne.n	8003eac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2200      	movs	r2, #0
 8003e82:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2220      	movs	r2, #32
 8003e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e98:	f043 0220 	orr.w	r2, r3, #32
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e007      	b.n	8003ebc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	695b      	ldr	r3, [r3, #20]
 8003eb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eb6:	2b40      	cmp	r3, #64	; 0x40
 8003eb8:	d1b5      	bne.n	8003e26 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003eba:	2300      	movs	r3, #0
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3710      	adds	r7, #16
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}

08003ec4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	695b      	ldr	r3, [r3, #20]
 8003ed2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ed6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003eda:	d11b      	bne.n	8003f14 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ee4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2220      	movs	r2, #32
 8003ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f00:	f043 0204 	orr.w	r2, r3, #4
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e000      	b.n	8003f16 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	370c      	adds	r7, #12
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr

08003f22 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003f22:	b480      	push	{r7}
 8003f24:	b083      	sub	sp, #12
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	6078      	str	r0, [r7, #4]
 8003f2a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	2b20      	cmp	r3, #32
 8003f36:	d129      	bne.n	8003f8c <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2224      	movs	r2, #36	; 0x24
 8003f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f022 0201 	bic.w	r2, r2, #1
 8003f4e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f022 0210 	bic.w	r2, r2, #16
 8003f5e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	683a      	ldr	r2, [r7, #0]
 8003f6c:	430a      	orrs	r2, r1
 8003f6e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f042 0201 	orr.w	r2, r2, #1
 8003f7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2220      	movs	r2, #32
 8003f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	e000      	b.n	8003f8e <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003f8c:	2302      	movs	r3, #2
  }
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	370c      	adds	r7, #12
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr

08003f9a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003f9a:	b480      	push	{r7}
 8003f9c:	b085      	sub	sp, #20
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	6078      	str	r0, [r7, #4]
 8003fa2:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	2b20      	cmp	r3, #32
 8003fb2:	d12a      	bne.n	800400a <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2224      	movs	r2, #36	; 0x24
 8003fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f022 0201 	bic.w	r2, r2, #1
 8003fca:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd2:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003fd4:	89fb      	ldrh	r3, [r7, #14]
 8003fd6:	f023 030f 	bic.w	r3, r3, #15
 8003fda:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	b29a      	uxth	r2, r3
 8003fe0:	89fb      	ldrh	r3, [r7, #14]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	89fa      	ldrh	r2, [r7, #14]
 8003fec:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f042 0201 	orr.w	r2, r2, #1
 8003ffc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2220      	movs	r2, #32
 8004002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004006:	2300      	movs	r3, #0
 8004008:	e000      	b.n	800400c <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800400a:	2302      	movs	r3, #2
  }
}
 800400c:	4618      	mov	r0, r3
 800400e:	3714      	adds	r7, #20
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr

08004018 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b086      	sub	sp, #24
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d101      	bne.n	800402a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e267      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0301 	and.w	r3, r3, #1
 8004032:	2b00      	cmp	r3, #0
 8004034:	d075      	beq.n	8004122 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004036:	4b88      	ldr	r3, [pc, #544]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 8004038:	689b      	ldr	r3, [r3, #8]
 800403a:	f003 030c 	and.w	r3, r3, #12
 800403e:	2b04      	cmp	r3, #4
 8004040:	d00c      	beq.n	800405c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004042:	4b85      	ldr	r3, [pc, #532]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800404a:	2b08      	cmp	r3, #8
 800404c:	d112      	bne.n	8004074 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800404e:	4b82      	ldr	r3, [pc, #520]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004056:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800405a:	d10b      	bne.n	8004074 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800405c:	4b7e      	ldr	r3, [pc, #504]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004064:	2b00      	cmp	r3, #0
 8004066:	d05b      	beq.n	8004120 <HAL_RCC_OscConfig+0x108>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d157      	bne.n	8004120 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e242      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800407c:	d106      	bne.n	800408c <HAL_RCC_OscConfig+0x74>
 800407e:	4b76      	ldr	r3, [pc, #472]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a75      	ldr	r2, [pc, #468]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 8004084:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004088:	6013      	str	r3, [r2, #0]
 800408a:	e01d      	b.n	80040c8 <HAL_RCC_OscConfig+0xb0>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004094:	d10c      	bne.n	80040b0 <HAL_RCC_OscConfig+0x98>
 8004096:	4b70      	ldr	r3, [pc, #448]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a6f      	ldr	r2, [pc, #444]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 800409c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80040a0:	6013      	str	r3, [r2, #0]
 80040a2:	4b6d      	ldr	r3, [pc, #436]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a6c      	ldr	r2, [pc, #432]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80040a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040ac:	6013      	str	r3, [r2, #0]
 80040ae:	e00b      	b.n	80040c8 <HAL_RCC_OscConfig+0xb0>
 80040b0:	4b69      	ldr	r3, [pc, #420]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a68      	ldr	r2, [pc, #416]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80040b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040ba:	6013      	str	r3, [r2, #0]
 80040bc:	4b66      	ldr	r3, [pc, #408]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a65      	ldr	r2, [pc, #404]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80040c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d013      	beq.n	80040f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040d0:	f7fe f9ee 	bl	80024b0 <HAL_GetTick>
 80040d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040d6:	e008      	b.n	80040ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040d8:	f7fe f9ea 	bl	80024b0 <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	2b64      	cmp	r3, #100	; 0x64
 80040e4:	d901      	bls.n	80040ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e207      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ea:	4b5b      	ldr	r3, [pc, #364]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d0f0      	beq.n	80040d8 <HAL_RCC_OscConfig+0xc0>
 80040f6:	e014      	b.n	8004122 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040f8:	f7fe f9da 	bl	80024b0 <HAL_GetTick>
 80040fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040fe:	e008      	b.n	8004112 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004100:	f7fe f9d6 	bl	80024b0 <HAL_GetTick>
 8004104:	4602      	mov	r2, r0
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	1ad3      	subs	r3, r2, r3
 800410a:	2b64      	cmp	r3, #100	; 0x64
 800410c:	d901      	bls.n	8004112 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800410e:	2303      	movs	r3, #3
 8004110:	e1f3      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004112:	4b51      	ldr	r3, [pc, #324]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800411a:	2b00      	cmp	r3, #0
 800411c:	d1f0      	bne.n	8004100 <HAL_RCC_OscConfig+0xe8>
 800411e:	e000      	b.n	8004122 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004120:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 0302 	and.w	r3, r3, #2
 800412a:	2b00      	cmp	r3, #0
 800412c:	d063      	beq.n	80041f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800412e:	4b4a      	ldr	r3, [pc, #296]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	f003 030c 	and.w	r3, r3, #12
 8004136:	2b00      	cmp	r3, #0
 8004138:	d00b      	beq.n	8004152 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800413a:	4b47      	ldr	r3, [pc, #284]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004142:	2b08      	cmp	r3, #8
 8004144:	d11c      	bne.n	8004180 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004146:	4b44      	ldr	r3, [pc, #272]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800414e:	2b00      	cmp	r3, #0
 8004150:	d116      	bne.n	8004180 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004152:	4b41      	ldr	r3, [pc, #260]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0302 	and.w	r3, r3, #2
 800415a:	2b00      	cmp	r3, #0
 800415c:	d005      	beq.n	800416a <HAL_RCC_OscConfig+0x152>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	68db      	ldr	r3, [r3, #12]
 8004162:	2b01      	cmp	r3, #1
 8004164:	d001      	beq.n	800416a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e1c7      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800416a:	4b3b      	ldr	r3, [pc, #236]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	00db      	lsls	r3, r3, #3
 8004178:	4937      	ldr	r1, [pc, #220]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 800417a:	4313      	orrs	r3, r2
 800417c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800417e:	e03a      	b.n	80041f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d020      	beq.n	80041ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004188:	4b34      	ldr	r3, [pc, #208]	; (800425c <HAL_RCC_OscConfig+0x244>)
 800418a:	2201      	movs	r2, #1
 800418c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800418e:	f7fe f98f 	bl	80024b0 <HAL_GetTick>
 8004192:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004194:	e008      	b.n	80041a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004196:	f7fe f98b 	bl	80024b0 <HAL_GetTick>
 800419a:	4602      	mov	r2, r0
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d901      	bls.n	80041a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80041a4:	2303      	movs	r3, #3
 80041a6:	e1a8      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041a8:	4b2b      	ldr	r3, [pc, #172]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 0302 	and.w	r3, r3, #2
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d0f0      	beq.n	8004196 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041b4:	4b28      	ldr	r3, [pc, #160]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	691b      	ldr	r3, [r3, #16]
 80041c0:	00db      	lsls	r3, r3, #3
 80041c2:	4925      	ldr	r1, [pc, #148]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80041c4:	4313      	orrs	r3, r2
 80041c6:	600b      	str	r3, [r1, #0]
 80041c8:	e015      	b.n	80041f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041ca:	4b24      	ldr	r3, [pc, #144]	; (800425c <HAL_RCC_OscConfig+0x244>)
 80041cc:	2200      	movs	r2, #0
 80041ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d0:	f7fe f96e 	bl	80024b0 <HAL_GetTick>
 80041d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041d6:	e008      	b.n	80041ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041d8:	f7fe f96a 	bl	80024b0 <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d901      	bls.n	80041ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	e187      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041ea:	4b1b      	ldr	r3, [pc, #108]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0302 	and.w	r3, r3, #2
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d1f0      	bne.n	80041d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0308 	and.w	r3, r3, #8
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d036      	beq.n	8004270 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	695b      	ldr	r3, [r3, #20]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d016      	beq.n	8004238 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800420a:	4b15      	ldr	r3, [pc, #84]	; (8004260 <HAL_RCC_OscConfig+0x248>)
 800420c:	2201      	movs	r2, #1
 800420e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004210:	f7fe f94e 	bl	80024b0 <HAL_GetTick>
 8004214:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004216:	e008      	b.n	800422a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004218:	f7fe f94a 	bl	80024b0 <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	2b02      	cmp	r3, #2
 8004224:	d901      	bls.n	800422a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e167      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800422a:	4b0b      	ldr	r3, [pc, #44]	; (8004258 <HAL_RCC_OscConfig+0x240>)
 800422c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800422e:	f003 0302 	and.w	r3, r3, #2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d0f0      	beq.n	8004218 <HAL_RCC_OscConfig+0x200>
 8004236:	e01b      	b.n	8004270 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004238:	4b09      	ldr	r3, [pc, #36]	; (8004260 <HAL_RCC_OscConfig+0x248>)
 800423a:	2200      	movs	r2, #0
 800423c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800423e:	f7fe f937 	bl	80024b0 <HAL_GetTick>
 8004242:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004244:	e00e      	b.n	8004264 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004246:	f7fe f933 	bl	80024b0 <HAL_GetTick>
 800424a:	4602      	mov	r2, r0
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	2b02      	cmp	r3, #2
 8004252:	d907      	bls.n	8004264 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004254:	2303      	movs	r3, #3
 8004256:	e150      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
 8004258:	40023800 	.word	0x40023800
 800425c:	42470000 	.word	0x42470000
 8004260:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004264:	4b88      	ldr	r3, [pc, #544]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004266:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004268:	f003 0302 	and.w	r3, r3, #2
 800426c:	2b00      	cmp	r3, #0
 800426e:	d1ea      	bne.n	8004246 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0304 	and.w	r3, r3, #4
 8004278:	2b00      	cmp	r3, #0
 800427a:	f000 8097 	beq.w	80043ac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800427e:	2300      	movs	r3, #0
 8004280:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004282:	4b81      	ldr	r3, [pc, #516]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004286:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800428a:	2b00      	cmp	r3, #0
 800428c:	d10f      	bne.n	80042ae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800428e:	2300      	movs	r3, #0
 8004290:	60bb      	str	r3, [r7, #8]
 8004292:	4b7d      	ldr	r3, [pc, #500]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004296:	4a7c      	ldr	r2, [pc, #496]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004298:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800429c:	6413      	str	r3, [r2, #64]	; 0x40
 800429e:	4b7a      	ldr	r3, [pc, #488]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 80042a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042a6:	60bb      	str	r3, [r7, #8]
 80042a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042aa:	2301      	movs	r3, #1
 80042ac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ae:	4b77      	ldr	r3, [pc, #476]	; (800448c <HAL_RCC_OscConfig+0x474>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d118      	bne.n	80042ec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042ba:	4b74      	ldr	r3, [pc, #464]	; (800448c <HAL_RCC_OscConfig+0x474>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a73      	ldr	r2, [pc, #460]	; (800448c <HAL_RCC_OscConfig+0x474>)
 80042c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042c6:	f7fe f8f3 	bl	80024b0 <HAL_GetTick>
 80042ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042cc:	e008      	b.n	80042e0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042ce:	f7fe f8ef 	bl	80024b0 <HAL_GetTick>
 80042d2:	4602      	mov	r2, r0
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d901      	bls.n	80042e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80042dc:	2303      	movs	r3, #3
 80042de:	e10c      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042e0:	4b6a      	ldr	r3, [pc, #424]	; (800448c <HAL_RCC_OscConfig+0x474>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d0f0      	beq.n	80042ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d106      	bne.n	8004302 <HAL_RCC_OscConfig+0x2ea>
 80042f4:	4b64      	ldr	r3, [pc, #400]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 80042f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042f8:	4a63      	ldr	r2, [pc, #396]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 80042fa:	f043 0301 	orr.w	r3, r3, #1
 80042fe:	6713      	str	r3, [r2, #112]	; 0x70
 8004300:	e01c      	b.n	800433c <HAL_RCC_OscConfig+0x324>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	2b05      	cmp	r3, #5
 8004308:	d10c      	bne.n	8004324 <HAL_RCC_OscConfig+0x30c>
 800430a:	4b5f      	ldr	r3, [pc, #380]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 800430c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800430e:	4a5e      	ldr	r2, [pc, #376]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004310:	f043 0304 	orr.w	r3, r3, #4
 8004314:	6713      	str	r3, [r2, #112]	; 0x70
 8004316:	4b5c      	ldr	r3, [pc, #368]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800431a:	4a5b      	ldr	r2, [pc, #364]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 800431c:	f043 0301 	orr.w	r3, r3, #1
 8004320:	6713      	str	r3, [r2, #112]	; 0x70
 8004322:	e00b      	b.n	800433c <HAL_RCC_OscConfig+0x324>
 8004324:	4b58      	ldr	r3, [pc, #352]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004326:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004328:	4a57      	ldr	r2, [pc, #348]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 800432a:	f023 0301 	bic.w	r3, r3, #1
 800432e:	6713      	str	r3, [r2, #112]	; 0x70
 8004330:	4b55      	ldr	r3, [pc, #340]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004334:	4a54      	ldr	r2, [pc, #336]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004336:	f023 0304 	bic.w	r3, r3, #4
 800433a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d015      	beq.n	8004370 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004344:	f7fe f8b4 	bl	80024b0 <HAL_GetTick>
 8004348:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800434a:	e00a      	b.n	8004362 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800434c:	f7fe f8b0 	bl	80024b0 <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	f241 3288 	movw	r2, #5000	; 0x1388
 800435a:	4293      	cmp	r3, r2
 800435c:	d901      	bls.n	8004362 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e0cb      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004362:	4b49      	ldr	r3, [pc, #292]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004366:	f003 0302 	and.w	r3, r3, #2
 800436a:	2b00      	cmp	r3, #0
 800436c:	d0ee      	beq.n	800434c <HAL_RCC_OscConfig+0x334>
 800436e:	e014      	b.n	800439a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004370:	f7fe f89e 	bl	80024b0 <HAL_GetTick>
 8004374:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004376:	e00a      	b.n	800438e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004378:	f7fe f89a 	bl	80024b0 <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	f241 3288 	movw	r2, #5000	; 0x1388
 8004386:	4293      	cmp	r3, r2
 8004388:	d901      	bls.n	800438e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e0b5      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800438e:	4b3e      	ldr	r3, [pc, #248]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004392:	f003 0302 	and.w	r3, r3, #2
 8004396:	2b00      	cmp	r3, #0
 8004398:	d1ee      	bne.n	8004378 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800439a:	7dfb      	ldrb	r3, [r7, #23]
 800439c:	2b01      	cmp	r3, #1
 800439e:	d105      	bne.n	80043ac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043a0:	4b39      	ldr	r3, [pc, #228]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 80043a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a4:	4a38      	ldr	r2, [pc, #224]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 80043a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043aa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	699b      	ldr	r3, [r3, #24]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	f000 80a1 	beq.w	80044f8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043b6:	4b34      	ldr	r3, [pc, #208]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	f003 030c 	and.w	r3, r3, #12
 80043be:	2b08      	cmp	r3, #8
 80043c0:	d05c      	beq.n	800447c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	699b      	ldr	r3, [r3, #24]
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d141      	bne.n	800444e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043ca:	4b31      	ldr	r3, [pc, #196]	; (8004490 <HAL_RCC_OscConfig+0x478>)
 80043cc:	2200      	movs	r2, #0
 80043ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d0:	f7fe f86e 	bl	80024b0 <HAL_GetTick>
 80043d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043d6:	e008      	b.n	80043ea <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043d8:	f7fe f86a 	bl	80024b0 <HAL_GetTick>
 80043dc:	4602      	mov	r2, r0
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	1ad3      	subs	r3, r2, r3
 80043e2:	2b02      	cmp	r3, #2
 80043e4:	d901      	bls.n	80043ea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	e087      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ea:	4b27      	ldr	r3, [pc, #156]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d1f0      	bne.n	80043d8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	69da      	ldr	r2, [r3, #28]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a1b      	ldr	r3, [r3, #32]
 80043fe:	431a      	orrs	r2, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004404:	019b      	lsls	r3, r3, #6
 8004406:	431a      	orrs	r2, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800440c:	085b      	lsrs	r3, r3, #1
 800440e:	3b01      	subs	r3, #1
 8004410:	041b      	lsls	r3, r3, #16
 8004412:	431a      	orrs	r2, r3
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004418:	061b      	lsls	r3, r3, #24
 800441a:	491b      	ldr	r1, [pc, #108]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 800441c:	4313      	orrs	r3, r2
 800441e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004420:	4b1b      	ldr	r3, [pc, #108]	; (8004490 <HAL_RCC_OscConfig+0x478>)
 8004422:	2201      	movs	r2, #1
 8004424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004426:	f7fe f843 	bl	80024b0 <HAL_GetTick>
 800442a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800442c:	e008      	b.n	8004440 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800442e:	f7fe f83f 	bl	80024b0 <HAL_GetTick>
 8004432:	4602      	mov	r2, r0
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	2b02      	cmp	r3, #2
 800443a:	d901      	bls.n	8004440 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800443c:	2303      	movs	r3, #3
 800443e:	e05c      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004440:	4b11      	ldr	r3, [pc, #68]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d0f0      	beq.n	800442e <HAL_RCC_OscConfig+0x416>
 800444c:	e054      	b.n	80044f8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800444e:	4b10      	ldr	r3, [pc, #64]	; (8004490 <HAL_RCC_OscConfig+0x478>)
 8004450:	2200      	movs	r2, #0
 8004452:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004454:	f7fe f82c 	bl	80024b0 <HAL_GetTick>
 8004458:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800445a:	e008      	b.n	800446e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800445c:	f7fe f828 	bl	80024b0 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	2b02      	cmp	r3, #2
 8004468:	d901      	bls.n	800446e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e045      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800446e:	4b06      	ldr	r3, [pc, #24]	; (8004488 <HAL_RCC_OscConfig+0x470>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004476:	2b00      	cmp	r3, #0
 8004478:	d1f0      	bne.n	800445c <HAL_RCC_OscConfig+0x444>
 800447a:	e03d      	b.n	80044f8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	699b      	ldr	r3, [r3, #24]
 8004480:	2b01      	cmp	r3, #1
 8004482:	d107      	bne.n	8004494 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e038      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
 8004488:	40023800 	.word	0x40023800
 800448c:	40007000 	.word	0x40007000
 8004490:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004494:	4b1b      	ldr	r3, [pc, #108]	; (8004504 <HAL_RCC_OscConfig+0x4ec>)
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	699b      	ldr	r3, [r3, #24]
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d028      	beq.n	80044f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d121      	bne.n	80044f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044ba:	429a      	cmp	r2, r3
 80044bc:	d11a      	bne.n	80044f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044be:	68fa      	ldr	r2, [r7, #12]
 80044c0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80044c4:	4013      	ands	r3, r2
 80044c6:	687a      	ldr	r2, [r7, #4]
 80044c8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80044ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d111      	bne.n	80044f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044da:	085b      	lsrs	r3, r3, #1
 80044dc:	3b01      	subs	r3, #1
 80044de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d107      	bne.n	80044f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d001      	beq.n	80044f8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e000      	b.n	80044fa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80044f8:	2300      	movs	r3, #0
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3718      	adds	r7, #24
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	40023800 	.word	0x40023800

08004508 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d101      	bne.n	800451c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e0cc      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800451c:	4b68      	ldr	r3, [pc, #416]	; (80046c0 <HAL_RCC_ClockConfig+0x1b8>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 030f 	and.w	r3, r3, #15
 8004524:	683a      	ldr	r2, [r7, #0]
 8004526:	429a      	cmp	r2, r3
 8004528:	d90c      	bls.n	8004544 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800452a:	4b65      	ldr	r3, [pc, #404]	; (80046c0 <HAL_RCC_ClockConfig+0x1b8>)
 800452c:	683a      	ldr	r2, [r7, #0]
 800452e:	b2d2      	uxtb	r2, r2
 8004530:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004532:	4b63      	ldr	r3, [pc, #396]	; (80046c0 <HAL_RCC_ClockConfig+0x1b8>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 030f 	and.w	r3, r3, #15
 800453a:	683a      	ldr	r2, [r7, #0]
 800453c:	429a      	cmp	r2, r3
 800453e:	d001      	beq.n	8004544 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	e0b8      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0302 	and.w	r3, r3, #2
 800454c:	2b00      	cmp	r3, #0
 800454e:	d020      	beq.n	8004592 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0304 	and.w	r3, r3, #4
 8004558:	2b00      	cmp	r3, #0
 800455a:	d005      	beq.n	8004568 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800455c:	4b59      	ldr	r3, [pc, #356]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	4a58      	ldr	r2, [pc, #352]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004562:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004566:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0308 	and.w	r3, r3, #8
 8004570:	2b00      	cmp	r3, #0
 8004572:	d005      	beq.n	8004580 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004574:	4b53      	ldr	r3, [pc, #332]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	4a52      	ldr	r2, [pc, #328]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 800457a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800457e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004580:	4b50      	ldr	r3, [pc, #320]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	494d      	ldr	r1, [pc, #308]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 800458e:	4313      	orrs	r3, r2
 8004590:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0301 	and.w	r3, r3, #1
 800459a:	2b00      	cmp	r3, #0
 800459c:	d044      	beq.n	8004628 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d107      	bne.n	80045b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045a6:	4b47      	ldr	r3, [pc, #284]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d119      	bne.n	80045e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e07f      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	2b02      	cmp	r3, #2
 80045bc:	d003      	beq.n	80045c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045c2:	2b03      	cmp	r3, #3
 80045c4:	d107      	bne.n	80045d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045c6:	4b3f      	ldr	r3, [pc, #252]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d109      	bne.n	80045e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e06f      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045d6:	4b3b      	ldr	r3, [pc, #236]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0302 	and.w	r3, r3, #2
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d101      	bne.n	80045e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e067      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045e6:	4b37      	ldr	r3, [pc, #220]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f023 0203 	bic.w	r2, r3, #3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	4934      	ldr	r1, [pc, #208]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 80045f4:	4313      	orrs	r3, r2
 80045f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045f8:	f7fd ff5a 	bl	80024b0 <HAL_GetTick>
 80045fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045fe:	e00a      	b.n	8004616 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004600:	f7fd ff56 	bl	80024b0 <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	f241 3288 	movw	r2, #5000	; 0x1388
 800460e:	4293      	cmp	r3, r2
 8004610:	d901      	bls.n	8004616 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004612:	2303      	movs	r3, #3
 8004614:	e04f      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004616:	4b2b      	ldr	r3, [pc, #172]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	f003 020c 	and.w	r2, r3, #12
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	429a      	cmp	r2, r3
 8004626:	d1eb      	bne.n	8004600 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004628:	4b25      	ldr	r3, [pc, #148]	; (80046c0 <HAL_RCC_ClockConfig+0x1b8>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f003 030f 	and.w	r3, r3, #15
 8004630:	683a      	ldr	r2, [r7, #0]
 8004632:	429a      	cmp	r2, r3
 8004634:	d20c      	bcs.n	8004650 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004636:	4b22      	ldr	r3, [pc, #136]	; (80046c0 <HAL_RCC_ClockConfig+0x1b8>)
 8004638:	683a      	ldr	r2, [r7, #0]
 800463a:	b2d2      	uxtb	r2, r2
 800463c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800463e:	4b20      	ldr	r3, [pc, #128]	; (80046c0 <HAL_RCC_ClockConfig+0x1b8>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 030f 	and.w	r3, r3, #15
 8004646:	683a      	ldr	r2, [r7, #0]
 8004648:	429a      	cmp	r2, r3
 800464a:	d001      	beq.n	8004650 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	e032      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 0304 	and.w	r3, r3, #4
 8004658:	2b00      	cmp	r3, #0
 800465a:	d008      	beq.n	800466e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800465c:	4b19      	ldr	r3, [pc, #100]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	4916      	ldr	r1, [pc, #88]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 800466a:	4313      	orrs	r3, r2
 800466c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 0308 	and.w	r3, r3, #8
 8004676:	2b00      	cmp	r3, #0
 8004678:	d009      	beq.n	800468e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800467a:	4b12      	ldr	r3, [pc, #72]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	00db      	lsls	r3, r3, #3
 8004688:	490e      	ldr	r1, [pc, #56]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 800468a:	4313      	orrs	r3, r2
 800468c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800468e:	f000 f821 	bl	80046d4 <HAL_RCC_GetSysClockFreq>
 8004692:	4602      	mov	r2, r0
 8004694:	4b0b      	ldr	r3, [pc, #44]	; (80046c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	091b      	lsrs	r3, r3, #4
 800469a:	f003 030f 	and.w	r3, r3, #15
 800469e:	490a      	ldr	r1, [pc, #40]	; (80046c8 <HAL_RCC_ClockConfig+0x1c0>)
 80046a0:	5ccb      	ldrb	r3, [r1, r3]
 80046a2:	fa22 f303 	lsr.w	r3, r2, r3
 80046a6:	4a09      	ldr	r2, [pc, #36]	; (80046cc <HAL_RCC_ClockConfig+0x1c4>)
 80046a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80046aa:	4b09      	ldr	r3, [pc, #36]	; (80046d0 <HAL_RCC_ClockConfig+0x1c8>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4618      	mov	r0, r3
 80046b0:	f7fd feba 	bl	8002428 <HAL_InitTick>

  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3710      	adds	r7, #16
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	40023c00 	.word	0x40023c00
 80046c4:	40023800 	.word	0x40023800
 80046c8:	08008e04 	.word	0x08008e04
 80046cc:	20000004 	.word	0x20000004
 80046d0:	20000008 	.word	0x20000008

080046d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046d8:	b094      	sub	sp, #80	; 0x50
 80046da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80046dc:	2300      	movs	r3, #0
 80046de:	647b      	str	r3, [r7, #68]	; 0x44
 80046e0:	2300      	movs	r3, #0
 80046e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046e4:	2300      	movs	r3, #0
 80046e6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80046e8:	2300      	movs	r3, #0
 80046ea:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046ec:	4b79      	ldr	r3, [pc, #484]	; (80048d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	f003 030c 	and.w	r3, r3, #12
 80046f4:	2b08      	cmp	r3, #8
 80046f6:	d00d      	beq.n	8004714 <HAL_RCC_GetSysClockFreq+0x40>
 80046f8:	2b08      	cmp	r3, #8
 80046fa:	f200 80e1 	bhi.w	80048c0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d002      	beq.n	8004708 <HAL_RCC_GetSysClockFreq+0x34>
 8004702:	2b04      	cmp	r3, #4
 8004704:	d003      	beq.n	800470e <HAL_RCC_GetSysClockFreq+0x3a>
 8004706:	e0db      	b.n	80048c0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004708:	4b73      	ldr	r3, [pc, #460]	; (80048d8 <HAL_RCC_GetSysClockFreq+0x204>)
 800470a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800470c:	e0db      	b.n	80048c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800470e:	4b73      	ldr	r3, [pc, #460]	; (80048dc <HAL_RCC_GetSysClockFreq+0x208>)
 8004710:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004712:	e0d8      	b.n	80048c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004714:	4b6f      	ldr	r3, [pc, #444]	; (80048d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800471c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800471e:	4b6d      	ldr	r3, [pc, #436]	; (80048d4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004726:	2b00      	cmp	r3, #0
 8004728:	d063      	beq.n	80047f2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800472a:	4b6a      	ldr	r3, [pc, #424]	; (80048d4 <HAL_RCC_GetSysClockFreq+0x200>)
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	099b      	lsrs	r3, r3, #6
 8004730:	2200      	movs	r2, #0
 8004732:	63bb      	str	r3, [r7, #56]	; 0x38
 8004734:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004738:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800473c:	633b      	str	r3, [r7, #48]	; 0x30
 800473e:	2300      	movs	r3, #0
 8004740:	637b      	str	r3, [r7, #52]	; 0x34
 8004742:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004746:	4622      	mov	r2, r4
 8004748:	462b      	mov	r3, r5
 800474a:	f04f 0000 	mov.w	r0, #0
 800474e:	f04f 0100 	mov.w	r1, #0
 8004752:	0159      	lsls	r1, r3, #5
 8004754:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004758:	0150      	lsls	r0, r2, #5
 800475a:	4602      	mov	r2, r0
 800475c:	460b      	mov	r3, r1
 800475e:	4621      	mov	r1, r4
 8004760:	1a51      	subs	r1, r2, r1
 8004762:	6139      	str	r1, [r7, #16]
 8004764:	4629      	mov	r1, r5
 8004766:	eb63 0301 	sbc.w	r3, r3, r1
 800476a:	617b      	str	r3, [r7, #20]
 800476c:	f04f 0200 	mov.w	r2, #0
 8004770:	f04f 0300 	mov.w	r3, #0
 8004774:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004778:	4659      	mov	r1, fp
 800477a:	018b      	lsls	r3, r1, #6
 800477c:	4651      	mov	r1, sl
 800477e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004782:	4651      	mov	r1, sl
 8004784:	018a      	lsls	r2, r1, #6
 8004786:	4651      	mov	r1, sl
 8004788:	ebb2 0801 	subs.w	r8, r2, r1
 800478c:	4659      	mov	r1, fp
 800478e:	eb63 0901 	sbc.w	r9, r3, r1
 8004792:	f04f 0200 	mov.w	r2, #0
 8004796:	f04f 0300 	mov.w	r3, #0
 800479a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800479e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80047a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80047a6:	4690      	mov	r8, r2
 80047a8:	4699      	mov	r9, r3
 80047aa:	4623      	mov	r3, r4
 80047ac:	eb18 0303 	adds.w	r3, r8, r3
 80047b0:	60bb      	str	r3, [r7, #8]
 80047b2:	462b      	mov	r3, r5
 80047b4:	eb49 0303 	adc.w	r3, r9, r3
 80047b8:	60fb      	str	r3, [r7, #12]
 80047ba:	f04f 0200 	mov.w	r2, #0
 80047be:	f04f 0300 	mov.w	r3, #0
 80047c2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80047c6:	4629      	mov	r1, r5
 80047c8:	024b      	lsls	r3, r1, #9
 80047ca:	4621      	mov	r1, r4
 80047cc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80047d0:	4621      	mov	r1, r4
 80047d2:	024a      	lsls	r2, r1, #9
 80047d4:	4610      	mov	r0, r2
 80047d6:	4619      	mov	r1, r3
 80047d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80047da:	2200      	movs	r2, #0
 80047dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80047de:	62fa      	str	r2, [r7, #44]	; 0x2c
 80047e0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80047e4:	f7fc fa40 	bl	8000c68 <__aeabi_uldivmod>
 80047e8:	4602      	mov	r2, r0
 80047ea:	460b      	mov	r3, r1
 80047ec:	4613      	mov	r3, r2
 80047ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80047f0:	e058      	b.n	80048a4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047f2:	4b38      	ldr	r3, [pc, #224]	; (80048d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	099b      	lsrs	r3, r3, #6
 80047f8:	2200      	movs	r2, #0
 80047fa:	4618      	mov	r0, r3
 80047fc:	4611      	mov	r1, r2
 80047fe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004802:	623b      	str	r3, [r7, #32]
 8004804:	2300      	movs	r3, #0
 8004806:	627b      	str	r3, [r7, #36]	; 0x24
 8004808:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800480c:	4642      	mov	r2, r8
 800480e:	464b      	mov	r3, r9
 8004810:	f04f 0000 	mov.w	r0, #0
 8004814:	f04f 0100 	mov.w	r1, #0
 8004818:	0159      	lsls	r1, r3, #5
 800481a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800481e:	0150      	lsls	r0, r2, #5
 8004820:	4602      	mov	r2, r0
 8004822:	460b      	mov	r3, r1
 8004824:	4641      	mov	r1, r8
 8004826:	ebb2 0a01 	subs.w	sl, r2, r1
 800482a:	4649      	mov	r1, r9
 800482c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004830:	f04f 0200 	mov.w	r2, #0
 8004834:	f04f 0300 	mov.w	r3, #0
 8004838:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800483c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004840:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004844:	ebb2 040a 	subs.w	r4, r2, sl
 8004848:	eb63 050b 	sbc.w	r5, r3, fp
 800484c:	f04f 0200 	mov.w	r2, #0
 8004850:	f04f 0300 	mov.w	r3, #0
 8004854:	00eb      	lsls	r3, r5, #3
 8004856:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800485a:	00e2      	lsls	r2, r4, #3
 800485c:	4614      	mov	r4, r2
 800485e:	461d      	mov	r5, r3
 8004860:	4643      	mov	r3, r8
 8004862:	18e3      	adds	r3, r4, r3
 8004864:	603b      	str	r3, [r7, #0]
 8004866:	464b      	mov	r3, r9
 8004868:	eb45 0303 	adc.w	r3, r5, r3
 800486c:	607b      	str	r3, [r7, #4]
 800486e:	f04f 0200 	mov.w	r2, #0
 8004872:	f04f 0300 	mov.w	r3, #0
 8004876:	e9d7 4500 	ldrd	r4, r5, [r7]
 800487a:	4629      	mov	r1, r5
 800487c:	028b      	lsls	r3, r1, #10
 800487e:	4621      	mov	r1, r4
 8004880:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004884:	4621      	mov	r1, r4
 8004886:	028a      	lsls	r2, r1, #10
 8004888:	4610      	mov	r0, r2
 800488a:	4619      	mov	r1, r3
 800488c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800488e:	2200      	movs	r2, #0
 8004890:	61bb      	str	r3, [r7, #24]
 8004892:	61fa      	str	r2, [r7, #28]
 8004894:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004898:	f7fc f9e6 	bl	8000c68 <__aeabi_uldivmod>
 800489c:	4602      	mov	r2, r0
 800489e:	460b      	mov	r3, r1
 80048a0:	4613      	mov	r3, r2
 80048a2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80048a4:	4b0b      	ldr	r3, [pc, #44]	; (80048d4 <HAL_RCC_GetSysClockFreq+0x200>)
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	0c1b      	lsrs	r3, r3, #16
 80048aa:	f003 0303 	and.w	r3, r3, #3
 80048ae:	3301      	adds	r3, #1
 80048b0:	005b      	lsls	r3, r3, #1
 80048b2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80048b4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80048b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80048b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80048bc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80048be:	e002      	b.n	80048c6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80048c0:	4b05      	ldr	r3, [pc, #20]	; (80048d8 <HAL_RCC_GetSysClockFreq+0x204>)
 80048c2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80048c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3750      	adds	r7, #80	; 0x50
 80048cc:	46bd      	mov	sp, r7
 80048ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048d2:	bf00      	nop
 80048d4:	40023800 	.word	0x40023800
 80048d8:	00f42400 	.word	0x00f42400
 80048dc:	007a1200 	.word	0x007a1200

080048e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048e0:	b480      	push	{r7}
 80048e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048e4:	4b03      	ldr	r3, [pc, #12]	; (80048f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80048e6:	681b      	ldr	r3, [r3, #0]
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	46bd      	mov	sp, r7
 80048ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f0:	4770      	bx	lr
 80048f2:	bf00      	nop
 80048f4:	20000004 	.word	0x20000004

080048f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80048fc:	f7ff fff0 	bl	80048e0 <HAL_RCC_GetHCLKFreq>
 8004900:	4602      	mov	r2, r0
 8004902:	4b05      	ldr	r3, [pc, #20]	; (8004918 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	0a9b      	lsrs	r3, r3, #10
 8004908:	f003 0307 	and.w	r3, r3, #7
 800490c:	4903      	ldr	r1, [pc, #12]	; (800491c <HAL_RCC_GetPCLK1Freq+0x24>)
 800490e:	5ccb      	ldrb	r3, [r1, r3]
 8004910:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004914:	4618      	mov	r0, r3
 8004916:	bd80      	pop	{r7, pc}
 8004918:	40023800 	.word	0x40023800
 800491c:	08008e14 	.word	0x08008e14

08004920 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004924:	f7ff ffdc 	bl	80048e0 <HAL_RCC_GetHCLKFreq>
 8004928:	4602      	mov	r2, r0
 800492a:	4b05      	ldr	r3, [pc, #20]	; (8004940 <HAL_RCC_GetPCLK2Freq+0x20>)
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	0b5b      	lsrs	r3, r3, #13
 8004930:	f003 0307 	and.w	r3, r3, #7
 8004934:	4903      	ldr	r1, [pc, #12]	; (8004944 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004936:	5ccb      	ldrb	r3, [r1, r3]
 8004938:	fa22 f303 	lsr.w	r3, r2, r3
}
 800493c:	4618      	mov	r0, r3
 800493e:	bd80      	pop	{r7, pc}
 8004940:	40023800 	.word	0x40023800
 8004944:	08008e14 	.word	0x08008e14

08004948 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d101      	bne.n	800495a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e041      	b.n	80049de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004960:	b2db      	uxtb	r3, r3
 8004962:	2b00      	cmp	r3, #0
 8004964:	d106      	bne.n	8004974 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f7fd fb46 	bl	8002000 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2202      	movs	r2, #2
 8004978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	3304      	adds	r3, #4
 8004984:	4619      	mov	r1, r3
 8004986:	4610      	mov	r0, r2
 8004988:	f000 fbb4 	bl	80050f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2201      	movs	r2, #1
 8004998:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2201      	movs	r2, #1
 80049a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2201      	movs	r2, #1
 80049b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2201      	movs	r2, #1
 80049d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80049dc:	2300      	movs	r3, #0
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3708      	adds	r7, #8
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
	...

080049e8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b085      	sub	sp, #20
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d001      	beq.n	8004a00 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e046      	b.n	8004a8e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2202      	movs	r2, #2
 8004a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a23      	ldr	r2, [pc, #140]	; (8004a9c <HAL_TIM_Base_Start+0xb4>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d022      	beq.n	8004a58 <HAL_TIM_Base_Start+0x70>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a1a:	d01d      	beq.n	8004a58 <HAL_TIM_Base_Start+0x70>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a1f      	ldr	r2, [pc, #124]	; (8004aa0 <HAL_TIM_Base_Start+0xb8>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d018      	beq.n	8004a58 <HAL_TIM_Base_Start+0x70>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a1e      	ldr	r2, [pc, #120]	; (8004aa4 <HAL_TIM_Base_Start+0xbc>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d013      	beq.n	8004a58 <HAL_TIM_Base_Start+0x70>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a1c      	ldr	r2, [pc, #112]	; (8004aa8 <HAL_TIM_Base_Start+0xc0>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d00e      	beq.n	8004a58 <HAL_TIM_Base_Start+0x70>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a1b      	ldr	r2, [pc, #108]	; (8004aac <HAL_TIM_Base_Start+0xc4>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d009      	beq.n	8004a58 <HAL_TIM_Base_Start+0x70>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a19      	ldr	r2, [pc, #100]	; (8004ab0 <HAL_TIM_Base_Start+0xc8>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d004      	beq.n	8004a58 <HAL_TIM_Base_Start+0x70>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a18      	ldr	r2, [pc, #96]	; (8004ab4 <HAL_TIM_Base_Start+0xcc>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d111      	bne.n	8004a7c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f003 0307 	and.w	r3, r3, #7
 8004a62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2b06      	cmp	r3, #6
 8004a68:	d010      	beq.n	8004a8c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f042 0201 	orr.w	r2, r2, #1
 8004a78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a7a:	e007      	b.n	8004a8c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f042 0201 	orr.w	r2, r2, #1
 8004a8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3714      	adds	r7, #20
 8004a92:	46bd      	mov	sp, r7
 8004a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a98:	4770      	bx	lr
 8004a9a:	bf00      	nop
 8004a9c:	40010000 	.word	0x40010000
 8004aa0:	40000400 	.word	0x40000400
 8004aa4:	40000800 	.word	0x40000800
 8004aa8:	40000c00 	.word	0x40000c00
 8004aac:	40010400 	.word	0x40010400
 8004ab0:	40014000 	.word	0x40014000
 8004ab4:	40001800 	.word	0x40001800

08004ab8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b082      	sub	sp, #8
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d101      	bne.n	8004aca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e041      	b.n	8004b4e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d106      	bne.n	8004ae4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f000 f839 	bl	8004b56 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2202      	movs	r2, #2
 8004ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	3304      	adds	r3, #4
 8004af4:	4619      	mov	r1, r3
 8004af6:	4610      	mov	r0, r2
 8004af8:	f000 fafc 	bl	80050f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b4c:	2300      	movs	r3, #0
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3708      	adds	r7, #8
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}

08004b56 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004b56:	b480      	push	{r7}
 8004b58:	b083      	sub	sp, #12
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004b5e:	bf00      	nop
 8004b60:	370c      	adds	r7, #12
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr

08004b6a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b6a:	b580      	push	{r7, lr}
 8004b6c:	b082      	sub	sp, #8
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	691b      	ldr	r3, [r3, #16]
 8004b78:	f003 0302 	and.w	r3, r3, #2
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d122      	bne.n	8004bc6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	68db      	ldr	r3, [r3, #12]
 8004b86:	f003 0302 	and.w	r3, r3, #2
 8004b8a:	2b02      	cmp	r3, #2
 8004b8c:	d11b      	bne.n	8004bc6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f06f 0202 	mvn.w	r2, #2
 8004b96:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	699b      	ldr	r3, [r3, #24]
 8004ba4:	f003 0303 	and.w	r3, r3, #3
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d003      	beq.n	8004bb4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f000 fa82 	bl	80050b6 <HAL_TIM_IC_CaptureCallback>
 8004bb2:	e005      	b.n	8004bc0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f000 fa74 	bl	80050a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	f000 fa85 	bl	80050ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	691b      	ldr	r3, [r3, #16]
 8004bcc:	f003 0304 	and.w	r3, r3, #4
 8004bd0:	2b04      	cmp	r3, #4
 8004bd2:	d122      	bne.n	8004c1a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	f003 0304 	and.w	r3, r3, #4
 8004bde:	2b04      	cmp	r3, #4
 8004be0:	d11b      	bne.n	8004c1a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f06f 0204 	mvn.w	r2, #4
 8004bea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2202      	movs	r2, #2
 8004bf0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	699b      	ldr	r3, [r3, #24]
 8004bf8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d003      	beq.n	8004c08 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	f000 fa58 	bl	80050b6 <HAL_TIM_IC_CaptureCallback>
 8004c06:	e005      	b.n	8004c14 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c08:	6878      	ldr	r0, [r7, #4]
 8004c0a:	f000 fa4a 	bl	80050a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f000 fa5b 	bl	80050ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2200      	movs	r2, #0
 8004c18:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	691b      	ldr	r3, [r3, #16]
 8004c20:	f003 0308 	and.w	r3, r3, #8
 8004c24:	2b08      	cmp	r3, #8
 8004c26:	d122      	bne.n	8004c6e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	68db      	ldr	r3, [r3, #12]
 8004c2e:	f003 0308 	and.w	r3, r3, #8
 8004c32:	2b08      	cmp	r3, #8
 8004c34:	d11b      	bne.n	8004c6e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f06f 0208 	mvn.w	r2, #8
 8004c3e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2204      	movs	r2, #4
 8004c44:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	69db      	ldr	r3, [r3, #28]
 8004c4c:	f003 0303 	and.w	r3, r3, #3
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d003      	beq.n	8004c5c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f000 fa2e 	bl	80050b6 <HAL_TIM_IC_CaptureCallback>
 8004c5a:	e005      	b.n	8004c68 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f000 fa20 	bl	80050a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f000 fa31 	bl	80050ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	691b      	ldr	r3, [r3, #16]
 8004c74:	f003 0310 	and.w	r3, r3, #16
 8004c78:	2b10      	cmp	r3, #16
 8004c7a:	d122      	bne.n	8004cc2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	f003 0310 	and.w	r3, r3, #16
 8004c86:	2b10      	cmp	r3, #16
 8004c88:	d11b      	bne.n	8004cc2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f06f 0210 	mvn.w	r2, #16
 8004c92:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2208      	movs	r2, #8
 8004c98:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	69db      	ldr	r3, [r3, #28]
 8004ca0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d003      	beq.n	8004cb0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	f000 fa04 	bl	80050b6 <HAL_TIM_IC_CaptureCallback>
 8004cae:	e005      	b.n	8004cbc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f000 f9f6 	bl	80050a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f000 fa07 	bl	80050ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	691b      	ldr	r3, [r3, #16]
 8004cc8:	f003 0301 	and.w	r3, r3, #1
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d10e      	bne.n	8004cee <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	f003 0301 	and.w	r3, r3, #1
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d107      	bne.n	8004cee <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f06f 0201 	mvn.w	r2, #1
 8004ce6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f000 f9d0 	bl	800508e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	691b      	ldr	r3, [r3, #16]
 8004cf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cf8:	2b80      	cmp	r3, #128	; 0x80
 8004cfa:	d10e      	bne.n	8004d1a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d06:	2b80      	cmp	r3, #128	; 0x80
 8004d08:	d107      	bne.n	8004d1a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004d12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f000 fd5d 	bl	80057d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	691b      	ldr	r3, [r3, #16]
 8004d20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d24:	2b40      	cmp	r3, #64	; 0x40
 8004d26:	d10e      	bne.n	8004d46 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d32:	2b40      	cmp	r3, #64	; 0x40
 8004d34:	d107      	bne.n	8004d46 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004d3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f000 f9cc 	bl	80050de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	691b      	ldr	r3, [r3, #16]
 8004d4c:	f003 0320 	and.w	r3, r3, #32
 8004d50:	2b20      	cmp	r3, #32
 8004d52:	d10e      	bne.n	8004d72 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	f003 0320 	and.w	r3, r3, #32
 8004d5e:	2b20      	cmp	r3, #32
 8004d60:	d107      	bne.n	8004d72 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f06f 0220 	mvn.w	r2, #32
 8004d6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f000 fd27 	bl	80057c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d72:	bf00      	nop
 8004d74:	3708      	adds	r7, #8
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
	...

08004d7c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b086      	sub	sp, #24
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d101      	bne.n	8004d9a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004d96:	2302      	movs	r3, #2
 8004d98:	e0ae      	b.n	8004ef8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2b0c      	cmp	r3, #12
 8004da6:	f200 809f 	bhi.w	8004ee8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004daa:	a201      	add	r2, pc, #4	; (adr r2, 8004db0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004db0:	08004de5 	.word	0x08004de5
 8004db4:	08004ee9 	.word	0x08004ee9
 8004db8:	08004ee9 	.word	0x08004ee9
 8004dbc:	08004ee9 	.word	0x08004ee9
 8004dc0:	08004e25 	.word	0x08004e25
 8004dc4:	08004ee9 	.word	0x08004ee9
 8004dc8:	08004ee9 	.word	0x08004ee9
 8004dcc:	08004ee9 	.word	0x08004ee9
 8004dd0:	08004e67 	.word	0x08004e67
 8004dd4:	08004ee9 	.word	0x08004ee9
 8004dd8:	08004ee9 	.word	0x08004ee9
 8004ddc:	08004ee9 	.word	0x08004ee9
 8004de0:	08004ea7 	.word	0x08004ea7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	68b9      	ldr	r1, [r7, #8]
 8004dea:	4618      	mov	r0, r3
 8004dec:	f000 fa22 	bl	8005234 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	699a      	ldr	r2, [r3, #24]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f042 0208 	orr.w	r2, r2, #8
 8004dfe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	699a      	ldr	r2, [r3, #24]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f022 0204 	bic.w	r2, r2, #4
 8004e0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	6999      	ldr	r1, [r3, #24]
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	691a      	ldr	r2, [r3, #16]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	619a      	str	r2, [r3, #24]
      break;
 8004e22:	e064      	b.n	8004eee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	68b9      	ldr	r1, [r7, #8]
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f000 fa72 	bl	8005314 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	699a      	ldr	r2, [r3, #24]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	699a      	ldr	r2, [r3, #24]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	6999      	ldr	r1, [r3, #24]
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	691b      	ldr	r3, [r3, #16]
 8004e5a:	021a      	lsls	r2, r3, #8
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	430a      	orrs	r2, r1
 8004e62:	619a      	str	r2, [r3, #24]
      break;
 8004e64:	e043      	b.n	8004eee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	68b9      	ldr	r1, [r7, #8]
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f000 fac7 	bl	8005400 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	69da      	ldr	r2, [r3, #28]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f042 0208 	orr.w	r2, r2, #8
 8004e80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	69da      	ldr	r2, [r3, #28]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f022 0204 	bic.w	r2, r2, #4
 8004e90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	69d9      	ldr	r1, [r3, #28]
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	691a      	ldr	r2, [r3, #16]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	430a      	orrs	r2, r1
 8004ea2:	61da      	str	r2, [r3, #28]
      break;
 8004ea4:	e023      	b.n	8004eee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	68b9      	ldr	r1, [r7, #8]
 8004eac:	4618      	mov	r0, r3
 8004eae:	f000 fb1b 	bl	80054e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	69da      	ldr	r2, [r3, #28]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ec0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	69da      	ldr	r2, [r3, #28]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ed0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	69d9      	ldr	r1, [r3, #28]
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	691b      	ldr	r3, [r3, #16]
 8004edc:	021a      	lsls	r2, r3, #8
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	430a      	orrs	r2, r1
 8004ee4:	61da      	str	r2, [r3, #28]
      break;
 8004ee6:	e002      	b.n	8004eee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	75fb      	strb	r3, [r7, #23]
      break;
 8004eec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004ef6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3718      	adds	r7, #24
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d101      	bne.n	8004f1c <HAL_TIM_ConfigClockSource+0x1c>
 8004f18:	2302      	movs	r3, #2
 8004f1a:	e0b4      	b.n	8005086 <HAL_TIM_ConfigClockSource+0x186>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2202      	movs	r2, #2
 8004f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004f3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f42:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68ba      	ldr	r2, [r7, #8]
 8004f4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f54:	d03e      	beq.n	8004fd4 <HAL_TIM_ConfigClockSource+0xd4>
 8004f56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f5a:	f200 8087 	bhi.w	800506c <HAL_TIM_ConfigClockSource+0x16c>
 8004f5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f62:	f000 8086 	beq.w	8005072 <HAL_TIM_ConfigClockSource+0x172>
 8004f66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f6a:	d87f      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x16c>
 8004f6c:	2b70      	cmp	r3, #112	; 0x70
 8004f6e:	d01a      	beq.n	8004fa6 <HAL_TIM_ConfigClockSource+0xa6>
 8004f70:	2b70      	cmp	r3, #112	; 0x70
 8004f72:	d87b      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x16c>
 8004f74:	2b60      	cmp	r3, #96	; 0x60
 8004f76:	d050      	beq.n	800501a <HAL_TIM_ConfigClockSource+0x11a>
 8004f78:	2b60      	cmp	r3, #96	; 0x60
 8004f7a:	d877      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x16c>
 8004f7c:	2b50      	cmp	r3, #80	; 0x50
 8004f7e:	d03c      	beq.n	8004ffa <HAL_TIM_ConfigClockSource+0xfa>
 8004f80:	2b50      	cmp	r3, #80	; 0x50
 8004f82:	d873      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x16c>
 8004f84:	2b40      	cmp	r3, #64	; 0x40
 8004f86:	d058      	beq.n	800503a <HAL_TIM_ConfigClockSource+0x13a>
 8004f88:	2b40      	cmp	r3, #64	; 0x40
 8004f8a:	d86f      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x16c>
 8004f8c:	2b30      	cmp	r3, #48	; 0x30
 8004f8e:	d064      	beq.n	800505a <HAL_TIM_ConfigClockSource+0x15a>
 8004f90:	2b30      	cmp	r3, #48	; 0x30
 8004f92:	d86b      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x16c>
 8004f94:	2b20      	cmp	r3, #32
 8004f96:	d060      	beq.n	800505a <HAL_TIM_ConfigClockSource+0x15a>
 8004f98:	2b20      	cmp	r3, #32
 8004f9a:	d867      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x16c>
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d05c      	beq.n	800505a <HAL_TIM_ConfigClockSource+0x15a>
 8004fa0:	2b10      	cmp	r3, #16
 8004fa2:	d05a      	beq.n	800505a <HAL_TIM_ConfigClockSource+0x15a>
 8004fa4:	e062      	b.n	800506c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6818      	ldr	r0, [r3, #0]
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	6899      	ldr	r1, [r3, #8]
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	685a      	ldr	r2, [r3, #4]
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	f000 fb67 	bl	8005688 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004fc8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	68ba      	ldr	r2, [r7, #8]
 8004fd0:	609a      	str	r2, [r3, #8]
      break;
 8004fd2:	e04f      	b.n	8005074 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6818      	ldr	r0, [r3, #0]
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	6899      	ldr	r1, [r3, #8]
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	685a      	ldr	r2, [r3, #4]
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	f000 fb50 	bl	8005688 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	689a      	ldr	r2, [r3, #8]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ff6:	609a      	str	r2, [r3, #8]
      break;
 8004ff8:	e03c      	b.n	8005074 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6818      	ldr	r0, [r3, #0]
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	6859      	ldr	r1, [r3, #4]
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	68db      	ldr	r3, [r3, #12]
 8005006:	461a      	mov	r2, r3
 8005008:	f000 fac4 	bl	8005594 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2150      	movs	r1, #80	; 0x50
 8005012:	4618      	mov	r0, r3
 8005014:	f000 fb1d 	bl	8005652 <TIM_ITRx_SetConfig>
      break;
 8005018:	e02c      	b.n	8005074 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6818      	ldr	r0, [r3, #0]
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	6859      	ldr	r1, [r3, #4]
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	461a      	mov	r2, r3
 8005028:	f000 fae3 	bl	80055f2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2160      	movs	r1, #96	; 0x60
 8005032:	4618      	mov	r0, r3
 8005034:	f000 fb0d 	bl	8005652 <TIM_ITRx_SetConfig>
      break;
 8005038:	e01c      	b.n	8005074 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6818      	ldr	r0, [r3, #0]
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	6859      	ldr	r1, [r3, #4]
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	68db      	ldr	r3, [r3, #12]
 8005046:	461a      	mov	r2, r3
 8005048:	f000 faa4 	bl	8005594 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2140      	movs	r1, #64	; 0x40
 8005052:	4618      	mov	r0, r3
 8005054:	f000 fafd 	bl	8005652 <TIM_ITRx_SetConfig>
      break;
 8005058:	e00c      	b.n	8005074 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4619      	mov	r1, r3
 8005064:	4610      	mov	r0, r2
 8005066:	f000 faf4 	bl	8005652 <TIM_ITRx_SetConfig>
      break;
 800506a:	e003      	b.n	8005074 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	73fb      	strb	r3, [r7, #15]
      break;
 8005070:	e000      	b.n	8005074 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005072:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005084:	7bfb      	ldrb	r3, [r7, #15]
}
 8005086:	4618      	mov	r0, r3
 8005088:	3710      	adds	r7, #16
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}

0800508e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800508e:	b480      	push	{r7}
 8005090:	b083      	sub	sp, #12
 8005092:	af00      	add	r7, sp, #0
 8005094:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005096:	bf00      	nop
 8005098:	370c      	adds	r7, #12
 800509a:	46bd      	mov	sp, r7
 800509c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a0:	4770      	bx	lr

080050a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050a2:	b480      	push	{r7}
 80050a4:	b083      	sub	sp, #12
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80050aa:	bf00      	nop
 80050ac:	370c      	adds	r7, #12
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr

080050b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80050b6:	b480      	push	{r7}
 80050b8:	b083      	sub	sp, #12
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80050be:	bf00      	nop
 80050c0:	370c      	adds	r7, #12
 80050c2:	46bd      	mov	sp, r7
 80050c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c8:	4770      	bx	lr

080050ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80050ca:	b480      	push	{r7}
 80050cc:	b083      	sub	sp, #12
 80050ce:	af00      	add	r7, sp, #0
 80050d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80050d2:	bf00      	nop
 80050d4:	370c      	adds	r7, #12
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr

080050de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80050de:	b480      	push	{r7}
 80050e0:	b083      	sub	sp, #12
 80050e2:	af00      	add	r7, sp, #0
 80050e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80050e6:	bf00      	nop
 80050e8:	370c      	adds	r7, #12
 80050ea:	46bd      	mov	sp, r7
 80050ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f0:	4770      	bx	lr
	...

080050f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b085      	sub	sp, #20
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
 80050fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	4a40      	ldr	r2, [pc, #256]	; (8005208 <TIM_Base_SetConfig+0x114>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d013      	beq.n	8005134 <TIM_Base_SetConfig+0x40>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005112:	d00f      	beq.n	8005134 <TIM_Base_SetConfig+0x40>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	4a3d      	ldr	r2, [pc, #244]	; (800520c <TIM_Base_SetConfig+0x118>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d00b      	beq.n	8005134 <TIM_Base_SetConfig+0x40>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a3c      	ldr	r2, [pc, #240]	; (8005210 <TIM_Base_SetConfig+0x11c>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d007      	beq.n	8005134 <TIM_Base_SetConfig+0x40>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4a3b      	ldr	r2, [pc, #236]	; (8005214 <TIM_Base_SetConfig+0x120>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d003      	beq.n	8005134 <TIM_Base_SetConfig+0x40>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	4a3a      	ldr	r2, [pc, #232]	; (8005218 <TIM_Base_SetConfig+0x124>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d108      	bne.n	8005146 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800513a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	68fa      	ldr	r2, [r7, #12]
 8005142:	4313      	orrs	r3, r2
 8005144:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a2f      	ldr	r2, [pc, #188]	; (8005208 <TIM_Base_SetConfig+0x114>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d02b      	beq.n	80051a6 <TIM_Base_SetConfig+0xb2>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005154:	d027      	beq.n	80051a6 <TIM_Base_SetConfig+0xb2>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	4a2c      	ldr	r2, [pc, #176]	; (800520c <TIM_Base_SetConfig+0x118>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d023      	beq.n	80051a6 <TIM_Base_SetConfig+0xb2>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	4a2b      	ldr	r2, [pc, #172]	; (8005210 <TIM_Base_SetConfig+0x11c>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d01f      	beq.n	80051a6 <TIM_Base_SetConfig+0xb2>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	4a2a      	ldr	r2, [pc, #168]	; (8005214 <TIM_Base_SetConfig+0x120>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d01b      	beq.n	80051a6 <TIM_Base_SetConfig+0xb2>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	4a29      	ldr	r2, [pc, #164]	; (8005218 <TIM_Base_SetConfig+0x124>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d017      	beq.n	80051a6 <TIM_Base_SetConfig+0xb2>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	4a28      	ldr	r2, [pc, #160]	; (800521c <TIM_Base_SetConfig+0x128>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d013      	beq.n	80051a6 <TIM_Base_SetConfig+0xb2>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	4a27      	ldr	r2, [pc, #156]	; (8005220 <TIM_Base_SetConfig+0x12c>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d00f      	beq.n	80051a6 <TIM_Base_SetConfig+0xb2>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4a26      	ldr	r2, [pc, #152]	; (8005224 <TIM_Base_SetConfig+0x130>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d00b      	beq.n	80051a6 <TIM_Base_SetConfig+0xb2>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a25      	ldr	r2, [pc, #148]	; (8005228 <TIM_Base_SetConfig+0x134>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d007      	beq.n	80051a6 <TIM_Base_SetConfig+0xb2>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4a24      	ldr	r2, [pc, #144]	; (800522c <TIM_Base_SetConfig+0x138>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d003      	beq.n	80051a6 <TIM_Base_SetConfig+0xb2>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	4a23      	ldr	r2, [pc, #140]	; (8005230 <TIM_Base_SetConfig+0x13c>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d108      	bne.n	80051b8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	68fa      	ldr	r2, [r7, #12]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	695b      	ldr	r3, [r3, #20]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	689a      	ldr	r2, [r3, #8]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	4a0a      	ldr	r2, [pc, #40]	; (8005208 <TIM_Base_SetConfig+0x114>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d003      	beq.n	80051ec <TIM_Base_SetConfig+0xf8>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	4a0c      	ldr	r2, [pc, #48]	; (8005218 <TIM_Base_SetConfig+0x124>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d103      	bne.n	80051f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	691a      	ldr	r2, [r3, #16]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2201      	movs	r2, #1
 80051f8:	615a      	str	r2, [r3, #20]
}
 80051fa:	bf00      	nop
 80051fc:	3714      	adds	r7, #20
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr
 8005206:	bf00      	nop
 8005208:	40010000 	.word	0x40010000
 800520c:	40000400 	.word	0x40000400
 8005210:	40000800 	.word	0x40000800
 8005214:	40000c00 	.word	0x40000c00
 8005218:	40010400 	.word	0x40010400
 800521c:	40014000 	.word	0x40014000
 8005220:	40014400 	.word	0x40014400
 8005224:	40014800 	.word	0x40014800
 8005228:	40001800 	.word	0x40001800
 800522c:	40001c00 	.word	0x40001c00
 8005230:	40002000 	.word	0x40002000

08005234 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005234:	b480      	push	{r7}
 8005236:	b087      	sub	sp, #28
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a1b      	ldr	r3, [r3, #32]
 8005242:	f023 0201 	bic.w	r2, r3, #1
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a1b      	ldr	r3, [r3, #32]
 800524e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	699b      	ldr	r3, [r3, #24]
 800525a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005262:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f023 0303 	bic.w	r3, r3, #3
 800526a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	68fa      	ldr	r2, [r7, #12]
 8005272:	4313      	orrs	r3, r2
 8005274:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	f023 0302 	bic.w	r3, r3, #2
 800527c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	697a      	ldr	r2, [r7, #20]
 8005284:	4313      	orrs	r3, r2
 8005286:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	4a20      	ldr	r2, [pc, #128]	; (800530c <TIM_OC1_SetConfig+0xd8>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d003      	beq.n	8005298 <TIM_OC1_SetConfig+0x64>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	4a1f      	ldr	r2, [pc, #124]	; (8005310 <TIM_OC1_SetConfig+0xdc>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d10c      	bne.n	80052b2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	f023 0308 	bic.w	r3, r3, #8
 800529e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	68db      	ldr	r3, [r3, #12]
 80052a4:	697a      	ldr	r2, [r7, #20]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	f023 0304 	bic.w	r3, r3, #4
 80052b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	4a15      	ldr	r2, [pc, #84]	; (800530c <TIM_OC1_SetConfig+0xd8>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d003      	beq.n	80052c2 <TIM_OC1_SetConfig+0x8e>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	4a14      	ldr	r2, [pc, #80]	; (8005310 <TIM_OC1_SetConfig+0xdc>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d111      	bne.n	80052e6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80052d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	695b      	ldr	r3, [r3, #20]
 80052d6:	693a      	ldr	r2, [r7, #16]
 80052d8:	4313      	orrs	r3, r2
 80052da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	699b      	ldr	r3, [r3, #24]
 80052e0:	693a      	ldr	r2, [r7, #16]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	693a      	ldr	r2, [r7, #16]
 80052ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	68fa      	ldr	r2, [r7, #12]
 80052f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	685a      	ldr	r2, [r3, #4]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	697a      	ldr	r2, [r7, #20]
 80052fe:	621a      	str	r2, [r3, #32]
}
 8005300:	bf00      	nop
 8005302:	371c      	adds	r7, #28
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr
 800530c:	40010000 	.word	0x40010000
 8005310:	40010400 	.word	0x40010400

08005314 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005314:	b480      	push	{r7}
 8005316:	b087      	sub	sp, #28
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a1b      	ldr	r3, [r3, #32]
 8005322:	f023 0210 	bic.w	r2, r3, #16
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6a1b      	ldr	r3, [r3, #32]
 800532e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	699b      	ldr	r3, [r3, #24]
 800533a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005342:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800534a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	021b      	lsls	r3, r3, #8
 8005352:	68fa      	ldr	r2, [r7, #12]
 8005354:	4313      	orrs	r3, r2
 8005356:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	f023 0320 	bic.w	r3, r3, #32
 800535e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	011b      	lsls	r3, r3, #4
 8005366:	697a      	ldr	r2, [r7, #20]
 8005368:	4313      	orrs	r3, r2
 800536a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4a22      	ldr	r2, [pc, #136]	; (80053f8 <TIM_OC2_SetConfig+0xe4>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d003      	beq.n	800537c <TIM_OC2_SetConfig+0x68>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	4a21      	ldr	r2, [pc, #132]	; (80053fc <TIM_OC2_SetConfig+0xe8>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d10d      	bne.n	8005398 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005382:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	011b      	lsls	r3, r3, #4
 800538a:	697a      	ldr	r2, [r7, #20]
 800538c:	4313      	orrs	r3, r2
 800538e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005396:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	4a17      	ldr	r2, [pc, #92]	; (80053f8 <TIM_OC2_SetConfig+0xe4>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d003      	beq.n	80053a8 <TIM_OC2_SetConfig+0x94>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	4a16      	ldr	r2, [pc, #88]	; (80053fc <TIM_OC2_SetConfig+0xe8>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d113      	bne.n	80053d0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80053a8:	693b      	ldr	r3, [r7, #16]
 80053aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80053ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80053b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	695b      	ldr	r3, [r3, #20]
 80053bc:	009b      	lsls	r3, r3, #2
 80053be:	693a      	ldr	r2, [r7, #16]
 80053c0:	4313      	orrs	r3, r2
 80053c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	699b      	ldr	r3, [r3, #24]
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	693a      	ldr	r2, [r7, #16]
 80053cc:	4313      	orrs	r3, r2
 80053ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	693a      	ldr	r2, [r7, #16]
 80053d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	68fa      	ldr	r2, [r7, #12]
 80053da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	685a      	ldr	r2, [r3, #4]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	697a      	ldr	r2, [r7, #20]
 80053e8:	621a      	str	r2, [r3, #32]
}
 80053ea:	bf00      	nop
 80053ec:	371c      	adds	r7, #28
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr
 80053f6:	bf00      	nop
 80053f8:	40010000 	.word	0x40010000
 80053fc:	40010400 	.word	0x40010400

08005400 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005400:	b480      	push	{r7}
 8005402:	b087      	sub	sp, #28
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6a1b      	ldr	r3, [r3, #32]
 800540e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6a1b      	ldr	r3, [r3, #32]
 800541a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	69db      	ldr	r3, [r3, #28]
 8005426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800542e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	f023 0303 	bic.w	r3, r3, #3
 8005436:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	68fa      	ldr	r2, [r7, #12]
 800543e:	4313      	orrs	r3, r2
 8005440:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005448:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	021b      	lsls	r3, r3, #8
 8005450:	697a      	ldr	r2, [r7, #20]
 8005452:	4313      	orrs	r3, r2
 8005454:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a21      	ldr	r2, [pc, #132]	; (80054e0 <TIM_OC3_SetConfig+0xe0>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d003      	beq.n	8005466 <TIM_OC3_SetConfig+0x66>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a20      	ldr	r2, [pc, #128]	; (80054e4 <TIM_OC3_SetConfig+0xe4>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d10d      	bne.n	8005482 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800546c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	68db      	ldr	r3, [r3, #12]
 8005472:	021b      	lsls	r3, r3, #8
 8005474:	697a      	ldr	r2, [r7, #20]
 8005476:	4313      	orrs	r3, r2
 8005478:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005480:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	4a16      	ldr	r2, [pc, #88]	; (80054e0 <TIM_OC3_SetConfig+0xe0>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d003      	beq.n	8005492 <TIM_OC3_SetConfig+0x92>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	4a15      	ldr	r2, [pc, #84]	; (80054e4 <TIM_OC3_SetConfig+0xe4>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d113      	bne.n	80054ba <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005498:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80054a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	695b      	ldr	r3, [r3, #20]
 80054a6:	011b      	lsls	r3, r3, #4
 80054a8:	693a      	ldr	r2, [r7, #16]
 80054aa:	4313      	orrs	r3, r2
 80054ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	699b      	ldr	r3, [r3, #24]
 80054b2:	011b      	lsls	r3, r3, #4
 80054b4:	693a      	ldr	r2, [r7, #16]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	693a      	ldr	r2, [r7, #16]
 80054be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	68fa      	ldr	r2, [r7, #12]
 80054c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	685a      	ldr	r2, [r3, #4]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	697a      	ldr	r2, [r7, #20]
 80054d2:	621a      	str	r2, [r3, #32]
}
 80054d4:	bf00      	nop
 80054d6:	371c      	adds	r7, #28
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr
 80054e0:	40010000 	.word	0x40010000
 80054e4:	40010400 	.word	0x40010400

080054e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b087      	sub	sp, #28
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6a1b      	ldr	r3, [r3, #32]
 80054f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6a1b      	ldr	r3, [r3, #32]
 8005502:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	69db      	ldr	r3, [r3, #28]
 800550e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800551e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	021b      	lsls	r3, r3, #8
 8005526:	68fa      	ldr	r2, [r7, #12]
 8005528:	4313      	orrs	r3, r2
 800552a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005532:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	689b      	ldr	r3, [r3, #8]
 8005538:	031b      	lsls	r3, r3, #12
 800553a:	693a      	ldr	r2, [r7, #16]
 800553c:	4313      	orrs	r3, r2
 800553e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	4a12      	ldr	r2, [pc, #72]	; (800558c <TIM_OC4_SetConfig+0xa4>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d003      	beq.n	8005550 <TIM_OC4_SetConfig+0x68>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	4a11      	ldr	r2, [pc, #68]	; (8005590 <TIM_OC4_SetConfig+0xa8>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d109      	bne.n	8005564 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005556:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	695b      	ldr	r3, [r3, #20]
 800555c:	019b      	lsls	r3, r3, #6
 800555e:	697a      	ldr	r2, [r7, #20]
 8005560:	4313      	orrs	r3, r2
 8005562:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	68fa      	ldr	r2, [r7, #12]
 800556e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	685a      	ldr	r2, [r3, #4]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	693a      	ldr	r2, [r7, #16]
 800557c:	621a      	str	r2, [r3, #32]
}
 800557e:	bf00      	nop
 8005580:	371c      	adds	r7, #28
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr
 800558a:	bf00      	nop
 800558c:	40010000 	.word	0x40010000
 8005590:	40010400 	.word	0x40010400

08005594 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005594:	b480      	push	{r7}
 8005596:	b087      	sub	sp, #28
 8005598:	af00      	add	r7, sp, #0
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	60b9      	str	r1, [r7, #8]
 800559e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6a1b      	ldr	r3, [r3, #32]
 80055a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6a1b      	ldr	r3, [r3, #32]
 80055aa:	f023 0201 	bic.w	r2, r3, #1
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	699b      	ldr	r3, [r3, #24]
 80055b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80055be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	011b      	lsls	r3, r3, #4
 80055c4:	693a      	ldr	r2, [r7, #16]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	f023 030a 	bic.w	r3, r3, #10
 80055d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80055d2:	697a      	ldr	r2, [r7, #20]
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	693a      	ldr	r2, [r7, #16]
 80055de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	697a      	ldr	r2, [r7, #20]
 80055e4:	621a      	str	r2, [r3, #32]
}
 80055e6:	bf00      	nop
 80055e8:	371c      	adds	r7, #28
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr

080055f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055f2:	b480      	push	{r7}
 80055f4:	b087      	sub	sp, #28
 80055f6:	af00      	add	r7, sp, #0
 80055f8:	60f8      	str	r0, [r7, #12]
 80055fa:	60b9      	str	r1, [r7, #8]
 80055fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6a1b      	ldr	r3, [r3, #32]
 8005602:	f023 0210 	bic.w	r2, r3, #16
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	699b      	ldr	r3, [r3, #24]
 800560e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	6a1b      	ldr	r3, [r3, #32]
 8005614:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800561c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	031b      	lsls	r3, r3, #12
 8005622:	697a      	ldr	r2, [r7, #20]
 8005624:	4313      	orrs	r3, r2
 8005626:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800562e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	011b      	lsls	r3, r3, #4
 8005634:	693a      	ldr	r2, [r7, #16]
 8005636:	4313      	orrs	r3, r2
 8005638:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	697a      	ldr	r2, [r7, #20]
 800563e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	693a      	ldr	r2, [r7, #16]
 8005644:	621a      	str	r2, [r3, #32]
}
 8005646:	bf00      	nop
 8005648:	371c      	adds	r7, #28
 800564a:	46bd      	mov	sp, r7
 800564c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005650:	4770      	bx	lr

08005652 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005652:	b480      	push	{r7}
 8005654:	b085      	sub	sp, #20
 8005656:	af00      	add	r7, sp, #0
 8005658:	6078      	str	r0, [r7, #4]
 800565a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005668:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800566a:	683a      	ldr	r2, [r7, #0]
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	4313      	orrs	r3, r2
 8005670:	f043 0307 	orr.w	r3, r3, #7
 8005674:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	68fa      	ldr	r2, [r7, #12]
 800567a:	609a      	str	r2, [r3, #8]
}
 800567c:	bf00      	nop
 800567e:	3714      	adds	r7, #20
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005688:	b480      	push	{r7}
 800568a:	b087      	sub	sp, #28
 800568c:	af00      	add	r7, sp, #0
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	60b9      	str	r1, [r7, #8]
 8005692:	607a      	str	r2, [r7, #4]
 8005694:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80056a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	021a      	lsls	r2, r3, #8
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	431a      	orrs	r2, r3
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	697a      	ldr	r2, [r7, #20]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	697a      	ldr	r2, [r7, #20]
 80056ba:	609a      	str	r2, [r3, #8]
}
 80056bc:	bf00      	nop
 80056be:	371c      	adds	r7, #28
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr

080056c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b085      	sub	sp, #20
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056d8:	2b01      	cmp	r3, #1
 80056da:	d101      	bne.n	80056e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80056dc:	2302      	movs	r3, #2
 80056de:	e05a      	b.n	8005796 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2201      	movs	r2, #1
 80056e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2202      	movs	r2, #2
 80056ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005706:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	68fa      	ldr	r2, [r7, #12]
 800570e:	4313      	orrs	r3, r2
 8005710:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	68fa      	ldr	r2, [r7, #12]
 8005718:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a21      	ldr	r2, [pc, #132]	; (80057a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d022      	beq.n	800576a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800572c:	d01d      	beq.n	800576a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a1d      	ldr	r2, [pc, #116]	; (80057a8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d018      	beq.n	800576a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a1b      	ldr	r2, [pc, #108]	; (80057ac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d013      	beq.n	800576a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a1a      	ldr	r2, [pc, #104]	; (80057b0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d00e      	beq.n	800576a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a18      	ldr	r2, [pc, #96]	; (80057b4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d009      	beq.n	800576a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a17      	ldr	r2, [pc, #92]	; (80057b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d004      	beq.n	800576a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a15      	ldr	r2, [pc, #84]	; (80057bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d10c      	bne.n	8005784 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005770:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	68ba      	ldr	r2, [r7, #8]
 8005778:	4313      	orrs	r3, r2
 800577a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68ba      	ldr	r2, [r7, #8]
 8005782:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2200      	movs	r2, #0
 8005790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	3714      	adds	r7, #20
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr
 80057a2:	bf00      	nop
 80057a4:	40010000 	.word	0x40010000
 80057a8:	40000400 	.word	0x40000400
 80057ac:	40000800 	.word	0x40000800
 80057b0:	40000c00 	.word	0x40000c00
 80057b4:	40010400 	.word	0x40010400
 80057b8:	40014000 	.word	0x40014000
 80057bc:	40001800 	.word	0x40001800

080057c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b083      	sub	sp, #12
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80057c8:	bf00      	nop
 80057ca:	370c      	adds	r7, #12
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr

080057d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b083      	sub	sp, #12
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80057dc:	bf00      	nop
 80057de:	370c      	adds	r7, #12
 80057e0:	46bd      	mov	sp, r7
 80057e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e6:	4770      	bx	lr

080057e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b082      	sub	sp, #8
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d101      	bne.n	80057fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e03f      	b.n	800587a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005800:	b2db      	uxtb	r3, r3
 8005802:	2b00      	cmp	r3, #0
 8005804:	d106      	bne.n	8005814 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f7fc fc6a 	bl	80020e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2224      	movs	r2, #36	; 0x24
 8005818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	68da      	ldr	r2, [r3, #12]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800582a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800582c:	6878      	ldr	r0, [r7, #4]
 800582e:	f000 f929 	bl	8005a84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	691a      	ldr	r2, [r3, #16]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005840:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	695a      	ldr	r2, [r3, #20]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005850:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	68da      	ldr	r2, [r3, #12]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005860:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2200      	movs	r2, #0
 8005866:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2220      	movs	r2, #32
 800586c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2220      	movs	r2, #32
 8005874:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005878:	2300      	movs	r3, #0
}
 800587a:	4618      	mov	r0, r3
 800587c:	3708      	adds	r7, #8
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}

08005882 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005882:	b580      	push	{r7, lr}
 8005884:	b08a      	sub	sp, #40	; 0x28
 8005886:	af02      	add	r7, sp, #8
 8005888:	60f8      	str	r0, [r7, #12]
 800588a:	60b9      	str	r1, [r7, #8]
 800588c:	603b      	str	r3, [r7, #0]
 800588e:	4613      	mov	r3, r2
 8005890:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005892:	2300      	movs	r3, #0
 8005894:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800589c:	b2db      	uxtb	r3, r3
 800589e:	2b20      	cmp	r3, #32
 80058a0:	d17c      	bne.n	800599c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d002      	beq.n	80058ae <HAL_UART_Transmit+0x2c>
 80058a8:	88fb      	ldrh	r3, [r7, #6]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d101      	bne.n	80058b2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	e075      	b.n	800599e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d101      	bne.n	80058c0 <HAL_UART_Transmit+0x3e>
 80058bc:	2302      	movs	r3, #2
 80058be:	e06e      	b.n	800599e <HAL_UART_Transmit+0x11c>
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2201      	movs	r2, #1
 80058c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2200      	movs	r2, #0
 80058cc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2221      	movs	r2, #33	; 0x21
 80058d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80058d6:	f7fc fdeb 	bl	80024b0 <HAL_GetTick>
 80058da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	88fa      	ldrh	r2, [r7, #6]
 80058e0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	88fa      	ldrh	r2, [r7, #6]
 80058e6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058f0:	d108      	bne.n	8005904 <HAL_UART_Transmit+0x82>
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	691b      	ldr	r3, [r3, #16]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d104      	bne.n	8005904 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80058fa:	2300      	movs	r3, #0
 80058fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	61bb      	str	r3, [r7, #24]
 8005902:	e003      	b.n	800590c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005908:	2300      	movs	r3, #0
 800590a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2200      	movs	r2, #0
 8005910:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005914:	e02a      	b.n	800596c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	9300      	str	r3, [sp, #0]
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	2200      	movs	r2, #0
 800591e:	2180      	movs	r1, #128	; 0x80
 8005920:	68f8      	ldr	r0, [r7, #12]
 8005922:	f000 f840 	bl	80059a6 <UART_WaitOnFlagUntilTimeout>
 8005926:	4603      	mov	r3, r0
 8005928:	2b00      	cmp	r3, #0
 800592a:	d001      	beq.n	8005930 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800592c:	2303      	movs	r3, #3
 800592e:	e036      	b.n	800599e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005930:	69fb      	ldr	r3, [r7, #28]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d10b      	bne.n	800594e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005936:	69bb      	ldr	r3, [r7, #24]
 8005938:	881b      	ldrh	r3, [r3, #0]
 800593a:	461a      	mov	r2, r3
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005944:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	3302      	adds	r3, #2
 800594a:	61bb      	str	r3, [r7, #24]
 800594c:	e007      	b.n	800595e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800594e:	69fb      	ldr	r3, [r7, #28]
 8005950:	781a      	ldrb	r2, [r3, #0]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	3301      	adds	r3, #1
 800595c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005962:	b29b      	uxth	r3, r3
 8005964:	3b01      	subs	r3, #1
 8005966:	b29a      	uxth	r2, r3
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005970:	b29b      	uxth	r3, r3
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1cf      	bne.n	8005916 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	9300      	str	r3, [sp, #0]
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	2200      	movs	r2, #0
 800597e:	2140      	movs	r1, #64	; 0x40
 8005980:	68f8      	ldr	r0, [r7, #12]
 8005982:	f000 f810 	bl	80059a6 <UART_WaitOnFlagUntilTimeout>
 8005986:	4603      	mov	r3, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d001      	beq.n	8005990 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800598c:	2303      	movs	r3, #3
 800598e:	e006      	b.n	800599e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2220      	movs	r2, #32
 8005994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005998:	2300      	movs	r3, #0
 800599a:	e000      	b.n	800599e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800599c:	2302      	movs	r3, #2
  }
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3720      	adds	r7, #32
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}

080059a6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80059a6:	b580      	push	{r7, lr}
 80059a8:	b090      	sub	sp, #64	; 0x40
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	60f8      	str	r0, [r7, #12]
 80059ae:	60b9      	str	r1, [r7, #8]
 80059b0:	603b      	str	r3, [r7, #0]
 80059b2:	4613      	mov	r3, r2
 80059b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059b6:	e050      	b.n	8005a5a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059be:	d04c      	beq.n	8005a5a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80059c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d007      	beq.n	80059d6 <UART_WaitOnFlagUntilTimeout+0x30>
 80059c6:	f7fc fd73 	bl	80024b0 <HAL_GetTick>
 80059ca:	4602      	mov	r2, r0
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	1ad3      	subs	r3, r2, r3
 80059d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80059d2:	429a      	cmp	r2, r3
 80059d4:	d241      	bcs.n	8005a5a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	330c      	adds	r3, #12
 80059dc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059e0:	e853 3f00 	ldrex	r3, [r3]
 80059e4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80059ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	330c      	adds	r3, #12
 80059f4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80059f6:	637a      	str	r2, [r7, #52]	; 0x34
 80059f8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059fa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80059fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059fe:	e841 2300 	strex	r3, r2, [r1]
 8005a02:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d1e5      	bne.n	80059d6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	3314      	adds	r3, #20
 8005a10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	e853 3f00 	ldrex	r3, [r3]
 8005a18:	613b      	str	r3, [r7, #16]
   return(result);
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	f023 0301 	bic.w	r3, r3, #1
 8005a20:	63bb      	str	r3, [r7, #56]	; 0x38
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	3314      	adds	r3, #20
 8005a28:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a2a:	623a      	str	r2, [r7, #32]
 8005a2c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a2e:	69f9      	ldr	r1, [r7, #28]
 8005a30:	6a3a      	ldr	r2, [r7, #32]
 8005a32:	e841 2300 	strex	r3, r2, [r1]
 8005a36:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a38:	69bb      	ldr	r3, [r7, #24]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d1e5      	bne.n	8005a0a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2220      	movs	r2, #32
 8005a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2220      	movs	r2, #32
 8005a4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2200      	movs	r2, #0
 8005a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005a56:	2303      	movs	r3, #3
 8005a58:	e00f      	b.n	8005a7a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	4013      	ands	r3, r2
 8005a64:	68ba      	ldr	r2, [r7, #8]
 8005a66:	429a      	cmp	r2, r3
 8005a68:	bf0c      	ite	eq
 8005a6a:	2301      	moveq	r3, #1
 8005a6c:	2300      	movne	r3, #0
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	461a      	mov	r2, r3
 8005a72:	79fb      	ldrb	r3, [r7, #7]
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d09f      	beq.n	80059b8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005a78:	2300      	movs	r3, #0
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	3740      	adds	r7, #64	; 0x40
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}
	...

08005a84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a88:	b0c0      	sub	sp, #256	; 0x100
 8005a8a:	af00      	add	r7, sp, #0
 8005a8c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	691b      	ldr	r3, [r3, #16]
 8005a98:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aa0:	68d9      	ldr	r1, [r3, #12]
 8005aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	ea40 0301 	orr.w	r3, r0, r1
 8005aac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005aae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ab2:	689a      	ldr	r2, [r3, #8]
 8005ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ab8:	691b      	ldr	r3, [r3, #16]
 8005aba:	431a      	orrs	r2, r3
 8005abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ac0:	695b      	ldr	r3, [r3, #20]
 8005ac2:	431a      	orrs	r2, r3
 8005ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ac8:	69db      	ldr	r3, [r3, #28]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	68db      	ldr	r3, [r3, #12]
 8005ad8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005adc:	f021 010c 	bic.w	r1, r1, #12
 8005ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005aea:	430b      	orrs	r3, r1
 8005aec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005aee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	695b      	ldr	r3, [r3, #20]
 8005af6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005afa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005afe:	6999      	ldr	r1, [r3, #24]
 8005b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	ea40 0301 	orr.w	r3, r0, r1
 8005b0a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	4b8f      	ldr	r3, [pc, #572]	; (8005d50 <UART_SetConfig+0x2cc>)
 8005b14:	429a      	cmp	r2, r3
 8005b16:	d005      	beq.n	8005b24 <UART_SetConfig+0xa0>
 8005b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	4b8d      	ldr	r3, [pc, #564]	; (8005d54 <UART_SetConfig+0x2d0>)
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d104      	bne.n	8005b2e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b24:	f7fe fefc 	bl	8004920 <HAL_RCC_GetPCLK2Freq>
 8005b28:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005b2c:	e003      	b.n	8005b36 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b2e:	f7fe fee3 	bl	80048f8 <HAL_RCC_GetPCLK1Freq>
 8005b32:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b3a:	69db      	ldr	r3, [r3, #28]
 8005b3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b40:	f040 810c 	bne.w	8005d5c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005b44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b48:	2200      	movs	r2, #0
 8005b4a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005b4e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005b52:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005b56:	4622      	mov	r2, r4
 8005b58:	462b      	mov	r3, r5
 8005b5a:	1891      	adds	r1, r2, r2
 8005b5c:	65b9      	str	r1, [r7, #88]	; 0x58
 8005b5e:	415b      	adcs	r3, r3
 8005b60:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005b62:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005b66:	4621      	mov	r1, r4
 8005b68:	eb12 0801 	adds.w	r8, r2, r1
 8005b6c:	4629      	mov	r1, r5
 8005b6e:	eb43 0901 	adc.w	r9, r3, r1
 8005b72:	f04f 0200 	mov.w	r2, #0
 8005b76:	f04f 0300 	mov.w	r3, #0
 8005b7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b86:	4690      	mov	r8, r2
 8005b88:	4699      	mov	r9, r3
 8005b8a:	4623      	mov	r3, r4
 8005b8c:	eb18 0303 	adds.w	r3, r8, r3
 8005b90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005b94:	462b      	mov	r3, r5
 8005b96:	eb49 0303 	adc.w	r3, r9, r3
 8005b9a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005b9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005baa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005bae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005bb2:	460b      	mov	r3, r1
 8005bb4:	18db      	adds	r3, r3, r3
 8005bb6:	653b      	str	r3, [r7, #80]	; 0x50
 8005bb8:	4613      	mov	r3, r2
 8005bba:	eb42 0303 	adc.w	r3, r2, r3
 8005bbe:	657b      	str	r3, [r7, #84]	; 0x54
 8005bc0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005bc4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005bc8:	f7fb f84e 	bl	8000c68 <__aeabi_uldivmod>
 8005bcc:	4602      	mov	r2, r0
 8005bce:	460b      	mov	r3, r1
 8005bd0:	4b61      	ldr	r3, [pc, #388]	; (8005d58 <UART_SetConfig+0x2d4>)
 8005bd2:	fba3 2302 	umull	r2, r3, r3, r2
 8005bd6:	095b      	lsrs	r3, r3, #5
 8005bd8:	011c      	lsls	r4, r3, #4
 8005bda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005bde:	2200      	movs	r2, #0
 8005be0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005be4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005be8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005bec:	4642      	mov	r2, r8
 8005bee:	464b      	mov	r3, r9
 8005bf0:	1891      	adds	r1, r2, r2
 8005bf2:	64b9      	str	r1, [r7, #72]	; 0x48
 8005bf4:	415b      	adcs	r3, r3
 8005bf6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005bf8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005bfc:	4641      	mov	r1, r8
 8005bfe:	eb12 0a01 	adds.w	sl, r2, r1
 8005c02:	4649      	mov	r1, r9
 8005c04:	eb43 0b01 	adc.w	fp, r3, r1
 8005c08:	f04f 0200 	mov.w	r2, #0
 8005c0c:	f04f 0300 	mov.w	r3, #0
 8005c10:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005c14:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005c18:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c1c:	4692      	mov	sl, r2
 8005c1e:	469b      	mov	fp, r3
 8005c20:	4643      	mov	r3, r8
 8005c22:	eb1a 0303 	adds.w	r3, sl, r3
 8005c26:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005c2a:	464b      	mov	r3, r9
 8005c2c:	eb4b 0303 	adc.w	r3, fp, r3
 8005c30:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005c40:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005c44:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005c48:	460b      	mov	r3, r1
 8005c4a:	18db      	adds	r3, r3, r3
 8005c4c:	643b      	str	r3, [r7, #64]	; 0x40
 8005c4e:	4613      	mov	r3, r2
 8005c50:	eb42 0303 	adc.w	r3, r2, r3
 8005c54:	647b      	str	r3, [r7, #68]	; 0x44
 8005c56:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005c5a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005c5e:	f7fb f803 	bl	8000c68 <__aeabi_uldivmod>
 8005c62:	4602      	mov	r2, r0
 8005c64:	460b      	mov	r3, r1
 8005c66:	4611      	mov	r1, r2
 8005c68:	4b3b      	ldr	r3, [pc, #236]	; (8005d58 <UART_SetConfig+0x2d4>)
 8005c6a:	fba3 2301 	umull	r2, r3, r3, r1
 8005c6e:	095b      	lsrs	r3, r3, #5
 8005c70:	2264      	movs	r2, #100	; 0x64
 8005c72:	fb02 f303 	mul.w	r3, r2, r3
 8005c76:	1acb      	subs	r3, r1, r3
 8005c78:	00db      	lsls	r3, r3, #3
 8005c7a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005c7e:	4b36      	ldr	r3, [pc, #216]	; (8005d58 <UART_SetConfig+0x2d4>)
 8005c80:	fba3 2302 	umull	r2, r3, r3, r2
 8005c84:	095b      	lsrs	r3, r3, #5
 8005c86:	005b      	lsls	r3, r3, #1
 8005c88:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005c8c:	441c      	add	r4, r3
 8005c8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c92:	2200      	movs	r2, #0
 8005c94:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005c98:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005c9c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005ca0:	4642      	mov	r2, r8
 8005ca2:	464b      	mov	r3, r9
 8005ca4:	1891      	adds	r1, r2, r2
 8005ca6:	63b9      	str	r1, [r7, #56]	; 0x38
 8005ca8:	415b      	adcs	r3, r3
 8005caa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005cac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005cb0:	4641      	mov	r1, r8
 8005cb2:	1851      	adds	r1, r2, r1
 8005cb4:	6339      	str	r1, [r7, #48]	; 0x30
 8005cb6:	4649      	mov	r1, r9
 8005cb8:	414b      	adcs	r3, r1
 8005cba:	637b      	str	r3, [r7, #52]	; 0x34
 8005cbc:	f04f 0200 	mov.w	r2, #0
 8005cc0:	f04f 0300 	mov.w	r3, #0
 8005cc4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005cc8:	4659      	mov	r1, fp
 8005cca:	00cb      	lsls	r3, r1, #3
 8005ccc:	4651      	mov	r1, sl
 8005cce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005cd2:	4651      	mov	r1, sl
 8005cd4:	00ca      	lsls	r2, r1, #3
 8005cd6:	4610      	mov	r0, r2
 8005cd8:	4619      	mov	r1, r3
 8005cda:	4603      	mov	r3, r0
 8005cdc:	4642      	mov	r2, r8
 8005cde:	189b      	adds	r3, r3, r2
 8005ce0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005ce4:	464b      	mov	r3, r9
 8005ce6:	460a      	mov	r2, r1
 8005ce8:	eb42 0303 	adc.w	r3, r2, r3
 8005cec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005cfc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005d00:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005d04:	460b      	mov	r3, r1
 8005d06:	18db      	adds	r3, r3, r3
 8005d08:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d0a:	4613      	mov	r3, r2
 8005d0c:	eb42 0303 	adc.w	r3, r2, r3
 8005d10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d12:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005d16:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005d1a:	f7fa ffa5 	bl	8000c68 <__aeabi_uldivmod>
 8005d1e:	4602      	mov	r2, r0
 8005d20:	460b      	mov	r3, r1
 8005d22:	4b0d      	ldr	r3, [pc, #52]	; (8005d58 <UART_SetConfig+0x2d4>)
 8005d24:	fba3 1302 	umull	r1, r3, r3, r2
 8005d28:	095b      	lsrs	r3, r3, #5
 8005d2a:	2164      	movs	r1, #100	; 0x64
 8005d2c:	fb01 f303 	mul.w	r3, r1, r3
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	00db      	lsls	r3, r3, #3
 8005d34:	3332      	adds	r3, #50	; 0x32
 8005d36:	4a08      	ldr	r2, [pc, #32]	; (8005d58 <UART_SetConfig+0x2d4>)
 8005d38:	fba2 2303 	umull	r2, r3, r2, r3
 8005d3c:	095b      	lsrs	r3, r3, #5
 8005d3e:	f003 0207 	and.w	r2, r3, #7
 8005d42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4422      	add	r2, r4
 8005d4a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005d4c:	e105      	b.n	8005f5a <UART_SetConfig+0x4d6>
 8005d4e:	bf00      	nop
 8005d50:	40011000 	.word	0x40011000
 8005d54:	40011400 	.word	0x40011400
 8005d58:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d60:	2200      	movs	r2, #0
 8005d62:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005d66:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005d6a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005d6e:	4642      	mov	r2, r8
 8005d70:	464b      	mov	r3, r9
 8005d72:	1891      	adds	r1, r2, r2
 8005d74:	6239      	str	r1, [r7, #32]
 8005d76:	415b      	adcs	r3, r3
 8005d78:	627b      	str	r3, [r7, #36]	; 0x24
 8005d7a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d7e:	4641      	mov	r1, r8
 8005d80:	1854      	adds	r4, r2, r1
 8005d82:	4649      	mov	r1, r9
 8005d84:	eb43 0501 	adc.w	r5, r3, r1
 8005d88:	f04f 0200 	mov.w	r2, #0
 8005d8c:	f04f 0300 	mov.w	r3, #0
 8005d90:	00eb      	lsls	r3, r5, #3
 8005d92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d96:	00e2      	lsls	r2, r4, #3
 8005d98:	4614      	mov	r4, r2
 8005d9a:	461d      	mov	r5, r3
 8005d9c:	4643      	mov	r3, r8
 8005d9e:	18e3      	adds	r3, r4, r3
 8005da0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005da4:	464b      	mov	r3, r9
 8005da6:	eb45 0303 	adc.w	r3, r5, r3
 8005daa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005dae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005dba:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005dbe:	f04f 0200 	mov.w	r2, #0
 8005dc2:	f04f 0300 	mov.w	r3, #0
 8005dc6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005dca:	4629      	mov	r1, r5
 8005dcc:	008b      	lsls	r3, r1, #2
 8005dce:	4621      	mov	r1, r4
 8005dd0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005dd4:	4621      	mov	r1, r4
 8005dd6:	008a      	lsls	r2, r1, #2
 8005dd8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005ddc:	f7fa ff44 	bl	8000c68 <__aeabi_uldivmod>
 8005de0:	4602      	mov	r2, r0
 8005de2:	460b      	mov	r3, r1
 8005de4:	4b60      	ldr	r3, [pc, #384]	; (8005f68 <UART_SetConfig+0x4e4>)
 8005de6:	fba3 2302 	umull	r2, r3, r3, r2
 8005dea:	095b      	lsrs	r3, r3, #5
 8005dec:	011c      	lsls	r4, r3, #4
 8005dee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005df2:	2200      	movs	r2, #0
 8005df4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005df8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005dfc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005e00:	4642      	mov	r2, r8
 8005e02:	464b      	mov	r3, r9
 8005e04:	1891      	adds	r1, r2, r2
 8005e06:	61b9      	str	r1, [r7, #24]
 8005e08:	415b      	adcs	r3, r3
 8005e0a:	61fb      	str	r3, [r7, #28]
 8005e0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e10:	4641      	mov	r1, r8
 8005e12:	1851      	adds	r1, r2, r1
 8005e14:	6139      	str	r1, [r7, #16]
 8005e16:	4649      	mov	r1, r9
 8005e18:	414b      	adcs	r3, r1
 8005e1a:	617b      	str	r3, [r7, #20]
 8005e1c:	f04f 0200 	mov.w	r2, #0
 8005e20:	f04f 0300 	mov.w	r3, #0
 8005e24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e28:	4659      	mov	r1, fp
 8005e2a:	00cb      	lsls	r3, r1, #3
 8005e2c:	4651      	mov	r1, sl
 8005e2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e32:	4651      	mov	r1, sl
 8005e34:	00ca      	lsls	r2, r1, #3
 8005e36:	4610      	mov	r0, r2
 8005e38:	4619      	mov	r1, r3
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	4642      	mov	r2, r8
 8005e3e:	189b      	adds	r3, r3, r2
 8005e40:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005e44:	464b      	mov	r3, r9
 8005e46:	460a      	mov	r2, r1
 8005e48:	eb42 0303 	adc.w	r3, r2, r3
 8005e4c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	2200      	movs	r2, #0
 8005e58:	67bb      	str	r3, [r7, #120]	; 0x78
 8005e5a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005e5c:	f04f 0200 	mov.w	r2, #0
 8005e60:	f04f 0300 	mov.w	r3, #0
 8005e64:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005e68:	4649      	mov	r1, r9
 8005e6a:	008b      	lsls	r3, r1, #2
 8005e6c:	4641      	mov	r1, r8
 8005e6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e72:	4641      	mov	r1, r8
 8005e74:	008a      	lsls	r2, r1, #2
 8005e76:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005e7a:	f7fa fef5 	bl	8000c68 <__aeabi_uldivmod>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	460b      	mov	r3, r1
 8005e82:	4b39      	ldr	r3, [pc, #228]	; (8005f68 <UART_SetConfig+0x4e4>)
 8005e84:	fba3 1302 	umull	r1, r3, r3, r2
 8005e88:	095b      	lsrs	r3, r3, #5
 8005e8a:	2164      	movs	r1, #100	; 0x64
 8005e8c:	fb01 f303 	mul.w	r3, r1, r3
 8005e90:	1ad3      	subs	r3, r2, r3
 8005e92:	011b      	lsls	r3, r3, #4
 8005e94:	3332      	adds	r3, #50	; 0x32
 8005e96:	4a34      	ldr	r2, [pc, #208]	; (8005f68 <UART_SetConfig+0x4e4>)
 8005e98:	fba2 2303 	umull	r2, r3, r2, r3
 8005e9c:	095b      	lsrs	r3, r3, #5
 8005e9e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ea2:	441c      	add	r4, r3
 8005ea4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	673b      	str	r3, [r7, #112]	; 0x70
 8005eac:	677a      	str	r2, [r7, #116]	; 0x74
 8005eae:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005eb2:	4642      	mov	r2, r8
 8005eb4:	464b      	mov	r3, r9
 8005eb6:	1891      	adds	r1, r2, r2
 8005eb8:	60b9      	str	r1, [r7, #8]
 8005eba:	415b      	adcs	r3, r3
 8005ebc:	60fb      	str	r3, [r7, #12]
 8005ebe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ec2:	4641      	mov	r1, r8
 8005ec4:	1851      	adds	r1, r2, r1
 8005ec6:	6039      	str	r1, [r7, #0]
 8005ec8:	4649      	mov	r1, r9
 8005eca:	414b      	adcs	r3, r1
 8005ecc:	607b      	str	r3, [r7, #4]
 8005ece:	f04f 0200 	mov.w	r2, #0
 8005ed2:	f04f 0300 	mov.w	r3, #0
 8005ed6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005eda:	4659      	mov	r1, fp
 8005edc:	00cb      	lsls	r3, r1, #3
 8005ede:	4651      	mov	r1, sl
 8005ee0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ee4:	4651      	mov	r1, sl
 8005ee6:	00ca      	lsls	r2, r1, #3
 8005ee8:	4610      	mov	r0, r2
 8005eea:	4619      	mov	r1, r3
 8005eec:	4603      	mov	r3, r0
 8005eee:	4642      	mov	r2, r8
 8005ef0:	189b      	adds	r3, r3, r2
 8005ef2:	66bb      	str	r3, [r7, #104]	; 0x68
 8005ef4:	464b      	mov	r3, r9
 8005ef6:	460a      	mov	r2, r1
 8005ef8:	eb42 0303 	adc.w	r3, r2, r3
 8005efc:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005efe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	663b      	str	r3, [r7, #96]	; 0x60
 8005f08:	667a      	str	r2, [r7, #100]	; 0x64
 8005f0a:	f04f 0200 	mov.w	r2, #0
 8005f0e:	f04f 0300 	mov.w	r3, #0
 8005f12:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005f16:	4649      	mov	r1, r9
 8005f18:	008b      	lsls	r3, r1, #2
 8005f1a:	4641      	mov	r1, r8
 8005f1c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f20:	4641      	mov	r1, r8
 8005f22:	008a      	lsls	r2, r1, #2
 8005f24:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005f28:	f7fa fe9e 	bl	8000c68 <__aeabi_uldivmod>
 8005f2c:	4602      	mov	r2, r0
 8005f2e:	460b      	mov	r3, r1
 8005f30:	4b0d      	ldr	r3, [pc, #52]	; (8005f68 <UART_SetConfig+0x4e4>)
 8005f32:	fba3 1302 	umull	r1, r3, r3, r2
 8005f36:	095b      	lsrs	r3, r3, #5
 8005f38:	2164      	movs	r1, #100	; 0x64
 8005f3a:	fb01 f303 	mul.w	r3, r1, r3
 8005f3e:	1ad3      	subs	r3, r2, r3
 8005f40:	011b      	lsls	r3, r3, #4
 8005f42:	3332      	adds	r3, #50	; 0x32
 8005f44:	4a08      	ldr	r2, [pc, #32]	; (8005f68 <UART_SetConfig+0x4e4>)
 8005f46:	fba2 2303 	umull	r2, r3, r2, r3
 8005f4a:	095b      	lsrs	r3, r3, #5
 8005f4c:	f003 020f 	and.w	r2, r3, #15
 8005f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4422      	add	r2, r4
 8005f58:	609a      	str	r2, [r3, #8]
}
 8005f5a:	bf00      	nop
 8005f5c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005f60:	46bd      	mov	sp, r7
 8005f62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f66:	bf00      	nop
 8005f68:	51eb851f 	.word	0x51eb851f

08005f6c <__errno>:
 8005f6c:	4b01      	ldr	r3, [pc, #4]	; (8005f74 <__errno+0x8>)
 8005f6e:	6818      	ldr	r0, [r3, #0]
 8005f70:	4770      	bx	lr
 8005f72:	bf00      	nop
 8005f74:	20000010 	.word	0x20000010

08005f78 <__libc_init_array>:
 8005f78:	b570      	push	{r4, r5, r6, lr}
 8005f7a:	4d0d      	ldr	r5, [pc, #52]	; (8005fb0 <__libc_init_array+0x38>)
 8005f7c:	4c0d      	ldr	r4, [pc, #52]	; (8005fb4 <__libc_init_array+0x3c>)
 8005f7e:	1b64      	subs	r4, r4, r5
 8005f80:	10a4      	asrs	r4, r4, #2
 8005f82:	2600      	movs	r6, #0
 8005f84:	42a6      	cmp	r6, r4
 8005f86:	d109      	bne.n	8005f9c <__libc_init_array+0x24>
 8005f88:	4d0b      	ldr	r5, [pc, #44]	; (8005fb8 <__libc_init_array+0x40>)
 8005f8a:	4c0c      	ldr	r4, [pc, #48]	; (8005fbc <__libc_init_array+0x44>)
 8005f8c:	f002 ff04 	bl	8008d98 <_init>
 8005f90:	1b64      	subs	r4, r4, r5
 8005f92:	10a4      	asrs	r4, r4, #2
 8005f94:	2600      	movs	r6, #0
 8005f96:	42a6      	cmp	r6, r4
 8005f98:	d105      	bne.n	8005fa6 <__libc_init_array+0x2e>
 8005f9a:	bd70      	pop	{r4, r5, r6, pc}
 8005f9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fa0:	4798      	blx	r3
 8005fa2:	3601      	adds	r6, #1
 8005fa4:	e7ee      	b.n	8005f84 <__libc_init_array+0xc>
 8005fa6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005faa:	4798      	blx	r3
 8005fac:	3601      	adds	r6, #1
 8005fae:	e7f2      	b.n	8005f96 <__libc_init_array+0x1e>
 8005fb0:	080091fc 	.word	0x080091fc
 8005fb4:	080091fc 	.word	0x080091fc
 8005fb8:	080091fc 	.word	0x080091fc
 8005fbc:	08009200 	.word	0x08009200

08005fc0 <memset>:
 8005fc0:	4402      	add	r2, r0
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d100      	bne.n	8005fca <memset+0xa>
 8005fc8:	4770      	bx	lr
 8005fca:	f803 1b01 	strb.w	r1, [r3], #1
 8005fce:	e7f9      	b.n	8005fc4 <memset+0x4>

08005fd0 <__cvt>:
 8005fd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005fd4:	ec55 4b10 	vmov	r4, r5, d0
 8005fd8:	2d00      	cmp	r5, #0
 8005fda:	460e      	mov	r6, r1
 8005fdc:	4619      	mov	r1, r3
 8005fde:	462b      	mov	r3, r5
 8005fe0:	bfbb      	ittet	lt
 8005fe2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005fe6:	461d      	movlt	r5, r3
 8005fe8:	2300      	movge	r3, #0
 8005fea:	232d      	movlt	r3, #45	; 0x2d
 8005fec:	700b      	strb	r3, [r1, #0]
 8005fee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ff0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005ff4:	4691      	mov	r9, r2
 8005ff6:	f023 0820 	bic.w	r8, r3, #32
 8005ffa:	bfbc      	itt	lt
 8005ffc:	4622      	movlt	r2, r4
 8005ffe:	4614      	movlt	r4, r2
 8006000:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006004:	d005      	beq.n	8006012 <__cvt+0x42>
 8006006:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800600a:	d100      	bne.n	800600e <__cvt+0x3e>
 800600c:	3601      	adds	r6, #1
 800600e:	2102      	movs	r1, #2
 8006010:	e000      	b.n	8006014 <__cvt+0x44>
 8006012:	2103      	movs	r1, #3
 8006014:	ab03      	add	r3, sp, #12
 8006016:	9301      	str	r3, [sp, #4]
 8006018:	ab02      	add	r3, sp, #8
 800601a:	9300      	str	r3, [sp, #0]
 800601c:	ec45 4b10 	vmov	d0, r4, r5
 8006020:	4653      	mov	r3, sl
 8006022:	4632      	mov	r2, r6
 8006024:	f000 fcec 	bl	8006a00 <_dtoa_r>
 8006028:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800602c:	4607      	mov	r7, r0
 800602e:	d102      	bne.n	8006036 <__cvt+0x66>
 8006030:	f019 0f01 	tst.w	r9, #1
 8006034:	d022      	beq.n	800607c <__cvt+0xac>
 8006036:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800603a:	eb07 0906 	add.w	r9, r7, r6
 800603e:	d110      	bne.n	8006062 <__cvt+0x92>
 8006040:	783b      	ldrb	r3, [r7, #0]
 8006042:	2b30      	cmp	r3, #48	; 0x30
 8006044:	d10a      	bne.n	800605c <__cvt+0x8c>
 8006046:	2200      	movs	r2, #0
 8006048:	2300      	movs	r3, #0
 800604a:	4620      	mov	r0, r4
 800604c:	4629      	mov	r1, r5
 800604e:	f7fa fd4b 	bl	8000ae8 <__aeabi_dcmpeq>
 8006052:	b918      	cbnz	r0, 800605c <__cvt+0x8c>
 8006054:	f1c6 0601 	rsb	r6, r6, #1
 8006058:	f8ca 6000 	str.w	r6, [sl]
 800605c:	f8da 3000 	ldr.w	r3, [sl]
 8006060:	4499      	add	r9, r3
 8006062:	2200      	movs	r2, #0
 8006064:	2300      	movs	r3, #0
 8006066:	4620      	mov	r0, r4
 8006068:	4629      	mov	r1, r5
 800606a:	f7fa fd3d 	bl	8000ae8 <__aeabi_dcmpeq>
 800606e:	b108      	cbz	r0, 8006074 <__cvt+0xa4>
 8006070:	f8cd 900c 	str.w	r9, [sp, #12]
 8006074:	2230      	movs	r2, #48	; 0x30
 8006076:	9b03      	ldr	r3, [sp, #12]
 8006078:	454b      	cmp	r3, r9
 800607a:	d307      	bcc.n	800608c <__cvt+0xbc>
 800607c:	9b03      	ldr	r3, [sp, #12]
 800607e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006080:	1bdb      	subs	r3, r3, r7
 8006082:	4638      	mov	r0, r7
 8006084:	6013      	str	r3, [r2, #0]
 8006086:	b004      	add	sp, #16
 8006088:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800608c:	1c59      	adds	r1, r3, #1
 800608e:	9103      	str	r1, [sp, #12]
 8006090:	701a      	strb	r2, [r3, #0]
 8006092:	e7f0      	b.n	8006076 <__cvt+0xa6>

08006094 <__exponent>:
 8006094:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006096:	4603      	mov	r3, r0
 8006098:	2900      	cmp	r1, #0
 800609a:	bfb8      	it	lt
 800609c:	4249      	neglt	r1, r1
 800609e:	f803 2b02 	strb.w	r2, [r3], #2
 80060a2:	bfb4      	ite	lt
 80060a4:	222d      	movlt	r2, #45	; 0x2d
 80060a6:	222b      	movge	r2, #43	; 0x2b
 80060a8:	2909      	cmp	r1, #9
 80060aa:	7042      	strb	r2, [r0, #1]
 80060ac:	dd2a      	ble.n	8006104 <__exponent+0x70>
 80060ae:	f10d 0407 	add.w	r4, sp, #7
 80060b2:	46a4      	mov	ip, r4
 80060b4:	270a      	movs	r7, #10
 80060b6:	46a6      	mov	lr, r4
 80060b8:	460a      	mov	r2, r1
 80060ba:	fb91 f6f7 	sdiv	r6, r1, r7
 80060be:	fb07 1516 	mls	r5, r7, r6, r1
 80060c2:	3530      	adds	r5, #48	; 0x30
 80060c4:	2a63      	cmp	r2, #99	; 0x63
 80060c6:	f104 34ff 	add.w	r4, r4, #4294967295
 80060ca:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80060ce:	4631      	mov	r1, r6
 80060d0:	dcf1      	bgt.n	80060b6 <__exponent+0x22>
 80060d2:	3130      	adds	r1, #48	; 0x30
 80060d4:	f1ae 0502 	sub.w	r5, lr, #2
 80060d8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80060dc:	1c44      	adds	r4, r0, #1
 80060de:	4629      	mov	r1, r5
 80060e0:	4561      	cmp	r1, ip
 80060e2:	d30a      	bcc.n	80060fa <__exponent+0x66>
 80060e4:	f10d 0209 	add.w	r2, sp, #9
 80060e8:	eba2 020e 	sub.w	r2, r2, lr
 80060ec:	4565      	cmp	r5, ip
 80060ee:	bf88      	it	hi
 80060f0:	2200      	movhi	r2, #0
 80060f2:	4413      	add	r3, r2
 80060f4:	1a18      	subs	r0, r3, r0
 80060f6:	b003      	add	sp, #12
 80060f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80060fe:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006102:	e7ed      	b.n	80060e0 <__exponent+0x4c>
 8006104:	2330      	movs	r3, #48	; 0x30
 8006106:	3130      	adds	r1, #48	; 0x30
 8006108:	7083      	strb	r3, [r0, #2]
 800610a:	70c1      	strb	r1, [r0, #3]
 800610c:	1d03      	adds	r3, r0, #4
 800610e:	e7f1      	b.n	80060f4 <__exponent+0x60>

08006110 <_printf_float>:
 8006110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006114:	ed2d 8b02 	vpush	{d8}
 8006118:	b08d      	sub	sp, #52	; 0x34
 800611a:	460c      	mov	r4, r1
 800611c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006120:	4616      	mov	r6, r2
 8006122:	461f      	mov	r7, r3
 8006124:	4605      	mov	r5, r0
 8006126:	f001 fa59 	bl	80075dc <_localeconv_r>
 800612a:	f8d0 a000 	ldr.w	sl, [r0]
 800612e:	4650      	mov	r0, sl
 8006130:	f7fa f85e 	bl	80001f0 <strlen>
 8006134:	2300      	movs	r3, #0
 8006136:	930a      	str	r3, [sp, #40]	; 0x28
 8006138:	6823      	ldr	r3, [r4, #0]
 800613a:	9305      	str	r3, [sp, #20]
 800613c:	f8d8 3000 	ldr.w	r3, [r8]
 8006140:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006144:	3307      	adds	r3, #7
 8006146:	f023 0307 	bic.w	r3, r3, #7
 800614a:	f103 0208 	add.w	r2, r3, #8
 800614e:	f8c8 2000 	str.w	r2, [r8]
 8006152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006156:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800615a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800615e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006162:	9307      	str	r3, [sp, #28]
 8006164:	f8cd 8018 	str.w	r8, [sp, #24]
 8006168:	ee08 0a10 	vmov	s16, r0
 800616c:	4b9f      	ldr	r3, [pc, #636]	; (80063ec <_printf_float+0x2dc>)
 800616e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006172:	f04f 32ff 	mov.w	r2, #4294967295
 8006176:	f7fa fce9 	bl	8000b4c <__aeabi_dcmpun>
 800617a:	bb88      	cbnz	r0, 80061e0 <_printf_float+0xd0>
 800617c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006180:	4b9a      	ldr	r3, [pc, #616]	; (80063ec <_printf_float+0x2dc>)
 8006182:	f04f 32ff 	mov.w	r2, #4294967295
 8006186:	f7fa fcc3 	bl	8000b10 <__aeabi_dcmple>
 800618a:	bb48      	cbnz	r0, 80061e0 <_printf_float+0xd0>
 800618c:	2200      	movs	r2, #0
 800618e:	2300      	movs	r3, #0
 8006190:	4640      	mov	r0, r8
 8006192:	4649      	mov	r1, r9
 8006194:	f7fa fcb2 	bl	8000afc <__aeabi_dcmplt>
 8006198:	b110      	cbz	r0, 80061a0 <_printf_float+0x90>
 800619a:	232d      	movs	r3, #45	; 0x2d
 800619c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061a0:	4b93      	ldr	r3, [pc, #588]	; (80063f0 <_printf_float+0x2e0>)
 80061a2:	4894      	ldr	r0, [pc, #592]	; (80063f4 <_printf_float+0x2e4>)
 80061a4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80061a8:	bf94      	ite	ls
 80061aa:	4698      	movls	r8, r3
 80061ac:	4680      	movhi	r8, r0
 80061ae:	2303      	movs	r3, #3
 80061b0:	6123      	str	r3, [r4, #16]
 80061b2:	9b05      	ldr	r3, [sp, #20]
 80061b4:	f023 0204 	bic.w	r2, r3, #4
 80061b8:	6022      	str	r2, [r4, #0]
 80061ba:	f04f 0900 	mov.w	r9, #0
 80061be:	9700      	str	r7, [sp, #0]
 80061c0:	4633      	mov	r3, r6
 80061c2:	aa0b      	add	r2, sp, #44	; 0x2c
 80061c4:	4621      	mov	r1, r4
 80061c6:	4628      	mov	r0, r5
 80061c8:	f000 f9d8 	bl	800657c <_printf_common>
 80061cc:	3001      	adds	r0, #1
 80061ce:	f040 8090 	bne.w	80062f2 <_printf_float+0x1e2>
 80061d2:	f04f 30ff 	mov.w	r0, #4294967295
 80061d6:	b00d      	add	sp, #52	; 0x34
 80061d8:	ecbd 8b02 	vpop	{d8}
 80061dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061e0:	4642      	mov	r2, r8
 80061e2:	464b      	mov	r3, r9
 80061e4:	4640      	mov	r0, r8
 80061e6:	4649      	mov	r1, r9
 80061e8:	f7fa fcb0 	bl	8000b4c <__aeabi_dcmpun>
 80061ec:	b140      	cbz	r0, 8006200 <_printf_float+0xf0>
 80061ee:	464b      	mov	r3, r9
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	bfbc      	itt	lt
 80061f4:	232d      	movlt	r3, #45	; 0x2d
 80061f6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80061fa:	487f      	ldr	r0, [pc, #508]	; (80063f8 <_printf_float+0x2e8>)
 80061fc:	4b7f      	ldr	r3, [pc, #508]	; (80063fc <_printf_float+0x2ec>)
 80061fe:	e7d1      	b.n	80061a4 <_printf_float+0x94>
 8006200:	6863      	ldr	r3, [r4, #4]
 8006202:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006206:	9206      	str	r2, [sp, #24]
 8006208:	1c5a      	adds	r2, r3, #1
 800620a:	d13f      	bne.n	800628c <_printf_float+0x17c>
 800620c:	2306      	movs	r3, #6
 800620e:	6063      	str	r3, [r4, #4]
 8006210:	9b05      	ldr	r3, [sp, #20]
 8006212:	6861      	ldr	r1, [r4, #4]
 8006214:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006218:	2300      	movs	r3, #0
 800621a:	9303      	str	r3, [sp, #12]
 800621c:	ab0a      	add	r3, sp, #40	; 0x28
 800621e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006222:	ab09      	add	r3, sp, #36	; 0x24
 8006224:	ec49 8b10 	vmov	d0, r8, r9
 8006228:	9300      	str	r3, [sp, #0]
 800622a:	6022      	str	r2, [r4, #0]
 800622c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006230:	4628      	mov	r0, r5
 8006232:	f7ff fecd 	bl	8005fd0 <__cvt>
 8006236:	9b06      	ldr	r3, [sp, #24]
 8006238:	9909      	ldr	r1, [sp, #36]	; 0x24
 800623a:	2b47      	cmp	r3, #71	; 0x47
 800623c:	4680      	mov	r8, r0
 800623e:	d108      	bne.n	8006252 <_printf_float+0x142>
 8006240:	1cc8      	adds	r0, r1, #3
 8006242:	db02      	blt.n	800624a <_printf_float+0x13a>
 8006244:	6863      	ldr	r3, [r4, #4]
 8006246:	4299      	cmp	r1, r3
 8006248:	dd41      	ble.n	80062ce <_printf_float+0x1be>
 800624a:	f1ab 0b02 	sub.w	fp, fp, #2
 800624e:	fa5f fb8b 	uxtb.w	fp, fp
 8006252:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006256:	d820      	bhi.n	800629a <_printf_float+0x18a>
 8006258:	3901      	subs	r1, #1
 800625a:	465a      	mov	r2, fp
 800625c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006260:	9109      	str	r1, [sp, #36]	; 0x24
 8006262:	f7ff ff17 	bl	8006094 <__exponent>
 8006266:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006268:	1813      	adds	r3, r2, r0
 800626a:	2a01      	cmp	r2, #1
 800626c:	4681      	mov	r9, r0
 800626e:	6123      	str	r3, [r4, #16]
 8006270:	dc02      	bgt.n	8006278 <_printf_float+0x168>
 8006272:	6822      	ldr	r2, [r4, #0]
 8006274:	07d2      	lsls	r2, r2, #31
 8006276:	d501      	bpl.n	800627c <_printf_float+0x16c>
 8006278:	3301      	adds	r3, #1
 800627a:	6123      	str	r3, [r4, #16]
 800627c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006280:	2b00      	cmp	r3, #0
 8006282:	d09c      	beq.n	80061be <_printf_float+0xae>
 8006284:	232d      	movs	r3, #45	; 0x2d
 8006286:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800628a:	e798      	b.n	80061be <_printf_float+0xae>
 800628c:	9a06      	ldr	r2, [sp, #24]
 800628e:	2a47      	cmp	r2, #71	; 0x47
 8006290:	d1be      	bne.n	8006210 <_printf_float+0x100>
 8006292:	2b00      	cmp	r3, #0
 8006294:	d1bc      	bne.n	8006210 <_printf_float+0x100>
 8006296:	2301      	movs	r3, #1
 8006298:	e7b9      	b.n	800620e <_printf_float+0xfe>
 800629a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800629e:	d118      	bne.n	80062d2 <_printf_float+0x1c2>
 80062a0:	2900      	cmp	r1, #0
 80062a2:	6863      	ldr	r3, [r4, #4]
 80062a4:	dd0b      	ble.n	80062be <_printf_float+0x1ae>
 80062a6:	6121      	str	r1, [r4, #16]
 80062a8:	b913      	cbnz	r3, 80062b0 <_printf_float+0x1a0>
 80062aa:	6822      	ldr	r2, [r4, #0]
 80062ac:	07d0      	lsls	r0, r2, #31
 80062ae:	d502      	bpl.n	80062b6 <_printf_float+0x1a6>
 80062b0:	3301      	adds	r3, #1
 80062b2:	440b      	add	r3, r1
 80062b4:	6123      	str	r3, [r4, #16]
 80062b6:	65a1      	str	r1, [r4, #88]	; 0x58
 80062b8:	f04f 0900 	mov.w	r9, #0
 80062bc:	e7de      	b.n	800627c <_printf_float+0x16c>
 80062be:	b913      	cbnz	r3, 80062c6 <_printf_float+0x1b6>
 80062c0:	6822      	ldr	r2, [r4, #0]
 80062c2:	07d2      	lsls	r2, r2, #31
 80062c4:	d501      	bpl.n	80062ca <_printf_float+0x1ba>
 80062c6:	3302      	adds	r3, #2
 80062c8:	e7f4      	b.n	80062b4 <_printf_float+0x1a4>
 80062ca:	2301      	movs	r3, #1
 80062cc:	e7f2      	b.n	80062b4 <_printf_float+0x1a4>
 80062ce:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80062d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062d4:	4299      	cmp	r1, r3
 80062d6:	db05      	blt.n	80062e4 <_printf_float+0x1d4>
 80062d8:	6823      	ldr	r3, [r4, #0]
 80062da:	6121      	str	r1, [r4, #16]
 80062dc:	07d8      	lsls	r0, r3, #31
 80062de:	d5ea      	bpl.n	80062b6 <_printf_float+0x1a6>
 80062e0:	1c4b      	adds	r3, r1, #1
 80062e2:	e7e7      	b.n	80062b4 <_printf_float+0x1a4>
 80062e4:	2900      	cmp	r1, #0
 80062e6:	bfd4      	ite	le
 80062e8:	f1c1 0202 	rsble	r2, r1, #2
 80062ec:	2201      	movgt	r2, #1
 80062ee:	4413      	add	r3, r2
 80062f0:	e7e0      	b.n	80062b4 <_printf_float+0x1a4>
 80062f2:	6823      	ldr	r3, [r4, #0]
 80062f4:	055a      	lsls	r2, r3, #21
 80062f6:	d407      	bmi.n	8006308 <_printf_float+0x1f8>
 80062f8:	6923      	ldr	r3, [r4, #16]
 80062fa:	4642      	mov	r2, r8
 80062fc:	4631      	mov	r1, r6
 80062fe:	4628      	mov	r0, r5
 8006300:	47b8      	blx	r7
 8006302:	3001      	adds	r0, #1
 8006304:	d12c      	bne.n	8006360 <_printf_float+0x250>
 8006306:	e764      	b.n	80061d2 <_printf_float+0xc2>
 8006308:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800630c:	f240 80e0 	bls.w	80064d0 <_printf_float+0x3c0>
 8006310:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006314:	2200      	movs	r2, #0
 8006316:	2300      	movs	r3, #0
 8006318:	f7fa fbe6 	bl	8000ae8 <__aeabi_dcmpeq>
 800631c:	2800      	cmp	r0, #0
 800631e:	d034      	beq.n	800638a <_printf_float+0x27a>
 8006320:	4a37      	ldr	r2, [pc, #220]	; (8006400 <_printf_float+0x2f0>)
 8006322:	2301      	movs	r3, #1
 8006324:	4631      	mov	r1, r6
 8006326:	4628      	mov	r0, r5
 8006328:	47b8      	blx	r7
 800632a:	3001      	adds	r0, #1
 800632c:	f43f af51 	beq.w	80061d2 <_printf_float+0xc2>
 8006330:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006334:	429a      	cmp	r2, r3
 8006336:	db02      	blt.n	800633e <_printf_float+0x22e>
 8006338:	6823      	ldr	r3, [r4, #0]
 800633a:	07d8      	lsls	r0, r3, #31
 800633c:	d510      	bpl.n	8006360 <_printf_float+0x250>
 800633e:	ee18 3a10 	vmov	r3, s16
 8006342:	4652      	mov	r2, sl
 8006344:	4631      	mov	r1, r6
 8006346:	4628      	mov	r0, r5
 8006348:	47b8      	blx	r7
 800634a:	3001      	adds	r0, #1
 800634c:	f43f af41 	beq.w	80061d2 <_printf_float+0xc2>
 8006350:	f04f 0800 	mov.w	r8, #0
 8006354:	f104 091a 	add.w	r9, r4, #26
 8006358:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800635a:	3b01      	subs	r3, #1
 800635c:	4543      	cmp	r3, r8
 800635e:	dc09      	bgt.n	8006374 <_printf_float+0x264>
 8006360:	6823      	ldr	r3, [r4, #0]
 8006362:	079b      	lsls	r3, r3, #30
 8006364:	f100 8105 	bmi.w	8006572 <_printf_float+0x462>
 8006368:	68e0      	ldr	r0, [r4, #12]
 800636a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800636c:	4298      	cmp	r0, r3
 800636e:	bfb8      	it	lt
 8006370:	4618      	movlt	r0, r3
 8006372:	e730      	b.n	80061d6 <_printf_float+0xc6>
 8006374:	2301      	movs	r3, #1
 8006376:	464a      	mov	r2, r9
 8006378:	4631      	mov	r1, r6
 800637a:	4628      	mov	r0, r5
 800637c:	47b8      	blx	r7
 800637e:	3001      	adds	r0, #1
 8006380:	f43f af27 	beq.w	80061d2 <_printf_float+0xc2>
 8006384:	f108 0801 	add.w	r8, r8, #1
 8006388:	e7e6      	b.n	8006358 <_printf_float+0x248>
 800638a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800638c:	2b00      	cmp	r3, #0
 800638e:	dc39      	bgt.n	8006404 <_printf_float+0x2f4>
 8006390:	4a1b      	ldr	r2, [pc, #108]	; (8006400 <_printf_float+0x2f0>)
 8006392:	2301      	movs	r3, #1
 8006394:	4631      	mov	r1, r6
 8006396:	4628      	mov	r0, r5
 8006398:	47b8      	blx	r7
 800639a:	3001      	adds	r0, #1
 800639c:	f43f af19 	beq.w	80061d2 <_printf_float+0xc2>
 80063a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063a4:	4313      	orrs	r3, r2
 80063a6:	d102      	bne.n	80063ae <_printf_float+0x29e>
 80063a8:	6823      	ldr	r3, [r4, #0]
 80063aa:	07d9      	lsls	r1, r3, #31
 80063ac:	d5d8      	bpl.n	8006360 <_printf_float+0x250>
 80063ae:	ee18 3a10 	vmov	r3, s16
 80063b2:	4652      	mov	r2, sl
 80063b4:	4631      	mov	r1, r6
 80063b6:	4628      	mov	r0, r5
 80063b8:	47b8      	blx	r7
 80063ba:	3001      	adds	r0, #1
 80063bc:	f43f af09 	beq.w	80061d2 <_printf_float+0xc2>
 80063c0:	f04f 0900 	mov.w	r9, #0
 80063c4:	f104 0a1a 	add.w	sl, r4, #26
 80063c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063ca:	425b      	negs	r3, r3
 80063cc:	454b      	cmp	r3, r9
 80063ce:	dc01      	bgt.n	80063d4 <_printf_float+0x2c4>
 80063d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063d2:	e792      	b.n	80062fa <_printf_float+0x1ea>
 80063d4:	2301      	movs	r3, #1
 80063d6:	4652      	mov	r2, sl
 80063d8:	4631      	mov	r1, r6
 80063da:	4628      	mov	r0, r5
 80063dc:	47b8      	blx	r7
 80063de:	3001      	adds	r0, #1
 80063e0:	f43f aef7 	beq.w	80061d2 <_printf_float+0xc2>
 80063e4:	f109 0901 	add.w	r9, r9, #1
 80063e8:	e7ee      	b.n	80063c8 <_printf_float+0x2b8>
 80063ea:	bf00      	nop
 80063ec:	7fefffff 	.word	0x7fefffff
 80063f0:	08008e20 	.word	0x08008e20
 80063f4:	08008e24 	.word	0x08008e24
 80063f8:	08008e2c 	.word	0x08008e2c
 80063fc:	08008e28 	.word	0x08008e28
 8006400:	08008e30 	.word	0x08008e30
 8006404:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006406:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006408:	429a      	cmp	r2, r3
 800640a:	bfa8      	it	ge
 800640c:	461a      	movge	r2, r3
 800640e:	2a00      	cmp	r2, #0
 8006410:	4691      	mov	r9, r2
 8006412:	dc37      	bgt.n	8006484 <_printf_float+0x374>
 8006414:	f04f 0b00 	mov.w	fp, #0
 8006418:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800641c:	f104 021a 	add.w	r2, r4, #26
 8006420:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006422:	9305      	str	r3, [sp, #20]
 8006424:	eba3 0309 	sub.w	r3, r3, r9
 8006428:	455b      	cmp	r3, fp
 800642a:	dc33      	bgt.n	8006494 <_printf_float+0x384>
 800642c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006430:	429a      	cmp	r2, r3
 8006432:	db3b      	blt.n	80064ac <_printf_float+0x39c>
 8006434:	6823      	ldr	r3, [r4, #0]
 8006436:	07da      	lsls	r2, r3, #31
 8006438:	d438      	bmi.n	80064ac <_printf_float+0x39c>
 800643a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800643c:	9a05      	ldr	r2, [sp, #20]
 800643e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006440:	1a9a      	subs	r2, r3, r2
 8006442:	eba3 0901 	sub.w	r9, r3, r1
 8006446:	4591      	cmp	r9, r2
 8006448:	bfa8      	it	ge
 800644a:	4691      	movge	r9, r2
 800644c:	f1b9 0f00 	cmp.w	r9, #0
 8006450:	dc35      	bgt.n	80064be <_printf_float+0x3ae>
 8006452:	f04f 0800 	mov.w	r8, #0
 8006456:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800645a:	f104 0a1a 	add.w	sl, r4, #26
 800645e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006462:	1a9b      	subs	r3, r3, r2
 8006464:	eba3 0309 	sub.w	r3, r3, r9
 8006468:	4543      	cmp	r3, r8
 800646a:	f77f af79 	ble.w	8006360 <_printf_float+0x250>
 800646e:	2301      	movs	r3, #1
 8006470:	4652      	mov	r2, sl
 8006472:	4631      	mov	r1, r6
 8006474:	4628      	mov	r0, r5
 8006476:	47b8      	blx	r7
 8006478:	3001      	adds	r0, #1
 800647a:	f43f aeaa 	beq.w	80061d2 <_printf_float+0xc2>
 800647e:	f108 0801 	add.w	r8, r8, #1
 8006482:	e7ec      	b.n	800645e <_printf_float+0x34e>
 8006484:	4613      	mov	r3, r2
 8006486:	4631      	mov	r1, r6
 8006488:	4642      	mov	r2, r8
 800648a:	4628      	mov	r0, r5
 800648c:	47b8      	blx	r7
 800648e:	3001      	adds	r0, #1
 8006490:	d1c0      	bne.n	8006414 <_printf_float+0x304>
 8006492:	e69e      	b.n	80061d2 <_printf_float+0xc2>
 8006494:	2301      	movs	r3, #1
 8006496:	4631      	mov	r1, r6
 8006498:	4628      	mov	r0, r5
 800649a:	9205      	str	r2, [sp, #20]
 800649c:	47b8      	blx	r7
 800649e:	3001      	adds	r0, #1
 80064a0:	f43f ae97 	beq.w	80061d2 <_printf_float+0xc2>
 80064a4:	9a05      	ldr	r2, [sp, #20]
 80064a6:	f10b 0b01 	add.w	fp, fp, #1
 80064aa:	e7b9      	b.n	8006420 <_printf_float+0x310>
 80064ac:	ee18 3a10 	vmov	r3, s16
 80064b0:	4652      	mov	r2, sl
 80064b2:	4631      	mov	r1, r6
 80064b4:	4628      	mov	r0, r5
 80064b6:	47b8      	blx	r7
 80064b8:	3001      	adds	r0, #1
 80064ba:	d1be      	bne.n	800643a <_printf_float+0x32a>
 80064bc:	e689      	b.n	80061d2 <_printf_float+0xc2>
 80064be:	9a05      	ldr	r2, [sp, #20]
 80064c0:	464b      	mov	r3, r9
 80064c2:	4442      	add	r2, r8
 80064c4:	4631      	mov	r1, r6
 80064c6:	4628      	mov	r0, r5
 80064c8:	47b8      	blx	r7
 80064ca:	3001      	adds	r0, #1
 80064cc:	d1c1      	bne.n	8006452 <_printf_float+0x342>
 80064ce:	e680      	b.n	80061d2 <_printf_float+0xc2>
 80064d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80064d2:	2a01      	cmp	r2, #1
 80064d4:	dc01      	bgt.n	80064da <_printf_float+0x3ca>
 80064d6:	07db      	lsls	r3, r3, #31
 80064d8:	d538      	bpl.n	800654c <_printf_float+0x43c>
 80064da:	2301      	movs	r3, #1
 80064dc:	4642      	mov	r2, r8
 80064de:	4631      	mov	r1, r6
 80064e0:	4628      	mov	r0, r5
 80064e2:	47b8      	blx	r7
 80064e4:	3001      	adds	r0, #1
 80064e6:	f43f ae74 	beq.w	80061d2 <_printf_float+0xc2>
 80064ea:	ee18 3a10 	vmov	r3, s16
 80064ee:	4652      	mov	r2, sl
 80064f0:	4631      	mov	r1, r6
 80064f2:	4628      	mov	r0, r5
 80064f4:	47b8      	blx	r7
 80064f6:	3001      	adds	r0, #1
 80064f8:	f43f ae6b 	beq.w	80061d2 <_printf_float+0xc2>
 80064fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006500:	2200      	movs	r2, #0
 8006502:	2300      	movs	r3, #0
 8006504:	f7fa faf0 	bl	8000ae8 <__aeabi_dcmpeq>
 8006508:	b9d8      	cbnz	r0, 8006542 <_printf_float+0x432>
 800650a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800650c:	f108 0201 	add.w	r2, r8, #1
 8006510:	3b01      	subs	r3, #1
 8006512:	4631      	mov	r1, r6
 8006514:	4628      	mov	r0, r5
 8006516:	47b8      	blx	r7
 8006518:	3001      	adds	r0, #1
 800651a:	d10e      	bne.n	800653a <_printf_float+0x42a>
 800651c:	e659      	b.n	80061d2 <_printf_float+0xc2>
 800651e:	2301      	movs	r3, #1
 8006520:	4652      	mov	r2, sl
 8006522:	4631      	mov	r1, r6
 8006524:	4628      	mov	r0, r5
 8006526:	47b8      	blx	r7
 8006528:	3001      	adds	r0, #1
 800652a:	f43f ae52 	beq.w	80061d2 <_printf_float+0xc2>
 800652e:	f108 0801 	add.w	r8, r8, #1
 8006532:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006534:	3b01      	subs	r3, #1
 8006536:	4543      	cmp	r3, r8
 8006538:	dcf1      	bgt.n	800651e <_printf_float+0x40e>
 800653a:	464b      	mov	r3, r9
 800653c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006540:	e6dc      	b.n	80062fc <_printf_float+0x1ec>
 8006542:	f04f 0800 	mov.w	r8, #0
 8006546:	f104 0a1a 	add.w	sl, r4, #26
 800654a:	e7f2      	b.n	8006532 <_printf_float+0x422>
 800654c:	2301      	movs	r3, #1
 800654e:	4642      	mov	r2, r8
 8006550:	e7df      	b.n	8006512 <_printf_float+0x402>
 8006552:	2301      	movs	r3, #1
 8006554:	464a      	mov	r2, r9
 8006556:	4631      	mov	r1, r6
 8006558:	4628      	mov	r0, r5
 800655a:	47b8      	blx	r7
 800655c:	3001      	adds	r0, #1
 800655e:	f43f ae38 	beq.w	80061d2 <_printf_float+0xc2>
 8006562:	f108 0801 	add.w	r8, r8, #1
 8006566:	68e3      	ldr	r3, [r4, #12]
 8006568:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800656a:	1a5b      	subs	r3, r3, r1
 800656c:	4543      	cmp	r3, r8
 800656e:	dcf0      	bgt.n	8006552 <_printf_float+0x442>
 8006570:	e6fa      	b.n	8006368 <_printf_float+0x258>
 8006572:	f04f 0800 	mov.w	r8, #0
 8006576:	f104 0919 	add.w	r9, r4, #25
 800657a:	e7f4      	b.n	8006566 <_printf_float+0x456>

0800657c <_printf_common>:
 800657c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006580:	4616      	mov	r6, r2
 8006582:	4699      	mov	r9, r3
 8006584:	688a      	ldr	r2, [r1, #8]
 8006586:	690b      	ldr	r3, [r1, #16]
 8006588:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800658c:	4293      	cmp	r3, r2
 800658e:	bfb8      	it	lt
 8006590:	4613      	movlt	r3, r2
 8006592:	6033      	str	r3, [r6, #0]
 8006594:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006598:	4607      	mov	r7, r0
 800659a:	460c      	mov	r4, r1
 800659c:	b10a      	cbz	r2, 80065a2 <_printf_common+0x26>
 800659e:	3301      	adds	r3, #1
 80065a0:	6033      	str	r3, [r6, #0]
 80065a2:	6823      	ldr	r3, [r4, #0]
 80065a4:	0699      	lsls	r1, r3, #26
 80065a6:	bf42      	ittt	mi
 80065a8:	6833      	ldrmi	r3, [r6, #0]
 80065aa:	3302      	addmi	r3, #2
 80065ac:	6033      	strmi	r3, [r6, #0]
 80065ae:	6825      	ldr	r5, [r4, #0]
 80065b0:	f015 0506 	ands.w	r5, r5, #6
 80065b4:	d106      	bne.n	80065c4 <_printf_common+0x48>
 80065b6:	f104 0a19 	add.w	sl, r4, #25
 80065ba:	68e3      	ldr	r3, [r4, #12]
 80065bc:	6832      	ldr	r2, [r6, #0]
 80065be:	1a9b      	subs	r3, r3, r2
 80065c0:	42ab      	cmp	r3, r5
 80065c2:	dc26      	bgt.n	8006612 <_printf_common+0x96>
 80065c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80065c8:	1e13      	subs	r3, r2, #0
 80065ca:	6822      	ldr	r2, [r4, #0]
 80065cc:	bf18      	it	ne
 80065ce:	2301      	movne	r3, #1
 80065d0:	0692      	lsls	r2, r2, #26
 80065d2:	d42b      	bmi.n	800662c <_printf_common+0xb0>
 80065d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80065d8:	4649      	mov	r1, r9
 80065da:	4638      	mov	r0, r7
 80065dc:	47c0      	blx	r8
 80065de:	3001      	adds	r0, #1
 80065e0:	d01e      	beq.n	8006620 <_printf_common+0xa4>
 80065e2:	6823      	ldr	r3, [r4, #0]
 80065e4:	68e5      	ldr	r5, [r4, #12]
 80065e6:	6832      	ldr	r2, [r6, #0]
 80065e8:	f003 0306 	and.w	r3, r3, #6
 80065ec:	2b04      	cmp	r3, #4
 80065ee:	bf08      	it	eq
 80065f0:	1aad      	subeq	r5, r5, r2
 80065f2:	68a3      	ldr	r3, [r4, #8]
 80065f4:	6922      	ldr	r2, [r4, #16]
 80065f6:	bf0c      	ite	eq
 80065f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80065fc:	2500      	movne	r5, #0
 80065fe:	4293      	cmp	r3, r2
 8006600:	bfc4      	itt	gt
 8006602:	1a9b      	subgt	r3, r3, r2
 8006604:	18ed      	addgt	r5, r5, r3
 8006606:	2600      	movs	r6, #0
 8006608:	341a      	adds	r4, #26
 800660a:	42b5      	cmp	r5, r6
 800660c:	d11a      	bne.n	8006644 <_printf_common+0xc8>
 800660e:	2000      	movs	r0, #0
 8006610:	e008      	b.n	8006624 <_printf_common+0xa8>
 8006612:	2301      	movs	r3, #1
 8006614:	4652      	mov	r2, sl
 8006616:	4649      	mov	r1, r9
 8006618:	4638      	mov	r0, r7
 800661a:	47c0      	blx	r8
 800661c:	3001      	adds	r0, #1
 800661e:	d103      	bne.n	8006628 <_printf_common+0xac>
 8006620:	f04f 30ff 	mov.w	r0, #4294967295
 8006624:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006628:	3501      	adds	r5, #1
 800662a:	e7c6      	b.n	80065ba <_printf_common+0x3e>
 800662c:	18e1      	adds	r1, r4, r3
 800662e:	1c5a      	adds	r2, r3, #1
 8006630:	2030      	movs	r0, #48	; 0x30
 8006632:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006636:	4422      	add	r2, r4
 8006638:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800663c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006640:	3302      	adds	r3, #2
 8006642:	e7c7      	b.n	80065d4 <_printf_common+0x58>
 8006644:	2301      	movs	r3, #1
 8006646:	4622      	mov	r2, r4
 8006648:	4649      	mov	r1, r9
 800664a:	4638      	mov	r0, r7
 800664c:	47c0      	blx	r8
 800664e:	3001      	adds	r0, #1
 8006650:	d0e6      	beq.n	8006620 <_printf_common+0xa4>
 8006652:	3601      	adds	r6, #1
 8006654:	e7d9      	b.n	800660a <_printf_common+0x8e>
	...

08006658 <_printf_i>:
 8006658:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800665c:	7e0f      	ldrb	r7, [r1, #24]
 800665e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006660:	2f78      	cmp	r7, #120	; 0x78
 8006662:	4691      	mov	r9, r2
 8006664:	4680      	mov	r8, r0
 8006666:	460c      	mov	r4, r1
 8006668:	469a      	mov	sl, r3
 800666a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800666e:	d807      	bhi.n	8006680 <_printf_i+0x28>
 8006670:	2f62      	cmp	r7, #98	; 0x62
 8006672:	d80a      	bhi.n	800668a <_printf_i+0x32>
 8006674:	2f00      	cmp	r7, #0
 8006676:	f000 80d8 	beq.w	800682a <_printf_i+0x1d2>
 800667a:	2f58      	cmp	r7, #88	; 0x58
 800667c:	f000 80a3 	beq.w	80067c6 <_printf_i+0x16e>
 8006680:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006684:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006688:	e03a      	b.n	8006700 <_printf_i+0xa8>
 800668a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800668e:	2b15      	cmp	r3, #21
 8006690:	d8f6      	bhi.n	8006680 <_printf_i+0x28>
 8006692:	a101      	add	r1, pc, #4	; (adr r1, 8006698 <_printf_i+0x40>)
 8006694:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006698:	080066f1 	.word	0x080066f1
 800669c:	08006705 	.word	0x08006705
 80066a0:	08006681 	.word	0x08006681
 80066a4:	08006681 	.word	0x08006681
 80066a8:	08006681 	.word	0x08006681
 80066ac:	08006681 	.word	0x08006681
 80066b0:	08006705 	.word	0x08006705
 80066b4:	08006681 	.word	0x08006681
 80066b8:	08006681 	.word	0x08006681
 80066bc:	08006681 	.word	0x08006681
 80066c0:	08006681 	.word	0x08006681
 80066c4:	08006811 	.word	0x08006811
 80066c8:	08006735 	.word	0x08006735
 80066cc:	080067f3 	.word	0x080067f3
 80066d0:	08006681 	.word	0x08006681
 80066d4:	08006681 	.word	0x08006681
 80066d8:	08006833 	.word	0x08006833
 80066dc:	08006681 	.word	0x08006681
 80066e0:	08006735 	.word	0x08006735
 80066e4:	08006681 	.word	0x08006681
 80066e8:	08006681 	.word	0x08006681
 80066ec:	080067fb 	.word	0x080067fb
 80066f0:	682b      	ldr	r3, [r5, #0]
 80066f2:	1d1a      	adds	r2, r3, #4
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	602a      	str	r2, [r5, #0]
 80066f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80066fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006700:	2301      	movs	r3, #1
 8006702:	e0a3      	b.n	800684c <_printf_i+0x1f4>
 8006704:	6820      	ldr	r0, [r4, #0]
 8006706:	6829      	ldr	r1, [r5, #0]
 8006708:	0606      	lsls	r6, r0, #24
 800670a:	f101 0304 	add.w	r3, r1, #4
 800670e:	d50a      	bpl.n	8006726 <_printf_i+0xce>
 8006710:	680e      	ldr	r6, [r1, #0]
 8006712:	602b      	str	r3, [r5, #0]
 8006714:	2e00      	cmp	r6, #0
 8006716:	da03      	bge.n	8006720 <_printf_i+0xc8>
 8006718:	232d      	movs	r3, #45	; 0x2d
 800671a:	4276      	negs	r6, r6
 800671c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006720:	485e      	ldr	r0, [pc, #376]	; (800689c <_printf_i+0x244>)
 8006722:	230a      	movs	r3, #10
 8006724:	e019      	b.n	800675a <_printf_i+0x102>
 8006726:	680e      	ldr	r6, [r1, #0]
 8006728:	602b      	str	r3, [r5, #0]
 800672a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800672e:	bf18      	it	ne
 8006730:	b236      	sxthne	r6, r6
 8006732:	e7ef      	b.n	8006714 <_printf_i+0xbc>
 8006734:	682b      	ldr	r3, [r5, #0]
 8006736:	6820      	ldr	r0, [r4, #0]
 8006738:	1d19      	adds	r1, r3, #4
 800673a:	6029      	str	r1, [r5, #0]
 800673c:	0601      	lsls	r1, r0, #24
 800673e:	d501      	bpl.n	8006744 <_printf_i+0xec>
 8006740:	681e      	ldr	r6, [r3, #0]
 8006742:	e002      	b.n	800674a <_printf_i+0xf2>
 8006744:	0646      	lsls	r6, r0, #25
 8006746:	d5fb      	bpl.n	8006740 <_printf_i+0xe8>
 8006748:	881e      	ldrh	r6, [r3, #0]
 800674a:	4854      	ldr	r0, [pc, #336]	; (800689c <_printf_i+0x244>)
 800674c:	2f6f      	cmp	r7, #111	; 0x6f
 800674e:	bf0c      	ite	eq
 8006750:	2308      	moveq	r3, #8
 8006752:	230a      	movne	r3, #10
 8006754:	2100      	movs	r1, #0
 8006756:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800675a:	6865      	ldr	r5, [r4, #4]
 800675c:	60a5      	str	r5, [r4, #8]
 800675e:	2d00      	cmp	r5, #0
 8006760:	bfa2      	ittt	ge
 8006762:	6821      	ldrge	r1, [r4, #0]
 8006764:	f021 0104 	bicge.w	r1, r1, #4
 8006768:	6021      	strge	r1, [r4, #0]
 800676a:	b90e      	cbnz	r6, 8006770 <_printf_i+0x118>
 800676c:	2d00      	cmp	r5, #0
 800676e:	d04d      	beq.n	800680c <_printf_i+0x1b4>
 8006770:	4615      	mov	r5, r2
 8006772:	fbb6 f1f3 	udiv	r1, r6, r3
 8006776:	fb03 6711 	mls	r7, r3, r1, r6
 800677a:	5dc7      	ldrb	r7, [r0, r7]
 800677c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006780:	4637      	mov	r7, r6
 8006782:	42bb      	cmp	r3, r7
 8006784:	460e      	mov	r6, r1
 8006786:	d9f4      	bls.n	8006772 <_printf_i+0x11a>
 8006788:	2b08      	cmp	r3, #8
 800678a:	d10b      	bne.n	80067a4 <_printf_i+0x14c>
 800678c:	6823      	ldr	r3, [r4, #0]
 800678e:	07de      	lsls	r6, r3, #31
 8006790:	d508      	bpl.n	80067a4 <_printf_i+0x14c>
 8006792:	6923      	ldr	r3, [r4, #16]
 8006794:	6861      	ldr	r1, [r4, #4]
 8006796:	4299      	cmp	r1, r3
 8006798:	bfde      	ittt	le
 800679a:	2330      	movle	r3, #48	; 0x30
 800679c:	f805 3c01 	strble.w	r3, [r5, #-1]
 80067a0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80067a4:	1b52      	subs	r2, r2, r5
 80067a6:	6122      	str	r2, [r4, #16]
 80067a8:	f8cd a000 	str.w	sl, [sp]
 80067ac:	464b      	mov	r3, r9
 80067ae:	aa03      	add	r2, sp, #12
 80067b0:	4621      	mov	r1, r4
 80067b2:	4640      	mov	r0, r8
 80067b4:	f7ff fee2 	bl	800657c <_printf_common>
 80067b8:	3001      	adds	r0, #1
 80067ba:	d14c      	bne.n	8006856 <_printf_i+0x1fe>
 80067bc:	f04f 30ff 	mov.w	r0, #4294967295
 80067c0:	b004      	add	sp, #16
 80067c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067c6:	4835      	ldr	r0, [pc, #212]	; (800689c <_printf_i+0x244>)
 80067c8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80067cc:	6829      	ldr	r1, [r5, #0]
 80067ce:	6823      	ldr	r3, [r4, #0]
 80067d0:	f851 6b04 	ldr.w	r6, [r1], #4
 80067d4:	6029      	str	r1, [r5, #0]
 80067d6:	061d      	lsls	r5, r3, #24
 80067d8:	d514      	bpl.n	8006804 <_printf_i+0x1ac>
 80067da:	07df      	lsls	r7, r3, #31
 80067dc:	bf44      	itt	mi
 80067de:	f043 0320 	orrmi.w	r3, r3, #32
 80067e2:	6023      	strmi	r3, [r4, #0]
 80067e4:	b91e      	cbnz	r6, 80067ee <_printf_i+0x196>
 80067e6:	6823      	ldr	r3, [r4, #0]
 80067e8:	f023 0320 	bic.w	r3, r3, #32
 80067ec:	6023      	str	r3, [r4, #0]
 80067ee:	2310      	movs	r3, #16
 80067f0:	e7b0      	b.n	8006754 <_printf_i+0xfc>
 80067f2:	6823      	ldr	r3, [r4, #0]
 80067f4:	f043 0320 	orr.w	r3, r3, #32
 80067f8:	6023      	str	r3, [r4, #0]
 80067fa:	2378      	movs	r3, #120	; 0x78
 80067fc:	4828      	ldr	r0, [pc, #160]	; (80068a0 <_printf_i+0x248>)
 80067fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006802:	e7e3      	b.n	80067cc <_printf_i+0x174>
 8006804:	0659      	lsls	r1, r3, #25
 8006806:	bf48      	it	mi
 8006808:	b2b6      	uxthmi	r6, r6
 800680a:	e7e6      	b.n	80067da <_printf_i+0x182>
 800680c:	4615      	mov	r5, r2
 800680e:	e7bb      	b.n	8006788 <_printf_i+0x130>
 8006810:	682b      	ldr	r3, [r5, #0]
 8006812:	6826      	ldr	r6, [r4, #0]
 8006814:	6961      	ldr	r1, [r4, #20]
 8006816:	1d18      	adds	r0, r3, #4
 8006818:	6028      	str	r0, [r5, #0]
 800681a:	0635      	lsls	r5, r6, #24
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	d501      	bpl.n	8006824 <_printf_i+0x1cc>
 8006820:	6019      	str	r1, [r3, #0]
 8006822:	e002      	b.n	800682a <_printf_i+0x1d2>
 8006824:	0670      	lsls	r0, r6, #25
 8006826:	d5fb      	bpl.n	8006820 <_printf_i+0x1c8>
 8006828:	8019      	strh	r1, [r3, #0]
 800682a:	2300      	movs	r3, #0
 800682c:	6123      	str	r3, [r4, #16]
 800682e:	4615      	mov	r5, r2
 8006830:	e7ba      	b.n	80067a8 <_printf_i+0x150>
 8006832:	682b      	ldr	r3, [r5, #0]
 8006834:	1d1a      	adds	r2, r3, #4
 8006836:	602a      	str	r2, [r5, #0]
 8006838:	681d      	ldr	r5, [r3, #0]
 800683a:	6862      	ldr	r2, [r4, #4]
 800683c:	2100      	movs	r1, #0
 800683e:	4628      	mov	r0, r5
 8006840:	f7f9 fcde 	bl	8000200 <memchr>
 8006844:	b108      	cbz	r0, 800684a <_printf_i+0x1f2>
 8006846:	1b40      	subs	r0, r0, r5
 8006848:	6060      	str	r0, [r4, #4]
 800684a:	6863      	ldr	r3, [r4, #4]
 800684c:	6123      	str	r3, [r4, #16]
 800684e:	2300      	movs	r3, #0
 8006850:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006854:	e7a8      	b.n	80067a8 <_printf_i+0x150>
 8006856:	6923      	ldr	r3, [r4, #16]
 8006858:	462a      	mov	r2, r5
 800685a:	4649      	mov	r1, r9
 800685c:	4640      	mov	r0, r8
 800685e:	47d0      	blx	sl
 8006860:	3001      	adds	r0, #1
 8006862:	d0ab      	beq.n	80067bc <_printf_i+0x164>
 8006864:	6823      	ldr	r3, [r4, #0]
 8006866:	079b      	lsls	r3, r3, #30
 8006868:	d413      	bmi.n	8006892 <_printf_i+0x23a>
 800686a:	68e0      	ldr	r0, [r4, #12]
 800686c:	9b03      	ldr	r3, [sp, #12]
 800686e:	4298      	cmp	r0, r3
 8006870:	bfb8      	it	lt
 8006872:	4618      	movlt	r0, r3
 8006874:	e7a4      	b.n	80067c0 <_printf_i+0x168>
 8006876:	2301      	movs	r3, #1
 8006878:	4632      	mov	r2, r6
 800687a:	4649      	mov	r1, r9
 800687c:	4640      	mov	r0, r8
 800687e:	47d0      	blx	sl
 8006880:	3001      	adds	r0, #1
 8006882:	d09b      	beq.n	80067bc <_printf_i+0x164>
 8006884:	3501      	adds	r5, #1
 8006886:	68e3      	ldr	r3, [r4, #12]
 8006888:	9903      	ldr	r1, [sp, #12]
 800688a:	1a5b      	subs	r3, r3, r1
 800688c:	42ab      	cmp	r3, r5
 800688e:	dcf2      	bgt.n	8006876 <_printf_i+0x21e>
 8006890:	e7eb      	b.n	800686a <_printf_i+0x212>
 8006892:	2500      	movs	r5, #0
 8006894:	f104 0619 	add.w	r6, r4, #25
 8006898:	e7f5      	b.n	8006886 <_printf_i+0x22e>
 800689a:	bf00      	nop
 800689c:	08008e32 	.word	0x08008e32
 80068a0:	08008e43 	.word	0x08008e43

080068a4 <siprintf>:
 80068a4:	b40e      	push	{r1, r2, r3}
 80068a6:	b500      	push	{lr}
 80068a8:	b09c      	sub	sp, #112	; 0x70
 80068aa:	ab1d      	add	r3, sp, #116	; 0x74
 80068ac:	9002      	str	r0, [sp, #8]
 80068ae:	9006      	str	r0, [sp, #24]
 80068b0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80068b4:	4809      	ldr	r0, [pc, #36]	; (80068dc <siprintf+0x38>)
 80068b6:	9107      	str	r1, [sp, #28]
 80068b8:	9104      	str	r1, [sp, #16]
 80068ba:	4909      	ldr	r1, [pc, #36]	; (80068e0 <siprintf+0x3c>)
 80068bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80068c0:	9105      	str	r1, [sp, #20]
 80068c2:	6800      	ldr	r0, [r0, #0]
 80068c4:	9301      	str	r3, [sp, #4]
 80068c6:	a902      	add	r1, sp, #8
 80068c8:	f001 fb78 	bl	8007fbc <_svfiprintf_r>
 80068cc:	9b02      	ldr	r3, [sp, #8]
 80068ce:	2200      	movs	r2, #0
 80068d0:	701a      	strb	r2, [r3, #0]
 80068d2:	b01c      	add	sp, #112	; 0x70
 80068d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80068d8:	b003      	add	sp, #12
 80068da:	4770      	bx	lr
 80068dc:	20000010 	.word	0x20000010
 80068e0:	ffff0208 	.word	0xffff0208

080068e4 <quorem>:
 80068e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068e8:	6903      	ldr	r3, [r0, #16]
 80068ea:	690c      	ldr	r4, [r1, #16]
 80068ec:	42a3      	cmp	r3, r4
 80068ee:	4607      	mov	r7, r0
 80068f0:	f2c0 8081 	blt.w	80069f6 <quorem+0x112>
 80068f4:	3c01      	subs	r4, #1
 80068f6:	f101 0814 	add.w	r8, r1, #20
 80068fa:	f100 0514 	add.w	r5, r0, #20
 80068fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006902:	9301      	str	r3, [sp, #4]
 8006904:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006908:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800690c:	3301      	adds	r3, #1
 800690e:	429a      	cmp	r2, r3
 8006910:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006914:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006918:	fbb2 f6f3 	udiv	r6, r2, r3
 800691c:	d331      	bcc.n	8006982 <quorem+0x9e>
 800691e:	f04f 0e00 	mov.w	lr, #0
 8006922:	4640      	mov	r0, r8
 8006924:	46ac      	mov	ip, r5
 8006926:	46f2      	mov	sl, lr
 8006928:	f850 2b04 	ldr.w	r2, [r0], #4
 800692c:	b293      	uxth	r3, r2
 800692e:	fb06 e303 	mla	r3, r6, r3, lr
 8006932:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006936:	b29b      	uxth	r3, r3
 8006938:	ebaa 0303 	sub.w	r3, sl, r3
 800693c:	f8dc a000 	ldr.w	sl, [ip]
 8006940:	0c12      	lsrs	r2, r2, #16
 8006942:	fa13 f38a 	uxtah	r3, r3, sl
 8006946:	fb06 e202 	mla	r2, r6, r2, lr
 800694a:	9300      	str	r3, [sp, #0]
 800694c:	9b00      	ldr	r3, [sp, #0]
 800694e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006952:	b292      	uxth	r2, r2
 8006954:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006958:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800695c:	f8bd 3000 	ldrh.w	r3, [sp]
 8006960:	4581      	cmp	r9, r0
 8006962:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006966:	f84c 3b04 	str.w	r3, [ip], #4
 800696a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800696e:	d2db      	bcs.n	8006928 <quorem+0x44>
 8006970:	f855 300b 	ldr.w	r3, [r5, fp]
 8006974:	b92b      	cbnz	r3, 8006982 <quorem+0x9e>
 8006976:	9b01      	ldr	r3, [sp, #4]
 8006978:	3b04      	subs	r3, #4
 800697a:	429d      	cmp	r5, r3
 800697c:	461a      	mov	r2, r3
 800697e:	d32e      	bcc.n	80069de <quorem+0xfa>
 8006980:	613c      	str	r4, [r7, #16]
 8006982:	4638      	mov	r0, r7
 8006984:	f001 f8c6 	bl	8007b14 <__mcmp>
 8006988:	2800      	cmp	r0, #0
 800698a:	db24      	blt.n	80069d6 <quorem+0xf2>
 800698c:	3601      	adds	r6, #1
 800698e:	4628      	mov	r0, r5
 8006990:	f04f 0c00 	mov.w	ip, #0
 8006994:	f858 2b04 	ldr.w	r2, [r8], #4
 8006998:	f8d0 e000 	ldr.w	lr, [r0]
 800699c:	b293      	uxth	r3, r2
 800699e:	ebac 0303 	sub.w	r3, ip, r3
 80069a2:	0c12      	lsrs	r2, r2, #16
 80069a4:	fa13 f38e 	uxtah	r3, r3, lr
 80069a8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80069ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80069b6:	45c1      	cmp	r9, r8
 80069b8:	f840 3b04 	str.w	r3, [r0], #4
 80069bc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80069c0:	d2e8      	bcs.n	8006994 <quorem+0xb0>
 80069c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80069c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80069ca:	b922      	cbnz	r2, 80069d6 <quorem+0xf2>
 80069cc:	3b04      	subs	r3, #4
 80069ce:	429d      	cmp	r5, r3
 80069d0:	461a      	mov	r2, r3
 80069d2:	d30a      	bcc.n	80069ea <quorem+0x106>
 80069d4:	613c      	str	r4, [r7, #16]
 80069d6:	4630      	mov	r0, r6
 80069d8:	b003      	add	sp, #12
 80069da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069de:	6812      	ldr	r2, [r2, #0]
 80069e0:	3b04      	subs	r3, #4
 80069e2:	2a00      	cmp	r2, #0
 80069e4:	d1cc      	bne.n	8006980 <quorem+0x9c>
 80069e6:	3c01      	subs	r4, #1
 80069e8:	e7c7      	b.n	800697a <quorem+0x96>
 80069ea:	6812      	ldr	r2, [r2, #0]
 80069ec:	3b04      	subs	r3, #4
 80069ee:	2a00      	cmp	r2, #0
 80069f0:	d1f0      	bne.n	80069d4 <quorem+0xf0>
 80069f2:	3c01      	subs	r4, #1
 80069f4:	e7eb      	b.n	80069ce <quorem+0xea>
 80069f6:	2000      	movs	r0, #0
 80069f8:	e7ee      	b.n	80069d8 <quorem+0xf4>
 80069fa:	0000      	movs	r0, r0
 80069fc:	0000      	movs	r0, r0
	...

08006a00 <_dtoa_r>:
 8006a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a04:	ed2d 8b04 	vpush	{d8-d9}
 8006a08:	ec57 6b10 	vmov	r6, r7, d0
 8006a0c:	b093      	sub	sp, #76	; 0x4c
 8006a0e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006a10:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006a14:	9106      	str	r1, [sp, #24]
 8006a16:	ee10 aa10 	vmov	sl, s0
 8006a1a:	4604      	mov	r4, r0
 8006a1c:	9209      	str	r2, [sp, #36]	; 0x24
 8006a1e:	930c      	str	r3, [sp, #48]	; 0x30
 8006a20:	46bb      	mov	fp, r7
 8006a22:	b975      	cbnz	r5, 8006a42 <_dtoa_r+0x42>
 8006a24:	2010      	movs	r0, #16
 8006a26:	f000 fddd 	bl	80075e4 <malloc>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	6260      	str	r0, [r4, #36]	; 0x24
 8006a2e:	b920      	cbnz	r0, 8006a3a <_dtoa_r+0x3a>
 8006a30:	4ba7      	ldr	r3, [pc, #668]	; (8006cd0 <_dtoa_r+0x2d0>)
 8006a32:	21ea      	movs	r1, #234	; 0xea
 8006a34:	48a7      	ldr	r0, [pc, #668]	; (8006cd4 <_dtoa_r+0x2d4>)
 8006a36:	f001 fbd1 	bl	80081dc <__assert_func>
 8006a3a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006a3e:	6005      	str	r5, [r0, #0]
 8006a40:	60c5      	str	r5, [r0, #12]
 8006a42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a44:	6819      	ldr	r1, [r3, #0]
 8006a46:	b151      	cbz	r1, 8006a5e <_dtoa_r+0x5e>
 8006a48:	685a      	ldr	r2, [r3, #4]
 8006a4a:	604a      	str	r2, [r1, #4]
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	4093      	lsls	r3, r2
 8006a50:	608b      	str	r3, [r1, #8]
 8006a52:	4620      	mov	r0, r4
 8006a54:	f000 fe1c 	bl	8007690 <_Bfree>
 8006a58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	601a      	str	r2, [r3, #0]
 8006a5e:	1e3b      	subs	r3, r7, #0
 8006a60:	bfaa      	itet	ge
 8006a62:	2300      	movge	r3, #0
 8006a64:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006a68:	f8c8 3000 	strge.w	r3, [r8]
 8006a6c:	4b9a      	ldr	r3, [pc, #616]	; (8006cd8 <_dtoa_r+0x2d8>)
 8006a6e:	bfbc      	itt	lt
 8006a70:	2201      	movlt	r2, #1
 8006a72:	f8c8 2000 	strlt.w	r2, [r8]
 8006a76:	ea33 030b 	bics.w	r3, r3, fp
 8006a7a:	d11b      	bne.n	8006ab4 <_dtoa_r+0xb4>
 8006a7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a7e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006a82:	6013      	str	r3, [r2, #0]
 8006a84:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006a88:	4333      	orrs	r3, r6
 8006a8a:	f000 8592 	beq.w	80075b2 <_dtoa_r+0xbb2>
 8006a8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a90:	b963      	cbnz	r3, 8006aac <_dtoa_r+0xac>
 8006a92:	4b92      	ldr	r3, [pc, #584]	; (8006cdc <_dtoa_r+0x2dc>)
 8006a94:	e022      	b.n	8006adc <_dtoa_r+0xdc>
 8006a96:	4b92      	ldr	r3, [pc, #584]	; (8006ce0 <_dtoa_r+0x2e0>)
 8006a98:	9301      	str	r3, [sp, #4]
 8006a9a:	3308      	adds	r3, #8
 8006a9c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006a9e:	6013      	str	r3, [r2, #0]
 8006aa0:	9801      	ldr	r0, [sp, #4]
 8006aa2:	b013      	add	sp, #76	; 0x4c
 8006aa4:	ecbd 8b04 	vpop	{d8-d9}
 8006aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aac:	4b8b      	ldr	r3, [pc, #556]	; (8006cdc <_dtoa_r+0x2dc>)
 8006aae:	9301      	str	r3, [sp, #4]
 8006ab0:	3303      	adds	r3, #3
 8006ab2:	e7f3      	b.n	8006a9c <_dtoa_r+0x9c>
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	4650      	mov	r0, sl
 8006aba:	4659      	mov	r1, fp
 8006abc:	f7fa f814 	bl	8000ae8 <__aeabi_dcmpeq>
 8006ac0:	ec4b ab19 	vmov	d9, sl, fp
 8006ac4:	4680      	mov	r8, r0
 8006ac6:	b158      	cbz	r0, 8006ae0 <_dtoa_r+0xe0>
 8006ac8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006aca:	2301      	movs	r3, #1
 8006acc:	6013      	str	r3, [r2, #0]
 8006ace:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	f000 856b 	beq.w	80075ac <_dtoa_r+0xbac>
 8006ad6:	4883      	ldr	r0, [pc, #524]	; (8006ce4 <_dtoa_r+0x2e4>)
 8006ad8:	6018      	str	r0, [r3, #0]
 8006ada:	1e43      	subs	r3, r0, #1
 8006adc:	9301      	str	r3, [sp, #4]
 8006ade:	e7df      	b.n	8006aa0 <_dtoa_r+0xa0>
 8006ae0:	ec4b ab10 	vmov	d0, sl, fp
 8006ae4:	aa10      	add	r2, sp, #64	; 0x40
 8006ae6:	a911      	add	r1, sp, #68	; 0x44
 8006ae8:	4620      	mov	r0, r4
 8006aea:	f001 f8b9 	bl	8007c60 <__d2b>
 8006aee:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006af2:	ee08 0a10 	vmov	s16, r0
 8006af6:	2d00      	cmp	r5, #0
 8006af8:	f000 8084 	beq.w	8006c04 <_dtoa_r+0x204>
 8006afc:	ee19 3a90 	vmov	r3, s19
 8006b00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b04:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006b08:	4656      	mov	r6, sl
 8006b0a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006b0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006b12:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006b16:	4b74      	ldr	r3, [pc, #464]	; (8006ce8 <_dtoa_r+0x2e8>)
 8006b18:	2200      	movs	r2, #0
 8006b1a:	4630      	mov	r0, r6
 8006b1c:	4639      	mov	r1, r7
 8006b1e:	f7f9 fbc3 	bl	80002a8 <__aeabi_dsub>
 8006b22:	a365      	add	r3, pc, #404	; (adr r3, 8006cb8 <_dtoa_r+0x2b8>)
 8006b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b28:	f7f9 fd76 	bl	8000618 <__aeabi_dmul>
 8006b2c:	a364      	add	r3, pc, #400	; (adr r3, 8006cc0 <_dtoa_r+0x2c0>)
 8006b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b32:	f7f9 fbbb 	bl	80002ac <__adddf3>
 8006b36:	4606      	mov	r6, r0
 8006b38:	4628      	mov	r0, r5
 8006b3a:	460f      	mov	r7, r1
 8006b3c:	f7f9 fd02 	bl	8000544 <__aeabi_i2d>
 8006b40:	a361      	add	r3, pc, #388	; (adr r3, 8006cc8 <_dtoa_r+0x2c8>)
 8006b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b46:	f7f9 fd67 	bl	8000618 <__aeabi_dmul>
 8006b4a:	4602      	mov	r2, r0
 8006b4c:	460b      	mov	r3, r1
 8006b4e:	4630      	mov	r0, r6
 8006b50:	4639      	mov	r1, r7
 8006b52:	f7f9 fbab 	bl	80002ac <__adddf3>
 8006b56:	4606      	mov	r6, r0
 8006b58:	460f      	mov	r7, r1
 8006b5a:	f7fa f80d 	bl	8000b78 <__aeabi_d2iz>
 8006b5e:	2200      	movs	r2, #0
 8006b60:	9000      	str	r0, [sp, #0]
 8006b62:	2300      	movs	r3, #0
 8006b64:	4630      	mov	r0, r6
 8006b66:	4639      	mov	r1, r7
 8006b68:	f7f9 ffc8 	bl	8000afc <__aeabi_dcmplt>
 8006b6c:	b150      	cbz	r0, 8006b84 <_dtoa_r+0x184>
 8006b6e:	9800      	ldr	r0, [sp, #0]
 8006b70:	f7f9 fce8 	bl	8000544 <__aeabi_i2d>
 8006b74:	4632      	mov	r2, r6
 8006b76:	463b      	mov	r3, r7
 8006b78:	f7f9 ffb6 	bl	8000ae8 <__aeabi_dcmpeq>
 8006b7c:	b910      	cbnz	r0, 8006b84 <_dtoa_r+0x184>
 8006b7e:	9b00      	ldr	r3, [sp, #0]
 8006b80:	3b01      	subs	r3, #1
 8006b82:	9300      	str	r3, [sp, #0]
 8006b84:	9b00      	ldr	r3, [sp, #0]
 8006b86:	2b16      	cmp	r3, #22
 8006b88:	d85a      	bhi.n	8006c40 <_dtoa_r+0x240>
 8006b8a:	9a00      	ldr	r2, [sp, #0]
 8006b8c:	4b57      	ldr	r3, [pc, #348]	; (8006cec <_dtoa_r+0x2ec>)
 8006b8e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b96:	ec51 0b19 	vmov	r0, r1, d9
 8006b9a:	f7f9 ffaf 	bl	8000afc <__aeabi_dcmplt>
 8006b9e:	2800      	cmp	r0, #0
 8006ba0:	d050      	beq.n	8006c44 <_dtoa_r+0x244>
 8006ba2:	9b00      	ldr	r3, [sp, #0]
 8006ba4:	3b01      	subs	r3, #1
 8006ba6:	9300      	str	r3, [sp, #0]
 8006ba8:	2300      	movs	r3, #0
 8006baa:	930b      	str	r3, [sp, #44]	; 0x2c
 8006bac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006bae:	1b5d      	subs	r5, r3, r5
 8006bb0:	1e6b      	subs	r3, r5, #1
 8006bb2:	9305      	str	r3, [sp, #20]
 8006bb4:	bf45      	ittet	mi
 8006bb6:	f1c5 0301 	rsbmi	r3, r5, #1
 8006bba:	9304      	strmi	r3, [sp, #16]
 8006bbc:	2300      	movpl	r3, #0
 8006bbe:	2300      	movmi	r3, #0
 8006bc0:	bf4c      	ite	mi
 8006bc2:	9305      	strmi	r3, [sp, #20]
 8006bc4:	9304      	strpl	r3, [sp, #16]
 8006bc6:	9b00      	ldr	r3, [sp, #0]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	db3d      	blt.n	8006c48 <_dtoa_r+0x248>
 8006bcc:	9b05      	ldr	r3, [sp, #20]
 8006bce:	9a00      	ldr	r2, [sp, #0]
 8006bd0:	920a      	str	r2, [sp, #40]	; 0x28
 8006bd2:	4413      	add	r3, r2
 8006bd4:	9305      	str	r3, [sp, #20]
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	9307      	str	r3, [sp, #28]
 8006bda:	9b06      	ldr	r3, [sp, #24]
 8006bdc:	2b09      	cmp	r3, #9
 8006bde:	f200 8089 	bhi.w	8006cf4 <_dtoa_r+0x2f4>
 8006be2:	2b05      	cmp	r3, #5
 8006be4:	bfc4      	itt	gt
 8006be6:	3b04      	subgt	r3, #4
 8006be8:	9306      	strgt	r3, [sp, #24]
 8006bea:	9b06      	ldr	r3, [sp, #24]
 8006bec:	f1a3 0302 	sub.w	r3, r3, #2
 8006bf0:	bfcc      	ite	gt
 8006bf2:	2500      	movgt	r5, #0
 8006bf4:	2501      	movle	r5, #1
 8006bf6:	2b03      	cmp	r3, #3
 8006bf8:	f200 8087 	bhi.w	8006d0a <_dtoa_r+0x30a>
 8006bfc:	e8df f003 	tbb	[pc, r3]
 8006c00:	59383a2d 	.word	0x59383a2d
 8006c04:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006c08:	441d      	add	r5, r3
 8006c0a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006c0e:	2b20      	cmp	r3, #32
 8006c10:	bfc1      	itttt	gt
 8006c12:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006c16:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006c1a:	fa0b f303 	lslgt.w	r3, fp, r3
 8006c1e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006c22:	bfda      	itte	le
 8006c24:	f1c3 0320 	rsble	r3, r3, #32
 8006c28:	fa06 f003 	lslle.w	r0, r6, r3
 8006c2c:	4318      	orrgt	r0, r3
 8006c2e:	f7f9 fc79 	bl	8000524 <__aeabi_ui2d>
 8006c32:	2301      	movs	r3, #1
 8006c34:	4606      	mov	r6, r0
 8006c36:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006c3a:	3d01      	subs	r5, #1
 8006c3c:	930e      	str	r3, [sp, #56]	; 0x38
 8006c3e:	e76a      	b.n	8006b16 <_dtoa_r+0x116>
 8006c40:	2301      	movs	r3, #1
 8006c42:	e7b2      	b.n	8006baa <_dtoa_r+0x1aa>
 8006c44:	900b      	str	r0, [sp, #44]	; 0x2c
 8006c46:	e7b1      	b.n	8006bac <_dtoa_r+0x1ac>
 8006c48:	9b04      	ldr	r3, [sp, #16]
 8006c4a:	9a00      	ldr	r2, [sp, #0]
 8006c4c:	1a9b      	subs	r3, r3, r2
 8006c4e:	9304      	str	r3, [sp, #16]
 8006c50:	4253      	negs	r3, r2
 8006c52:	9307      	str	r3, [sp, #28]
 8006c54:	2300      	movs	r3, #0
 8006c56:	930a      	str	r3, [sp, #40]	; 0x28
 8006c58:	e7bf      	b.n	8006bda <_dtoa_r+0x1da>
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	9308      	str	r3, [sp, #32]
 8006c5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	dc55      	bgt.n	8006d10 <_dtoa_r+0x310>
 8006c64:	2301      	movs	r3, #1
 8006c66:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006c6a:	461a      	mov	r2, r3
 8006c6c:	9209      	str	r2, [sp, #36]	; 0x24
 8006c6e:	e00c      	b.n	8006c8a <_dtoa_r+0x28a>
 8006c70:	2301      	movs	r3, #1
 8006c72:	e7f3      	b.n	8006c5c <_dtoa_r+0x25c>
 8006c74:	2300      	movs	r3, #0
 8006c76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c78:	9308      	str	r3, [sp, #32]
 8006c7a:	9b00      	ldr	r3, [sp, #0]
 8006c7c:	4413      	add	r3, r2
 8006c7e:	9302      	str	r3, [sp, #8]
 8006c80:	3301      	adds	r3, #1
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	9303      	str	r3, [sp, #12]
 8006c86:	bfb8      	it	lt
 8006c88:	2301      	movlt	r3, #1
 8006c8a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	6042      	str	r2, [r0, #4]
 8006c90:	2204      	movs	r2, #4
 8006c92:	f102 0614 	add.w	r6, r2, #20
 8006c96:	429e      	cmp	r6, r3
 8006c98:	6841      	ldr	r1, [r0, #4]
 8006c9a:	d93d      	bls.n	8006d18 <_dtoa_r+0x318>
 8006c9c:	4620      	mov	r0, r4
 8006c9e:	f000 fcb7 	bl	8007610 <_Balloc>
 8006ca2:	9001      	str	r0, [sp, #4]
 8006ca4:	2800      	cmp	r0, #0
 8006ca6:	d13b      	bne.n	8006d20 <_dtoa_r+0x320>
 8006ca8:	4b11      	ldr	r3, [pc, #68]	; (8006cf0 <_dtoa_r+0x2f0>)
 8006caa:	4602      	mov	r2, r0
 8006cac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006cb0:	e6c0      	b.n	8006a34 <_dtoa_r+0x34>
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	e7df      	b.n	8006c76 <_dtoa_r+0x276>
 8006cb6:	bf00      	nop
 8006cb8:	636f4361 	.word	0x636f4361
 8006cbc:	3fd287a7 	.word	0x3fd287a7
 8006cc0:	8b60c8b3 	.word	0x8b60c8b3
 8006cc4:	3fc68a28 	.word	0x3fc68a28
 8006cc8:	509f79fb 	.word	0x509f79fb
 8006ccc:	3fd34413 	.word	0x3fd34413
 8006cd0:	08008e61 	.word	0x08008e61
 8006cd4:	08008e78 	.word	0x08008e78
 8006cd8:	7ff00000 	.word	0x7ff00000
 8006cdc:	08008e5d 	.word	0x08008e5d
 8006ce0:	08008e54 	.word	0x08008e54
 8006ce4:	08008e31 	.word	0x08008e31
 8006ce8:	3ff80000 	.word	0x3ff80000
 8006cec:	08008f68 	.word	0x08008f68
 8006cf0:	08008ed3 	.word	0x08008ed3
 8006cf4:	2501      	movs	r5, #1
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	9306      	str	r3, [sp, #24]
 8006cfa:	9508      	str	r5, [sp, #32]
 8006cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8006d00:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006d04:	2200      	movs	r2, #0
 8006d06:	2312      	movs	r3, #18
 8006d08:	e7b0      	b.n	8006c6c <_dtoa_r+0x26c>
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	9308      	str	r3, [sp, #32]
 8006d0e:	e7f5      	b.n	8006cfc <_dtoa_r+0x2fc>
 8006d10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d12:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006d16:	e7b8      	b.n	8006c8a <_dtoa_r+0x28a>
 8006d18:	3101      	adds	r1, #1
 8006d1a:	6041      	str	r1, [r0, #4]
 8006d1c:	0052      	lsls	r2, r2, #1
 8006d1e:	e7b8      	b.n	8006c92 <_dtoa_r+0x292>
 8006d20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d22:	9a01      	ldr	r2, [sp, #4]
 8006d24:	601a      	str	r2, [r3, #0]
 8006d26:	9b03      	ldr	r3, [sp, #12]
 8006d28:	2b0e      	cmp	r3, #14
 8006d2a:	f200 809d 	bhi.w	8006e68 <_dtoa_r+0x468>
 8006d2e:	2d00      	cmp	r5, #0
 8006d30:	f000 809a 	beq.w	8006e68 <_dtoa_r+0x468>
 8006d34:	9b00      	ldr	r3, [sp, #0]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	dd32      	ble.n	8006da0 <_dtoa_r+0x3a0>
 8006d3a:	4ab7      	ldr	r2, [pc, #732]	; (8007018 <_dtoa_r+0x618>)
 8006d3c:	f003 030f 	and.w	r3, r3, #15
 8006d40:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006d44:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006d48:	9b00      	ldr	r3, [sp, #0]
 8006d4a:	05d8      	lsls	r0, r3, #23
 8006d4c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006d50:	d516      	bpl.n	8006d80 <_dtoa_r+0x380>
 8006d52:	4bb2      	ldr	r3, [pc, #712]	; (800701c <_dtoa_r+0x61c>)
 8006d54:	ec51 0b19 	vmov	r0, r1, d9
 8006d58:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006d5c:	f7f9 fd86 	bl	800086c <__aeabi_ddiv>
 8006d60:	f007 070f 	and.w	r7, r7, #15
 8006d64:	4682      	mov	sl, r0
 8006d66:	468b      	mov	fp, r1
 8006d68:	2503      	movs	r5, #3
 8006d6a:	4eac      	ldr	r6, [pc, #688]	; (800701c <_dtoa_r+0x61c>)
 8006d6c:	b957      	cbnz	r7, 8006d84 <_dtoa_r+0x384>
 8006d6e:	4642      	mov	r2, r8
 8006d70:	464b      	mov	r3, r9
 8006d72:	4650      	mov	r0, sl
 8006d74:	4659      	mov	r1, fp
 8006d76:	f7f9 fd79 	bl	800086c <__aeabi_ddiv>
 8006d7a:	4682      	mov	sl, r0
 8006d7c:	468b      	mov	fp, r1
 8006d7e:	e028      	b.n	8006dd2 <_dtoa_r+0x3d2>
 8006d80:	2502      	movs	r5, #2
 8006d82:	e7f2      	b.n	8006d6a <_dtoa_r+0x36a>
 8006d84:	07f9      	lsls	r1, r7, #31
 8006d86:	d508      	bpl.n	8006d9a <_dtoa_r+0x39a>
 8006d88:	4640      	mov	r0, r8
 8006d8a:	4649      	mov	r1, r9
 8006d8c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006d90:	f7f9 fc42 	bl	8000618 <__aeabi_dmul>
 8006d94:	3501      	adds	r5, #1
 8006d96:	4680      	mov	r8, r0
 8006d98:	4689      	mov	r9, r1
 8006d9a:	107f      	asrs	r7, r7, #1
 8006d9c:	3608      	adds	r6, #8
 8006d9e:	e7e5      	b.n	8006d6c <_dtoa_r+0x36c>
 8006da0:	f000 809b 	beq.w	8006eda <_dtoa_r+0x4da>
 8006da4:	9b00      	ldr	r3, [sp, #0]
 8006da6:	4f9d      	ldr	r7, [pc, #628]	; (800701c <_dtoa_r+0x61c>)
 8006da8:	425e      	negs	r6, r3
 8006daa:	4b9b      	ldr	r3, [pc, #620]	; (8007018 <_dtoa_r+0x618>)
 8006dac:	f006 020f 	and.w	r2, r6, #15
 8006db0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006db8:	ec51 0b19 	vmov	r0, r1, d9
 8006dbc:	f7f9 fc2c 	bl	8000618 <__aeabi_dmul>
 8006dc0:	1136      	asrs	r6, r6, #4
 8006dc2:	4682      	mov	sl, r0
 8006dc4:	468b      	mov	fp, r1
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	2502      	movs	r5, #2
 8006dca:	2e00      	cmp	r6, #0
 8006dcc:	d17a      	bne.n	8006ec4 <_dtoa_r+0x4c4>
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d1d3      	bne.n	8006d7a <_dtoa_r+0x37a>
 8006dd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	f000 8082 	beq.w	8006ede <_dtoa_r+0x4de>
 8006dda:	4b91      	ldr	r3, [pc, #580]	; (8007020 <_dtoa_r+0x620>)
 8006ddc:	2200      	movs	r2, #0
 8006dde:	4650      	mov	r0, sl
 8006de0:	4659      	mov	r1, fp
 8006de2:	f7f9 fe8b 	bl	8000afc <__aeabi_dcmplt>
 8006de6:	2800      	cmp	r0, #0
 8006de8:	d079      	beq.n	8006ede <_dtoa_r+0x4de>
 8006dea:	9b03      	ldr	r3, [sp, #12]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d076      	beq.n	8006ede <_dtoa_r+0x4de>
 8006df0:	9b02      	ldr	r3, [sp, #8]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	dd36      	ble.n	8006e64 <_dtoa_r+0x464>
 8006df6:	9b00      	ldr	r3, [sp, #0]
 8006df8:	4650      	mov	r0, sl
 8006dfa:	4659      	mov	r1, fp
 8006dfc:	1e5f      	subs	r7, r3, #1
 8006dfe:	2200      	movs	r2, #0
 8006e00:	4b88      	ldr	r3, [pc, #544]	; (8007024 <_dtoa_r+0x624>)
 8006e02:	f7f9 fc09 	bl	8000618 <__aeabi_dmul>
 8006e06:	9e02      	ldr	r6, [sp, #8]
 8006e08:	4682      	mov	sl, r0
 8006e0a:	468b      	mov	fp, r1
 8006e0c:	3501      	adds	r5, #1
 8006e0e:	4628      	mov	r0, r5
 8006e10:	f7f9 fb98 	bl	8000544 <__aeabi_i2d>
 8006e14:	4652      	mov	r2, sl
 8006e16:	465b      	mov	r3, fp
 8006e18:	f7f9 fbfe 	bl	8000618 <__aeabi_dmul>
 8006e1c:	4b82      	ldr	r3, [pc, #520]	; (8007028 <_dtoa_r+0x628>)
 8006e1e:	2200      	movs	r2, #0
 8006e20:	f7f9 fa44 	bl	80002ac <__adddf3>
 8006e24:	46d0      	mov	r8, sl
 8006e26:	46d9      	mov	r9, fp
 8006e28:	4682      	mov	sl, r0
 8006e2a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006e2e:	2e00      	cmp	r6, #0
 8006e30:	d158      	bne.n	8006ee4 <_dtoa_r+0x4e4>
 8006e32:	4b7e      	ldr	r3, [pc, #504]	; (800702c <_dtoa_r+0x62c>)
 8006e34:	2200      	movs	r2, #0
 8006e36:	4640      	mov	r0, r8
 8006e38:	4649      	mov	r1, r9
 8006e3a:	f7f9 fa35 	bl	80002a8 <__aeabi_dsub>
 8006e3e:	4652      	mov	r2, sl
 8006e40:	465b      	mov	r3, fp
 8006e42:	4680      	mov	r8, r0
 8006e44:	4689      	mov	r9, r1
 8006e46:	f7f9 fe77 	bl	8000b38 <__aeabi_dcmpgt>
 8006e4a:	2800      	cmp	r0, #0
 8006e4c:	f040 8295 	bne.w	800737a <_dtoa_r+0x97a>
 8006e50:	4652      	mov	r2, sl
 8006e52:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006e56:	4640      	mov	r0, r8
 8006e58:	4649      	mov	r1, r9
 8006e5a:	f7f9 fe4f 	bl	8000afc <__aeabi_dcmplt>
 8006e5e:	2800      	cmp	r0, #0
 8006e60:	f040 8289 	bne.w	8007376 <_dtoa_r+0x976>
 8006e64:	ec5b ab19 	vmov	sl, fp, d9
 8006e68:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	f2c0 8148 	blt.w	8007100 <_dtoa_r+0x700>
 8006e70:	9a00      	ldr	r2, [sp, #0]
 8006e72:	2a0e      	cmp	r2, #14
 8006e74:	f300 8144 	bgt.w	8007100 <_dtoa_r+0x700>
 8006e78:	4b67      	ldr	r3, [pc, #412]	; (8007018 <_dtoa_r+0x618>)
 8006e7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e7e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006e82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	f280 80d5 	bge.w	8007034 <_dtoa_r+0x634>
 8006e8a:	9b03      	ldr	r3, [sp, #12]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	f300 80d1 	bgt.w	8007034 <_dtoa_r+0x634>
 8006e92:	f040 826f 	bne.w	8007374 <_dtoa_r+0x974>
 8006e96:	4b65      	ldr	r3, [pc, #404]	; (800702c <_dtoa_r+0x62c>)
 8006e98:	2200      	movs	r2, #0
 8006e9a:	4640      	mov	r0, r8
 8006e9c:	4649      	mov	r1, r9
 8006e9e:	f7f9 fbbb 	bl	8000618 <__aeabi_dmul>
 8006ea2:	4652      	mov	r2, sl
 8006ea4:	465b      	mov	r3, fp
 8006ea6:	f7f9 fe3d 	bl	8000b24 <__aeabi_dcmpge>
 8006eaa:	9e03      	ldr	r6, [sp, #12]
 8006eac:	4637      	mov	r7, r6
 8006eae:	2800      	cmp	r0, #0
 8006eb0:	f040 8245 	bne.w	800733e <_dtoa_r+0x93e>
 8006eb4:	9d01      	ldr	r5, [sp, #4]
 8006eb6:	2331      	movs	r3, #49	; 0x31
 8006eb8:	f805 3b01 	strb.w	r3, [r5], #1
 8006ebc:	9b00      	ldr	r3, [sp, #0]
 8006ebe:	3301      	adds	r3, #1
 8006ec0:	9300      	str	r3, [sp, #0]
 8006ec2:	e240      	b.n	8007346 <_dtoa_r+0x946>
 8006ec4:	07f2      	lsls	r2, r6, #31
 8006ec6:	d505      	bpl.n	8006ed4 <_dtoa_r+0x4d4>
 8006ec8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ecc:	f7f9 fba4 	bl	8000618 <__aeabi_dmul>
 8006ed0:	3501      	adds	r5, #1
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	1076      	asrs	r6, r6, #1
 8006ed6:	3708      	adds	r7, #8
 8006ed8:	e777      	b.n	8006dca <_dtoa_r+0x3ca>
 8006eda:	2502      	movs	r5, #2
 8006edc:	e779      	b.n	8006dd2 <_dtoa_r+0x3d2>
 8006ede:	9f00      	ldr	r7, [sp, #0]
 8006ee0:	9e03      	ldr	r6, [sp, #12]
 8006ee2:	e794      	b.n	8006e0e <_dtoa_r+0x40e>
 8006ee4:	9901      	ldr	r1, [sp, #4]
 8006ee6:	4b4c      	ldr	r3, [pc, #304]	; (8007018 <_dtoa_r+0x618>)
 8006ee8:	4431      	add	r1, r6
 8006eea:	910d      	str	r1, [sp, #52]	; 0x34
 8006eec:	9908      	ldr	r1, [sp, #32]
 8006eee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006ef2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006ef6:	2900      	cmp	r1, #0
 8006ef8:	d043      	beq.n	8006f82 <_dtoa_r+0x582>
 8006efa:	494d      	ldr	r1, [pc, #308]	; (8007030 <_dtoa_r+0x630>)
 8006efc:	2000      	movs	r0, #0
 8006efe:	f7f9 fcb5 	bl	800086c <__aeabi_ddiv>
 8006f02:	4652      	mov	r2, sl
 8006f04:	465b      	mov	r3, fp
 8006f06:	f7f9 f9cf 	bl	80002a8 <__aeabi_dsub>
 8006f0a:	9d01      	ldr	r5, [sp, #4]
 8006f0c:	4682      	mov	sl, r0
 8006f0e:	468b      	mov	fp, r1
 8006f10:	4649      	mov	r1, r9
 8006f12:	4640      	mov	r0, r8
 8006f14:	f7f9 fe30 	bl	8000b78 <__aeabi_d2iz>
 8006f18:	4606      	mov	r6, r0
 8006f1a:	f7f9 fb13 	bl	8000544 <__aeabi_i2d>
 8006f1e:	4602      	mov	r2, r0
 8006f20:	460b      	mov	r3, r1
 8006f22:	4640      	mov	r0, r8
 8006f24:	4649      	mov	r1, r9
 8006f26:	f7f9 f9bf 	bl	80002a8 <__aeabi_dsub>
 8006f2a:	3630      	adds	r6, #48	; 0x30
 8006f2c:	f805 6b01 	strb.w	r6, [r5], #1
 8006f30:	4652      	mov	r2, sl
 8006f32:	465b      	mov	r3, fp
 8006f34:	4680      	mov	r8, r0
 8006f36:	4689      	mov	r9, r1
 8006f38:	f7f9 fde0 	bl	8000afc <__aeabi_dcmplt>
 8006f3c:	2800      	cmp	r0, #0
 8006f3e:	d163      	bne.n	8007008 <_dtoa_r+0x608>
 8006f40:	4642      	mov	r2, r8
 8006f42:	464b      	mov	r3, r9
 8006f44:	4936      	ldr	r1, [pc, #216]	; (8007020 <_dtoa_r+0x620>)
 8006f46:	2000      	movs	r0, #0
 8006f48:	f7f9 f9ae 	bl	80002a8 <__aeabi_dsub>
 8006f4c:	4652      	mov	r2, sl
 8006f4e:	465b      	mov	r3, fp
 8006f50:	f7f9 fdd4 	bl	8000afc <__aeabi_dcmplt>
 8006f54:	2800      	cmp	r0, #0
 8006f56:	f040 80b5 	bne.w	80070c4 <_dtoa_r+0x6c4>
 8006f5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f5c:	429d      	cmp	r5, r3
 8006f5e:	d081      	beq.n	8006e64 <_dtoa_r+0x464>
 8006f60:	4b30      	ldr	r3, [pc, #192]	; (8007024 <_dtoa_r+0x624>)
 8006f62:	2200      	movs	r2, #0
 8006f64:	4650      	mov	r0, sl
 8006f66:	4659      	mov	r1, fp
 8006f68:	f7f9 fb56 	bl	8000618 <__aeabi_dmul>
 8006f6c:	4b2d      	ldr	r3, [pc, #180]	; (8007024 <_dtoa_r+0x624>)
 8006f6e:	4682      	mov	sl, r0
 8006f70:	468b      	mov	fp, r1
 8006f72:	4640      	mov	r0, r8
 8006f74:	4649      	mov	r1, r9
 8006f76:	2200      	movs	r2, #0
 8006f78:	f7f9 fb4e 	bl	8000618 <__aeabi_dmul>
 8006f7c:	4680      	mov	r8, r0
 8006f7e:	4689      	mov	r9, r1
 8006f80:	e7c6      	b.n	8006f10 <_dtoa_r+0x510>
 8006f82:	4650      	mov	r0, sl
 8006f84:	4659      	mov	r1, fp
 8006f86:	f7f9 fb47 	bl	8000618 <__aeabi_dmul>
 8006f8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f8c:	9d01      	ldr	r5, [sp, #4]
 8006f8e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f90:	4682      	mov	sl, r0
 8006f92:	468b      	mov	fp, r1
 8006f94:	4649      	mov	r1, r9
 8006f96:	4640      	mov	r0, r8
 8006f98:	f7f9 fdee 	bl	8000b78 <__aeabi_d2iz>
 8006f9c:	4606      	mov	r6, r0
 8006f9e:	f7f9 fad1 	bl	8000544 <__aeabi_i2d>
 8006fa2:	3630      	adds	r6, #48	; 0x30
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	460b      	mov	r3, r1
 8006fa8:	4640      	mov	r0, r8
 8006faa:	4649      	mov	r1, r9
 8006fac:	f7f9 f97c 	bl	80002a8 <__aeabi_dsub>
 8006fb0:	f805 6b01 	strb.w	r6, [r5], #1
 8006fb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fb6:	429d      	cmp	r5, r3
 8006fb8:	4680      	mov	r8, r0
 8006fba:	4689      	mov	r9, r1
 8006fbc:	f04f 0200 	mov.w	r2, #0
 8006fc0:	d124      	bne.n	800700c <_dtoa_r+0x60c>
 8006fc2:	4b1b      	ldr	r3, [pc, #108]	; (8007030 <_dtoa_r+0x630>)
 8006fc4:	4650      	mov	r0, sl
 8006fc6:	4659      	mov	r1, fp
 8006fc8:	f7f9 f970 	bl	80002ac <__adddf3>
 8006fcc:	4602      	mov	r2, r0
 8006fce:	460b      	mov	r3, r1
 8006fd0:	4640      	mov	r0, r8
 8006fd2:	4649      	mov	r1, r9
 8006fd4:	f7f9 fdb0 	bl	8000b38 <__aeabi_dcmpgt>
 8006fd8:	2800      	cmp	r0, #0
 8006fda:	d173      	bne.n	80070c4 <_dtoa_r+0x6c4>
 8006fdc:	4652      	mov	r2, sl
 8006fde:	465b      	mov	r3, fp
 8006fe0:	4913      	ldr	r1, [pc, #76]	; (8007030 <_dtoa_r+0x630>)
 8006fe2:	2000      	movs	r0, #0
 8006fe4:	f7f9 f960 	bl	80002a8 <__aeabi_dsub>
 8006fe8:	4602      	mov	r2, r0
 8006fea:	460b      	mov	r3, r1
 8006fec:	4640      	mov	r0, r8
 8006fee:	4649      	mov	r1, r9
 8006ff0:	f7f9 fd84 	bl	8000afc <__aeabi_dcmplt>
 8006ff4:	2800      	cmp	r0, #0
 8006ff6:	f43f af35 	beq.w	8006e64 <_dtoa_r+0x464>
 8006ffa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006ffc:	1e6b      	subs	r3, r5, #1
 8006ffe:	930f      	str	r3, [sp, #60]	; 0x3c
 8007000:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007004:	2b30      	cmp	r3, #48	; 0x30
 8007006:	d0f8      	beq.n	8006ffa <_dtoa_r+0x5fa>
 8007008:	9700      	str	r7, [sp, #0]
 800700a:	e049      	b.n	80070a0 <_dtoa_r+0x6a0>
 800700c:	4b05      	ldr	r3, [pc, #20]	; (8007024 <_dtoa_r+0x624>)
 800700e:	f7f9 fb03 	bl	8000618 <__aeabi_dmul>
 8007012:	4680      	mov	r8, r0
 8007014:	4689      	mov	r9, r1
 8007016:	e7bd      	b.n	8006f94 <_dtoa_r+0x594>
 8007018:	08008f68 	.word	0x08008f68
 800701c:	08008f40 	.word	0x08008f40
 8007020:	3ff00000 	.word	0x3ff00000
 8007024:	40240000 	.word	0x40240000
 8007028:	401c0000 	.word	0x401c0000
 800702c:	40140000 	.word	0x40140000
 8007030:	3fe00000 	.word	0x3fe00000
 8007034:	9d01      	ldr	r5, [sp, #4]
 8007036:	4656      	mov	r6, sl
 8007038:	465f      	mov	r7, fp
 800703a:	4642      	mov	r2, r8
 800703c:	464b      	mov	r3, r9
 800703e:	4630      	mov	r0, r6
 8007040:	4639      	mov	r1, r7
 8007042:	f7f9 fc13 	bl	800086c <__aeabi_ddiv>
 8007046:	f7f9 fd97 	bl	8000b78 <__aeabi_d2iz>
 800704a:	4682      	mov	sl, r0
 800704c:	f7f9 fa7a 	bl	8000544 <__aeabi_i2d>
 8007050:	4642      	mov	r2, r8
 8007052:	464b      	mov	r3, r9
 8007054:	f7f9 fae0 	bl	8000618 <__aeabi_dmul>
 8007058:	4602      	mov	r2, r0
 800705a:	460b      	mov	r3, r1
 800705c:	4630      	mov	r0, r6
 800705e:	4639      	mov	r1, r7
 8007060:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007064:	f7f9 f920 	bl	80002a8 <__aeabi_dsub>
 8007068:	f805 6b01 	strb.w	r6, [r5], #1
 800706c:	9e01      	ldr	r6, [sp, #4]
 800706e:	9f03      	ldr	r7, [sp, #12]
 8007070:	1bae      	subs	r6, r5, r6
 8007072:	42b7      	cmp	r7, r6
 8007074:	4602      	mov	r2, r0
 8007076:	460b      	mov	r3, r1
 8007078:	d135      	bne.n	80070e6 <_dtoa_r+0x6e6>
 800707a:	f7f9 f917 	bl	80002ac <__adddf3>
 800707e:	4642      	mov	r2, r8
 8007080:	464b      	mov	r3, r9
 8007082:	4606      	mov	r6, r0
 8007084:	460f      	mov	r7, r1
 8007086:	f7f9 fd57 	bl	8000b38 <__aeabi_dcmpgt>
 800708a:	b9d0      	cbnz	r0, 80070c2 <_dtoa_r+0x6c2>
 800708c:	4642      	mov	r2, r8
 800708e:	464b      	mov	r3, r9
 8007090:	4630      	mov	r0, r6
 8007092:	4639      	mov	r1, r7
 8007094:	f7f9 fd28 	bl	8000ae8 <__aeabi_dcmpeq>
 8007098:	b110      	cbz	r0, 80070a0 <_dtoa_r+0x6a0>
 800709a:	f01a 0f01 	tst.w	sl, #1
 800709e:	d110      	bne.n	80070c2 <_dtoa_r+0x6c2>
 80070a0:	4620      	mov	r0, r4
 80070a2:	ee18 1a10 	vmov	r1, s16
 80070a6:	f000 faf3 	bl	8007690 <_Bfree>
 80070aa:	2300      	movs	r3, #0
 80070ac:	9800      	ldr	r0, [sp, #0]
 80070ae:	702b      	strb	r3, [r5, #0]
 80070b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80070b2:	3001      	adds	r0, #1
 80070b4:	6018      	str	r0, [r3, #0]
 80070b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	f43f acf1 	beq.w	8006aa0 <_dtoa_r+0xa0>
 80070be:	601d      	str	r5, [r3, #0]
 80070c0:	e4ee      	b.n	8006aa0 <_dtoa_r+0xa0>
 80070c2:	9f00      	ldr	r7, [sp, #0]
 80070c4:	462b      	mov	r3, r5
 80070c6:	461d      	mov	r5, r3
 80070c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80070cc:	2a39      	cmp	r2, #57	; 0x39
 80070ce:	d106      	bne.n	80070de <_dtoa_r+0x6de>
 80070d0:	9a01      	ldr	r2, [sp, #4]
 80070d2:	429a      	cmp	r2, r3
 80070d4:	d1f7      	bne.n	80070c6 <_dtoa_r+0x6c6>
 80070d6:	9901      	ldr	r1, [sp, #4]
 80070d8:	2230      	movs	r2, #48	; 0x30
 80070da:	3701      	adds	r7, #1
 80070dc:	700a      	strb	r2, [r1, #0]
 80070de:	781a      	ldrb	r2, [r3, #0]
 80070e0:	3201      	adds	r2, #1
 80070e2:	701a      	strb	r2, [r3, #0]
 80070e4:	e790      	b.n	8007008 <_dtoa_r+0x608>
 80070e6:	4ba6      	ldr	r3, [pc, #664]	; (8007380 <_dtoa_r+0x980>)
 80070e8:	2200      	movs	r2, #0
 80070ea:	f7f9 fa95 	bl	8000618 <__aeabi_dmul>
 80070ee:	2200      	movs	r2, #0
 80070f0:	2300      	movs	r3, #0
 80070f2:	4606      	mov	r6, r0
 80070f4:	460f      	mov	r7, r1
 80070f6:	f7f9 fcf7 	bl	8000ae8 <__aeabi_dcmpeq>
 80070fa:	2800      	cmp	r0, #0
 80070fc:	d09d      	beq.n	800703a <_dtoa_r+0x63a>
 80070fe:	e7cf      	b.n	80070a0 <_dtoa_r+0x6a0>
 8007100:	9a08      	ldr	r2, [sp, #32]
 8007102:	2a00      	cmp	r2, #0
 8007104:	f000 80d7 	beq.w	80072b6 <_dtoa_r+0x8b6>
 8007108:	9a06      	ldr	r2, [sp, #24]
 800710a:	2a01      	cmp	r2, #1
 800710c:	f300 80ba 	bgt.w	8007284 <_dtoa_r+0x884>
 8007110:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007112:	2a00      	cmp	r2, #0
 8007114:	f000 80b2 	beq.w	800727c <_dtoa_r+0x87c>
 8007118:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800711c:	9e07      	ldr	r6, [sp, #28]
 800711e:	9d04      	ldr	r5, [sp, #16]
 8007120:	9a04      	ldr	r2, [sp, #16]
 8007122:	441a      	add	r2, r3
 8007124:	9204      	str	r2, [sp, #16]
 8007126:	9a05      	ldr	r2, [sp, #20]
 8007128:	2101      	movs	r1, #1
 800712a:	441a      	add	r2, r3
 800712c:	4620      	mov	r0, r4
 800712e:	9205      	str	r2, [sp, #20]
 8007130:	f000 fb66 	bl	8007800 <__i2b>
 8007134:	4607      	mov	r7, r0
 8007136:	2d00      	cmp	r5, #0
 8007138:	dd0c      	ble.n	8007154 <_dtoa_r+0x754>
 800713a:	9b05      	ldr	r3, [sp, #20]
 800713c:	2b00      	cmp	r3, #0
 800713e:	dd09      	ble.n	8007154 <_dtoa_r+0x754>
 8007140:	42ab      	cmp	r3, r5
 8007142:	9a04      	ldr	r2, [sp, #16]
 8007144:	bfa8      	it	ge
 8007146:	462b      	movge	r3, r5
 8007148:	1ad2      	subs	r2, r2, r3
 800714a:	9204      	str	r2, [sp, #16]
 800714c:	9a05      	ldr	r2, [sp, #20]
 800714e:	1aed      	subs	r5, r5, r3
 8007150:	1ad3      	subs	r3, r2, r3
 8007152:	9305      	str	r3, [sp, #20]
 8007154:	9b07      	ldr	r3, [sp, #28]
 8007156:	b31b      	cbz	r3, 80071a0 <_dtoa_r+0x7a0>
 8007158:	9b08      	ldr	r3, [sp, #32]
 800715a:	2b00      	cmp	r3, #0
 800715c:	f000 80af 	beq.w	80072be <_dtoa_r+0x8be>
 8007160:	2e00      	cmp	r6, #0
 8007162:	dd13      	ble.n	800718c <_dtoa_r+0x78c>
 8007164:	4639      	mov	r1, r7
 8007166:	4632      	mov	r2, r6
 8007168:	4620      	mov	r0, r4
 800716a:	f000 fc09 	bl	8007980 <__pow5mult>
 800716e:	ee18 2a10 	vmov	r2, s16
 8007172:	4601      	mov	r1, r0
 8007174:	4607      	mov	r7, r0
 8007176:	4620      	mov	r0, r4
 8007178:	f000 fb58 	bl	800782c <__multiply>
 800717c:	ee18 1a10 	vmov	r1, s16
 8007180:	4680      	mov	r8, r0
 8007182:	4620      	mov	r0, r4
 8007184:	f000 fa84 	bl	8007690 <_Bfree>
 8007188:	ee08 8a10 	vmov	s16, r8
 800718c:	9b07      	ldr	r3, [sp, #28]
 800718e:	1b9a      	subs	r2, r3, r6
 8007190:	d006      	beq.n	80071a0 <_dtoa_r+0x7a0>
 8007192:	ee18 1a10 	vmov	r1, s16
 8007196:	4620      	mov	r0, r4
 8007198:	f000 fbf2 	bl	8007980 <__pow5mult>
 800719c:	ee08 0a10 	vmov	s16, r0
 80071a0:	2101      	movs	r1, #1
 80071a2:	4620      	mov	r0, r4
 80071a4:	f000 fb2c 	bl	8007800 <__i2b>
 80071a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	4606      	mov	r6, r0
 80071ae:	f340 8088 	ble.w	80072c2 <_dtoa_r+0x8c2>
 80071b2:	461a      	mov	r2, r3
 80071b4:	4601      	mov	r1, r0
 80071b6:	4620      	mov	r0, r4
 80071b8:	f000 fbe2 	bl	8007980 <__pow5mult>
 80071bc:	9b06      	ldr	r3, [sp, #24]
 80071be:	2b01      	cmp	r3, #1
 80071c0:	4606      	mov	r6, r0
 80071c2:	f340 8081 	ble.w	80072c8 <_dtoa_r+0x8c8>
 80071c6:	f04f 0800 	mov.w	r8, #0
 80071ca:	6933      	ldr	r3, [r6, #16]
 80071cc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80071d0:	6918      	ldr	r0, [r3, #16]
 80071d2:	f000 fac5 	bl	8007760 <__hi0bits>
 80071d6:	f1c0 0020 	rsb	r0, r0, #32
 80071da:	9b05      	ldr	r3, [sp, #20]
 80071dc:	4418      	add	r0, r3
 80071de:	f010 001f 	ands.w	r0, r0, #31
 80071e2:	f000 8092 	beq.w	800730a <_dtoa_r+0x90a>
 80071e6:	f1c0 0320 	rsb	r3, r0, #32
 80071ea:	2b04      	cmp	r3, #4
 80071ec:	f340 808a 	ble.w	8007304 <_dtoa_r+0x904>
 80071f0:	f1c0 001c 	rsb	r0, r0, #28
 80071f4:	9b04      	ldr	r3, [sp, #16]
 80071f6:	4403      	add	r3, r0
 80071f8:	9304      	str	r3, [sp, #16]
 80071fa:	9b05      	ldr	r3, [sp, #20]
 80071fc:	4403      	add	r3, r0
 80071fe:	4405      	add	r5, r0
 8007200:	9305      	str	r3, [sp, #20]
 8007202:	9b04      	ldr	r3, [sp, #16]
 8007204:	2b00      	cmp	r3, #0
 8007206:	dd07      	ble.n	8007218 <_dtoa_r+0x818>
 8007208:	ee18 1a10 	vmov	r1, s16
 800720c:	461a      	mov	r2, r3
 800720e:	4620      	mov	r0, r4
 8007210:	f000 fc10 	bl	8007a34 <__lshift>
 8007214:	ee08 0a10 	vmov	s16, r0
 8007218:	9b05      	ldr	r3, [sp, #20]
 800721a:	2b00      	cmp	r3, #0
 800721c:	dd05      	ble.n	800722a <_dtoa_r+0x82a>
 800721e:	4631      	mov	r1, r6
 8007220:	461a      	mov	r2, r3
 8007222:	4620      	mov	r0, r4
 8007224:	f000 fc06 	bl	8007a34 <__lshift>
 8007228:	4606      	mov	r6, r0
 800722a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800722c:	2b00      	cmp	r3, #0
 800722e:	d06e      	beq.n	800730e <_dtoa_r+0x90e>
 8007230:	ee18 0a10 	vmov	r0, s16
 8007234:	4631      	mov	r1, r6
 8007236:	f000 fc6d 	bl	8007b14 <__mcmp>
 800723a:	2800      	cmp	r0, #0
 800723c:	da67      	bge.n	800730e <_dtoa_r+0x90e>
 800723e:	9b00      	ldr	r3, [sp, #0]
 8007240:	3b01      	subs	r3, #1
 8007242:	ee18 1a10 	vmov	r1, s16
 8007246:	9300      	str	r3, [sp, #0]
 8007248:	220a      	movs	r2, #10
 800724a:	2300      	movs	r3, #0
 800724c:	4620      	mov	r0, r4
 800724e:	f000 fa41 	bl	80076d4 <__multadd>
 8007252:	9b08      	ldr	r3, [sp, #32]
 8007254:	ee08 0a10 	vmov	s16, r0
 8007258:	2b00      	cmp	r3, #0
 800725a:	f000 81b1 	beq.w	80075c0 <_dtoa_r+0xbc0>
 800725e:	2300      	movs	r3, #0
 8007260:	4639      	mov	r1, r7
 8007262:	220a      	movs	r2, #10
 8007264:	4620      	mov	r0, r4
 8007266:	f000 fa35 	bl	80076d4 <__multadd>
 800726a:	9b02      	ldr	r3, [sp, #8]
 800726c:	2b00      	cmp	r3, #0
 800726e:	4607      	mov	r7, r0
 8007270:	f300 808e 	bgt.w	8007390 <_dtoa_r+0x990>
 8007274:	9b06      	ldr	r3, [sp, #24]
 8007276:	2b02      	cmp	r3, #2
 8007278:	dc51      	bgt.n	800731e <_dtoa_r+0x91e>
 800727a:	e089      	b.n	8007390 <_dtoa_r+0x990>
 800727c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800727e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007282:	e74b      	b.n	800711c <_dtoa_r+0x71c>
 8007284:	9b03      	ldr	r3, [sp, #12]
 8007286:	1e5e      	subs	r6, r3, #1
 8007288:	9b07      	ldr	r3, [sp, #28]
 800728a:	42b3      	cmp	r3, r6
 800728c:	bfbf      	itttt	lt
 800728e:	9b07      	ldrlt	r3, [sp, #28]
 8007290:	9607      	strlt	r6, [sp, #28]
 8007292:	1af2      	sublt	r2, r6, r3
 8007294:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007296:	bfb6      	itet	lt
 8007298:	189b      	addlt	r3, r3, r2
 800729a:	1b9e      	subge	r6, r3, r6
 800729c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800729e:	9b03      	ldr	r3, [sp, #12]
 80072a0:	bfb8      	it	lt
 80072a2:	2600      	movlt	r6, #0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	bfb7      	itett	lt
 80072a8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80072ac:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80072b0:	1a9d      	sublt	r5, r3, r2
 80072b2:	2300      	movlt	r3, #0
 80072b4:	e734      	b.n	8007120 <_dtoa_r+0x720>
 80072b6:	9e07      	ldr	r6, [sp, #28]
 80072b8:	9d04      	ldr	r5, [sp, #16]
 80072ba:	9f08      	ldr	r7, [sp, #32]
 80072bc:	e73b      	b.n	8007136 <_dtoa_r+0x736>
 80072be:	9a07      	ldr	r2, [sp, #28]
 80072c0:	e767      	b.n	8007192 <_dtoa_r+0x792>
 80072c2:	9b06      	ldr	r3, [sp, #24]
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	dc18      	bgt.n	80072fa <_dtoa_r+0x8fa>
 80072c8:	f1ba 0f00 	cmp.w	sl, #0
 80072cc:	d115      	bne.n	80072fa <_dtoa_r+0x8fa>
 80072ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80072d2:	b993      	cbnz	r3, 80072fa <_dtoa_r+0x8fa>
 80072d4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80072d8:	0d1b      	lsrs	r3, r3, #20
 80072da:	051b      	lsls	r3, r3, #20
 80072dc:	b183      	cbz	r3, 8007300 <_dtoa_r+0x900>
 80072de:	9b04      	ldr	r3, [sp, #16]
 80072e0:	3301      	adds	r3, #1
 80072e2:	9304      	str	r3, [sp, #16]
 80072e4:	9b05      	ldr	r3, [sp, #20]
 80072e6:	3301      	adds	r3, #1
 80072e8:	9305      	str	r3, [sp, #20]
 80072ea:	f04f 0801 	mov.w	r8, #1
 80072ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	f47f af6a 	bne.w	80071ca <_dtoa_r+0x7ca>
 80072f6:	2001      	movs	r0, #1
 80072f8:	e76f      	b.n	80071da <_dtoa_r+0x7da>
 80072fa:	f04f 0800 	mov.w	r8, #0
 80072fe:	e7f6      	b.n	80072ee <_dtoa_r+0x8ee>
 8007300:	4698      	mov	r8, r3
 8007302:	e7f4      	b.n	80072ee <_dtoa_r+0x8ee>
 8007304:	f43f af7d 	beq.w	8007202 <_dtoa_r+0x802>
 8007308:	4618      	mov	r0, r3
 800730a:	301c      	adds	r0, #28
 800730c:	e772      	b.n	80071f4 <_dtoa_r+0x7f4>
 800730e:	9b03      	ldr	r3, [sp, #12]
 8007310:	2b00      	cmp	r3, #0
 8007312:	dc37      	bgt.n	8007384 <_dtoa_r+0x984>
 8007314:	9b06      	ldr	r3, [sp, #24]
 8007316:	2b02      	cmp	r3, #2
 8007318:	dd34      	ble.n	8007384 <_dtoa_r+0x984>
 800731a:	9b03      	ldr	r3, [sp, #12]
 800731c:	9302      	str	r3, [sp, #8]
 800731e:	9b02      	ldr	r3, [sp, #8]
 8007320:	b96b      	cbnz	r3, 800733e <_dtoa_r+0x93e>
 8007322:	4631      	mov	r1, r6
 8007324:	2205      	movs	r2, #5
 8007326:	4620      	mov	r0, r4
 8007328:	f000 f9d4 	bl	80076d4 <__multadd>
 800732c:	4601      	mov	r1, r0
 800732e:	4606      	mov	r6, r0
 8007330:	ee18 0a10 	vmov	r0, s16
 8007334:	f000 fbee 	bl	8007b14 <__mcmp>
 8007338:	2800      	cmp	r0, #0
 800733a:	f73f adbb 	bgt.w	8006eb4 <_dtoa_r+0x4b4>
 800733e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007340:	9d01      	ldr	r5, [sp, #4]
 8007342:	43db      	mvns	r3, r3
 8007344:	9300      	str	r3, [sp, #0]
 8007346:	f04f 0800 	mov.w	r8, #0
 800734a:	4631      	mov	r1, r6
 800734c:	4620      	mov	r0, r4
 800734e:	f000 f99f 	bl	8007690 <_Bfree>
 8007352:	2f00      	cmp	r7, #0
 8007354:	f43f aea4 	beq.w	80070a0 <_dtoa_r+0x6a0>
 8007358:	f1b8 0f00 	cmp.w	r8, #0
 800735c:	d005      	beq.n	800736a <_dtoa_r+0x96a>
 800735e:	45b8      	cmp	r8, r7
 8007360:	d003      	beq.n	800736a <_dtoa_r+0x96a>
 8007362:	4641      	mov	r1, r8
 8007364:	4620      	mov	r0, r4
 8007366:	f000 f993 	bl	8007690 <_Bfree>
 800736a:	4639      	mov	r1, r7
 800736c:	4620      	mov	r0, r4
 800736e:	f000 f98f 	bl	8007690 <_Bfree>
 8007372:	e695      	b.n	80070a0 <_dtoa_r+0x6a0>
 8007374:	2600      	movs	r6, #0
 8007376:	4637      	mov	r7, r6
 8007378:	e7e1      	b.n	800733e <_dtoa_r+0x93e>
 800737a:	9700      	str	r7, [sp, #0]
 800737c:	4637      	mov	r7, r6
 800737e:	e599      	b.n	8006eb4 <_dtoa_r+0x4b4>
 8007380:	40240000 	.word	0x40240000
 8007384:	9b08      	ldr	r3, [sp, #32]
 8007386:	2b00      	cmp	r3, #0
 8007388:	f000 80ca 	beq.w	8007520 <_dtoa_r+0xb20>
 800738c:	9b03      	ldr	r3, [sp, #12]
 800738e:	9302      	str	r3, [sp, #8]
 8007390:	2d00      	cmp	r5, #0
 8007392:	dd05      	ble.n	80073a0 <_dtoa_r+0x9a0>
 8007394:	4639      	mov	r1, r7
 8007396:	462a      	mov	r2, r5
 8007398:	4620      	mov	r0, r4
 800739a:	f000 fb4b 	bl	8007a34 <__lshift>
 800739e:	4607      	mov	r7, r0
 80073a0:	f1b8 0f00 	cmp.w	r8, #0
 80073a4:	d05b      	beq.n	800745e <_dtoa_r+0xa5e>
 80073a6:	6879      	ldr	r1, [r7, #4]
 80073a8:	4620      	mov	r0, r4
 80073aa:	f000 f931 	bl	8007610 <_Balloc>
 80073ae:	4605      	mov	r5, r0
 80073b0:	b928      	cbnz	r0, 80073be <_dtoa_r+0x9be>
 80073b2:	4b87      	ldr	r3, [pc, #540]	; (80075d0 <_dtoa_r+0xbd0>)
 80073b4:	4602      	mov	r2, r0
 80073b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80073ba:	f7ff bb3b 	b.w	8006a34 <_dtoa_r+0x34>
 80073be:	693a      	ldr	r2, [r7, #16]
 80073c0:	3202      	adds	r2, #2
 80073c2:	0092      	lsls	r2, r2, #2
 80073c4:	f107 010c 	add.w	r1, r7, #12
 80073c8:	300c      	adds	r0, #12
 80073ca:	f000 f913 	bl	80075f4 <memcpy>
 80073ce:	2201      	movs	r2, #1
 80073d0:	4629      	mov	r1, r5
 80073d2:	4620      	mov	r0, r4
 80073d4:	f000 fb2e 	bl	8007a34 <__lshift>
 80073d8:	9b01      	ldr	r3, [sp, #4]
 80073da:	f103 0901 	add.w	r9, r3, #1
 80073de:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80073e2:	4413      	add	r3, r2
 80073e4:	9305      	str	r3, [sp, #20]
 80073e6:	f00a 0301 	and.w	r3, sl, #1
 80073ea:	46b8      	mov	r8, r7
 80073ec:	9304      	str	r3, [sp, #16]
 80073ee:	4607      	mov	r7, r0
 80073f0:	4631      	mov	r1, r6
 80073f2:	ee18 0a10 	vmov	r0, s16
 80073f6:	f7ff fa75 	bl	80068e4 <quorem>
 80073fa:	4641      	mov	r1, r8
 80073fc:	9002      	str	r0, [sp, #8]
 80073fe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007402:	ee18 0a10 	vmov	r0, s16
 8007406:	f000 fb85 	bl	8007b14 <__mcmp>
 800740a:	463a      	mov	r2, r7
 800740c:	9003      	str	r0, [sp, #12]
 800740e:	4631      	mov	r1, r6
 8007410:	4620      	mov	r0, r4
 8007412:	f000 fb9b 	bl	8007b4c <__mdiff>
 8007416:	68c2      	ldr	r2, [r0, #12]
 8007418:	f109 3bff 	add.w	fp, r9, #4294967295
 800741c:	4605      	mov	r5, r0
 800741e:	bb02      	cbnz	r2, 8007462 <_dtoa_r+0xa62>
 8007420:	4601      	mov	r1, r0
 8007422:	ee18 0a10 	vmov	r0, s16
 8007426:	f000 fb75 	bl	8007b14 <__mcmp>
 800742a:	4602      	mov	r2, r0
 800742c:	4629      	mov	r1, r5
 800742e:	4620      	mov	r0, r4
 8007430:	9207      	str	r2, [sp, #28]
 8007432:	f000 f92d 	bl	8007690 <_Bfree>
 8007436:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800743a:	ea43 0102 	orr.w	r1, r3, r2
 800743e:	9b04      	ldr	r3, [sp, #16]
 8007440:	430b      	orrs	r3, r1
 8007442:	464d      	mov	r5, r9
 8007444:	d10f      	bne.n	8007466 <_dtoa_r+0xa66>
 8007446:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800744a:	d02a      	beq.n	80074a2 <_dtoa_r+0xaa2>
 800744c:	9b03      	ldr	r3, [sp, #12]
 800744e:	2b00      	cmp	r3, #0
 8007450:	dd02      	ble.n	8007458 <_dtoa_r+0xa58>
 8007452:	9b02      	ldr	r3, [sp, #8]
 8007454:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007458:	f88b a000 	strb.w	sl, [fp]
 800745c:	e775      	b.n	800734a <_dtoa_r+0x94a>
 800745e:	4638      	mov	r0, r7
 8007460:	e7ba      	b.n	80073d8 <_dtoa_r+0x9d8>
 8007462:	2201      	movs	r2, #1
 8007464:	e7e2      	b.n	800742c <_dtoa_r+0xa2c>
 8007466:	9b03      	ldr	r3, [sp, #12]
 8007468:	2b00      	cmp	r3, #0
 800746a:	db04      	blt.n	8007476 <_dtoa_r+0xa76>
 800746c:	9906      	ldr	r1, [sp, #24]
 800746e:	430b      	orrs	r3, r1
 8007470:	9904      	ldr	r1, [sp, #16]
 8007472:	430b      	orrs	r3, r1
 8007474:	d122      	bne.n	80074bc <_dtoa_r+0xabc>
 8007476:	2a00      	cmp	r2, #0
 8007478:	ddee      	ble.n	8007458 <_dtoa_r+0xa58>
 800747a:	ee18 1a10 	vmov	r1, s16
 800747e:	2201      	movs	r2, #1
 8007480:	4620      	mov	r0, r4
 8007482:	f000 fad7 	bl	8007a34 <__lshift>
 8007486:	4631      	mov	r1, r6
 8007488:	ee08 0a10 	vmov	s16, r0
 800748c:	f000 fb42 	bl	8007b14 <__mcmp>
 8007490:	2800      	cmp	r0, #0
 8007492:	dc03      	bgt.n	800749c <_dtoa_r+0xa9c>
 8007494:	d1e0      	bne.n	8007458 <_dtoa_r+0xa58>
 8007496:	f01a 0f01 	tst.w	sl, #1
 800749a:	d0dd      	beq.n	8007458 <_dtoa_r+0xa58>
 800749c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80074a0:	d1d7      	bne.n	8007452 <_dtoa_r+0xa52>
 80074a2:	2339      	movs	r3, #57	; 0x39
 80074a4:	f88b 3000 	strb.w	r3, [fp]
 80074a8:	462b      	mov	r3, r5
 80074aa:	461d      	mov	r5, r3
 80074ac:	3b01      	subs	r3, #1
 80074ae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80074b2:	2a39      	cmp	r2, #57	; 0x39
 80074b4:	d071      	beq.n	800759a <_dtoa_r+0xb9a>
 80074b6:	3201      	adds	r2, #1
 80074b8:	701a      	strb	r2, [r3, #0]
 80074ba:	e746      	b.n	800734a <_dtoa_r+0x94a>
 80074bc:	2a00      	cmp	r2, #0
 80074be:	dd07      	ble.n	80074d0 <_dtoa_r+0xad0>
 80074c0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80074c4:	d0ed      	beq.n	80074a2 <_dtoa_r+0xaa2>
 80074c6:	f10a 0301 	add.w	r3, sl, #1
 80074ca:	f88b 3000 	strb.w	r3, [fp]
 80074ce:	e73c      	b.n	800734a <_dtoa_r+0x94a>
 80074d0:	9b05      	ldr	r3, [sp, #20]
 80074d2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80074d6:	4599      	cmp	r9, r3
 80074d8:	d047      	beq.n	800756a <_dtoa_r+0xb6a>
 80074da:	ee18 1a10 	vmov	r1, s16
 80074de:	2300      	movs	r3, #0
 80074e0:	220a      	movs	r2, #10
 80074e2:	4620      	mov	r0, r4
 80074e4:	f000 f8f6 	bl	80076d4 <__multadd>
 80074e8:	45b8      	cmp	r8, r7
 80074ea:	ee08 0a10 	vmov	s16, r0
 80074ee:	f04f 0300 	mov.w	r3, #0
 80074f2:	f04f 020a 	mov.w	r2, #10
 80074f6:	4641      	mov	r1, r8
 80074f8:	4620      	mov	r0, r4
 80074fa:	d106      	bne.n	800750a <_dtoa_r+0xb0a>
 80074fc:	f000 f8ea 	bl	80076d4 <__multadd>
 8007500:	4680      	mov	r8, r0
 8007502:	4607      	mov	r7, r0
 8007504:	f109 0901 	add.w	r9, r9, #1
 8007508:	e772      	b.n	80073f0 <_dtoa_r+0x9f0>
 800750a:	f000 f8e3 	bl	80076d4 <__multadd>
 800750e:	4639      	mov	r1, r7
 8007510:	4680      	mov	r8, r0
 8007512:	2300      	movs	r3, #0
 8007514:	220a      	movs	r2, #10
 8007516:	4620      	mov	r0, r4
 8007518:	f000 f8dc 	bl	80076d4 <__multadd>
 800751c:	4607      	mov	r7, r0
 800751e:	e7f1      	b.n	8007504 <_dtoa_r+0xb04>
 8007520:	9b03      	ldr	r3, [sp, #12]
 8007522:	9302      	str	r3, [sp, #8]
 8007524:	9d01      	ldr	r5, [sp, #4]
 8007526:	ee18 0a10 	vmov	r0, s16
 800752a:	4631      	mov	r1, r6
 800752c:	f7ff f9da 	bl	80068e4 <quorem>
 8007530:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007534:	9b01      	ldr	r3, [sp, #4]
 8007536:	f805 ab01 	strb.w	sl, [r5], #1
 800753a:	1aea      	subs	r2, r5, r3
 800753c:	9b02      	ldr	r3, [sp, #8]
 800753e:	4293      	cmp	r3, r2
 8007540:	dd09      	ble.n	8007556 <_dtoa_r+0xb56>
 8007542:	ee18 1a10 	vmov	r1, s16
 8007546:	2300      	movs	r3, #0
 8007548:	220a      	movs	r2, #10
 800754a:	4620      	mov	r0, r4
 800754c:	f000 f8c2 	bl	80076d4 <__multadd>
 8007550:	ee08 0a10 	vmov	s16, r0
 8007554:	e7e7      	b.n	8007526 <_dtoa_r+0xb26>
 8007556:	9b02      	ldr	r3, [sp, #8]
 8007558:	2b00      	cmp	r3, #0
 800755a:	bfc8      	it	gt
 800755c:	461d      	movgt	r5, r3
 800755e:	9b01      	ldr	r3, [sp, #4]
 8007560:	bfd8      	it	le
 8007562:	2501      	movle	r5, #1
 8007564:	441d      	add	r5, r3
 8007566:	f04f 0800 	mov.w	r8, #0
 800756a:	ee18 1a10 	vmov	r1, s16
 800756e:	2201      	movs	r2, #1
 8007570:	4620      	mov	r0, r4
 8007572:	f000 fa5f 	bl	8007a34 <__lshift>
 8007576:	4631      	mov	r1, r6
 8007578:	ee08 0a10 	vmov	s16, r0
 800757c:	f000 faca 	bl	8007b14 <__mcmp>
 8007580:	2800      	cmp	r0, #0
 8007582:	dc91      	bgt.n	80074a8 <_dtoa_r+0xaa8>
 8007584:	d102      	bne.n	800758c <_dtoa_r+0xb8c>
 8007586:	f01a 0f01 	tst.w	sl, #1
 800758a:	d18d      	bne.n	80074a8 <_dtoa_r+0xaa8>
 800758c:	462b      	mov	r3, r5
 800758e:	461d      	mov	r5, r3
 8007590:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007594:	2a30      	cmp	r2, #48	; 0x30
 8007596:	d0fa      	beq.n	800758e <_dtoa_r+0xb8e>
 8007598:	e6d7      	b.n	800734a <_dtoa_r+0x94a>
 800759a:	9a01      	ldr	r2, [sp, #4]
 800759c:	429a      	cmp	r2, r3
 800759e:	d184      	bne.n	80074aa <_dtoa_r+0xaaa>
 80075a0:	9b00      	ldr	r3, [sp, #0]
 80075a2:	3301      	adds	r3, #1
 80075a4:	9300      	str	r3, [sp, #0]
 80075a6:	2331      	movs	r3, #49	; 0x31
 80075a8:	7013      	strb	r3, [r2, #0]
 80075aa:	e6ce      	b.n	800734a <_dtoa_r+0x94a>
 80075ac:	4b09      	ldr	r3, [pc, #36]	; (80075d4 <_dtoa_r+0xbd4>)
 80075ae:	f7ff ba95 	b.w	8006adc <_dtoa_r+0xdc>
 80075b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	f47f aa6e 	bne.w	8006a96 <_dtoa_r+0x96>
 80075ba:	4b07      	ldr	r3, [pc, #28]	; (80075d8 <_dtoa_r+0xbd8>)
 80075bc:	f7ff ba8e 	b.w	8006adc <_dtoa_r+0xdc>
 80075c0:	9b02      	ldr	r3, [sp, #8]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	dcae      	bgt.n	8007524 <_dtoa_r+0xb24>
 80075c6:	9b06      	ldr	r3, [sp, #24]
 80075c8:	2b02      	cmp	r3, #2
 80075ca:	f73f aea8 	bgt.w	800731e <_dtoa_r+0x91e>
 80075ce:	e7a9      	b.n	8007524 <_dtoa_r+0xb24>
 80075d0:	08008ed3 	.word	0x08008ed3
 80075d4:	08008e30 	.word	0x08008e30
 80075d8:	08008e54 	.word	0x08008e54

080075dc <_localeconv_r>:
 80075dc:	4800      	ldr	r0, [pc, #0]	; (80075e0 <_localeconv_r+0x4>)
 80075de:	4770      	bx	lr
 80075e0:	20000164 	.word	0x20000164

080075e4 <malloc>:
 80075e4:	4b02      	ldr	r3, [pc, #8]	; (80075f0 <malloc+0xc>)
 80075e6:	4601      	mov	r1, r0
 80075e8:	6818      	ldr	r0, [r3, #0]
 80075ea:	f000 bc17 	b.w	8007e1c <_malloc_r>
 80075ee:	bf00      	nop
 80075f0:	20000010 	.word	0x20000010

080075f4 <memcpy>:
 80075f4:	440a      	add	r2, r1
 80075f6:	4291      	cmp	r1, r2
 80075f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80075fc:	d100      	bne.n	8007600 <memcpy+0xc>
 80075fe:	4770      	bx	lr
 8007600:	b510      	push	{r4, lr}
 8007602:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007606:	f803 4f01 	strb.w	r4, [r3, #1]!
 800760a:	4291      	cmp	r1, r2
 800760c:	d1f9      	bne.n	8007602 <memcpy+0xe>
 800760e:	bd10      	pop	{r4, pc}

08007610 <_Balloc>:
 8007610:	b570      	push	{r4, r5, r6, lr}
 8007612:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007614:	4604      	mov	r4, r0
 8007616:	460d      	mov	r5, r1
 8007618:	b976      	cbnz	r6, 8007638 <_Balloc+0x28>
 800761a:	2010      	movs	r0, #16
 800761c:	f7ff ffe2 	bl	80075e4 <malloc>
 8007620:	4602      	mov	r2, r0
 8007622:	6260      	str	r0, [r4, #36]	; 0x24
 8007624:	b920      	cbnz	r0, 8007630 <_Balloc+0x20>
 8007626:	4b18      	ldr	r3, [pc, #96]	; (8007688 <_Balloc+0x78>)
 8007628:	4818      	ldr	r0, [pc, #96]	; (800768c <_Balloc+0x7c>)
 800762a:	2166      	movs	r1, #102	; 0x66
 800762c:	f000 fdd6 	bl	80081dc <__assert_func>
 8007630:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007634:	6006      	str	r6, [r0, #0]
 8007636:	60c6      	str	r6, [r0, #12]
 8007638:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800763a:	68f3      	ldr	r3, [r6, #12]
 800763c:	b183      	cbz	r3, 8007660 <_Balloc+0x50>
 800763e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007640:	68db      	ldr	r3, [r3, #12]
 8007642:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007646:	b9b8      	cbnz	r0, 8007678 <_Balloc+0x68>
 8007648:	2101      	movs	r1, #1
 800764a:	fa01 f605 	lsl.w	r6, r1, r5
 800764e:	1d72      	adds	r2, r6, #5
 8007650:	0092      	lsls	r2, r2, #2
 8007652:	4620      	mov	r0, r4
 8007654:	f000 fb60 	bl	8007d18 <_calloc_r>
 8007658:	b160      	cbz	r0, 8007674 <_Balloc+0x64>
 800765a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800765e:	e00e      	b.n	800767e <_Balloc+0x6e>
 8007660:	2221      	movs	r2, #33	; 0x21
 8007662:	2104      	movs	r1, #4
 8007664:	4620      	mov	r0, r4
 8007666:	f000 fb57 	bl	8007d18 <_calloc_r>
 800766a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800766c:	60f0      	str	r0, [r6, #12]
 800766e:	68db      	ldr	r3, [r3, #12]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d1e4      	bne.n	800763e <_Balloc+0x2e>
 8007674:	2000      	movs	r0, #0
 8007676:	bd70      	pop	{r4, r5, r6, pc}
 8007678:	6802      	ldr	r2, [r0, #0]
 800767a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800767e:	2300      	movs	r3, #0
 8007680:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007684:	e7f7      	b.n	8007676 <_Balloc+0x66>
 8007686:	bf00      	nop
 8007688:	08008e61 	.word	0x08008e61
 800768c:	08008ee4 	.word	0x08008ee4

08007690 <_Bfree>:
 8007690:	b570      	push	{r4, r5, r6, lr}
 8007692:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007694:	4605      	mov	r5, r0
 8007696:	460c      	mov	r4, r1
 8007698:	b976      	cbnz	r6, 80076b8 <_Bfree+0x28>
 800769a:	2010      	movs	r0, #16
 800769c:	f7ff ffa2 	bl	80075e4 <malloc>
 80076a0:	4602      	mov	r2, r0
 80076a2:	6268      	str	r0, [r5, #36]	; 0x24
 80076a4:	b920      	cbnz	r0, 80076b0 <_Bfree+0x20>
 80076a6:	4b09      	ldr	r3, [pc, #36]	; (80076cc <_Bfree+0x3c>)
 80076a8:	4809      	ldr	r0, [pc, #36]	; (80076d0 <_Bfree+0x40>)
 80076aa:	218a      	movs	r1, #138	; 0x8a
 80076ac:	f000 fd96 	bl	80081dc <__assert_func>
 80076b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80076b4:	6006      	str	r6, [r0, #0]
 80076b6:	60c6      	str	r6, [r0, #12]
 80076b8:	b13c      	cbz	r4, 80076ca <_Bfree+0x3a>
 80076ba:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80076bc:	6862      	ldr	r2, [r4, #4]
 80076be:	68db      	ldr	r3, [r3, #12]
 80076c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80076c4:	6021      	str	r1, [r4, #0]
 80076c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80076ca:	bd70      	pop	{r4, r5, r6, pc}
 80076cc:	08008e61 	.word	0x08008e61
 80076d0:	08008ee4 	.word	0x08008ee4

080076d4 <__multadd>:
 80076d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076d8:	690d      	ldr	r5, [r1, #16]
 80076da:	4607      	mov	r7, r0
 80076dc:	460c      	mov	r4, r1
 80076de:	461e      	mov	r6, r3
 80076e0:	f101 0c14 	add.w	ip, r1, #20
 80076e4:	2000      	movs	r0, #0
 80076e6:	f8dc 3000 	ldr.w	r3, [ip]
 80076ea:	b299      	uxth	r1, r3
 80076ec:	fb02 6101 	mla	r1, r2, r1, r6
 80076f0:	0c1e      	lsrs	r6, r3, #16
 80076f2:	0c0b      	lsrs	r3, r1, #16
 80076f4:	fb02 3306 	mla	r3, r2, r6, r3
 80076f8:	b289      	uxth	r1, r1
 80076fa:	3001      	adds	r0, #1
 80076fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007700:	4285      	cmp	r5, r0
 8007702:	f84c 1b04 	str.w	r1, [ip], #4
 8007706:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800770a:	dcec      	bgt.n	80076e6 <__multadd+0x12>
 800770c:	b30e      	cbz	r6, 8007752 <__multadd+0x7e>
 800770e:	68a3      	ldr	r3, [r4, #8]
 8007710:	42ab      	cmp	r3, r5
 8007712:	dc19      	bgt.n	8007748 <__multadd+0x74>
 8007714:	6861      	ldr	r1, [r4, #4]
 8007716:	4638      	mov	r0, r7
 8007718:	3101      	adds	r1, #1
 800771a:	f7ff ff79 	bl	8007610 <_Balloc>
 800771e:	4680      	mov	r8, r0
 8007720:	b928      	cbnz	r0, 800772e <__multadd+0x5a>
 8007722:	4602      	mov	r2, r0
 8007724:	4b0c      	ldr	r3, [pc, #48]	; (8007758 <__multadd+0x84>)
 8007726:	480d      	ldr	r0, [pc, #52]	; (800775c <__multadd+0x88>)
 8007728:	21b5      	movs	r1, #181	; 0xb5
 800772a:	f000 fd57 	bl	80081dc <__assert_func>
 800772e:	6922      	ldr	r2, [r4, #16]
 8007730:	3202      	adds	r2, #2
 8007732:	f104 010c 	add.w	r1, r4, #12
 8007736:	0092      	lsls	r2, r2, #2
 8007738:	300c      	adds	r0, #12
 800773a:	f7ff ff5b 	bl	80075f4 <memcpy>
 800773e:	4621      	mov	r1, r4
 8007740:	4638      	mov	r0, r7
 8007742:	f7ff ffa5 	bl	8007690 <_Bfree>
 8007746:	4644      	mov	r4, r8
 8007748:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800774c:	3501      	adds	r5, #1
 800774e:	615e      	str	r6, [r3, #20]
 8007750:	6125      	str	r5, [r4, #16]
 8007752:	4620      	mov	r0, r4
 8007754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007758:	08008ed3 	.word	0x08008ed3
 800775c:	08008ee4 	.word	0x08008ee4

08007760 <__hi0bits>:
 8007760:	0c03      	lsrs	r3, r0, #16
 8007762:	041b      	lsls	r3, r3, #16
 8007764:	b9d3      	cbnz	r3, 800779c <__hi0bits+0x3c>
 8007766:	0400      	lsls	r0, r0, #16
 8007768:	2310      	movs	r3, #16
 800776a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800776e:	bf04      	itt	eq
 8007770:	0200      	lsleq	r0, r0, #8
 8007772:	3308      	addeq	r3, #8
 8007774:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007778:	bf04      	itt	eq
 800777a:	0100      	lsleq	r0, r0, #4
 800777c:	3304      	addeq	r3, #4
 800777e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007782:	bf04      	itt	eq
 8007784:	0080      	lsleq	r0, r0, #2
 8007786:	3302      	addeq	r3, #2
 8007788:	2800      	cmp	r0, #0
 800778a:	db05      	blt.n	8007798 <__hi0bits+0x38>
 800778c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007790:	f103 0301 	add.w	r3, r3, #1
 8007794:	bf08      	it	eq
 8007796:	2320      	moveq	r3, #32
 8007798:	4618      	mov	r0, r3
 800779a:	4770      	bx	lr
 800779c:	2300      	movs	r3, #0
 800779e:	e7e4      	b.n	800776a <__hi0bits+0xa>

080077a0 <__lo0bits>:
 80077a0:	6803      	ldr	r3, [r0, #0]
 80077a2:	f013 0207 	ands.w	r2, r3, #7
 80077a6:	4601      	mov	r1, r0
 80077a8:	d00b      	beq.n	80077c2 <__lo0bits+0x22>
 80077aa:	07da      	lsls	r2, r3, #31
 80077ac:	d423      	bmi.n	80077f6 <__lo0bits+0x56>
 80077ae:	0798      	lsls	r0, r3, #30
 80077b0:	bf49      	itett	mi
 80077b2:	085b      	lsrmi	r3, r3, #1
 80077b4:	089b      	lsrpl	r3, r3, #2
 80077b6:	2001      	movmi	r0, #1
 80077b8:	600b      	strmi	r3, [r1, #0]
 80077ba:	bf5c      	itt	pl
 80077bc:	600b      	strpl	r3, [r1, #0]
 80077be:	2002      	movpl	r0, #2
 80077c0:	4770      	bx	lr
 80077c2:	b298      	uxth	r0, r3
 80077c4:	b9a8      	cbnz	r0, 80077f2 <__lo0bits+0x52>
 80077c6:	0c1b      	lsrs	r3, r3, #16
 80077c8:	2010      	movs	r0, #16
 80077ca:	b2da      	uxtb	r2, r3
 80077cc:	b90a      	cbnz	r2, 80077d2 <__lo0bits+0x32>
 80077ce:	3008      	adds	r0, #8
 80077d0:	0a1b      	lsrs	r3, r3, #8
 80077d2:	071a      	lsls	r2, r3, #28
 80077d4:	bf04      	itt	eq
 80077d6:	091b      	lsreq	r3, r3, #4
 80077d8:	3004      	addeq	r0, #4
 80077da:	079a      	lsls	r2, r3, #30
 80077dc:	bf04      	itt	eq
 80077de:	089b      	lsreq	r3, r3, #2
 80077e0:	3002      	addeq	r0, #2
 80077e2:	07da      	lsls	r2, r3, #31
 80077e4:	d403      	bmi.n	80077ee <__lo0bits+0x4e>
 80077e6:	085b      	lsrs	r3, r3, #1
 80077e8:	f100 0001 	add.w	r0, r0, #1
 80077ec:	d005      	beq.n	80077fa <__lo0bits+0x5a>
 80077ee:	600b      	str	r3, [r1, #0]
 80077f0:	4770      	bx	lr
 80077f2:	4610      	mov	r0, r2
 80077f4:	e7e9      	b.n	80077ca <__lo0bits+0x2a>
 80077f6:	2000      	movs	r0, #0
 80077f8:	4770      	bx	lr
 80077fa:	2020      	movs	r0, #32
 80077fc:	4770      	bx	lr
	...

08007800 <__i2b>:
 8007800:	b510      	push	{r4, lr}
 8007802:	460c      	mov	r4, r1
 8007804:	2101      	movs	r1, #1
 8007806:	f7ff ff03 	bl	8007610 <_Balloc>
 800780a:	4602      	mov	r2, r0
 800780c:	b928      	cbnz	r0, 800781a <__i2b+0x1a>
 800780e:	4b05      	ldr	r3, [pc, #20]	; (8007824 <__i2b+0x24>)
 8007810:	4805      	ldr	r0, [pc, #20]	; (8007828 <__i2b+0x28>)
 8007812:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007816:	f000 fce1 	bl	80081dc <__assert_func>
 800781a:	2301      	movs	r3, #1
 800781c:	6144      	str	r4, [r0, #20]
 800781e:	6103      	str	r3, [r0, #16]
 8007820:	bd10      	pop	{r4, pc}
 8007822:	bf00      	nop
 8007824:	08008ed3 	.word	0x08008ed3
 8007828:	08008ee4 	.word	0x08008ee4

0800782c <__multiply>:
 800782c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007830:	4691      	mov	r9, r2
 8007832:	690a      	ldr	r2, [r1, #16]
 8007834:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007838:	429a      	cmp	r2, r3
 800783a:	bfb8      	it	lt
 800783c:	460b      	movlt	r3, r1
 800783e:	460c      	mov	r4, r1
 8007840:	bfbc      	itt	lt
 8007842:	464c      	movlt	r4, r9
 8007844:	4699      	movlt	r9, r3
 8007846:	6927      	ldr	r7, [r4, #16]
 8007848:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800784c:	68a3      	ldr	r3, [r4, #8]
 800784e:	6861      	ldr	r1, [r4, #4]
 8007850:	eb07 060a 	add.w	r6, r7, sl
 8007854:	42b3      	cmp	r3, r6
 8007856:	b085      	sub	sp, #20
 8007858:	bfb8      	it	lt
 800785a:	3101      	addlt	r1, #1
 800785c:	f7ff fed8 	bl	8007610 <_Balloc>
 8007860:	b930      	cbnz	r0, 8007870 <__multiply+0x44>
 8007862:	4602      	mov	r2, r0
 8007864:	4b44      	ldr	r3, [pc, #272]	; (8007978 <__multiply+0x14c>)
 8007866:	4845      	ldr	r0, [pc, #276]	; (800797c <__multiply+0x150>)
 8007868:	f240 115d 	movw	r1, #349	; 0x15d
 800786c:	f000 fcb6 	bl	80081dc <__assert_func>
 8007870:	f100 0514 	add.w	r5, r0, #20
 8007874:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007878:	462b      	mov	r3, r5
 800787a:	2200      	movs	r2, #0
 800787c:	4543      	cmp	r3, r8
 800787e:	d321      	bcc.n	80078c4 <__multiply+0x98>
 8007880:	f104 0314 	add.w	r3, r4, #20
 8007884:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007888:	f109 0314 	add.w	r3, r9, #20
 800788c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007890:	9202      	str	r2, [sp, #8]
 8007892:	1b3a      	subs	r2, r7, r4
 8007894:	3a15      	subs	r2, #21
 8007896:	f022 0203 	bic.w	r2, r2, #3
 800789a:	3204      	adds	r2, #4
 800789c:	f104 0115 	add.w	r1, r4, #21
 80078a0:	428f      	cmp	r7, r1
 80078a2:	bf38      	it	cc
 80078a4:	2204      	movcc	r2, #4
 80078a6:	9201      	str	r2, [sp, #4]
 80078a8:	9a02      	ldr	r2, [sp, #8]
 80078aa:	9303      	str	r3, [sp, #12]
 80078ac:	429a      	cmp	r2, r3
 80078ae:	d80c      	bhi.n	80078ca <__multiply+0x9e>
 80078b0:	2e00      	cmp	r6, #0
 80078b2:	dd03      	ble.n	80078bc <__multiply+0x90>
 80078b4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d05a      	beq.n	8007972 <__multiply+0x146>
 80078bc:	6106      	str	r6, [r0, #16]
 80078be:	b005      	add	sp, #20
 80078c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078c4:	f843 2b04 	str.w	r2, [r3], #4
 80078c8:	e7d8      	b.n	800787c <__multiply+0x50>
 80078ca:	f8b3 a000 	ldrh.w	sl, [r3]
 80078ce:	f1ba 0f00 	cmp.w	sl, #0
 80078d2:	d024      	beq.n	800791e <__multiply+0xf2>
 80078d4:	f104 0e14 	add.w	lr, r4, #20
 80078d8:	46a9      	mov	r9, r5
 80078da:	f04f 0c00 	mov.w	ip, #0
 80078de:	f85e 2b04 	ldr.w	r2, [lr], #4
 80078e2:	f8d9 1000 	ldr.w	r1, [r9]
 80078e6:	fa1f fb82 	uxth.w	fp, r2
 80078ea:	b289      	uxth	r1, r1
 80078ec:	fb0a 110b 	mla	r1, sl, fp, r1
 80078f0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80078f4:	f8d9 2000 	ldr.w	r2, [r9]
 80078f8:	4461      	add	r1, ip
 80078fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80078fe:	fb0a c20b 	mla	r2, sl, fp, ip
 8007902:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007906:	b289      	uxth	r1, r1
 8007908:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800790c:	4577      	cmp	r7, lr
 800790e:	f849 1b04 	str.w	r1, [r9], #4
 8007912:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007916:	d8e2      	bhi.n	80078de <__multiply+0xb2>
 8007918:	9a01      	ldr	r2, [sp, #4]
 800791a:	f845 c002 	str.w	ip, [r5, r2]
 800791e:	9a03      	ldr	r2, [sp, #12]
 8007920:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007924:	3304      	adds	r3, #4
 8007926:	f1b9 0f00 	cmp.w	r9, #0
 800792a:	d020      	beq.n	800796e <__multiply+0x142>
 800792c:	6829      	ldr	r1, [r5, #0]
 800792e:	f104 0c14 	add.w	ip, r4, #20
 8007932:	46ae      	mov	lr, r5
 8007934:	f04f 0a00 	mov.w	sl, #0
 8007938:	f8bc b000 	ldrh.w	fp, [ip]
 800793c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007940:	fb09 220b 	mla	r2, r9, fp, r2
 8007944:	4492      	add	sl, r2
 8007946:	b289      	uxth	r1, r1
 8007948:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800794c:	f84e 1b04 	str.w	r1, [lr], #4
 8007950:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007954:	f8be 1000 	ldrh.w	r1, [lr]
 8007958:	0c12      	lsrs	r2, r2, #16
 800795a:	fb09 1102 	mla	r1, r9, r2, r1
 800795e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007962:	4567      	cmp	r7, ip
 8007964:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007968:	d8e6      	bhi.n	8007938 <__multiply+0x10c>
 800796a:	9a01      	ldr	r2, [sp, #4]
 800796c:	50a9      	str	r1, [r5, r2]
 800796e:	3504      	adds	r5, #4
 8007970:	e79a      	b.n	80078a8 <__multiply+0x7c>
 8007972:	3e01      	subs	r6, #1
 8007974:	e79c      	b.n	80078b0 <__multiply+0x84>
 8007976:	bf00      	nop
 8007978:	08008ed3 	.word	0x08008ed3
 800797c:	08008ee4 	.word	0x08008ee4

08007980 <__pow5mult>:
 8007980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007984:	4615      	mov	r5, r2
 8007986:	f012 0203 	ands.w	r2, r2, #3
 800798a:	4606      	mov	r6, r0
 800798c:	460f      	mov	r7, r1
 800798e:	d007      	beq.n	80079a0 <__pow5mult+0x20>
 8007990:	4c25      	ldr	r4, [pc, #148]	; (8007a28 <__pow5mult+0xa8>)
 8007992:	3a01      	subs	r2, #1
 8007994:	2300      	movs	r3, #0
 8007996:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800799a:	f7ff fe9b 	bl	80076d4 <__multadd>
 800799e:	4607      	mov	r7, r0
 80079a0:	10ad      	asrs	r5, r5, #2
 80079a2:	d03d      	beq.n	8007a20 <__pow5mult+0xa0>
 80079a4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80079a6:	b97c      	cbnz	r4, 80079c8 <__pow5mult+0x48>
 80079a8:	2010      	movs	r0, #16
 80079aa:	f7ff fe1b 	bl	80075e4 <malloc>
 80079ae:	4602      	mov	r2, r0
 80079b0:	6270      	str	r0, [r6, #36]	; 0x24
 80079b2:	b928      	cbnz	r0, 80079c0 <__pow5mult+0x40>
 80079b4:	4b1d      	ldr	r3, [pc, #116]	; (8007a2c <__pow5mult+0xac>)
 80079b6:	481e      	ldr	r0, [pc, #120]	; (8007a30 <__pow5mult+0xb0>)
 80079b8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80079bc:	f000 fc0e 	bl	80081dc <__assert_func>
 80079c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80079c4:	6004      	str	r4, [r0, #0]
 80079c6:	60c4      	str	r4, [r0, #12]
 80079c8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80079cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80079d0:	b94c      	cbnz	r4, 80079e6 <__pow5mult+0x66>
 80079d2:	f240 2171 	movw	r1, #625	; 0x271
 80079d6:	4630      	mov	r0, r6
 80079d8:	f7ff ff12 	bl	8007800 <__i2b>
 80079dc:	2300      	movs	r3, #0
 80079de:	f8c8 0008 	str.w	r0, [r8, #8]
 80079e2:	4604      	mov	r4, r0
 80079e4:	6003      	str	r3, [r0, #0]
 80079e6:	f04f 0900 	mov.w	r9, #0
 80079ea:	07eb      	lsls	r3, r5, #31
 80079ec:	d50a      	bpl.n	8007a04 <__pow5mult+0x84>
 80079ee:	4639      	mov	r1, r7
 80079f0:	4622      	mov	r2, r4
 80079f2:	4630      	mov	r0, r6
 80079f4:	f7ff ff1a 	bl	800782c <__multiply>
 80079f8:	4639      	mov	r1, r7
 80079fa:	4680      	mov	r8, r0
 80079fc:	4630      	mov	r0, r6
 80079fe:	f7ff fe47 	bl	8007690 <_Bfree>
 8007a02:	4647      	mov	r7, r8
 8007a04:	106d      	asrs	r5, r5, #1
 8007a06:	d00b      	beq.n	8007a20 <__pow5mult+0xa0>
 8007a08:	6820      	ldr	r0, [r4, #0]
 8007a0a:	b938      	cbnz	r0, 8007a1c <__pow5mult+0x9c>
 8007a0c:	4622      	mov	r2, r4
 8007a0e:	4621      	mov	r1, r4
 8007a10:	4630      	mov	r0, r6
 8007a12:	f7ff ff0b 	bl	800782c <__multiply>
 8007a16:	6020      	str	r0, [r4, #0]
 8007a18:	f8c0 9000 	str.w	r9, [r0]
 8007a1c:	4604      	mov	r4, r0
 8007a1e:	e7e4      	b.n	80079ea <__pow5mult+0x6a>
 8007a20:	4638      	mov	r0, r7
 8007a22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a26:	bf00      	nop
 8007a28:	08009030 	.word	0x08009030
 8007a2c:	08008e61 	.word	0x08008e61
 8007a30:	08008ee4 	.word	0x08008ee4

08007a34 <__lshift>:
 8007a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a38:	460c      	mov	r4, r1
 8007a3a:	6849      	ldr	r1, [r1, #4]
 8007a3c:	6923      	ldr	r3, [r4, #16]
 8007a3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007a42:	68a3      	ldr	r3, [r4, #8]
 8007a44:	4607      	mov	r7, r0
 8007a46:	4691      	mov	r9, r2
 8007a48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007a4c:	f108 0601 	add.w	r6, r8, #1
 8007a50:	42b3      	cmp	r3, r6
 8007a52:	db0b      	blt.n	8007a6c <__lshift+0x38>
 8007a54:	4638      	mov	r0, r7
 8007a56:	f7ff fddb 	bl	8007610 <_Balloc>
 8007a5a:	4605      	mov	r5, r0
 8007a5c:	b948      	cbnz	r0, 8007a72 <__lshift+0x3e>
 8007a5e:	4602      	mov	r2, r0
 8007a60:	4b2a      	ldr	r3, [pc, #168]	; (8007b0c <__lshift+0xd8>)
 8007a62:	482b      	ldr	r0, [pc, #172]	; (8007b10 <__lshift+0xdc>)
 8007a64:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007a68:	f000 fbb8 	bl	80081dc <__assert_func>
 8007a6c:	3101      	adds	r1, #1
 8007a6e:	005b      	lsls	r3, r3, #1
 8007a70:	e7ee      	b.n	8007a50 <__lshift+0x1c>
 8007a72:	2300      	movs	r3, #0
 8007a74:	f100 0114 	add.w	r1, r0, #20
 8007a78:	f100 0210 	add.w	r2, r0, #16
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	4553      	cmp	r3, sl
 8007a80:	db37      	blt.n	8007af2 <__lshift+0xbe>
 8007a82:	6920      	ldr	r0, [r4, #16]
 8007a84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a88:	f104 0314 	add.w	r3, r4, #20
 8007a8c:	f019 091f 	ands.w	r9, r9, #31
 8007a90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a94:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007a98:	d02f      	beq.n	8007afa <__lshift+0xc6>
 8007a9a:	f1c9 0e20 	rsb	lr, r9, #32
 8007a9e:	468a      	mov	sl, r1
 8007aa0:	f04f 0c00 	mov.w	ip, #0
 8007aa4:	681a      	ldr	r2, [r3, #0]
 8007aa6:	fa02 f209 	lsl.w	r2, r2, r9
 8007aaa:	ea42 020c 	orr.w	r2, r2, ip
 8007aae:	f84a 2b04 	str.w	r2, [sl], #4
 8007ab2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ab6:	4298      	cmp	r0, r3
 8007ab8:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007abc:	d8f2      	bhi.n	8007aa4 <__lshift+0x70>
 8007abe:	1b03      	subs	r3, r0, r4
 8007ac0:	3b15      	subs	r3, #21
 8007ac2:	f023 0303 	bic.w	r3, r3, #3
 8007ac6:	3304      	adds	r3, #4
 8007ac8:	f104 0215 	add.w	r2, r4, #21
 8007acc:	4290      	cmp	r0, r2
 8007ace:	bf38      	it	cc
 8007ad0:	2304      	movcc	r3, #4
 8007ad2:	f841 c003 	str.w	ip, [r1, r3]
 8007ad6:	f1bc 0f00 	cmp.w	ip, #0
 8007ada:	d001      	beq.n	8007ae0 <__lshift+0xac>
 8007adc:	f108 0602 	add.w	r6, r8, #2
 8007ae0:	3e01      	subs	r6, #1
 8007ae2:	4638      	mov	r0, r7
 8007ae4:	612e      	str	r6, [r5, #16]
 8007ae6:	4621      	mov	r1, r4
 8007ae8:	f7ff fdd2 	bl	8007690 <_Bfree>
 8007aec:	4628      	mov	r0, r5
 8007aee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007af2:	f842 0f04 	str.w	r0, [r2, #4]!
 8007af6:	3301      	adds	r3, #1
 8007af8:	e7c1      	b.n	8007a7e <__lshift+0x4a>
 8007afa:	3904      	subs	r1, #4
 8007afc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b00:	f841 2f04 	str.w	r2, [r1, #4]!
 8007b04:	4298      	cmp	r0, r3
 8007b06:	d8f9      	bhi.n	8007afc <__lshift+0xc8>
 8007b08:	e7ea      	b.n	8007ae0 <__lshift+0xac>
 8007b0a:	bf00      	nop
 8007b0c:	08008ed3 	.word	0x08008ed3
 8007b10:	08008ee4 	.word	0x08008ee4

08007b14 <__mcmp>:
 8007b14:	b530      	push	{r4, r5, lr}
 8007b16:	6902      	ldr	r2, [r0, #16]
 8007b18:	690c      	ldr	r4, [r1, #16]
 8007b1a:	1b12      	subs	r2, r2, r4
 8007b1c:	d10e      	bne.n	8007b3c <__mcmp+0x28>
 8007b1e:	f100 0314 	add.w	r3, r0, #20
 8007b22:	3114      	adds	r1, #20
 8007b24:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007b28:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007b2c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007b30:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007b34:	42a5      	cmp	r5, r4
 8007b36:	d003      	beq.n	8007b40 <__mcmp+0x2c>
 8007b38:	d305      	bcc.n	8007b46 <__mcmp+0x32>
 8007b3a:	2201      	movs	r2, #1
 8007b3c:	4610      	mov	r0, r2
 8007b3e:	bd30      	pop	{r4, r5, pc}
 8007b40:	4283      	cmp	r3, r0
 8007b42:	d3f3      	bcc.n	8007b2c <__mcmp+0x18>
 8007b44:	e7fa      	b.n	8007b3c <__mcmp+0x28>
 8007b46:	f04f 32ff 	mov.w	r2, #4294967295
 8007b4a:	e7f7      	b.n	8007b3c <__mcmp+0x28>

08007b4c <__mdiff>:
 8007b4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b50:	460c      	mov	r4, r1
 8007b52:	4606      	mov	r6, r0
 8007b54:	4611      	mov	r1, r2
 8007b56:	4620      	mov	r0, r4
 8007b58:	4690      	mov	r8, r2
 8007b5a:	f7ff ffdb 	bl	8007b14 <__mcmp>
 8007b5e:	1e05      	subs	r5, r0, #0
 8007b60:	d110      	bne.n	8007b84 <__mdiff+0x38>
 8007b62:	4629      	mov	r1, r5
 8007b64:	4630      	mov	r0, r6
 8007b66:	f7ff fd53 	bl	8007610 <_Balloc>
 8007b6a:	b930      	cbnz	r0, 8007b7a <__mdiff+0x2e>
 8007b6c:	4b3a      	ldr	r3, [pc, #232]	; (8007c58 <__mdiff+0x10c>)
 8007b6e:	4602      	mov	r2, r0
 8007b70:	f240 2132 	movw	r1, #562	; 0x232
 8007b74:	4839      	ldr	r0, [pc, #228]	; (8007c5c <__mdiff+0x110>)
 8007b76:	f000 fb31 	bl	80081dc <__assert_func>
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007b80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b84:	bfa4      	itt	ge
 8007b86:	4643      	movge	r3, r8
 8007b88:	46a0      	movge	r8, r4
 8007b8a:	4630      	mov	r0, r6
 8007b8c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007b90:	bfa6      	itte	ge
 8007b92:	461c      	movge	r4, r3
 8007b94:	2500      	movge	r5, #0
 8007b96:	2501      	movlt	r5, #1
 8007b98:	f7ff fd3a 	bl	8007610 <_Balloc>
 8007b9c:	b920      	cbnz	r0, 8007ba8 <__mdiff+0x5c>
 8007b9e:	4b2e      	ldr	r3, [pc, #184]	; (8007c58 <__mdiff+0x10c>)
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007ba6:	e7e5      	b.n	8007b74 <__mdiff+0x28>
 8007ba8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007bac:	6926      	ldr	r6, [r4, #16]
 8007bae:	60c5      	str	r5, [r0, #12]
 8007bb0:	f104 0914 	add.w	r9, r4, #20
 8007bb4:	f108 0514 	add.w	r5, r8, #20
 8007bb8:	f100 0e14 	add.w	lr, r0, #20
 8007bbc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007bc0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007bc4:	f108 0210 	add.w	r2, r8, #16
 8007bc8:	46f2      	mov	sl, lr
 8007bca:	2100      	movs	r1, #0
 8007bcc:	f859 3b04 	ldr.w	r3, [r9], #4
 8007bd0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007bd4:	fa1f f883 	uxth.w	r8, r3
 8007bd8:	fa11 f18b 	uxtah	r1, r1, fp
 8007bdc:	0c1b      	lsrs	r3, r3, #16
 8007bde:	eba1 0808 	sub.w	r8, r1, r8
 8007be2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007be6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007bea:	fa1f f888 	uxth.w	r8, r8
 8007bee:	1419      	asrs	r1, r3, #16
 8007bf0:	454e      	cmp	r6, r9
 8007bf2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007bf6:	f84a 3b04 	str.w	r3, [sl], #4
 8007bfa:	d8e7      	bhi.n	8007bcc <__mdiff+0x80>
 8007bfc:	1b33      	subs	r3, r6, r4
 8007bfe:	3b15      	subs	r3, #21
 8007c00:	f023 0303 	bic.w	r3, r3, #3
 8007c04:	3304      	adds	r3, #4
 8007c06:	3415      	adds	r4, #21
 8007c08:	42a6      	cmp	r6, r4
 8007c0a:	bf38      	it	cc
 8007c0c:	2304      	movcc	r3, #4
 8007c0e:	441d      	add	r5, r3
 8007c10:	4473      	add	r3, lr
 8007c12:	469e      	mov	lr, r3
 8007c14:	462e      	mov	r6, r5
 8007c16:	4566      	cmp	r6, ip
 8007c18:	d30e      	bcc.n	8007c38 <__mdiff+0xec>
 8007c1a:	f10c 0203 	add.w	r2, ip, #3
 8007c1e:	1b52      	subs	r2, r2, r5
 8007c20:	f022 0203 	bic.w	r2, r2, #3
 8007c24:	3d03      	subs	r5, #3
 8007c26:	45ac      	cmp	ip, r5
 8007c28:	bf38      	it	cc
 8007c2a:	2200      	movcc	r2, #0
 8007c2c:	441a      	add	r2, r3
 8007c2e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007c32:	b17b      	cbz	r3, 8007c54 <__mdiff+0x108>
 8007c34:	6107      	str	r7, [r0, #16]
 8007c36:	e7a3      	b.n	8007b80 <__mdiff+0x34>
 8007c38:	f856 8b04 	ldr.w	r8, [r6], #4
 8007c3c:	fa11 f288 	uxtah	r2, r1, r8
 8007c40:	1414      	asrs	r4, r2, #16
 8007c42:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007c46:	b292      	uxth	r2, r2
 8007c48:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007c4c:	f84e 2b04 	str.w	r2, [lr], #4
 8007c50:	1421      	asrs	r1, r4, #16
 8007c52:	e7e0      	b.n	8007c16 <__mdiff+0xca>
 8007c54:	3f01      	subs	r7, #1
 8007c56:	e7ea      	b.n	8007c2e <__mdiff+0xe2>
 8007c58:	08008ed3 	.word	0x08008ed3
 8007c5c:	08008ee4 	.word	0x08008ee4

08007c60 <__d2b>:
 8007c60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007c64:	4689      	mov	r9, r1
 8007c66:	2101      	movs	r1, #1
 8007c68:	ec57 6b10 	vmov	r6, r7, d0
 8007c6c:	4690      	mov	r8, r2
 8007c6e:	f7ff fccf 	bl	8007610 <_Balloc>
 8007c72:	4604      	mov	r4, r0
 8007c74:	b930      	cbnz	r0, 8007c84 <__d2b+0x24>
 8007c76:	4602      	mov	r2, r0
 8007c78:	4b25      	ldr	r3, [pc, #148]	; (8007d10 <__d2b+0xb0>)
 8007c7a:	4826      	ldr	r0, [pc, #152]	; (8007d14 <__d2b+0xb4>)
 8007c7c:	f240 310a 	movw	r1, #778	; 0x30a
 8007c80:	f000 faac 	bl	80081dc <__assert_func>
 8007c84:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007c88:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007c8c:	bb35      	cbnz	r5, 8007cdc <__d2b+0x7c>
 8007c8e:	2e00      	cmp	r6, #0
 8007c90:	9301      	str	r3, [sp, #4]
 8007c92:	d028      	beq.n	8007ce6 <__d2b+0x86>
 8007c94:	4668      	mov	r0, sp
 8007c96:	9600      	str	r6, [sp, #0]
 8007c98:	f7ff fd82 	bl	80077a0 <__lo0bits>
 8007c9c:	9900      	ldr	r1, [sp, #0]
 8007c9e:	b300      	cbz	r0, 8007ce2 <__d2b+0x82>
 8007ca0:	9a01      	ldr	r2, [sp, #4]
 8007ca2:	f1c0 0320 	rsb	r3, r0, #32
 8007ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8007caa:	430b      	orrs	r3, r1
 8007cac:	40c2      	lsrs	r2, r0
 8007cae:	6163      	str	r3, [r4, #20]
 8007cb0:	9201      	str	r2, [sp, #4]
 8007cb2:	9b01      	ldr	r3, [sp, #4]
 8007cb4:	61a3      	str	r3, [r4, #24]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	bf14      	ite	ne
 8007cba:	2202      	movne	r2, #2
 8007cbc:	2201      	moveq	r2, #1
 8007cbe:	6122      	str	r2, [r4, #16]
 8007cc0:	b1d5      	cbz	r5, 8007cf8 <__d2b+0x98>
 8007cc2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007cc6:	4405      	add	r5, r0
 8007cc8:	f8c9 5000 	str.w	r5, [r9]
 8007ccc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007cd0:	f8c8 0000 	str.w	r0, [r8]
 8007cd4:	4620      	mov	r0, r4
 8007cd6:	b003      	add	sp, #12
 8007cd8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007cdc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007ce0:	e7d5      	b.n	8007c8e <__d2b+0x2e>
 8007ce2:	6161      	str	r1, [r4, #20]
 8007ce4:	e7e5      	b.n	8007cb2 <__d2b+0x52>
 8007ce6:	a801      	add	r0, sp, #4
 8007ce8:	f7ff fd5a 	bl	80077a0 <__lo0bits>
 8007cec:	9b01      	ldr	r3, [sp, #4]
 8007cee:	6163      	str	r3, [r4, #20]
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	6122      	str	r2, [r4, #16]
 8007cf4:	3020      	adds	r0, #32
 8007cf6:	e7e3      	b.n	8007cc0 <__d2b+0x60>
 8007cf8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007cfc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007d00:	f8c9 0000 	str.w	r0, [r9]
 8007d04:	6918      	ldr	r0, [r3, #16]
 8007d06:	f7ff fd2b 	bl	8007760 <__hi0bits>
 8007d0a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007d0e:	e7df      	b.n	8007cd0 <__d2b+0x70>
 8007d10:	08008ed3 	.word	0x08008ed3
 8007d14:	08008ee4 	.word	0x08008ee4

08007d18 <_calloc_r>:
 8007d18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007d1a:	fba1 2402 	umull	r2, r4, r1, r2
 8007d1e:	b94c      	cbnz	r4, 8007d34 <_calloc_r+0x1c>
 8007d20:	4611      	mov	r1, r2
 8007d22:	9201      	str	r2, [sp, #4]
 8007d24:	f000 f87a 	bl	8007e1c <_malloc_r>
 8007d28:	9a01      	ldr	r2, [sp, #4]
 8007d2a:	4605      	mov	r5, r0
 8007d2c:	b930      	cbnz	r0, 8007d3c <_calloc_r+0x24>
 8007d2e:	4628      	mov	r0, r5
 8007d30:	b003      	add	sp, #12
 8007d32:	bd30      	pop	{r4, r5, pc}
 8007d34:	220c      	movs	r2, #12
 8007d36:	6002      	str	r2, [r0, #0]
 8007d38:	2500      	movs	r5, #0
 8007d3a:	e7f8      	b.n	8007d2e <_calloc_r+0x16>
 8007d3c:	4621      	mov	r1, r4
 8007d3e:	f7fe f93f 	bl	8005fc0 <memset>
 8007d42:	e7f4      	b.n	8007d2e <_calloc_r+0x16>

08007d44 <_free_r>:
 8007d44:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007d46:	2900      	cmp	r1, #0
 8007d48:	d044      	beq.n	8007dd4 <_free_r+0x90>
 8007d4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d4e:	9001      	str	r0, [sp, #4]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	f1a1 0404 	sub.w	r4, r1, #4
 8007d56:	bfb8      	it	lt
 8007d58:	18e4      	addlt	r4, r4, r3
 8007d5a:	f000 fa9b 	bl	8008294 <__malloc_lock>
 8007d5e:	4a1e      	ldr	r2, [pc, #120]	; (8007dd8 <_free_r+0x94>)
 8007d60:	9801      	ldr	r0, [sp, #4]
 8007d62:	6813      	ldr	r3, [r2, #0]
 8007d64:	b933      	cbnz	r3, 8007d74 <_free_r+0x30>
 8007d66:	6063      	str	r3, [r4, #4]
 8007d68:	6014      	str	r4, [r2, #0]
 8007d6a:	b003      	add	sp, #12
 8007d6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007d70:	f000 ba96 	b.w	80082a0 <__malloc_unlock>
 8007d74:	42a3      	cmp	r3, r4
 8007d76:	d908      	bls.n	8007d8a <_free_r+0x46>
 8007d78:	6825      	ldr	r5, [r4, #0]
 8007d7a:	1961      	adds	r1, r4, r5
 8007d7c:	428b      	cmp	r3, r1
 8007d7e:	bf01      	itttt	eq
 8007d80:	6819      	ldreq	r1, [r3, #0]
 8007d82:	685b      	ldreq	r3, [r3, #4]
 8007d84:	1949      	addeq	r1, r1, r5
 8007d86:	6021      	streq	r1, [r4, #0]
 8007d88:	e7ed      	b.n	8007d66 <_free_r+0x22>
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	b10b      	cbz	r3, 8007d94 <_free_r+0x50>
 8007d90:	42a3      	cmp	r3, r4
 8007d92:	d9fa      	bls.n	8007d8a <_free_r+0x46>
 8007d94:	6811      	ldr	r1, [r2, #0]
 8007d96:	1855      	adds	r5, r2, r1
 8007d98:	42a5      	cmp	r5, r4
 8007d9a:	d10b      	bne.n	8007db4 <_free_r+0x70>
 8007d9c:	6824      	ldr	r4, [r4, #0]
 8007d9e:	4421      	add	r1, r4
 8007da0:	1854      	adds	r4, r2, r1
 8007da2:	42a3      	cmp	r3, r4
 8007da4:	6011      	str	r1, [r2, #0]
 8007da6:	d1e0      	bne.n	8007d6a <_free_r+0x26>
 8007da8:	681c      	ldr	r4, [r3, #0]
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	6053      	str	r3, [r2, #4]
 8007dae:	4421      	add	r1, r4
 8007db0:	6011      	str	r1, [r2, #0]
 8007db2:	e7da      	b.n	8007d6a <_free_r+0x26>
 8007db4:	d902      	bls.n	8007dbc <_free_r+0x78>
 8007db6:	230c      	movs	r3, #12
 8007db8:	6003      	str	r3, [r0, #0]
 8007dba:	e7d6      	b.n	8007d6a <_free_r+0x26>
 8007dbc:	6825      	ldr	r5, [r4, #0]
 8007dbe:	1961      	adds	r1, r4, r5
 8007dc0:	428b      	cmp	r3, r1
 8007dc2:	bf04      	itt	eq
 8007dc4:	6819      	ldreq	r1, [r3, #0]
 8007dc6:	685b      	ldreq	r3, [r3, #4]
 8007dc8:	6063      	str	r3, [r4, #4]
 8007dca:	bf04      	itt	eq
 8007dcc:	1949      	addeq	r1, r1, r5
 8007dce:	6021      	streq	r1, [r4, #0]
 8007dd0:	6054      	str	r4, [r2, #4]
 8007dd2:	e7ca      	b.n	8007d6a <_free_r+0x26>
 8007dd4:	b003      	add	sp, #12
 8007dd6:	bd30      	pop	{r4, r5, pc}
 8007dd8:	200003f8 	.word	0x200003f8

08007ddc <sbrk_aligned>:
 8007ddc:	b570      	push	{r4, r5, r6, lr}
 8007dde:	4e0e      	ldr	r6, [pc, #56]	; (8007e18 <sbrk_aligned+0x3c>)
 8007de0:	460c      	mov	r4, r1
 8007de2:	6831      	ldr	r1, [r6, #0]
 8007de4:	4605      	mov	r5, r0
 8007de6:	b911      	cbnz	r1, 8007dee <sbrk_aligned+0x12>
 8007de8:	f000 f9e8 	bl	80081bc <_sbrk_r>
 8007dec:	6030      	str	r0, [r6, #0]
 8007dee:	4621      	mov	r1, r4
 8007df0:	4628      	mov	r0, r5
 8007df2:	f000 f9e3 	bl	80081bc <_sbrk_r>
 8007df6:	1c43      	adds	r3, r0, #1
 8007df8:	d00a      	beq.n	8007e10 <sbrk_aligned+0x34>
 8007dfa:	1cc4      	adds	r4, r0, #3
 8007dfc:	f024 0403 	bic.w	r4, r4, #3
 8007e00:	42a0      	cmp	r0, r4
 8007e02:	d007      	beq.n	8007e14 <sbrk_aligned+0x38>
 8007e04:	1a21      	subs	r1, r4, r0
 8007e06:	4628      	mov	r0, r5
 8007e08:	f000 f9d8 	bl	80081bc <_sbrk_r>
 8007e0c:	3001      	adds	r0, #1
 8007e0e:	d101      	bne.n	8007e14 <sbrk_aligned+0x38>
 8007e10:	f04f 34ff 	mov.w	r4, #4294967295
 8007e14:	4620      	mov	r0, r4
 8007e16:	bd70      	pop	{r4, r5, r6, pc}
 8007e18:	200003fc 	.word	0x200003fc

08007e1c <_malloc_r>:
 8007e1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e20:	1ccd      	adds	r5, r1, #3
 8007e22:	f025 0503 	bic.w	r5, r5, #3
 8007e26:	3508      	adds	r5, #8
 8007e28:	2d0c      	cmp	r5, #12
 8007e2a:	bf38      	it	cc
 8007e2c:	250c      	movcc	r5, #12
 8007e2e:	2d00      	cmp	r5, #0
 8007e30:	4607      	mov	r7, r0
 8007e32:	db01      	blt.n	8007e38 <_malloc_r+0x1c>
 8007e34:	42a9      	cmp	r1, r5
 8007e36:	d905      	bls.n	8007e44 <_malloc_r+0x28>
 8007e38:	230c      	movs	r3, #12
 8007e3a:	603b      	str	r3, [r7, #0]
 8007e3c:	2600      	movs	r6, #0
 8007e3e:	4630      	mov	r0, r6
 8007e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e44:	4e2e      	ldr	r6, [pc, #184]	; (8007f00 <_malloc_r+0xe4>)
 8007e46:	f000 fa25 	bl	8008294 <__malloc_lock>
 8007e4a:	6833      	ldr	r3, [r6, #0]
 8007e4c:	461c      	mov	r4, r3
 8007e4e:	bb34      	cbnz	r4, 8007e9e <_malloc_r+0x82>
 8007e50:	4629      	mov	r1, r5
 8007e52:	4638      	mov	r0, r7
 8007e54:	f7ff ffc2 	bl	8007ddc <sbrk_aligned>
 8007e58:	1c43      	adds	r3, r0, #1
 8007e5a:	4604      	mov	r4, r0
 8007e5c:	d14d      	bne.n	8007efa <_malloc_r+0xde>
 8007e5e:	6834      	ldr	r4, [r6, #0]
 8007e60:	4626      	mov	r6, r4
 8007e62:	2e00      	cmp	r6, #0
 8007e64:	d140      	bne.n	8007ee8 <_malloc_r+0xcc>
 8007e66:	6823      	ldr	r3, [r4, #0]
 8007e68:	4631      	mov	r1, r6
 8007e6a:	4638      	mov	r0, r7
 8007e6c:	eb04 0803 	add.w	r8, r4, r3
 8007e70:	f000 f9a4 	bl	80081bc <_sbrk_r>
 8007e74:	4580      	cmp	r8, r0
 8007e76:	d13a      	bne.n	8007eee <_malloc_r+0xd2>
 8007e78:	6821      	ldr	r1, [r4, #0]
 8007e7a:	3503      	adds	r5, #3
 8007e7c:	1a6d      	subs	r5, r5, r1
 8007e7e:	f025 0503 	bic.w	r5, r5, #3
 8007e82:	3508      	adds	r5, #8
 8007e84:	2d0c      	cmp	r5, #12
 8007e86:	bf38      	it	cc
 8007e88:	250c      	movcc	r5, #12
 8007e8a:	4629      	mov	r1, r5
 8007e8c:	4638      	mov	r0, r7
 8007e8e:	f7ff ffa5 	bl	8007ddc <sbrk_aligned>
 8007e92:	3001      	adds	r0, #1
 8007e94:	d02b      	beq.n	8007eee <_malloc_r+0xd2>
 8007e96:	6823      	ldr	r3, [r4, #0]
 8007e98:	442b      	add	r3, r5
 8007e9a:	6023      	str	r3, [r4, #0]
 8007e9c:	e00e      	b.n	8007ebc <_malloc_r+0xa0>
 8007e9e:	6822      	ldr	r2, [r4, #0]
 8007ea0:	1b52      	subs	r2, r2, r5
 8007ea2:	d41e      	bmi.n	8007ee2 <_malloc_r+0xc6>
 8007ea4:	2a0b      	cmp	r2, #11
 8007ea6:	d916      	bls.n	8007ed6 <_malloc_r+0xba>
 8007ea8:	1961      	adds	r1, r4, r5
 8007eaa:	42a3      	cmp	r3, r4
 8007eac:	6025      	str	r5, [r4, #0]
 8007eae:	bf18      	it	ne
 8007eb0:	6059      	strne	r1, [r3, #4]
 8007eb2:	6863      	ldr	r3, [r4, #4]
 8007eb4:	bf08      	it	eq
 8007eb6:	6031      	streq	r1, [r6, #0]
 8007eb8:	5162      	str	r2, [r4, r5]
 8007eba:	604b      	str	r3, [r1, #4]
 8007ebc:	4638      	mov	r0, r7
 8007ebe:	f104 060b 	add.w	r6, r4, #11
 8007ec2:	f000 f9ed 	bl	80082a0 <__malloc_unlock>
 8007ec6:	f026 0607 	bic.w	r6, r6, #7
 8007eca:	1d23      	adds	r3, r4, #4
 8007ecc:	1af2      	subs	r2, r6, r3
 8007ece:	d0b6      	beq.n	8007e3e <_malloc_r+0x22>
 8007ed0:	1b9b      	subs	r3, r3, r6
 8007ed2:	50a3      	str	r3, [r4, r2]
 8007ed4:	e7b3      	b.n	8007e3e <_malloc_r+0x22>
 8007ed6:	6862      	ldr	r2, [r4, #4]
 8007ed8:	42a3      	cmp	r3, r4
 8007eda:	bf0c      	ite	eq
 8007edc:	6032      	streq	r2, [r6, #0]
 8007ede:	605a      	strne	r2, [r3, #4]
 8007ee0:	e7ec      	b.n	8007ebc <_malloc_r+0xa0>
 8007ee2:	4623      	mov	r3, r4
 8007ee4:	6864      	ldr	r4, [r4, #4]
 8007ee6:	e7b2      	b.n	8007e4e <_malloc_r+0x32>
 8007ee8:	4634      	mov	r4, r6
 8007eea:	6876      	ldr	r6, [r6, #4]
 8007eec:	e7b9      	b.n	8007e62 <_malloc_r+0x46>
 8007eee:	230c      	movs	r3, #12
 8007ef0:	603b      	str	r3, [r7, #0]
 8007ef2:	4638      	mov	r0, r7
 8007ef4:	f000 f9d4 	bl	80082a0 <__malloc_unlock>
 8007ef8:	e7a1      	b.n	8007e3e <_malloc_r+0x22>
 8007efa:	6025      	str	r5, [r4, #0]
 8007efc:	e7de      	b.n	8007ebc <_malloc_r+0xa0>
 8007efe:	bf00      	nop
 8007f00:	200003f8 	.word	0x200003f8

08007f04 <__ssputs_r>:
 8007f04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f08:	688e      	ldr	r6, [r1, #8]
 8007f0a:	429e      	cmp	r6, r3
 8007f0c:	4682      	mov	sl, r0
 8007f0e:	460c      	mov	r4, r1
 8007f10:	4690      	mov	r8, r2
 8007f12:	461f      	mov	r7, r3
 8007f14:	d838      	bhi.n	8007f88 <__ssputs_r+0x84>
 8007f16:	898a      	ldrh	r2, [r1, #12]
 8007f18:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007f1c:	d032      	beq.n	8007f84 <__ssputs_r+0x80>
 8007f1e:	6825      	ldr	r5, [r4, #0]
 8007f20:	6909      	ldr	r1, [r1, #16]
 8007f22:	eba5 0901 	sub.w	r9, r5, r1
 8007f26:	6965      	ldr	r5, [r4, #20]
 8007f28:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007f2c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007f30:	3301      	adds	r3, #1
 8007f32:	444b      	add	r3, r9
 8007f34:	106d      	asrs	r5, r5, #1
 8007f36:	429d      	cmp	r5, r3
 8007f38:	bf38      	it	cc
 8007f3a:	461d      	movcc	r5, r3
 8007f3c:	0553      	lsls	r3, r2, #21
 8007f3e:	d531      	bpl.n	8007fa4 <__ssputs_r+0xa0>
 8007f40:	4629      	mov	r1, r5
 8007f42:	f7ff ff6b 	bl	8007e1c <_malloc_r>
 8007f46:	4606      	mov	r6, r0
 8007f48:	b950      	cbnz	r0, 8007f60 <__ssputs_r+0x5c>
 8007f4a:	230c      	movs	r3, #12
 8007f4c:	f8ca 3000 	str.w	r3, [sl]
 8007f50:	89a3      	ldrh	r3, [r4, #12]
 8007f52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f56:	81a3      	strh	r3, [r4, #12]
 8007f58:	f04f 30ff 	mov.w	r0, #4294967295
 8007f5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f60:	6921      	ldr	r1, [r4, #16]
 8007f62:	464a      	mov	r2, r9
 8007f64:	f7ff fb46 	bl	80075f4 <memcpy>
 8007f68:	89a3      	ldrh	r3, [r4, #12]
 8007f6a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007f6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f72:	81a3      	strh	r3, [r4, #12]
 8007f74:	6126      	str	r6, [r4, #16]
 8007f76:	6165      	str	r5, [r4, #20]
 8007f78:	444e      	add	r6, r9
 8007f7a:	eba5 0509 	sub.w	r5, r5, r9
 8007f7e:	6026      	str	r6, [r4, #0]
 8007f80:	60a5      	str	r5, [r4, #8]
 8007f82:	463e      	mov	r6, r7
 8007f84:	42be      	cmp	r6, r7
 8007f86:	d900      	bls.n	8007f8a <__ssputs_r+0x86>
 8007f88:	463e      	mov	r6, r7
 8007f8a:	6820      	ldr	r0, [r4, #0]
 8007f8c:	4632      	mov	r2, r6
 8007f8e:	4641      	mov	r1, r8
 8007f90:	f000 f966 	bl	8008260 <memmove>
 8007f94:	68a3      	ldr	r3, [r4, #8]
 8007f96:	1b9b      	subs	r3, r3, r6
 8007f98:	60a3      	str	r3, [r4, #8]
 8007f9a:	6823      	ldr	r3, [r4, #0]
 8007f9c:	4433      	add	r3, r6
 8007f9e:	6023      	str	r3, [r4, #0]
 8007fa0:	2000      	movs	r0, #0
 8007fa2:	e7db      	b.n	8007f5c <__ssputs_r+0x58>
 8007fa4:	462a      	mov	r2, r5
 8007fa6:	f000 f981 	bl	80082ac <_realloc_r>
 8007faa:	4606      	mov	r6, r0
 8007fac:	2800      	cmp	r0, #0
 8007fae:	d1e1      	bne.n	8007f74 <__ssputs_r+0x70>
 8007fb0:	6921      	ldr	r1, [r4, #16]
 8007fb2:	4650      	mov	r0, sl
 8007fb4:	f7ff fec6 	bl	8007d44 <_free_r>
 8007fb8:	e7c7      	b.n	8007f4a <__ssputs_r+0x46>
	...

08007fbc <_svfiprintf_r>:
 8007fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fc0:	4698      	mov	r8, r3
 8007fc2:	898b      	ldrh	r3, [r1, #12]
 8007fc4:	061b      	lsls	r3, r3, #24
 8007fc6:	b09d      	sub	sp, #116	; 0x74
 8007fc8:	4607      	mov	r7, r0
 8007fca:	460d      	mov	r5, r1
 8007fcc:	4614      	mov	r4, r2
 8007fce:	d50e      	bpl.n	8007fee <_svfiprintf_r+0x32>
 8007fd0:	690b      	ldr	r3, [r1, #16]
 8007fd2:	b963      	cbnz	r3, 8007fee <_svfiprintf_r+0x32>
 8007fd4:	2140      	movs	r1, #64	; 0x40
 8007fd6:	f7ff ff21 	bl	8007e1c <_malloc_r>
 8007fda:	6028      	str	r0, [r5, #0]
 8007fdc:	6128      	str	r0, [r5, #16]
 8007fde:	b920      	cbnz	r0, 8007fea <_svfiprintf_r+0x2e>
 8007fe0:	230c      	movs	r3, #12
 8007fe2:	603b      	str	r3, [r7, #0]
 8007fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8007fe8:	e0d1      	b.n	800818e <_svfiprintf_r+0x1d2>
 8007fea:	2340      	movs	r3, #64	; 0x40
 8007fec:	616b      	str	r3, [r5, #20]
 8007fee:	2300      	movs	r3, #0
 8007ff0:	9309      	str	r3, [sp, #36]	; 0x24
 8007ff2:	2320      	movs	r3, #32
 8007ff4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ff8:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ffc:	2330      	movs	r3, #48	; 0x30
 8007ffe:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80081a8 <_svfiprintf_r+0x1ec>
 8008002:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008006:	f04f 0901 	mov.w	r9, #1
 800800a:	4623      	mov	r3, r4
 800800c:	469a      	mov	sl, r3
 800800e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008012:	b10a      	cbz	r2, 8008018 <_svfiprintf_r+0x5c>
 8008014:	2a25      	cmp	r2, #37	; 0x25
 8008016:	d1f9      	bne.n	800800c <_svfiprintf_r+0x50>
 8008018:	ebba 0b04 	subs.w	fp, sl, r4
 800801c:	d00b      	beq.n	8008036 <_svfiprintf_r+0x7a>
 800801e:	465b      	mov	r3, fp
 8008020:	4622      	mov	r2, r4
 8008022:	4629      	mov	r1, r5
 8008024:	4638      	mov	r0, r7
 8008026:	f7ff ff6d 	bl	8007f04 <__ssputs_r>
 800802a:	3001      	adds	r0, #1
 800802c:	f000 80aa 	beq.w	8008184 <_svfiprintf_r+0x1c8>
 8008030:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008032:	445a      	add	r2, fp
 8008034:	9209      	str	r2, [sp, #36]	; 0x24
 8008036:	f89a 3000 	ldrb.w	r3, [sl]
 800803a:	2b00      	cmp	r3, #0
 800803c:	f000 80a2 	beq.w	8008184 <_svfiprintf_r+0x1c8>
 8008040:	2300      	movs	r3, #0
 8008042:	f04f 32ff 	mov.w	r2, #4294967295
 8008046:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800804a:	f10a 0a01 	add.w	sl, sl, #1
 800804e:	9304      	str	r3, [sp, #16]
 8008050:	9307      	str	r3, [sp, #28]
 8008052:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008056:	931a      	str	r3, [sp, #104]	; 0x68
 8008058:	4654      	mov	r4, sl
 800805a:	2205      	movs	r2, #5
 800805c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008060:	4851      	ldr	r0, [pc, #324]	; (80081a8 <_svfiprintf_r+0x1ec>)
 8008062:	f7f8 f8cd 	bl	8000200 <memchr>
 8008066:	9a04      	ldr	r2, [sp, #16]
 8008068:	b9d8      	cbnz	r0, 80080a2 <_svfiprintf_r+0xe6>
 800806a:	06d0      	lsls	r0, r2, #27
 800806c:	bf44      	itt	mi
 800806e:	2320      	movmi	r3, #32
 8008070:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008074:	0711      	lsls	r1, r2, #28
 8008076:	bf44      	itt	mi
 8008078:	232b      	movmi	r3, #43	; 0x2b
 800807a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800807e:	f89a 3000 	ldrb.w	r3, [sl]
 8008082:	2b2a      	cmp	r3, #42	; 0x2a
 8008084:	d015      	beq.n	80080b2 <_svfiprintf_r+0xf6>
 8008086:	9a07      	ldr	r2, [sp, #28]
 8008088:	4654      	mov	r4, sl
 800808a:	2000      	movs	r0, #0
 800808c:	f04f 0c0a 	mov.w	ip, #10
 8008090:	4621      	mov	r1, r4
 8008092:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008096:	3b30      	subs	r3, #48	; 0x30
 8008098:	2b09      	cmp	r3, #9
 800809a:	d94e      	bls.n	800813a <_svfiprintf_r+0x17e>
 800809c:	b1b0      	cbz	r0, 80080cc <_svfiprintf_r+0x110>
 800809e:	9207      	str	r2, [sp, #28]
 80080a0:	e014      	b.n	80080cc <_svfiprintf_r+0x110>
 80080a2:	eba0 0308 	sub.w	r3, r0, r8
 80080a6:	fa09 f303 	lsl.w	r3, r9, r3
 80080aa:	4313      	orrs	r3, r2
 80080ac:	9304      	str	r3, [sp, #16]
 80080ae:	46a2      	mov	sl, r4
 80080b0:	e7d2      	b.n	8008058 <_svfiprintf_r+0x9c>
 80080b2:	9b03      	ldr	r3, [sp, #12]
 80080b4:	1d19      	adds	r1, r3, #4
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	9103      	str	r1, [sp, #12]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	bfbb      	ittet	lt
 80080be:	425b      	neglt	r3, r3
 80080c0:	f042 0202 	orrlt.w	r2, r2, #2
 80080c4:	9307      	strge	r3, [sp, #28]
 80080c6:	9307      	strlt	r3, [sp, #28]
 80080c8:	bfb8      	it	lt
 80080ca:	9204      	strlt	r2, [sp, #16]
 80080cc:	7823      	ldrb	r3, [r4, #0]
 80080ce:	2b2e      	cmp	r3, #46	; 0x2e
 80080d0:	d10c      	bne.n	80080ec <_svfiprintf_r+0x130>
 80080d2:	7863      	ldrb	r3, [r4, #1]
 80080d4:	2b2a      	cmp	r3, #42	; 0x2a
 80080d6:	d135      	bne.n	8008144 <_svfiprintf_r+0x188>
 80080d8:	9b03      	ldr	r3, [sp, #12]
 80080da:	1d1a      	adds	r2, r3, #4
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	9203      	str	r2, [sp, #12]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	bfb8      	it	lt
 80080e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80080e8:	3402      	adds	r4, #2
 80080ea:	9305      	str	r3, [sp, #20]
 80080ec:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80081b8 <_svfiprintf_r+0x1fc>
 80080f0:	7821      	ldrb	r1, [r4, #0]
 80080f2:	2203      	movs	r2, #3
 80080f4:	4650      	mov	r0, sl
 80080f6:	f7f8 f883 	bl	8000200 <memchr>
 80080fa:	b140      	cbz	r0, 800810e <_svfiprintf_r+0x152>
 80080fc:	2340      	movs	r3, #64	; 0x40
 80080fe:	eba0 000a 	sub.w	r0, r0, sl
 8008102:	fa03 f000 	lsl.w	r0, r3, r0
 8008106:	9b04      	ldr	r3, [sp, #16]
 8008108:	4303      	orrs	r3, r0
 800810a:	3401      	adds	r4, #1
 800810c:	9304      	str	r3, [sp, #16]
 800810e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008112:	4826      	ldr	r0, [pc, #152]	; (80081ac <_svfiprintf_r+0x1f0>)
 8008114:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008118:	2206      	movs	r2, #6
 800811a:	f7f8 f871 	bl	8000200 <memchr>
 800811e:	2800      	cmp	r0, #0
 8008120:	d038      	beq.n	8008194 <_svfiprintf_r+0x1d8>
 8008122:	4b23      	ldr	r3, [pc, #140]	; (80081b0 <_svfiprintf_r+0x1f4>)
 8008124:	bb1b      	cbnz	r3, 800816e <_svfiprintf_r+0x1b2>
 8008126:	9b03      	ldr	r3, [sp, #12]
 8008128:	3307      	adds	r3, #7
 800812a:	f023 0307 	bic.w	r3, r3, #7
 800812e:	3308      	adds	r3, #8
 8008130:	9303      	str	r3, [sp, #12]
 8008132:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008134:	4433      	add	r3, r6
 8008136:	9309      	str	r3, [sp, #36]	; 0x24
 8008138:	e767      	b.n	800800a <_svfiprintf_r+0x4e>
 800813a:	fb0c 3202 	mla	r2, ip, r2, r3
 800813e:	460c      	mov	r4, r1
 8008140:	2001      	movs	r0, #1
 8008142:	e7a5      	b.n	8008090 <_svfiprintf_r+0xd4>
 8008144:	2300      	movs	r3, #0
 8008146:	3401      	adds	r4, #1
 8008148:	9305      	str	r3, [sp, #20]
 800814a:	4619      	mov	r1, r3
 800814c:	f04f 0c0a 	mov.w	ip, #10
 8008150:	4620      	mov	r0, r4
 8008152:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008156:	3a30      	subs	r2, #48	; 0x30
 8008158:	2a09      	cmp	r2, #9
 800815a:	d903      	bls.n	8008164 <_svfiprintf_r+0x1a8>
 800815c:	2b00      	cmp	r3, #0
 800815e:	d0c5      	beq.n	80080ec <_svfiprintf_r+0x130>
 8008160:	9105      	str	r1, [sp, #20]
 8008162:	e7c3      	b.n	80080ec <_svfiprintf_r+0x130>
 8008164:	fb0c 2101 	mla	r1, ip, r1, r2
 8008168:	4604      	mov	r4, r0
 800816a:	2301      	movs	r3, #1
 800816c:	e7f0      	b.n	8008150 <_svfiprintf_r+0x194>
 800816e:	ab03      	add	r3, sp, #12
 8008170:	9300      	str	r3, [sp, #0]
 8008172:	462a      	mov	r2, r5
 8008174:	4b0f      	ldr	r3, [pc, #60]	; (80081b4 <_svfiprintf_r+0x1f8>)
 8008176:	a904      	add	r1, sp, #16
 8008178:	4638      	mov	r0, r7
 800817a:	f7fd ffc9 	bl	8006110 <_printf_float>
 800817e:	1c42      	adds	r2, r0, #1
 8008180:	4606      	mov	r6, r0
 8008182:	d1d6      	bne.n	8008132 <_svfiprintf_r+0x176>
 8008184:	89ab      	ldrh	r3, [r5, #12]
 8008186:	065b      	lsls	r3, r3, #25
 8008188:	f53f af2c 	bmi.w	8007fe4 <_svfiprintf_r+0x28>
 800818c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800818e:	b01d      	add	sp, #116	; 0x74
 8008190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008194:	ab03      	add	r3, sp, #12
 8008196:	9300      	str	r3, [sp, #0]
 8008198:	462a      	mov	r2, r5
 800819a:	4b06      	ldr	r3, [pc, #24]	; (80081b4 <_svfiprintf_r+0x1f8>)
 800819c:	a904      	add	r1, sp, #16
 800819e:	4638      	mov	r0, r7
 80081a0:	f7fe fa5a 	bl	8006658 <_printf_i>
 80081a4:	e7eb      	b.n	800817e <_svfiprintf_r+0x1c2>
 80081a6:	bf00      	nop
 80081a8:	0800903c 	.word	0x0800903c
 80081ac:	08009046 	.word	0x08009046
 80081b0:	08006111 	.word	0x08006111
 80081b4:	08007f05 	.word	0x08007f05
 80081b8:	08009042 	.word	0x08009042

080081bc <_sbrk_r>:
 80081bc:	b538      	push	{r3, r4, r5, lr}
 80081be:	4d06      	ldr	r5, [pc, #24]	; (80081d8 <_sbrk_r+0x1c>)
 80081c0:	2300      	movs	r3, #0
 80081c2:	4604      	mov	r4, r0
 80081c4:	4608      	mov	r0, r1
 80081c6:	602b      	str	r3, [r5, #0]
 80081c8:	f7fa f89a 	bl	8002300 <_sbrk>
 80081cc:	1c43      	adds	r3, r0, #1
 80081ce:	d102      	bne.n	80081d6 <_sbrk_r+0x1a>
 80081d0:	682b      	ldr	r3, [r5, #0]
 80081d2:	b103      	cbz	r3, 80081d6 <_sbrk_r+0x1a>
 80081d4:	6023      	str	r3, [r4, #0]
 80081d6:	bd38      	pop	{r3, r4, r5, pc}
 80081d8:	20000400 	.word	0x20000400

080081dc <__assert_func>:
 80081dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80081de:	4614      	mov	r4, r2
 80081e0:	461a      	mov	r2, r3
 80081e2:	4b09      	ldr	r3, [pc, #36]	; (8008208 <__assert_func+0x2c>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4605      	mov	r5, r0
 80081e8:	68d8      	ldr	r0, [r3, #12]
 80081ea:	b14c      	cbz	r4, 8008200 <__assert_func+0x24>
 80081ec:	4b07      	ldr	r3, [pc, #28]	; (800820c <__assert_func+0x30>)
 80081ee:	9100      	str	r1, [sp, #0]
 80081f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80081f4:	4906      	ldr	r1, [pc, #24]	; (8008210 <__assert_func+0x34>)
 80081f6:	462b      	mov	r3, r5
 80081f8:	f000 f80e 	bl	8008218 <fiprintf>
 80081fc:	f000 faac 	bl	8008758 <abort>
 8008200:	4b04      	ldr	r3, [pc, #16]	; (8008214 <__assert_func+0x38>)
 8008202:	461c      	mov	r4, r3
 8008204:	e7f3      	b.n	80081ee <__assert_func+0x12>
 8008206:	bf00      	nop
 8008208:	20000010 	.word	0x20000010
 800820c:	0800904d 	.word	0x0800904d
 8008210:	0800905a 	.word	0x0800905a
 8008214:	08009088 	.word	0x08009088

08008218 <fiprintf>:
 8008218:	b40e      	push	{r1, r2, r3}
 800821a:	b503      	push	{r0, r1, lr}
 800821c:	4601      	mov	r1, r0
 800821e:	ab03      	add	r3, sp, #12
 8008220:	4805      	ldr	r0, [pc, #20]	; (8008238 <fiprintf+0x20>)
 8008222:	f853 2b04 	ldr.w	r2, [r3], #4
 8008226:	6800      	ldr	r0, [r0, #0]
 8008228:	9301      	str	r3, [sp, #4]
 800822a:	f000 f897 	bl	800835c <_vfiprintf_r>
 800822e:	b002      	add	sp, #8
 8008230:	f85d eb04 	ldr.w	lr, [sp], #4
 8008234:	b003      	add	sp, #12
 8008236:	4770      	bx	lr
 8008238:	20000010 	.word	0x20000010

0800823c <__ascii_mbtowc>:
 800823c:	b082      	sub	sp, #8
 800823e:	b901      	cbnz	r1, 8008242 <__ascii_mbtowc+0x6>
 8008240:	a901      	add	r1, sp, #4
 8008242:	b142      	cbz	r2, 8008256 <__ascii_mbtowc+0x1a>
 8008244:	b14b      	cbz	r3, 800825a <__ascii_mbtowc+0x1e>
 8008246:	7813      	ldrb	r3, [r2, #0]
 8008248:	600b      	str	r3, [r1, #0]
 800824a:	7812      	ldrb	r2, [r2, #0]
 800824c:	1e10      	subs	r0, r2, #0
 800824e:	bf18      	it	ne
 8008250:	2001      	movne	r0, #1
 8008252:	b002      	add	sp, #8
 8008254:	4770      	bx	lr
 8008256:	4610      	mov	r0, r2
 8008258:	e7fb      	b.n	8008252 <__ascii_mbtowc+0x16>
 800825a:	f06f 0001 	mvn.w	r0, #1
 800825e:	e7f8      	b.n	8008252 <__ascii_mbtowc+0x16>

08008260 <memmove>:
 8008260:	4288      	cmp	r0, r1
 8008262:	b510      	push	{r4, lr}
 8008264:	eb01 0402 	add.w	r4, r1, r2
 8008268:	d902      	bls.n	8008270 <memmove+0x10>
 800826a:	4284      	cmp	r4, r0
 800826c:	4623      	mov	r3, r4
 800826e:	d807      	bhi.n	8008280 <memmove+0x20>
 8008270:	1e43      	subs	r3, r0, #1
 8008272:	42a1      	cmp	r1, r4
 8008274:	d008      	beq.n	8008288 <memmove+0x28>
 8008276:	f811 2b01 	ldrb.w	r2, [r1], #1
 800827a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800827e:	e7f8      	b.n	8008272 <memmove+0x12>
 8008280:	4402      	add	r2, r0
 8008282:	4601      	mov	r1, r0
 8008284:	428a      	cmp	r2, r1
 8008286:	d100      	bne.n	800828a <memmove+0x2a>
 8008288:	bd10      	pop	{r4, pc}
 800828a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800828e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008292:	e7f7      	b.n	8008284 <memmove+0x24>

08008294 <__malloc_lock>:
 8008294:	4801      	ldr	r0, [pc, #4]	; (800829c <__malloc_lock+0x8>)
 8008296:	f000 bc1f 	b.w	8008ad8 <__retarget_lock_acquire_recursive>
 800829a:	bf00      	nop
 800829c:	20000404 	.word	0x20000404

080082a0 <__malloc_unlock>:
 80082a0:	4801      	ldr	r0, [pc, #4]	; (80082a8 <__malloc_unlock+0x8>)
 80082a2:	f000 bc1a 	b.w	8008ada <__retarget_lock_release_recursive>
 80082a6:	bf00      	nop
 80082a8:	20000404 	.word	0x20000404

080082ac <_realloc_r>:
 80082ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082b0:	4680      	mov	r8, r0
 80082b2:	4614      	mov	r4, r2
 80082b4:	460e      	mov	r6, r1
 80082b6:	b921      	cbnz	r1, 80082c2 <_realloc_r+0x16>
 80082b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80082bc:	4611      	mov	r1, r2
 80082be:	f7ff bdad 	b.w	8007e1c <_malloc_r>
 80082c2:	b92a      	cbnz	r2, 80082d0 <_realloc_r+0x24>
 80082c4:	f7ff fd3e 	bl	8007d44 <_free_r>
 80082c8:	4625      	mov	r5, r4
 80082ca:	4628      	mov	r0, r5
 80082cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082d0:	f000 fc6a 	bl	8008ba8 <_malloc_usable_size_r>
 80082d4:	4284      	cmp	r4, r0
 80082d6:	4607      	mov	r7, r0
 80082d8:	d802      	bhi.n	80082e0 <_realloc_r+0x34>
 80082da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80082de:	d812      	bhi.n	8008306 <_realloc_r+0x5a>
 80082e0:	4621      	mov	r1, r4
 80082e2:	4640      	mov	r0, r8
 80082e4:	f7ff fd9a 	bl	8007e1c <_malloc_r>
 80082e8:	4605      	mov	r5, r0
 80082ea:	2800      	cmp	r0, #0
 80082ec:	d0ed      	beq.n	80082ca <_realloc_r+0x1e>
 80082ee:	42bc      	cmp	r4, r7
 80082f0:	4622      	mov	r2, r4
 80082f2:	4631      	mov	r1, r6
 80082f4:	bf28      	it	cs
 80082f6:	463a      	movcs	r2, r7
 80082f8:	f7ff f97c 	bl	80075f4 <memcpy>
 80082fc:	4631      	mov	r1, r6
 80082fe:	4640      	mov	r0, r8
 8008300:	f7ff fd20 	bl	8007d44 <_free_r>
 8008304:	e7e1      	b.n	80082ca <_realloc_r+0x1e>
 8008306:	4635      	mov	r5, r6
 8008308:	e7df      	b.n	80082ca <_realloc_r+0x1e>

0800830a <__sfputc_r>:
 800830a:	6893      	ldr	r3, [r2, #8]
 800830c:	3b01      	subs	r3, #1
 800830e:	2b00      	cmp	r3, #0
 8008310:	b410      	push	{r4}
 8008312:	6093      	str	r3, [r2, #8]
 8008314:	da08      	bge.n	8008328 <__sfputc_r+0x1e>
 8008316:	6994      	ldr	r4, [r2, #24]
 8008318:	42a3      	cmp	r3, r4
 800831a:	db01      	blt.n	8008320 <__sfputc_r+0x16>
 800831c:	290a      	cmp	r1, #10
 800831e:	d103      	bne.n	8008328 <__sfputc_r+0x1e>
 8008320:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008324:	f000 b94a 	b.w	80085bc <__swbuf_r>
 8008328:	6813      	ldr	r3, [r2, #0]
 800832a:	1c58      	adds	r0, r3, #1
 800832c:	6010      	str	r0, [r2, #0]
 800832e:	7019      	strb	r1, [r3, #0]
 8008330:	4608      	mov	r0, r1
 8008332:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008336:	4770      	bx	lr

08008338 <__sfputs_r>:
 8008338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800833a:	4606      	mov	r6, r0
 800833c:	460f      	mov	r7, r1
 800833e:	4614      	mov	r4, r2
 8008340:	18d5      	adds	r5, r2, r3
 8008342:	42ac      	cmp	r4, r5
 8008344:	d101      	bne.n	800834a <__sfputs_r+0x12>
 8008346:	2000      	movs	r0, #0
 8008348:	e007      	b.n	800835a <__sfputs_r+0x22>
 800834a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800834e:	463a      	mov	r2, r7
 8008350:	4630      	mov	r0, r6
 8008352:	f7ff ffda 	bl	800830a <__sfputc_r>
 8008356:	1c43      	adds	r3, r0, #1
 8008358:	d1f3      	bne.n	8008342 <__sfputs_r+0xa>
 800835a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800835c <_vfiprintf_r>:
 800835c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008360:	460d      	mov	r5, r1
 8008362:	b09d      	sub	sp, #116	; 0x74
 8008364:	4614      	mov	r4, r2
 8008366:	4698      	mov	r8, r3
 8008368:	4606      	mov	r6, r0
 800836a:	b118      	cbz	r0, 8008374 <_vfiprintf_r+0x18>
 800836c:	6983      	ldr	r3, [r0, #24]
 800836e:	b90b      	cbnz	r3, 8008374 <_vfiprintf_r+0x18>
 8008370:	f000 fb14 	bl	800899c <__sinit>
 8008374:	4b89      	ldr	r3, [pc, #548]	; (800859c <_vfiprintf_r+0x240>)
 8008376:	429d      	cmp	r5, r3
 8008378:	d11b      	bne.n	80083b2 <_vfiprintf_r+0x56>
 800837a:	6875      	ldr	r5, [r6, #4]
 800837c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800837e:	07d9      	lsls	r1, r3, #31
 8008380:	d405      	bmi.n	800838e <_vfiprintf_r+0x32>
 8008382:	89ab      	ldrh	r3, [r5, #12]
 8008384:	059a      	lsls	r2, r3, #22
 8008386:	d402      	bmi.n	800838e <_vfiprintf_r+0x32>
 8008388:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800838a:	f000 fba5 	bl	8008ad8 <__retarget_lock_acquire_recursive>
 800838e:	89ab      	ldrh	r3, [r5, #12]
 8008390:	071b      	lsls	r3, r3, #28
 8008392:	d501      	bpl.n	8008398 <_vfiprintf_r+0x3c>
 8008394:	692b      	ldr	r3, [r5, #16]
 8008396:	b9eb      	cbnz	r3, 80083d4 <_vfiprintf_r+0x78>
 8008398:	4629      	mov	r1, r5
 800839a:	4630      	mov	r0, r6
 800839c:	f000 f96e 	bl	800867c <__swsetup_r>
 80083a0:	b1c0      	cbz	r0, 80083d4 <_vfiprintf_r+0x78>
 80083a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80083a4:	07dc      	lsls	r4, r3, #31
 80083a6:	d50e      	bpl.n	80083c6 <_vfiprintf_r+0x6a>
 80083a8:	f04f 30ff 	mov.w	r0, #4294967295
 80083ac:	b01d      	add	sp, #116	; 0x74
 80083ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083b2:	4b7b      	ldr	r3, [pc, #492]	; (80085a0 <_vfiprintf_r+0x244>)
 80083b4:	429d      	cmp	r5, r3
 80083b6:	d101      	bne.n	80083bc <_vfiprintf_r+0x60>
 80083b8:	68b5      	ldr	r5, [r6, #8]
 80083ba:	e7df      	b.n	800837c <_vfiprintf_r+0x20>
 80083bc:	4b79      	ldr	r3, [pc, #484]	; (80085a4 <_vfiprintf_r+0x248>)
 80083be:	429d      	cmp	r5, r3
 80083c0:	bf08      	it	eq
 80083c2:	68f5      	ldreq	r5, [r6, #12]
 80083c4:	e7da      	b.n	800837c <_vfiprintf_r+0x20>
 80083c6:	89ab      	ldrh	r3, [r5, #12]
 80083c8:	0598      	lsls	r0, r3, #22
 80083ca:	d4ed      	bmi.n	80083a8 <_vfiprintf_r+0x4c>
 80083cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80083ce:	f000 fb84 	bl	8008ada <__retarget_lock_release_recursive>
 80083d2:	e7e9      	b.n	80083a8 <_vfiprintf_r+0x4c>
 80083d4:	2300      	movs	r3, #0
 80083d6:	9309      	str	r3, [sp, #36]	; 0x24
 80083d8:	2320      	movs	r3, #32
 80083da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80083de:	f8cd 800c 	str.w	r8, [sp, #12]
 80083e2:	2330      	movs	r3, #48	; 0x30
 80083e4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80085a8 <_vfiprintf_r+0x24c>
 80083e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80083ec:	f04f 0901 	mov.w	r9, #1
 80083f0:	4623      	mov	r3, r4
 80083f2:	469a      	mov	sl, r3
 80083f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083f8:	b10a      	cbz	r2, 80083fe <_vfiprintf_r+0xa2>
 80083fa:	2a25      	cmp	r2, #37	; 0x25
 80083fc:	d1f9      	bne.n	80083f2 <_vfiprintf_r+0x96>
 80083fe:	ebba 0b04 	subs.w	fp, sl, r4
 8008402:	d00b      	beq.n	800841c <_vfiprintf_r+0xc0>
 8008404:	465b      	mov	r3, fp
 8008406:	4622      	mov	r2, r4
 8008408:	4629      	mov	r1, r5
 800840a:	4630      	mov	r0, r6
 800840c:	f7ff ff94 	bl	8008338 <__sfputs_r>
 8008410:	3001      	adds	r0, #1
 8008412:	f000 80aa 	beq.w	800856a <_vfiprintf_r+0x20e>
 8008416:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008418:	445a      	add	r2, fp
 800841a:	9209      	str	r2, [sp, #36]	; 0x24
 800841c:	f89a 3000 	ldrb.w	r3, [sl]
 8008420:	2b00      	cmp	r3, #0
 8008422:	f000 80a2 	beq.w	800856a <_vfiprintf_r+0x20e>
 8008426:	2300      	movs	r3, #0
 8008428:	f04f 32ff 	mov.w	r2, #4294967295
 800842c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008430:	f10a 0a01 	add.w	sl, sl, #1
 8008434:	9304      	str	r3, [sp, #16]
 8008436:	9307      	str	r3, [sp, #28]
 8008438:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800843c:	931a      	str	r3, [sp, #104]	; 0x68
 800843e:	4654      	mov	r4, sl
 8008440:	2205      	movs	r2, #5
 8008442:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008446:	4858      	ldr	r0, [pc, #352]	; (80085a8 <_vfiprintf_r+0x24c>)
 8008448:	f7f7 feda 	bl	8000200 <memchr>
 800844c:	9a04      	ldr	r2, [sp, #16]
 800844e:	b9d8      	cbnz	r0, 8008488 <_vfiprintf_r+0x12c>
 8008450:	06d1      	lsls	r1, r2, #27
 8008452:	bf44      	itt	mi
 8008454:	2320      	movmi	r3, #32
 8008456:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800845a:	0713      	lsls	r3, r2, #28
 800845c:	bf44      	itt	mi
 800845e:	232b      	movmi	r3, #43	; 0x2b
 8008460:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008464:	f89a 3000 	ldrb.w	r3, [sl]
 8008468:	2b2a      	cmp	r3, #42	; 0x2a
 800846a:	d015      	beq.n	8008498 <_vfiprintf_r+0x13c>
 800846c:	9a07      	ldr	r2, [sp, #28]
 800846e:	4654      	mov	r4, sl
 8008470:	2000      	movs	r0, #0
 8008472:	f04f 0c0a 	mov.w	ip, #10
 8008476:	4621      	mov	r1, r4
 8008478:	f811 3b01 	ldrb.w	r3, [r1], #1
 800847c:	3b30      	subs	r3, #48	; 0x30
 800847e:	2b09      	cmp	r3, #9
 8008480:	d94e      	bls.n	8008520 <_vfiprintf_r+0x1c4>
 8008482:	b1b0      	cbz	r0, 80084b2 <_vfiprintf_r+0x156>
 8008484:	9207      	str	r2, [sp, #28]
 8008486:	e014      	b.n	80084b2 <_vfiprintf_r+0x156>
 8008488:	eba0 0308 	sub.w	r3, r0, r8
 800848c:	fa09 f303 	lsl.w	r3, r9, r3
 8008490:	4313      	orrs	r3, r2
 8008492:	9304      	str	r3, [sp, #16]
 8008494:	46a2      	mov	sl, r4
 8008496:	e7d2      	b.n	800843e <_vfiprintf_r+0xe2>
 8008498:	9b03      	ldr	r3, [sp, #12]
 800849a:	1d19      	adds	r1, r3, #4
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	9103      	str	r1, [sp, #12]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	bfbb      	ittet	lt
 80084a4:	425b      	neglt	r3, r3
 80084a6:	f042 0202 	orrlt.w	r2, r2, #2
 80084aa:	9307      	strge	r3, [sp, #28]
 80084ac:	9307      	strlt	r3, [sp, #28]
 80084ae:	bfb8      	it	lt
 80084b0:	9204      	strlt	r2, [sp, #16]
 80084b2:	7823      	ldrb	r3, [r4, #0]
 80084b4:	2b2e      	cmp	r3, #46	; 0x2e
 80084b6:	d10c      	bne.n	80084d2 <_vfiprintf_r+0x176>
 80084b8:	7863      	ldrb	r3, [r4, #1]
 80084ba:	2b2a      	cmp	r3, #42	; 0x2a
 80084bc:	d135      	bne.n	800852a <_vfiprintf_r+0x1ce>
 80084be:	9b03      	ldr	r3, [sp, #12]
 80084c0:	1d1a      	adds	r2, r3, #4
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	9203      	str	r2, [sp, #12]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	bfb8      	it	lt
 80084ca:	f04f 33ff 	movlt.w	r3, #4294967295
 80084ce:	3402      	adds	r4, #2
 80084d0:	9305      	str	r3, [sp, #20]
 80084d2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80085b8 <_vfiprintf_r+0x25c>
 80084d6:	7821      	ldrb	r1, [r4, #0]
 80084d8:	2203      	movs	r2, #3
 80084da:	4650      	mov	r0, sl
 80084dc:	f7f7 fe90 	bl	8000200 <memchr>
 80084e0:	b140      	cbz	r0, 80084f4 <_vfiprintf_r+0x198>
 80084e2:	2340      	movs	r3, #64	; 0x40
 80084e4:	eba0 000a 	sub.w	r0, r0, sl
 80084e8:	fa03 f000 	lsl.w	r0, r3, r0
 80084ec:	9b04      	ldr	r3, [sp, #16]
 80084ee:	4303      	orrs	r3, r0
 80084f0:	3401      	adds	r4, #1
 80084f2:	9304      	str	r3, [sp, #16]
 80084f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084f8:	482c      	ldr	r0, [pc, #176]	; (80085ac <_vfiprintf_r+0x250>)
 80084fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80084fe:	2206      	movs	r2, #6
 8008500:	f7f7 fe7e 	bl	8000200 <memchr>
 8008504:	2800      	cmp	r0, #0
 8008506:	d03f      	beq.n	8008588 <_vfiprintf_r+0x22c>
 8008508:	4b29      	ldr	r3, [pc, #164]	; (80085b0 <_vfiprintf_r+0x254>)
 800850a:	bb1b      	cbnz	r3, 8008554 <_vfiprintf_r+0x1f8>
 800850c:	9b03      	ldr	r3, [sp, #12]
 800850e:	3307      	adds	r3, #7
 8008510:	f023 0307 	bic.w	r3, r3, #7
 8008514:	3308      	adds	r3, #8
 8008516:	9303      	str	r3, [sp, #12]
 8008518:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800851a:	443b      	add	r3, r7
 800851c:	9309      	str	r3, [sp, #36]	; 0x24
 800851e:	e767      	b.n	80083f0 <_vfiprintf_r+0x94>
 8008520:	fb0c 3202 	mla	r2, ip, r2, r3
 8008524:	460c      	mov	r4, r1
 8008526:	2001      	movs	r0, #1
 8008528:	e7a5      	b.n	8008476 <_vfiprintf_r+0x11a>
 800852a:	2300      	movs	r3, #0
 800852c:	3401      	adds	r4, #1
 800852e:	9305      	str	r3, [sp, #20]
 8008530:	4619      	mov	r1, r3
 8008532:	f04f 0c0a 	mov.w	ip, #10
 8008536:	4620      	mov	r0, r4
 8008538:	f810 2b01 	ldrb.w	r2, [r0], #1
 800853c:	3a30      	subs	r2, #48	; 0x30
 800853e:	2a09      	cmp	r2, #9
 8008540:	d903      	bls.n	800854a <_vfiprintf_r+0x1ee>
 8008542:	2b00      	cmp	r3, #0
 8008544:	d0c5      	beq.n	80084d2 <_vfiprintf_r+0x176>
 8008546:	9105      	str	r1, [sp, #20]
 8008548:	e7c3      	b.n	80084d2 <_vfiprintf_r+0x176>
 800854a:	fb0c 2101 	mla	r1, ip, r1, r2
 800854e:	4604      	mov	r4, r0
 8008550:	2301      	movs	r3, #1
 8008552:	e7f0      	b.n	8008536 <_vfiprintf_r+0x1da>
 8008554:	ab03      	add	r3, sp, #12
 8008556:	9300      	str	r3, [sp, #0]
 8008558:	462a      	mov	r2, r5
 800855a:	4b16      	ldr	r3, [pc, #88]	; (80085b4 <_vfiprintf_r+0x258>)
 800855c:	a904      	add	r1, sp, #16
 800855e:	4630      	mov	r0, r6
 8008560:	f7fd fdd6 	bl	8006110 <_printf_float>
 8008564:	4607      	mov	r7, r0
 8008566:	1c78      	adds	r0, r7, #1
 8008568:	d1d6      	bne.n	8008518 <_vfiprintf_r+0x1bc>
 800856a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800856c:	07d9      	lsls	r1, r3, #31
 800856e:	d405      	bmi.n	800857c <_vfiprintf_r+0x220>
 8008570:	89ab      	ldrh	r3, [r5, #12]
 8008572:	059a      	lsls	r2, r3, #22
 8008574:	d402      	bmi.n	800857c <_vfiprintf_r+0x220>
 8008576:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008578:	f000 faaf 	bl	8008ada <__retarget_lock_release_recursive>
 800857c:	89ab      	ldrh	r3, [r5, #12]
 800857e:	065b      	lsls	r3, r3, #25
 8008580:	f53f af12 	bmi.w	80083a8 <_vfiprintf_r+0x4c>
 8008584:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008586:	e711      	b.n	80083ac <_vfiprintf_r+0x50>
 8008588:	ab03      	add	r3, sp, #12
 800858a:	9300      	str	r3, [sp, #0]
 800858c:	462a      	mov	r2, r5
 800858e:	4b09      	ldr	r3, [pc, #36]	; (80085b4 <_vfiprintf_r+0x258>)
 8008590:	a904      	add	r1, sp, #16
 8008592:	4630      	mov	r0, r6
 8008594:	f7fe f860 	bl	8006658 <_printf_i>
 8008598:	e7e4      	b.n	8008564 <_vfiprintf_r+0x208>
 800859a:	bf00      	nop
 800859c:	080091b4 	.word	0x080091b4
 80085a0:	080091d4 	.word	0x080091d4
 80085a4:	08009194 	.word	0x08009194
 80085a8:	0800903c 	.word	0x0800903c
 80085ac:	08009046 	.word	0x08009046
 80085b0:	08006111 	.word	0x08006111
 80085b4:	08008339 	.word	0x08008339
 80085b8:	08009042 	.word	0x08009042

080085bc <__swbuf_r>:
 80085bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085be:	460e      	mov	r6, r1
 80085c0:	4614      	mov	r4, r2
 80085c2:	4605      	mov	r5, r0
 80085c4:	b118      	cbz	r0, 80085ce <__swbuf_r+0x12>
 80085c6:	6983      	ldr	r3, [r0, #24]
 80085c8:	b90b      	cbnz	r3, 80085ce <__swbuf_r+0x12>
 80085ca:	f000 f9e7 	bl	800899c <__sinit>
 80085ce:	4b21      	ldr	r3, [pc, #132]	; (8008654 <__swbuf_r+0x98>)
 80085d0:	429c      	cmp	r4, r3
 80085d2:	d12b      	bne.n	800862c <__swbuf_r+0x70>
 80085d4:	686c      	ldr	r4, [r5, #4]
 80085d6:	69a3      	ldr	r3, [r4, #24]
 80085d8:	60a3      	str	r3, [r4, #8]
 80085da:	89a3      	ldrh	r3, [r4, #12]
 80085dc:	071a      	lsls	r2, r3, #28
 80085de:	d52f      	bpl.n	8008640 <__swbuf_r+0x84>
 80085e0:	6923      	ldr	r3, [r4, #16]
 80085e2:	b36b      	cbz	r3, 8008640 <__swbuf_r+0x84>
 80085e4:	6923      	ldr	r3, [r4, #16]
 80085e6:	6820      	ldr	r0, [r4, #0]
 80085e8:	1ac0      	subs	r0, r0, r3
 80085ea:	6963      	ldr	r3, [r4, #20]
 80085ec:	b2f6      	uxtb	r6, r6
 80085ee:	4283      	cmp	r3, r0
 80085f0:	4637      	mov	r7, r6
 80085f2:	dc04      	bgt.n	80085fe <__swbuf_r+0x42>
 80085f4:	4621      	mov	r1, r4
 80085f6:	4628      	mov	r0, r5
 80085f8:	f000 f93c 	bl	8008874 <_fflush_r>
 80085fc:	bb30      	cbnz	r0, 800864c <__swbuf_r+0x90>
 80085fe:	68a3      	ldr	r3, [r4, #8]
 8008600:	3b01      	subs	r3, #1
 8008602:	60a3      	str	r3, [r4, #8]
 8008604:	6823      	ldr	r3, [r4, #0]
 8008606:	1c5a      	adds	r2, r3, #1
 8008608:	6022      	str	r2, [r4, #0]
 800860a:	701e      	strb	r6, [r3, #0]
 800860c:	6963      	ldr	r3, [r4, #20]
 800860e:	3001      	adds	r0, #1
 8008610:	4283      	cmp	r3, r0
 8008612:	d004      	beq.n	800861e <__swbuf_r+0x62>
 8008614:	89a3      	ldrh	r3, [r4, #12]
 8008616:	07db      	lsls	r3, r3, #31
 8008618:	d506      	bpl.n	8008628 <__swbuf_r+0x6c>
 800861a:	2e0a      	cmp	r6, #10
 800861c:	d104      	bne.n	8008628 <__swbuf_r+0x6c>
 800861e:	4621      	mov	r1, r4
 8008620:	4628      	mov	r0, r5
 8008622:	f000 f927 	bl	8008874 <_fflush_r>
 8008626:	b988      	cbnz	r0, 800864c <__swbuf_r+0x90>
 8008628:	4638      	mov	r0, r7
 800862a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800862c:	4b0a      	ldr	r3, [pc, #40]	; (8008658 <__swbuf_r+0x9c>)
 800862e:	429c      	cmp	r4, r3
 8008630:	d101      	bne.n	8008636 <__swbuf_r+0x7a>
 8008632:	68ac      	ldr	r4, [r5, #8]
 8008634:	e7cf      	b.n	80085d6 <__swbuf_r+0x1a>
 8008636:	4b09      	ldr	r3, [pc, #36]	; (800865c <__swbuf_r+0xa0>)
 8008638:	429c      	cmp	r4, r3
 800863a:	bf08      	it	eq
 800863c:	68ec      	ldreq	r4, [r5, #12]
 800863e:	e7ca      	b.n	80085d6 <__swbuf_r+0x1a>
 8008640:	4621      	mov	r1, r4
 8008642:	4628      	mov	r0, r5
 8008644:	f000 f81a 	bl	800867c <__swsetup_r>
 8008648:	2800      	cmp	r0, #0
 800864a:	d0cb      	beq.n	80085e4 <__swbuf_r+0x28>
 800864c:	f04f 37ff 	mov.w	r7, #4294967295
 8008650:	e7ea      	b.n	8008628 <__swbuf_r+0x6c>
 8008652:	bf00      	nop
 8008654:	080091b4 	.word	0x080091b4
 8008658:	080091d4 	.word	0x080091d4
 800865c:	08009194 	.word	0x08009194

08008660 <__ascii_wctomb>:
 8008660:	b149      	cbz	r1, 8008676 <__ascii_wctomb+0x16>
 8008662:	2aff      	cmp	r2, #255	; 0xff
 8008664:	bf85      	ittet	hi
 8008666:	238a      	movhi	r3, #138	; 0x8a
 8008668:	6003      	strhi	r3, [r0, #0]
 800866a:	700a      	strbls	r2, [r1, #0]
 800866c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008670:	bf98      	it	ls
 8008672:	2001      	movls	r0, #1
 8008674:	4770      	bx	lr
 8008676:	4608      	mov	r0, r1
 8008678:	4770      	bx	lr
	...

0800867c <__swsetup_r>:
 800867c:	4b32      	ldr	r3, [pc, #200]	; (8008748 <__swsetup_r+0xcc>)
 800867e:	b570      	push	{r4, r5, r6, lr}
 8008680:	681d      	ldr	r5, [r3, #0]
 8008682:	4606      	mov	r6, r0
 8008684:	460c      	mov	r4, r1
 8008686:	b125      	cbz	r5, 8008692 <__swsetup_r+0x16>
 8008688:	69ab      	ldr	r3, [r5, #24]
 800868a:	b913      	cbnz	r3, 8008692 <__swsetup_r+0x16>
 800868c:	4628      	mov	r0, r5
 800868e:	f000 f985 	bl	800899c <__sinit>
 8008692:	4b2e      	ldr	r3, [pc, #184]	; (800874c <__swsetup_r+0xd0>)
 8008694:	429c      	cmp	r4, r3
 8008696:	d10f      	bne.n	80086b8 <__swsetup_r+0x3c>
 8008698:	686c      	ldr	r4, [r5, #4]
 800869a:	89a3      	ldrh	r3, [r4, #12]
 800869c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80086a0:	0719      	lsls	r1, r3, #28
 80086a2:	d42c      	bmi.n	80086fe <__swsetup_r+0x82>
 80086a4:	06dd      	lsls	r5, r3, #27
 80086a6:	d411      	bmi.n	80086cc <__swsetup_r+0x50>
 80086a8:	2309      	movs	r3, #9
 80086aa:	6033      	str	r3, [r6, #0]
 80086ac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80086b0:	81a3      	strh	r3, [r4, #12]
 80086b2:	f04f 30ff 	mov.w	r0, #4294967295
 80086b6:	e03e      	b.n	8008736 <__swsetup_r+0xba>
 80086b8:	4b25      	ldr	r3, [pc, #148]	; (8008750 <__swsetup_r+0xd4>)
 80086ba:	429c      	cmp	r4, r3
 80086bc:	d101      	bne.n	80086c2 <__swsetup_r+0x46>
 80086be:	68ac      	ldr	r4, [r5, #8]
 80086c0:	e7eb      	b.n	800869a <__swsetup_r+0x1e>
 80086c2:	4b24      	ldr	r3, [pc, #144]	; (8008754 <__swsetup_r+0xd8>)
 80086c4:	429c      	cmp	r4, r3
 80086c6:	bf08      	it	eq
 80086c8:	68ec      	ldreq	r4, [r5, #12]
 80086ca:	e7e6      	b.n	800869a <__swsetup_r+0x1e>
 80086cc:	0758      	lsls	r0, r3, #29
 80086ce:	d512      	bpl.n	80086f6 <__swsetup_r+0x7a>
 80086d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80086d2:	b141      	cbz	r1, 80086e6 <__swsetup_r+0x6a>
 80086d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80086d8:	4299      	cmp	r1, r3
 80086da:	d002      	beq.n	80086e2 <__swsetup_r+0x66>
 80086dc:	4630      	mov	r0, r6
 80086de:	f7ff fb31 	bl	8007d44 <_free_r>
 80086e2:	2300      	movs	r3, #0
 80086e4:	6363      	str	r3, [r4, #52]	; 0x34
 80086e6:	89a3      	ldrh	r3, [r4, #12]
 80086e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80086ec:	81a3      	strh	r3, [r4, #12]
 80086ee:	2300      	movs	r3, #0
 80086f0:	6063      	str	r3, [r4, #4]
 80086f2:	6923      	ldr	r3, [r4, #16]
 80086f4:	6023      	str	r3, [r4, #0]
 80086f6:	89a3      	ldrh	r3, [r4, #12]
 80086f8:	f043 0308 	orr.w	r3, r3, #8
 80086fc:	81a3      	strh	r3, [r4, #12]
 80086fe:	6923      	ldr	r3, [r4, #16]
 8008700:	b94b      	cbnz	r3, 8008716 <__swsetup_r+0x9a>
 8008702:	89a3      	ldrh	r3, [r4, #12]
 8008704:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008708:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800870c:	d003      	beq.n	8008716 <__swsetup_r+0x9a>
 800870e:	4621      	mov	r1, r4
 8008710:	4630      	mov	r0, r6
 8008712:	f000 fa09 	bl	8008b28 <__smakebuf_r>
 8008716:	89a0      	ldrh	r0, [r4, #12]
 8008718:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800871c:	f010 0301 	ands.w	r3, r0, #1
 8008720:	d00a      	beq.n	8008738 <__swsetup_r+0xbc>
 8008722:	2300      	movs	r3, #0
 8008724:	60a3      	str	r3, [r4, #8]
 8008726:	6963      	ldr	r3, [r4, #20]
 8008728:	425b      	negs	r3, r3
 800872a:	61a3      	str	r3, [r4, #24]
 800872c:	6923      	ldr	r3, [r4, #16]
 800872e:	b943      	cbnz	r3, 8008742 <__swsetup_r+0xc6>
 8008730:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008734:	d1ba      	bne.n	80086ac <__swsetup_r+0x30>
 8008736:	bd70      	pop	{r4, r5, r6, pc}
 8008738:	0781      	lsls	r1, r0, #30
 800873a:	bf58      	it	pl
 800873c:	6963      	ldrpl	r3, [r4, #20]
 800873e:	60a3      	str	r3, [r4, #8]
 8008740:	e7f4      	b.n	800872c <__swsetup_r+0xb0>
 8008742:	2000      	movs	r0, #0
 8008744:	e7f7      	b.n	8008736 <__swsetup_r+0xba>
 8008746:	bf00      	nop
 8008748:	20000010 	.word	0x20000010
 800874c:	080091b4 	.word	0x080091b4
 8008750:	080091d4 	.word	0x080091d4
 8008754:	08009194 	.word	0x08009194

08008758 <abort>:
 8008758:	b508      	push	{r3, lr}
 800875a:	2006      	movs	r0, #6
 800875c:	f000 fa54 	bl	8008c08 <raise>
 8008760:	2001      	movs	r0, #1
 8008762:	f7f9 fd55 	bl	8002210 <_exit>
	...

08008768 <__sflush_r>:
 8008768:	898a      	ldrh	r2, [r1, #12]
 800876a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800876e:	4605      	mov	r5, r0
 8008770:	0710      	lsls	r0, r2, #28
 8008772:	460c      	mov	r4, r1
 8008774:	d458      	bmi.n	8008828 <__sflush_r+0xc0>
 8008776:	684b      	ldr	r3, [r1, #4]
 8008778:	2b00      	cmp	r3, #0
 800877a:	dc05      	bgt.n	8008788 <__sflush_r+0x20>
 800877c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800877e:	2b00      	cmp	r3, #0
 8008780:	dc02      	bgt.n	8008788 <__sflush_r+0x20>
 8008782:	2000      	movs	r0, #0
 8008784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008788:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800878a:	2e00      	cmp	r6, #0
 800878c:	d0f9      	beq.n	8008782 <__sflush_r+0x1a>
 800878e:	2300      	movs	r3, #0
 8008790:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008794:	682f      	ldr	r7, [r5, #0]
 8008796:	602b      	str	r3, [r5, #0]
 8008798:	d032      	beq.n	8008800 <__sflush_r+0x98>
 800879a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800879c:	89a3      	ldrh	r3, [r4, #12]
 800879e:	075a      	lsls	r2, r3, #29
 80087a0:	d505      	bpl.n	80087ae <__sflush_r+0x46>
 80087a2:	6863      	ldr	r3, [r4, #4]
 80087a4:	1ac0      	subs	r0, r0, r3
 80087a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80087a8:	b10b      	cbz	r3, 80087ae <__sflush_r+0x46>
 80087aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80087ac:	1ac0      	subs	r0, r0, r3
 80087ae:	2300      	movs	r3, #0
 80087b0:	4602      	mov	r2, r0
 80087b2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80087b4:	6a21      	ldr	r1, [r4, #32]
 80087b6:	4628      	mov	r0, r5
 80087b8:	47b0      	blx	r6
 80087ba:	1c43      	adds	r3, r0, #1
 80087bc:	89a3      	ldrh	r3, [r4, #12]
 80087be:	d106      	bne.n	80087ce <__sflush_r+0x66>
 80087c0:	6829      	ldr	r1, [r5, #0]
 80087c2:	291d      	cmp	r1, #29
 80087c4:	d82c      	bhi.n	8008820 <__sflush_r+0xb8>
 80087c6:	4a2a      	ldr	r2, [pc, #168]	; (8008870 <__sflush_r+0x108>)
 80087c8:	40ca      	lsrs	r2, r1
 80087ca:	07d6      	lsls	r6, r2, #31
 80087cc:	d528      	bpl.n	8008820 <__sflush_r+0xb8>
 80087ce:	2200      	movs	r2, #0
 80087d0:	6062      	str	r2, [r4, #4]
 80087d2:	04d9      	lsls	r1, r3, #19
 80087d4:	6922      	ldr	r2, [r4, #16]
 80087d6:	6022      	str	r2, [r4, #0]
 80087d8:	d504      	bpl.n	80087e4 <__sflush_r+0x7c>
 80087da:	1c42      	adds	r2, r0, #1
 80087dc:	d101      	bne.n	80087e2 <__sflush_r+0x7a>
 80087de:	682b      	ldr	r3, [r5, #0]
 80087e0:	b903      	cbnz	r3, 80087e4 <__sflush_r+0x7c>
 80087e2:	6560      	str	r0, [r4, #84]	; 0x54
 80087e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80087e6:	602f      	str	r7, [r5, #0]
 80087e8:	2900      	cmp	r1, #0
 80087ea:	d0ca      	beq.n	8008782 <__sflush_r+0x1a>
 80087ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80087f0:	4299      	cmp	r1, r3
 80087f2:	d002      	beq.n	80087fa <__sflush_r+0x92>
 80087f4:	4628      	mov	r0, r5
 80087f6:	f7ff faa5 	bl	8007d44 <_free_r>
 80087fa:	2000      	movs	r0, #0
 80087fc:	6360      	str	r0, [r4, #52]	; 0x34
 80087fe:	e7c1      	b.n	8008784 <__sflush_r+0x1c>
 8008800:	6a21      	ldr	r1, [r4, #32]
 8008802:	2301      	movs	r3, #1
 8008804:	4628      	mov	r0, r5
 8008806:	47b0      	blx	r6
 8008808:	1c41      	adds	r1, r0, #1
 800880a:	d1c7      	bne.n	800879c <__sflush_r+0x34>
 800880c:	682b      	ldr	r3, [r5, #0]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d0c4      	beq.n	800879c <__sflush_r+0x34>
 8008812:	2b1d      	cmp	r3, #29
 8008814:	d001      	beq.n	800881a <__sflush_r+0xb2>
 8008816:	2b16      	cmp	r3, #22
 8008818:	d101      	bne.n	800881e <__sflush_r+0xb6>
 800881a:	602f      	str	r7, [r5, #0]
 800881c:	e7b1      	b.n	8008782 <__sflush_r+0x1a>
 800881e:	89a3      	ldrh	r3, [r4, #12]
 8008820:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008824:	81a3      	strh	r3, [r4, #12]
 8008826:	e7ad      	b.n	8008784 <__sflush_r+0x1c>
 8008828:	690f      	ldr	r7, [r1, #16]
 800882a:	2f00      	cmp	r7, #0
 800882c:	d0a9      	beq.n	8008782 <__sflush_r+0x1a>
 800882e:	0793      	lsls	r3, r2, #30
 8008830:	680e      	ldr	r6, [r1, #0]
 8008832:	bf08      	it	eq
 8008834:	694b      	ldreq	r3, [r1, #20]
 8008836:	600f      	str	r7, [r1, #0]
 8008838:	bf18      	it	ne
 800883a:	2300      	movne	r3, #0
 800883c:	eba6 0807 	sub.w	r8, r6, r7
 8008840:	608b      	str	r3, [r1, #8]
 8008842:	f1b8 0f00 	cmp.w	r8, #0
 8008846:	dd9c      	ble.n	8008782 <__sflush_r+0x1a>
 8008848:	6a21      	ldr	r1, [r4, #32]
 800884a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800884c:	4643      	mov	r3, r8
 800884e:	463a      	mov	r2, r7
 8008850:	4628      	mov	r0, r5
 8008852:	47b0      	blx	r6
 8008854:	2800      	cmp	r0, #0
 8008856:	dc06      	bgt.n	8008866 <__sflush_r+0xfe>
 8008858:	89a3      	ldrh	r3, [r4, #12]
 800885a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800885e:	81a3      	strh	r3, [r4, #12]
 8008860:	f04f 30ff 	mov.w	r0, #4294967295
 8008864:	e78e      	b.n	8008784 <__sflush_r+0x1c>
 8008866:	4407      	add	r7, r0
 8008868:	eba8 0800 	sub.w	r8, r8, r0
 800886c:	e7e9      	b.n	8008842 <__sflush_r+0xda>
 800886e:	bf00      	nop
 8008870:	20400001 	.word	0x20400001

08008874 <_fflush_r>:
 8008874:	b538      	push	{r3, r4, r5, lr}
 8008876:	690b      	ldr	r3, [r1, #16]
 8008878:	4605      	mov	r5, r0
 800887a:	460c      	mov	r4, r1
 800887c:	b913      	cbnz	r3, 8008884 <_fflush_r+0x10>
 800887e:	2500      	movs	r5, #0
 8008880:	4628      	mov	r0, r5
 8008882:	bd38      	pop	{r3, r4, r5, pc}
 8008884:	b118      	cbz	r0, 800888e <_fflush_r+0x1a>
 8008886:	6983      	ldr	r3, [r0, #24]
 8008888:	b90b      	cbnz	r3, 800888e <_fflush_r+0x1a>
 800888a:	f000 f887 	bl	800899c <__sinit>
 800888e:	4b14      	ldr	r3, [pc, #80]	; (80088e0 <_fflush_r+0x6c>)
 8008890:	429c      	cmp	r4, r3
 8008892:	d11b      	bne.n	80088cc <_fflush_r+0x58>
 8008894:	686c      	ldr	r4, [r5, #4]
 8008896:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d0ef      	beq.n	800887e <_fflush_r+0xa>
 800889e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80088a0:	07d0      	lsls	r0, r2, #31
 80088a2:	d404      	bmi.n	80088ae <_fflush_r+0x3a>
 80088a4:	0599      	lsls	r1, r3, #22
 80088a6:	d402      	bmi.n	80088ae <_fflush_r+0x3a>
 80088a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80088aa:	f000 f915 	bl	8008ad8 <__retarget_lock_acquire_recursive>
 80088ae:	4628      	mov	r0, r5
 80088b0:	4621      	mov	r1, r4
 80088b2:	f7ff ff59 	bl	8008768 <__sflush_r>
 80088b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80088b8:	07da      	lsls	r2, r3, #31
 80088ba:	4605      	mov	r5, r0
 80088bc:	d4e0      	bmi.n	8008880 <_fflush_r+0xc>
 80088be:	89a3      	ldrh	r3, [r4, #12]
 80088c0:	059b      	lsls	r3, r3, #22
 80088c2:	d4dd      	bmi.n	8008880 <_fflush_r+0xc>
 80088c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80088c6:	f000 f908 	bl	8008ada <__retarget_lock_release_recursive>
 80088ca:	e7d9      	b.n	8008880 <_fflush_r+0xc>
 80088cc:	4b05      	ldr	r3, [pc, #20]	; (80088e4 <_fflush_r+0x70>)
 80088ce:	429c      	cmp	r4, r3
 80088d0:	d101      	bne.n	80088d6 <_fflush_r+0x62>
 80088d2:	68ac      	ldr	r4, [r5, #8]
 80088d4:	e7df      	b.n	8008896 <_fflush_r+0x22>
 80088d6:	4b04      	ldr	r3, [pc, #16]	; (80088e8 <_fflush_r+0x74>)
 80088d8:	429c      	cmp	r4, r3
 80088da:	bf08      	it	eq
 80088dc:	68ec      	ldreq	r4, [r5, #12]
 80088de:	e7da      	b.n	8008896 <_fflush_r+0x22>
 80088e0:	080091b4 	.word	0x080091b4
 80088e4:	080091d4 	.word	0x080091d4
 80088e8:	08009194 	.word	0x08009194

080088ec <std>:
 80088ec:	2300      	movs	r3, #0
 80088ee:	b510      	push	{r4, lr}
 80088f0:	4604      	mov	r4, r0
 80088f2:	e9c0 3300 	strd	r3, r3, [r0]
 80088f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80088fa:	6083      	str	r3, [r0, #8]
 80088fc:	8181      	strh	r1, [r0, #12]
 80088fe:	6643      	str	r3, [r0, #100]	; 0x64
 8008900:	81c2      	strh	r2, [r0, #14]
 8008902:	6183      	str	r3, [r0, #24]
 8008904:	4619      	mov	r1, r3
 8008906:	2208      	movs	r2, #8
 8008908:	305c      	adds	r0, #92	; 0x5c
 800890a:	f7fd fb59 	bl	8005fc0 <memset>
 800890e:	4b05      	ldr	r3, [pc, #20]	; (8008924 <std+0x38>)
 8008910:	6263      	str	r3, [r4, #36]	; 0x24
 8008912:	4b05      	ldr	r3, [pc, #20]	; (8008928 <std+0x3c>)
 8008914:	62a3      	str	r3, [r4, #40]	; 0x28
 8008916:	4b05      	ldr	r3, [pc, #20]	; (800892c <std+0x40>)
 8008918:	62e3      	str	r3, [r4, #44]	; 0x2c
 800891a:	4b05      	ldr	r3, [pc, #20]	; (8008930 <std+0x44>)
 800891c:	6224      	str	r4, [r4, #32]
 800891e:	6323      	str	r3, [r4, #48]	; 0x30
 8008920:	bd10      	pop	{r4, pc}
 8008922:	bf00      	nop
 8008924:	08008c41 	.word	0x08008c41
 8008928:	08008c63 	.word	0x08008c63
 800892c:	08008c9b 	.word	0x08008c9b
 8008930:	08008cbf 	.word	0x08008cbf

08008934 <_cleanup_r>:
 8008934:	4901      	ldr	r1, [pc, #4]	; (800893c <_cleanup_r+0x8>)
 8008936:	f000 b8af 	b.w	8008a98 <_fwalk_reent>
 800893a:	bf00      	nop
 800893c:	08008875 	.word	0x08008875

08008940 <__sfmoreglue>:
 8008940:	b570      	push	{r4, r5, r6, lr}
 8008942:	2268      	movs	r2, #104	; 0x68
 8008944:	1e4d      	subs	r5, r1, #1
 8008946:	4355      	muls	r5, r2
 8008948:	460e      	mov	r6, r1
 800894a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800894e:	f7ff fa65 	bl	8007e1c <_malloc_r>
 8008952:	4604      	mov	r4, r0
 8008954:	b140      	cbz	r0, 8008968 <__sfmoreglue+0x28>
 8008956:	2100      	movs	r1, #0
 8008958:	e9c0 1600 	strd	r1, r6, [r0]
 800895c:	300c      	adds	r0, #12
 800895e:	60a0      	str	r0, [r4, #8]
 8008960:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008964:	f7fd fb2c 	bl	8005fc0 <memset>
 8008968:	4620      	mov	r0, r4
 800896a:	bd70      	pop	{r4, r5, r6, pc}

0800896c <__sfp_lock_acquire>:
 800896c:	4801      	ldr	r0, [pc, #4]	; (8008974 <__sfp_lock_acquire+0x8>)
 800896e:	f000 b8b3 	b.w	8008ad8 <__retarget_lock_acquire_recursive>
 8008972:	bf00      	nop
 8008974:	20000405 	.word	0x20000405

08008978 <__sfp_lock_release>:
 8008978:	4801      	ldr	r0, [pc, #4]	; (8008980 <__sfp_lock_release+0x8>)
 800897a:	f000 b8ae 	b.w	8008ada <__retarget_lock_release_recursive>
 800897e:	bf00      	nop
 8008980:	20000405 	.word	0x20000405

08008984 <__sinit_lock_acquire>:
 8008984:	4801      	ldr	r0, [pc, #4]	; (800898c <__sinit_lock_acquire+0x8>)
 8008986:	f000 b8a7 	b.w	8008ad8 <__retarget_lock_acquire_recursive>
 800898a:	bf00      	nop
 800898c:	20000406 	.word	0x20000406

08008990 <__sinit_lock_release>:
 8008990:	4801      	ldr	r0, [pc, #4]	; (8008998 <__sinit_lock_release+0x8>)
 8008992:	f000 b8a2 	b.w	8008ada <__retarget_lock_release_recursive>
 8008996:	bf00      	nop
 8008998:	20000406 	.word	0x20000406

0800899c <__sinit>:
 800899c:	b510      	push	{r4, lr}
 800899e:	4604      	mov	r4, r0
 80089a0:	f7ff fff0 	bl	8008984 <__sinit_lock_acquire>
 80089a4:	69a3      	ldr	r3, [r4, #24]
 80089a6:	b11b      	cbz	r3, 80089b0 <__sinit+0x14>
 80089a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089ac:	f7ff bff0 	b.w	8008990 <__sinit_lock_release>
 80089b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80089b4:	6523      	str	r3, [r4, #80]	; 0x50
 80089b6:	4b13      	ldr	r3, [pc, #76]	; (8008a04 <__sinit+0x68>)
 80089b8:	4a13      	ldr	r2, [pc, #76]	; (8008a08 <__sinit+0x6c>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	62a2      	str	r2, [r4, #40]	; 0x28
 80089be:	42a3      	cmp	r3, r4
 80089c0:	bf04      	itt	eq
 80089c2:	2301      	moveq	r3, #1
 80089c4:	61a3      	streq	r3, [r4, #24]
 80089c6:	4620      	mov	r0, r4
 80089c8:	f000 f820 	bl	8008a0c <__sfp>
 80089cc:	6060      	str	r0, [r4, #4]
 80089ce:	4620      	mov	r0, r4
 80089d0:	f000 f81c 	bl	8008a0c <__sfp>
 80089d4:	60a0      	str	r0, [r4, #8]
 80089d6:	4620      	mov	r0, r4
 80089d8:	f000 f818 	bl	8008a0c <__sfp>
 80089dc:	2200      	movs	r2, #0
 80089de:	60e0      	str	r0, [r4, #12]
 80089e0:	2104      	movs	r1, #4
 80089e2:	6860      	ldr	r0, [r4, #4]
 80089e4:	f7ff ff82 	bl	80088ec <std>
 80089e8:	68a0      	ldr	r0, [r4, #8]
 80089ea:	2201      	movs	r2, #1
 80089ec:	2109      	movs	r1, #9
 80089ee:	f7ff ff7d 	bl	80088ec <std>
 80089f2:	68e0      	ldr	r0, [r4, #12]
 80089f4:	2202      	movs	r2, #2
 80089f6:	2112      	movs	r1, #18
 80089f8:	f7ff ff78 	bl	80088ec <std>
 80089fc:	2301      	movs	r3, #1
 80089fe:	61a3      	str	r3, [r4, #24]
 8008a00:	e7d2      	b.n	80089a8 <__sinit+0xc>
 8008a02:	bf00      	nop
 8008a04:	08008e1c 	.word	0x08008e1c
 8008a08:	08008935 	.word	0x08008935

08008a0c <__sfp>:
 8008a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a0e:	4607      	mov	r7, r0
 8008a10:	f7ff ffac 	bl	800896c <__sfp_lock_acquire>
 8008a14:	4b1e      	ldr	r3, [pc, #120]	; (8008a90 <__sfp+0x84>)
 8008a16:	681e      	ldr	r6, [r3, #0]
 8008a18:	69b3      	ldr	r3, [r6, #24]
 8008a1a:	b913      	cbnz	r3, 8008a22 <__sfp+0x16>
 8008a1c:	4630      	mov	r0, r6
 8008a1e:	f7ff ffbd 	bl	800899c <__sinit>
 8008a22:	3648      	adds	r6, #72	; 0x48
 8008a24:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008a28:	3b01      	subs	r3, #1
 8008a2a:	d503      	bpl.n	8008a34 <__sfp+0x28>
 8008a2c:	6833      	ldr	r3, [r6, #0]
 8008a2e:	b30b      	cbz	r3, 8008a74 <__sfp+0x68>
 8008a30:	6836      	ldr	r6, [r6, #0]
 8008a32:	e7f7      	b.n	8008a24 <__sfp+0x18>
 8008a34:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008a38:	b9d5      	cbnz	r5, 8008a70 <__sfp+0x64>
 8008a3a:	4b16      	ldr	r3, [pc, #88]	; (8008a94 <__sfp+0x88>)
 8008a3c:	60e3      	str	r3, [r4, #12]
 8008a3e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008a42:	6665      	str	r5, [r4, #100]	; 0x64
 8008a44:	f000 f847 	bl	8008ad6 <__retarget_lock_init_recursive>
 8008a48:	f7ff ff96 	bl	8008978 <__sfp_lock_release>
 8008a4c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008a50:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008a54:	6025      	str	r5, [r4, #0]
 8008a56:	61a5      	str	r5, [r4, #24]
 8008a58:	2208      	movs	r2, #8
 8008a5a:	4629      	mov	r1, r5
 8008a5c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008a60:	f7fd faae 	bl	8005fc0 <memset>
 8008a64:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008a68:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008a6c:	4620      	mov	r0, r4
 8008a6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a70:	3468      	adds	r4, #104	; 0x68
 8008a72:	e7d9      	b.n	8008a28 <__sfp+0x1c>
 8008a74:	2104      	movs	r1, #4
 8008a76:	4638      	mov	r0, r7
 8008a78:	f7ff ff62 	bl	8008940 <__sfmoreglue>
 8008a7c:	4604      	mov	r4, r0
 8008a7e:	6030      	str	r0, [r6, #0]
 8008a80:	2800      	cmp	r0, #0
 8008a82:	d1d5      	bne.n	8008a30 <__sfp+0x24>
 8008a84:	f7ff ff78 	bl	8008978 <__sfp_lock_release>
 8008a88:	230c      	movs	r3, #12
 8008a8a:	603b      	str	r3, [r7, #0]
 8008a8c:	e7ee      	b.n	8008a6c <__sfp+0x60>
 8008a8e:	bf00      	nop
 8008a90:	08008e1c 	.word	0x08008e1c
 8008a94:	ffff0001 	.word	0xffff0001

08008a98 <_fwalk_reent>:
 8008a98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a9c:	4606      	mov	r6, r0
 8008a9e:	4688      	mov	r8, r1
 8008aa0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008aa4:	2700      	movs	r7, #0
 8008aa6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008aaa:	f1b9 0901 	subs.w	r9, r9, #1
 8008aae:	d505      	bpl.n	8008abc <_fwalk_reent+0x24>
 8008ab0:	6824      	ldr	r4, [r4, #0]
 8008ab2:	2c00      	cmp	r4, #0
 8008ab4:	d1f7      	bne.n	8008aa6 <_fwalk_reent+0xe>
 8008ab6:	4638      	mov	r0, r7
 8008ab8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008abc:	89ab      	ldrh	r3, [r5, #12]
 8008abe:	2b01      	cmp	r3, #1
 8008ac0:	d907      	bls.n	8008ad2 <_fwalk_reent+0x3a>
 8008ac2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008ac6:	3301      	adds	r3, #1
 8008ac8:	d003      	beq.n	8008ad2 <_fwalk_reent+0x3a>
 8008aca:	4629      	mov	r1, r5
 8008acc:	4630      	mov	r0, r6
 8008ace:	47c0      	blx	r8
 8008ad0:	4307      	orrs	r7, r0
 8008ad2:	3568      	adds	r5, #104	; 0x68
 8008ad4:	e7e9      	b.n	8008aaa <_fwalk_reent+0x12>

08008ad6 <__retarget_lock_init_recursive>:
 8008ad6:	4770      	bx	lr

08008ad8 <__retarget_lock_acquire_recursive>:
 8008ad8:	4770      	bx	lr

08008ada <__retarget_lock_release_recursive>:
 8008ada:	4770      	bx	lr

08008adc <__swhatbuf_r>:
 8008adc:	b570      	push	{r4, r5, r6, lr}
 8008ade:	460e      	mov	r6, r1
 8008ae0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ae4:	2900      	cmp	r1, #0
 8008ae6:	b096      	sub	sp, #88	; 0x58
 8008ae8:	4614      	mov	r4, r2
 8008aea:	461d      	mov	r5, r3
 8008aec:	da08      	bge.n	8008b00 <__swhatbuf_r+0x24>
 8008aee:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008af2:	2200      	movs	r2, #0
 8008af4:	602a      	str	r2, [r5, #0]
 8008af6:	061a      	lsls	r2, r3, #24
 8008af8:	d410      	bmi.n	8008b1c <__swhatbuf_r+0x40>
 8008afa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008afe:	e00e      	b.n	8008b1e <__swhatbuf_r+0x42>
 8008b00:	466a      	mov	r2, sp
 8008b02:	f000 f903 	bl	8008d0c <_fstat_r>
 8008b06:	2800      	cmp	r0, #0
 8008b08:	dbf1      	blt.n	8008aee <__swhatbuf_r+0x12>
 8008b0a:	9a01      	ldr	r2, [sp, #4]
 8008b0c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008b10:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008b14:	425a      	negs	r2, r3
 8008b16:	415a      	adcs	r2, r3
 8008b18:	602a      	str	r2, [r5, #0]
 8008b1a:	e7ee      	b.n	8008afa <__swhatbuf_r+0x1e>
 8008b1c:	2340      	movs	r3, #64	; 0x40
 8008b1e:	2000      	movs	r0, #0
 8008b20:	6023      	str	r3, [r4, #0]
 8008b22:	b016      	add	sp, #88	; 0x58
 8008b24:	bd70      	pop	{r4, r5, r6, pc}
	...

08008b28 <__smakebuf_r>:
 8008b28:	898b      	ldrh	r3, [r1, #12]
 8008b2a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008b2c:	079d      	lsls	r5, r3, #30
 8008b2e:	4606      	mov	r6, r0
 8008b30:	460c      	mov	r4, r1
 8008b32:	d507      	bpl.n	8008b44 <__smakebuf_r+0x1c>
 8008b34:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008b38:	6023      	str	r3, [r4, #0]
 8008b3a:	6123      	str	r3, [r4, #16]
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	6163      	str	r3, [r4, #20]
 8008b40:	b002      	add	sp, #8
 8008b42:	bd70      	pop	{r4, r5, r6, pc}
 8008b44:	ab01      	add	r3, sp, #4
 8008b46:	466a      	mov	r2, sp
 8008b48:	f7ff ffc8 	bl	8008adc <__swhatbuf_r>
 8008b4c:	9900      	ldr	r1, [sp, #0]
 8008b4e:	4605      	mov	r5, r0
 8008b50:	4630      	mov	r0, r6
 8008b52:	f7ff f963 	bl	8007e1c <_malloc_r>
 8008b56:	b948      	cbnz	r0, 8008b6c <__smakebuf_r+0x44>
 8008b58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b5c:	059a      	lsls	r2, r3, #22
 8008b5e:	d4ef      	bmi.n	8008b40 <__smakebuf_r+0x18>
 8008b60:	f023 0303 	bic.w	r3, r3, #3
 8008b64:	f043 0302 	orr.w	r3, r3, #2
 8008b68:	81a3      	strh	r3, [r4, #12]
 8008b6a:	e7e3      	b.n	8008b34 <__smakebuf_r+0xc>
 8008b6c:	4b0d      	ldr	r3, [pc, #52]	; (8008ba4 <__smakebuf_r+0x7c>)
 8008b6e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008b70:	89a3      	ldrh	r3, [r4, #12]
 8008b72:	6020      	str	r0, [r4, #0]
 8008b74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b78:	81a3      	strh	r3, [r4, #12]
 8008b7a:	9b00      	ldr	r3, [sp, #0]
 8008b7c:	6163      	str	r3, [r4, #20]
 8008b7e:	9b01      	ldr	r3, [sp, #4]
 8008b80:	6120      	str	r0, [r4, #16]
 8008b82:	b15b      	cbz	r3, 8008b9c <__smakebuf_r+0x74>
 8008b84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b88:	4630      	mov	r0, r6
 8008b8a:	f000 f8d1 	bl	8008d30 <_isatty_r>
 8008b8e:	b128      	cbz	r0, 8008b9c <__smakebuf_r+0x74>
 8008b90:	89a3      	ldrh	r3, [r4, #12]
 8008b92:	f023 0303 	bic.w	r3, r3, #3
 8008b96:	f043 0301 	orr.w	r3, r3, #1
 8008b9a:	81a3      	strh	r3, [r4, #12]
 8008b9c:	89a0      	ldrh	r0, [r4, #12]
 8008b9e:	4305      	orrs	r5, r0
 8008ba0:	81a5      	strh	r5, [r4, #12]
 8008ba2:	e7cd      	b.n	8008b40 <__smakebuf_r+0x18>
 8008ba4:	08008935 	.word	0x08008935

08008ba8 <_malloc_usable_size_r>:
 8008ba8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008bac:	1f18      	subs	r0, r3, #4
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	bfbc      	itt	lt
 8008bb2:	580b      	ldrlt	r3, [r1, r0]
 8008bb4:	18c0      	addlt	r0, r0, r3
 8008bb6:	4770      	bx	lr

08008bb8 <_raise_r>:
 8008bb8:	291f      	cmp	r1, #31
 8008bba:	b538      	push	{r3, r4, r5, lr}
 8008bbc:	4604      	mov	r4, r0
 8008bbe:	460d      	mov	r5, r1
 8008bc0:	d904      	bls.n	8008bcc <_raise_r+0x14>
 8008bc2:	2316      	movs	r3, #22
 8008bc4:	6003      	str	r3, [r0, #0]
 8008bc6:	f04f 30ff 	mov.w	r0, #4294967295
 8008bca:	bd38      	pop	{r3, r4, r5, pc}
 8008bcc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008bce:	b112      	cbz	r2, 8008bd6 <_raise_r+0x1e>
 8008bd0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008bd4:	b94b      	cbnz	r3, 8008bea <_raise_r+0x32>
 8008bd6:	4620      	mov	r0, r4
 8008bd8:	f000 f830 	bl	8008c3c <_getpid_r>
 8008bdc:	462a      	mov	r2, r5
 8008bde:	4601      	mov	r1, r0
 8008be0:	4620      	mov	r0, r4
 8008be2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008be6:	f000 b817 	b.w	8008c18 <_kill_r>
 8008bea:	2b01      	cmp	r3, #1
 8008bec:	d00a      	beq.n	8008c04 <_raise_r+0x4c>
 8008bee:	1c59      	adds	r1, r3, #1
 8008bf0:	d103      	bne.n	8008bfa <_raise_r+0x42>
 8008bf2:	2316      	movs	r3, #22
 8008bf4:	6003      	str	r3, [r0, #0]
 8008bf6:	2001      	movs	r0, #1
 8008bf8:	e7e7      	b.n	8008bca <_raise_r+0x12>
 8008bfa:	2400      	movs	r4, #0
 8008bfc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008c00:	4628      	mov	r0, r5
 8008c02:	4798      	blx	r3
 8008c04:	2000      	movs	r0, #0
 8008c06:	e7e0      	b.n	8008bca <_raise_r+0x12>

08008c08 <raise>:
 8008c08:	4b02      	ldr	r3, [pc, #8]	; (8008c14 <raise+0xc>)
 8008c0a:	4601      	mov	r1, r0
 8008c0c:	6818      	ldr	r0, [r3, #0]
 8008c0e:	f7ff bfd3 	b.w	8008bb8 <_raise_r>
 8008c12:	bf00      	nop
 8008c14:	20000010 	.word	0x20000010

08008c18 <_kill_r>:
 8008c18:	b538      	push	{r3, r4, r5, lr}
 8008c1a:	4d07      	ldr	r5, [pc, #28]	; (8008c38 <_kill_r+0x20>)
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	4604      	mov	r4, r0
 8008c20:	4608      	mov	r0, r1
 8008c22:	4611      	mov	r1, r2
 8008c24:	602b      	str	r3, [r5, #0]
 8008c26:	f7f9 fae3 	bl	80021f0 <_kill>
 8008c2a:	1c43      	adds	r3, r0, #1
 8008c2c:	d102      	bne.n	8008c34 <_kill_r+0x1c>
 8008c2e:	682b      	ldr	r3, [r5, #0]
 8008c30:	b103      	cbz	r3, 8008c34 <_kill_r+0x1c>
 8008c32:	6023      	str	r3, [r4, #0]
 8008c34:	bd38      	pop	{r3, r4, r5, pc}
 8008c36:	bf00      	nop
 8008c38:	20000400 	.word	0x20000400

08008c3c <_getpid_r>:
 8008c3c:	f7f9 bad0 	b.w	80021e0 <_getpid>

08008c40 <__sread>:
 8008c40:	b510      	push	{r4, lr}
 8008c42:	460c      	mov	r4, r1
 8008c44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c48:	f000 f894 	bl	8008d74 <_read_r>
 8008c4c:	2800      	cmp	r0, #0
 8008c4e:	bfab      	itete	ge
 8008c50:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008c52:	89a3      	ldrhlt	r3, [r4, #12]
 8008c54:	181b      	addge	r3, r3, r0
 8008c56:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008c5a:	bfac      	ite	ge
 8008c5c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008c5e:	81a3      	strhlt	r3, [r4, #12]
 8008c60:	bd10      	pop	{r4, pc}

08008c62 <__swrite>:
 8008c62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c66:	461f      	mov	r7, r3
 8008c68:	898b      	ldrh	r3, [r1, #12]
 8008c6a:	05db      	lsls	r3, r3, #23
 8008c6c:	4605      	mov	r5, r0
 8008c6e:	460c      	mov	r4, r1
 8008c70:	4616      	mov	r6, r2
 8008c72:	d505      	bpl.n	8008c80 <__swrite+0x1e>
 8008c74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c78:	2302      	movs	r3, #2
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	f000 f868 	bl	8008d50 <_lseek_r>
 8008c80:	89a3      	ldrh	r3, [r4, #12]
 8008c82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008c8a:	81a3      	strh	r3, [r4, #12]
 8008c8c:	4632      	mov	r2, r6
 8008c8e:	463b      	mov	r3, r7
 8008c90:	4628      	mov	r0, r5
 8008c92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c96:	f000 b817 	b.w	8008cc8 <_write_r>

08008c9a <__sseek>:
 8008c9a:	b510      	push	{r4, lr}
 8008c9c:	460c      	mov	r4, r1
 8008c9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ca2:	f000 f855 	bl	8008d50 <_lseek_r>
 8008ca6:	1c43      	adds	r3, r0, #1
 8008ca8:	89a3      	ldrh	r3, [r4, #12]
 8008caa:	bf15      	itete	ne
 8008cac:	6560      	strne	r0, [r4, #84]	; 0x54
 8008cae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008cb2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008cb6:	81a3      	strheq	r3, [r4, #12]
 8008cb8:	bf18      	it	ne
 8008cba:	81a3      	strhne	r3, [r4, #12]
 8008cbc:	bd10      	pop	{r4, pc}

08008cbe <__sclose>:
 8008cbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cc2:	f000 b813 	b.w	8008cec <_close_r>
	...

08008cc8 <_write_r>:
 8008cc8:	b538      	push	{r3, r4, r5, lr}
 8008cca:	4d07      	ldr	r5, [pc, #28]	; (8008ce8 <_write_r+0x20>)
 8008ccc:	4604      	mov	r4, r0
 8008cce:	4608      	mov	r0, r1
 8008cd0:	4611      	mov	r1, r2
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	602a      	str	r2, [r5, #0]
 8008cd6:	461a      	mov	r2, r3
 8008cd8:	f7f9 fac1 	bl	800225e <_write>
 8008cdc:	1c43      	adds	r3, r0, #1
 8008cde:	d102      	bne.n	8008ce6 <_write_r+0x1e>
 8008ce0:	682b      	ldr	r3, [r5, #0]
 8008ce2:	b103      	cbz	r3, 8008ce6 <_write_r+0x1e>
 8008ce4:	6023      	str	r3, [r4, #0]
 8008ce6:	bd38      	pop	{r3, r4, r5, pc}
 8008ce8:	20000400 	.word	0x20000400

08008cec <_close_r>:
 8008cec:	b538      	push	{r3, r4, r5, lr}
 8008cee:	4d06      	ldr	r5, [pc, #24]	; (8008d08 <_close_r+0x1c>)
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	4604      	mov	r4, r0
 8008cf4:	4608      	mov	r0, r1
 8008cf6:	602b      	str	r3, [r5, #0]
 8008cf8:	f7f9 facd 	bl	8002296 <_close>
 8008cfc:	1c43      	adds	r3, r0, #1
 8008cfe:	d102      	bne.n	8008d06 <_close_r+0x1a>
 8008d00:	682b      	ldr	r3, [r5, #0]
 8008d02:	b103      	cbz	r3, 8008d06 <_close_r+0x1a>
 8008d04:	6023      	str	r3, [r4, #0]
 8008d06:	bd38      	pop	{r3, r4, r5, pc}
 8008d08:	20000400 	.word	0x20000400

08008d0c <_fstat_r>:
 8008d0c:	b538      	push	{r3, r4, r5, lr}
 8008d0e:	4d07      	ldr	r5, [pc, #28]	; (8008d2c <_fstat_r+0x20>)
 8008d10:	2300      	movs	r3, #0
 8008d12:	4604      	mov	r4, r0
 8008d14:	4608      	mov	r0, r1
 8008d16:	4611      	mov	r1, r2
 8008d18:	602b      	str	r3, [r5, #0]
 8008d1a:	f7f9 fac8 	bl	80022ae <_fstat>
 8008d1e:	1c43      	adds	r3, r0, #1
 8008d20:	d102      	bne.n	8008d28 <_fstat_r+0x1c>
 8008d22:	682b      	ldr	r3, [r5, #0]
 8008d24:	b103      	cbz	r3, 8008d28 <_fstat_r+0x1c>
 8008d26:	6023      	str	r3, [r4, #0]
 8008d28:	bd38      	pop	{r3, r4, r5, pc}
 8008d2a:	bf00      	nop
 8008d2c:	20000400 	.word	0x20000400

08008d30 <_isatty_r>:
 8008d30:	b538      	push	{r3, r4, r5, lr}
 8008d32:	4d06      	ldr	r5, [pc, #24]	; (8008d4c <_isatty_r+0x1c>)
 8008d34:	2300      	movs	r3, #0
 8008d36:	4604      	mov	r4, r0
 8008d38:	4608      	mov	r0, r1
 8008d3a:	602b      	str	r3, [r5, #0]
 8008d3c:	f7f9 fac7 	bl	80022ce <_isatty>
 8008d40:	1c43      	adds	r3, r0, #1
 8008d42:	d102      	bne.n	8008d4a <_isatty_r+0x1a>
 8008d44:	682b      	ldr	r3, [r5, #0]
 8008d46:	b103      	cbz	r3, 8008d4a <_isatty_r+0x1a>
 8008d48:	6023      	str	r3, [r4, #0]
 8008d4a:	bd38      	pop	{r3, r4, r5, pc}
 8008d4c:	20000400 	.word	0x20000400

08008d50 <_lseek_r>:
 8008d50:	b538      	push	{r3, r4, r5, lr}
 8008d52:	4d07      	ldr	r5, [pc, #28]	; (8008d70 <_lseek_r+0x20>)
 8008d54:	4604      	mov	r4, r0
 8008d56:	4608      	mov	r0, r1
 8008d58:	4611      	mov	r1, r2
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	602a      	str	r2, [r5, #0]
 8008d5e:	461a      	mov	r2, r3
 8008d60:	f7f9 fac0 	bl	80022e4 <_lseek>
 8008d64:	1c43      	adds	r3, r0, #1
 8008d66:	d102      	bne.n	8008d6e <_lseek_r+0x1e>
 8008d68:	682b      	ldr	r3, [r5, #0]
 8008d6a:	b103      	cbz	r3, 8008d6e <_lseek_r+0x1e>
 8008d6c:	6023      	str	r3, [r4, #0]
 8008d6e:	bd38      	pop	{r3, r4, r5, pc}
 8008d70:	20000400 	.word	0x20000400

08008d74 <_read_r>:
 8008d74:	b538      	push	{r3, r4, r5, lr}
 8008d76:	4d07      	ldr	r5, [pc, #28]	; (8008d94 <_read_r+0x20>)
 8008d78:	4604      	mov	r4, r0
 8008d7a:	4608      	mov	r0, r1
 8008d7c:	4611      	mov	r1, r2
 8008d7e:	2200      	movs	r2, #0
 8008d80:	602a      	str	r2, [r5, #0]
 8008d82:	461a      	mov	r2, r3
 8008d84:	f7f9 fa4e 	bl	8002224 <_read>
 8008d88:	1c43      	adds	r3, r0, #1
 8008d8a:	d102      	bne.n	8008d92 <_read_r+0x1e>
 8008d8c:	682b      	ldr	r3, [r5, #0]
 8008d8e:	b103      	cbz	r3, 8008d92 <_read_r+0x1e>
 8008d90:	6023      	str	r3, [r4, #0]
 8008d92:	bd38      	pop	{r3, r4, r5, pc}
 8008d94:	20000400 	.word	0x20000400

08008d98 <_init>:
 8008d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d9a:	bf00      	nop
 8008d9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d9e:	bc08      	pop	{r3}
 8008da0:	469e      	mov	lr, r3
 8008da2:	4770      	bx	lr

08008da4 <_fini>:
 8008da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008da6:	bf00      	nop
 8008da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008daa:	bc08      	pop	{r3}
 8008dac:	469e      	mov	lr, r3
 8008dae:	4770      	bx	lr
