DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "IEEE"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "STD"
unitName "textio"
)
(DmPackageRef
library "work"
unitName "v1392pkg"
)
]
instances [
(Instance
name "I0"
duLibraryName "vx1392_lib"
duName "VME_MASTER"
archName "BEHAV"
archFileType 10
elements [
]
mwi 0
uid 130,0
)
(Instance
name "I3"
duLibraryName "vx1392_lib"
duName "OSC"
archName "BEHAV"
archFileType 10
elements [
]
mwi 0
uid 4068,0
)
(Instance
name "I4"
duLibraryName "moduleware"
duName "ppullup"
elements [
]
mwi 1
uid 5009,0
)
(Instance
name "I2"
duLibraryName "vx1392_lib"
duName "vbuf"
archName "struct"
archFileType 1
elements [
]
mwi 0
uid 5887,0
)
(Instance
name "I5"
duLibraryName "moduleware"
duName "ppullup"
elements [
]
mwi 1
uid 5907,0
)
(Instance
name "I6"
duLibraryName "moduleware"
duName "ppullup"
elements [
]
mwi 1
uid 6159,0
)
(Instance
name "I7"
duLibraryName "moduleware"
duName "ppullup"
elements [
]
mwi 1
uid 6188,0
)
(Instance
name "I8"
duLibraryName "moduleware"
duName "ppullup"
elements [
]
mwi 1
uid 6216,0
)
(Instance
name "I9"
duLibraryName "moduleware"
duName "ppullup"
elements [
]
mwi 1
uid 6237,0
)
(Instance
name "I10"
duLibraryName "moduleware"
duName "ppullup"
elements [
]
mwi 1
uid 6258,0
)
(Instance
name "I13"
duLibraryName "moduleware"
duName "ppullup"
elements [
]
mwi 1
uid 7878,0
)
(Instance
name "I14"
duLibraryName "moduleware"
duName "ppullup"
elements [
]
mwi 1
uid 7907,0
)
(Instance
name "I15"
duLibraryName "moduleware"
duName "ppullup"
elements [
]
mwi 1
uid 7928,0
)
(Instance
name "I16"
duLibraryName "moduleware"
duName "ppullup"
elements [
]
mwi 1
uid 7949,0
)
(Instance
name "I1"
duLibraryName "vx1392_lib"
duName "v1392ltm"
archName "struct"
archFileType 1
elements [
]
mwi 0
uid 8731,0
)
(Instance
name "I12"
duLibraryName "moduleware"
duName "ppullup"
elements [
]
mwi 1
uid 15505,0
)
(Instance
name "I17"
duLibraryName "vx1392_trig"
duName "trigger_top"
archName "struct"
archFileType 1
elements [
]
mwi 0
uid 18665,0
)
(Instance
name "I11"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 18807,0
)
(Instance
name "I18"
duLibraryName "vx1392_lib"
duName "I2C_ADC"
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000000000001\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0000000100000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
mwi 0
uid 21837,0
)
(Instance
name "I20"
duLibraryName "moduleware"
duName "gnd"
elements [
]
mwi 1
uid 21916,0
)
(Instance
name "I21"
duLibraryName "vx1392_lib"
duName "I2C_ADC"
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000000000010\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0000001000000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
mwi 0
uid 22359,0
)
(Instance
name "I22"
duLibraryName "moduleware"
duName "vdd"
elements [
]
mwi 1
uid 22411,0
)
(Instance
name "I23"
duLibraryName "vx1392_lib"
duName "I2C_ADC"
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000000000011\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0000001100000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
mwi 0
uid 22441,0
)
(Instance
name "I24"
duLibraryName "vx1392_lib"
duName "I2C_ADC"
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000000000100\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0000010000000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
mwi 0
uid 22504,0
)
(Instance
name "I25"
duLibraryName "vx1392_lib"
duName "I2C_ADC"
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000000000101\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0000010100000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
mwi 0
uid 22533,0
)
(Instance
name "I26"
duLibraryName "vx1392_lib"
duName "I2C_ADC"
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000000000110\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0000011000000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
mwi 0
uid 22598,0
)
(Instance
name "I27"
duLibraryName "moduleware"
duName "gnd"
elements [
]
mwi 1
uid 22695,0
)
(Instance
name "I19"
duLibraryName "vx1392_lib"
duName "I2C_ADC"
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000000010000\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0001000000000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
mwi 0
uid 22714,0
)
(Instance
name "I28"
duLibraryName "moduleware"
duName "vdd"
elements [
]
mwi 1
uid 22743,0
)
(Instance
name "I29"
duLibraryName "vx1392_lib"
duName "I2C_ADC"
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000000100000\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0010000000000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
mwi 0
uid 22764,0
)
(Instance
name "I30"
duLibraryName "vx1392_lib"
duName "I2C_ADC"
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000000110000\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0011000000000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
mwi 0
uid 22793,0
)
(Instance
name "I31"
duLibraryName "vx1392_lib"
duName "I2C_ADC"
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000001000000\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0100000000000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
mwi 0
uid 22822,0
)
(Instance
name "I32"
duLibraryName "vx1392_lib"
duName "I2C_ADC"
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000001010000\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0101000000000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
mwi 0
uid 22851,0
)
(Instance
name "I33"
duLibraryName "vx1392_lib"
duName "I2C_ADC"
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000001100000\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0110000000000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
mwi 0
uid 22880,0
)
(Instance
name "I34"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 23459,0
)
(Instance
name "I35"
duLibraryName "vx1392_lib"
duName "FLASH"
elements [
]
mwi 0
uid 23877,0
)
(Instance
name "I36"
duLibraryName "vx1392_lib"
duName "pdlmon"
elements [
]
mwi 0
uid 24344,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
"work"
"STD"
]
)
version "26.1"
appVersion "2005.3 (Build 74)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "D:\\luca\\Work\\VX1392_LTM_ALICE\\FPGA\\SRC\\vx1392_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\luca\\Work\\VX1392_LTM_ALICE\\FPGA\\SRC\\vx1392_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\luca\\Work\\VX1392_LTM_ALICE\\FPGA\\SRC\\vx1392_lib\\hds\\vx1392sim\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\luca\\Work\\VX1392_LTM_ALICE\\FPGA\\SRC\\vx1392_lib\\hds\\vx1392sim\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "D:\\luca\\Work\\VX1392_LTM_ALICE\\FPGA\\SRC\\vx1392_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "D:\\luca\\Work\\VX1392_LTM_ALICE\\FPGA\\SRC\\vx1392_lib\\hds\\vx1392sim"
)
(vvPair
variable "d_logical"
value "D:\\luca\\Work\\VX1392_LTM_ALICE\\FPGA\\SRC\\vx1392_lib\\hds\\vx1392sim"
)
(vvPair
variable "date"
value "22/04/2008"
)
(vvPair
variable "day"
value "mar"
)
(vvPair
variable "day_long"
value "martedì"
)
(vvPair
variable "dd"
value "22"
)
(vvPair
variable "entity_name"
value "vx1392sim"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "LUCA-FE"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "vx1392_lib"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "D:/luca/Work/VX1392_LTM_ALICE/FPGA/SRC/vx1392_lib/work"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "vx1392sim"
)
(vvPair
variable "month"
value "apr"
)
(vvPair
variable "month_long"
value "aprile"
)
(vvPair
variable "p"
value "D:\\luca\\Work\\VX1392_LTM_ALICE\\FPGA\\SRC\\vx1392_lib\\hds\\vx1392sim\\struct.bd"
)
(vvPair
variable "p_logical"
value "D:\\luca\\Work\\VX1392_LTM_ALICE\\FPGA\\SRC\\vx1392_lib\\hds\\vx1392sim\\struct.bd"
)
(vvPair
variable "project_name"
value "vx1392"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\Modeltech_6.1b\\win32pe"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "c:\\epd\\2.0\\sim\\2001.2\\vcsi\\win32\\bin"
)
(vvPair
variable "time"
value "14:30:57"
)
(vvPair
variable "unit"
value "vx1392sim"
)
(vvPair
variable "user"
value "Colombini"
)
(vvPair
variable "version"
value "2005.3 (Build 74)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2008"
)
(vvPair
variable "yy"
value "08"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,90000,60000,91000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,90000,53500,91000"
st "
by colombini on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,86000,64000,87000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "60200,86000,63200,87000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,88000,60000,89000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,88000,53200,89000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "39000,88000,43000,89000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "39200,88000,41300,89000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,87000,80000,91000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "60200,87200,69400,88200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,86000,80000,87000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "64200,86000,66800,87000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "39000,86000,60000,88000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "46150,86500,52850,87500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "39000,89000,43000,90000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "39200,89000,41300,90000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "39000,90000,43000,91000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "39200,90000,41900,91000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,89000,60000,90000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,89000,53500,90000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "39000,86000,80000,91000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 130,0
optionalChildren [
*13 (CptPort
uid 53,0
ps "OnEdgeStrategy"
shape (Diamond
uid 54,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,-6375,20750,-5625"
)
tg (CPTG
uid 55,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "15100,-6500,19000,-5500"
st "A : (31:1)"
ju 2
blo "19000,-5700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "A"
t "std_logic_vector"
b "(31 downto 1)"
o 1
)
)
)
*14 (CptPort
uid 57,0
ps "OnEdgeStrategy"
shape (Diamond
uid 58,0
ro 90
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "20000,-5375,20750,-4625"
)
tg (CPTG
uid 59,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 60,0
va (VaSet
)
xt "14800,-5500,19000,-4500"
st "AM : (5:0)"
ju 2
blo "19000,-4700"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "AM"
t "std_logic_vector"
b "(5 downto 0)"
o 2
)
)
)
*15 (CptPort
uid 61,0
ps "OnEdgeStrategy"
shape (Diamond
uid 62,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,-4375,20750,-3625"
)
tg (CPTG
uid 63,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64,0
va (VaSet
)
xt "15000,-4500,19000,-3500"
st "D : (31:0)"
ju 2
blo "19000,-3700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "D"
t "std_logic_vector"
b "(31 downto 0)"
o 3
)
)
)
*16 (CptPort
uid 65,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,-3375,20750,-2625"
)
tg (CPTG
uid 67,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 68,0
va (VaSet
)
xt "17100,-3500,19000,-2500"
st "DS0"
ju 2
blo "19000,-2700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DS0"
t "std_logic"
o 4
)
)
)
*17 (CptPort
uid 69,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,-2375,20750,-1625"
)
tg (CPTG
uid 71,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72,0
va (VaSet
)
xt "17100,-2500,19000,-1500"
st "DS1"
ju 2
blo "19000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DS1"
t "std_logic"
o 5
)
)
)
*18 (CptPort
uid 73,0
ps "OnEdgeStrategy"
shape (Triangle
uid 74,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,-1375,20750,-625"
)
tg (CPTG
uid 75,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76,0
va (VaSet
)
xt "17600,-1500,19000,-500"
st "AS"
ju 2
blo "19000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AS"
t "std_logic"
o 6
)
)
)
*19 (CptPort
uid 77,0
ps "OnEdgeStrategy"
shape (Triangle
uid 78,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,-6375,10000,-5625"
)
tg (CPTG
uid 79,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 80,0
va (VaSet
)
xt "11000,-6500,14100,-5500"
st "DTACK"
blo "11000,-5700"
)
)
thePort (LogicalPort
decl (Decl
n "DTACK"
t "std_logic"
o 7
)
)
)
*20 (CptPort
uid 81,0
ps "OnEdgeStrategy"
shape (Diamond
uid 82,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,-375,20750,375"
)
tg (CPTG
uid 83,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "16400,-500,19000,500"
st "BERR"
ju 2
blo "19000,300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BERR"
t "std_logic"
o 8
)
)
)
*21 (CptPort
uid 85,0
ps "OnEdgeStrategy"
shape (Diamond
uid 86,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,625,20750,1375"
)
tg (CPTG
uid 87,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 88,0
va (VaSet
)
xt "15700,500,19000,1500"
st "LWORD"
ju 2
blo "19000,1300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "LWORD"
t "std_logic"
o 9
)
)
)
*22 (CptPort
uid 89,0
ps "OnEdgeStrategy"
shape (Triangle
uid 90,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,1625,20750,2375"
)
tg (CPTG
uid 91,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92,0
va (VaSet
)
xt "16100,1500,19000,2500"
st "WRITE"
ju 2
blo "19000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WRITE"
t "std_logic"
o 10
)
)
)
*23 (CptPort
uid 93,0
ps "OnEdgeStrategy"
shape (Triangle
uid 94,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,2625,20750,3375"
)
tg (CPTG
uid 95,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 96,0
va (VaSet
)
xt "16800,2500,19000,3500"
st "IACK"
ju 2
blo "19000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "IACK"
t "std_logic"
o 11
)
)
)
*24 (CptPort
uid 97,0
ps "OnEdgeStrategy"
shape (Triangle
uid 98,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,-5375,10000,-4625"
)
tg (CPTG
uid 99,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 100,0
va (VaSet
)
xt "11000,-5500,14000,-4500"
st "IACKIN"
blo "11000,-4700"
)
)
thePort (LogicalPort
decl (Decl
n "IACKIN"
t "std_logic"
o 12
)
)
)
*25 (CptPort
uid 101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 102,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,3625,20750,4375"
)
tg (CPTG
uid 103,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 104,0
va (VaSet
)
xt "15100,3500,19000,4500"
st "IACKOUT"
ju 2
blo "19000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "IACKOUT"
t "std_logic"
o 13
)
)
)
*26 (CptPort
uid 105,0
ps "OnEdgeStrategy"
shape (Triangle
uid 106,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,4625,20750,5375"
)
tg (CPTG
uid 107,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 108,0
va (VaSet
)
xt "15500,4500,19000,5500"
st "SYSRES"
ju 2
blo "19000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYSRES"
t "std_logic"
o 14
)
)
)
*27 (CptPort
uid 109,0
ps "OnEdgeStrategy"
shape (Diamond
uid 110,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,5625,20750,6375"
)
tg (CPTG
uid 111,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
)
xt "14900,5500,19000,6500"
st "BR : (3:0)"
ju 2
blo "19000,6300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BR"
t "std_logic_vector"
b "(3 downto 0)"
o 15
)
)
)
*28 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,-4375,10000,-3625"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
)
xt "11000,-4500,12700,-3500"
st "BGI"
blo "11000,-3700"
)
)
thePort (LogicalPort
decl (Decl
n "BGI"
t "std_logic"
o 16
)
)
)
*29 (CptPort
uid 117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,6625,20750,7375"
)
tg (CPTG
uid 119,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
)
xt "16900,6500,19000,7500"
st "BGO"
ju 2
blo "19000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "BGO"
t "std_logic"
o 17
)
)
)
*30 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Diamond
uid 122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,7625,20750,8375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
)
xt "16600,7500,19000,8500"
st "BBSY"
ju 2
blo "19000,8300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BBSY"
t "std_logic"
o 18
)
)
)
*31 (CptPort
uid 125,0
ps "OnEdgeStrategy"
shape (Diamond
uid 126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,8625,20750,9375"
)
tg (CPTG
uid 127,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 128,0
va (VaSet
)
xt "16500,8500,19000,9500"
st "BCLR"
ju 2
blo "19000,9300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BCLR"
t "std_logic"
o 19
)
)
)
]
shape (Rectangle
uid 131,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "10000,-7000,20000,10000"
)
oxt "10000,24000,20000,41000"
ttg (MlTextGroup
uid 132,0
optionalChildren [
*32 (Text
uid 129,0
va (VaSet
font "Arial,8,1"
)
xt "11900,13000,15000,14000"
st "BEHAV"
blo "11900,13800"
tm "SaCptArchNameMgr"
)
]
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*33 (Text
uid 133,0
va (VaSet
font "Arial,8,1"
)
xt "11900,10000,16500,11000"
st "vx1392_lib"
blo "11900,10800"
tm "BdLibraryNameMgr"
)
*34 (Text
uid 134,0
va (VaSet
font "Arial,8,1"
)
xt "11900,11000,18100,12000"
st "VME_MASTER"
blo "11900,11800"
tm "CptNameMgr"
)
*35 (Text
uid 135,0
va (VaSet
font "Arial,8,1"
)
xt "11900,12000,12900,13000"
st "I0"
blo "11900,12800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 136,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 137,0
text (MLText
uid 138,0
va (VaSet
font "Courier New,8,0"
)
xt "15000,-7000,15000,-7000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archName "BEHAV"
archType 2
archFileType "VHDL_TEXT"
)
*36 (Net
uid 661,0
decl (Decl
n "A"
t "std_logic_vector"
b "(31 downto 1)"
o 1
suid 1,0
)
declText (MLText
uid 662,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-132000,147500,-131200"
st "SIGNAL A            : std_logic_vector(31 downto 1)"
)
)
*37 (Net
uid 669,0
decl (Decl
n "AM"
t "std_logic_vector"
b "(5 downto 0)"
o 2
suid 2,0
)
declText (MLText
uid 670,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-128800,147000,-128000"
st "SIGNAL AM           : std_logic_vector(5 downto 0)"
)
)
*38 (Net
uid 677,0
decl (Decl
n "D"
t "std_logic_vector"
b "(31 downto 0)"
o 3
suid 3,0
)
declText (MLText
uid 678,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-117600,147500,-116800"
st "SIGNAL D            : std_logic_vector(31 downto 0)"
)
)
*39 (Net
uid 685,0
decl (Decl
n "DS0"
t "std_logic"
o 4
suid 4,0
)
declText (MLText
uid 686,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-115200,137000,-114400"
st "SIGNAL DS0          : std_logic"
)
)
*40 (Net
uid 693,0
decl (Decl
n "DS1"
t "std_logic"
o 5
suid 5,0
)
declText (MLText
uid 694,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-113600,137000,-112800"
st "SIGNAL DS1          : std_logic"
)
)
*41 (Net
uid 701,0
decl (Decl
n "AS"
t "std_logic"
o 6
suid 6,0
)
declText (MLText
uid 702,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-126400,137000,-125600"
st "SIGNAL AS           : std_logic"
)
)
*42 (Net
uid 709,0
decl (Decl
n "BERR"
t "std_logic"
o 7
suid 7,0
)
declText (MLText
uid 710,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-123200,137000,-122400"
st "SIGNAL BERR         : std_logic"
)
)
*43 (Net
uid 717,0
decl (Decl
n "LWORD"
t "std_logic"
o 8
suid 8,0
)
declText (MLText
uid 718,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-88000,137000,-87200"
st "SIGNAL LWORD        : std_logic"
)
)
*44 (Net
uid 725,0
decl (Decl
n "WRITE"
t "std_logic"
o 9
suid 9,0
)
declText (MLText
uid 726,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-38400,137000,-37600"
st "SIGNAL WRITE        : std_logic"
)
)
*45 (Net
uid 733,0
decl (Decl
n "IACK"
t "std_logic"
o 10
suid 10,0
)
declText (MLText
uid 734,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-104800,137000,-104000"
st "SIGNAL IACK         : std_logic"
)
)
*46 (Net
uid 741,0
decl (Decl
n "IACKOUT"
t "std_logic"
o 11
suid 11,0
)
declText (MLText
uid 742,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-101600,137000,-100800"
st "SIGNAL IACKOUT      : std_logic"
)
)
*47 (Net
uid 749,0
decl (Decl
n "SYSRES"
t "std_logic"
o 12
suid 12,0
)
declText (MLText
uid 750,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-44800,137000,-44000"
st "SIGNAL SYSRES       : std_logic"
)
)
*48 (Net
uid 757,0
decl (Decl
n "BR"
t "std_logic_vector"
b "(3 downto 0)"
o 13
suid 13,0
)
declText (MLText
uid 758,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-119200,147000,-118400"
st "SIGNAL BR           : std_logic_vector(3 downto 0)"
)
)
*49 (Net
uid 765,0
decl (Decl
n "BGO"
t "std_logic"
o 14
suid 14,0
)
declText (MLText
uid 766,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-120800,137000,-120000"
st "SIGNAL BGO          : std_logic"
)
)
*50 (Net
uid 773,0
decl (Decl
n "BBSY"
t "std_logic"
o 15
suid 15,0
)
declText (MLText
uid 774,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-124800,137000,-124000"
st "SIGNAL BBSY         : std_logic"
)
)
*51 (Net
uid 781,0
decl (Decl
n "BCLR"
t "std_logic"
o 16
suid 16,0
)
declText (MLText
uid 782,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-124000,137000,-123200"
st "SIGNAL BCLR         : std_logic"
)
)
*52 (Net
uid 789,0
decl (Decl
n "DTACK"
t "std_logic"
o 17
suid 17,0
)
declText (MLText
uid 790,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-112000,137000,-111200"
st "SIGNAL DTACK        : std_logic"
)
)
*53 (Net
uid 797,0
decl (Decl
n "IACKIN"
t "std_logic"
o 18
suid 18,0
)
declText (MLText
uid 798,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-103200,137000,-102400"
st "SIGNAL IACKIN       : std_logic"
)
)
*54 (Net
uid 805,0
decl (Decl
n "BGI"
t "std_logic"
o 19
suid 19,0
)
declText (MLText
uid 806,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-121600,137000,-120800"
st "SIGNAL BGI          : std_logic"
)
)
*55 (Net
uid 813,0
decl (Decl
n "ADLTC"
t "std_logic"
o 20
suid 20,0
)
declText (MLText
uid 814,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-131200,137000,-130400"
st "SIGNAL ADLTC        : std_logic"
)
)
*56 (Net
uid 821,0
decl (Decl
n "IACKOUTB"
t "std_logic"
o 21
suid 21,0
)
declText (MLText
uid 822,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-100800,137000,-100000"
st "SIGNAL IACKOUTB     : std_logic"
)
)
*57 (Net
uid 829,0
decl (Decl
n "INTR1"
t "std_logic"
o 22
suid 22,0
)
declText (MLText
uid 830,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-100000,137000,-99200"
st "SIGNAL INTR1        : std_logic"
)
)
*58 (Net
uid 837,0
decl (Decl
n "INTR2"
t "std_logic"
o 23
suid 23,0
)
declText (MLText
uid 838,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-99200,137000,-98400"
st "SIGNAL INTR2        : std_logic"
)
)
*59 (Net
uid 845,0
decl (Decl
n "LED"
t "display_stream"
o 24
suid 24,0
)
declText (MLText
uid 846,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-91200,139500,-90400"
st "SIGNAL LED          : display_stream"
)
)
*60 (Net
uid 853,0
decl (Decl
n "LWORDB"
t "std_logic"
o 25
suid 25,0
)
declText (MLText
uid 854,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-87200,137000,-86400"
st "SIGNAL LWORDB       : std_logic"
)
)
*61 (Net
uid 861,0
decl (Decl
n "MYBERR"
t "std_logic"
o 26
suid 26,0
)
declText (MLText
uid 862,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-85600,137000,-84800"
st "SIGNAL MYBERR       : std_logic"
)
)
*62 (Net
uid 869,0
decl (Decl
n "NDTKIN"
t "std_logic"
o 27
suid 27,0
)
declText (MLText
uid 870,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-84000,137000,-83200"
st "SIGNAL NDTKIN       : std_logic"
)
)
*63 (Net
uid 877,0
decl (Decl
n "NOE16R"
t "std_logic"
o 28
suid 28,0
)
declText (MLText
uid 878,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-83200,137000,-82400"
st "SIGNAL NOE16R       : std_logic"
)
)
*64 (Net
uid 885,0
decl (Decl
n "NOE16W"
t "std_logic"
o 29
suid 29,0
)
declText (MLText
uid 886,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-82400,137000,-81600"
st "SIGNAL NOE16W       : std_logic"
)
)
*65 (Net
uid 893,0
decl (Decl
n "NOE32R"
t "std_logic"
o 30
suid 30,0
)
declText (MLText
uid 894,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-81600,137000,-80800"
st "SIGNAL NOE32R       : std_logic"
)
)
*66 (Net
uid 901,0
decl (Decl
n "NOE32W"
t "std_logic"
o 31
suid 31,0
)
declText (MLText
uid 902,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-80800,137000,-80000"
st "SIGNAL NOE32W       : std_logic"
)
)
*67 (Net
uid 909,0
decl (Decl
n "NOE64R"
t "std_logic"
o 32
suid 32,0
)
declText (MLText
uid 910,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-80000,137000,-79200"
st "SIGNAL NOE64R       : std_logic"
)
)
*68 (Net
uid 917,0
decl (Decl
n "NOEAD"
t "std_logic"
o 33
suid 33,0
)
declText (MLText
uid 918,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-79200,137000,-78400"
st "SIGNAL NOEAD        : std_logic"
)
)
*69 (Net
uid 925,0
decl (Decl
n "NOEDTK"
t "std_logic"
o 34
suid 34,0
)
declText (MLText
uid 926,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-78400,137000,-77600"
st "SIGNAL NOEDTK       : std_logic"
)
)
*70 (Net
uid 957,0
decl (Decl
n "VAD"
t "std_logic_vector"
b "(31 downto 1)"
o 38
suid 35,0
)
declText (MLText
uid 958,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-41600,147500,-40800"
st "SIGNAL VAD          : std_logic_vector(31 downto 1)"
)
)
*71 (Net
uid 965,0
decl (Decl
n "VDB"
t "std_logic_vector"
b "(31 downto 0)"
o 39
suid 36,0
)
declText (MLText
uid 966,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-40800,147500,-40000"
st "SIGNAL VDB          : std_logic_vector(31 downto 0)"
)
)
*72 (Net
uid 1005,0
decl (Decl
n "AMB"
t "std_logic_vector"
b "( 5 downto 0)"
o 44
suid 37,0
)
declText (MLText
uid 1006,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-128000,147500,-127200"
st "SIGNAL AMB          : std_logic_vector( 5 downto 0)"
)
)
*73 (Net
uid 1013,0
decl (Decl
n "ASB"
t "std_logic"
o 45
suid 38,0
)
declText (MLText
uid 1014,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-125600,137000,-124800"
st "SIGNAL ASB          : std_logic"
)
)
*74 (Net
uid 1021,0
decl (Decl
n "BERRVME"
t "std_logic"
o 46
suid 39,0
)
declText (MLText
uid 1022,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-122400,137000,-121600"
st "SIGNAL BERRVME      : std_logic"
)
)
*75 (Net
uid 1029,0
decl (Decl
n "CLK"
t "std_logic"
o 47
suid 40,0
)
declText (MLText
uid 1030,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-118400,137000,-117600"
st "SIGNAL CLK          : std_logic"
)
)
*76 (Net
uid 1037,0
decl (Decl
n "DS0B"
t "std_logic"
o 48
suid 41,0
)
declText (MLText
uid 1038,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-114400,137000,-113600"
st "SIGNAL DS0B         : std_logic"
)
)
*77 (Net
uid 1045,0
decl (Decl
n "DS1B"
t "std_logic"
o 49
suid 42,0
)
declText (MLText
uid 1046,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-112800,137000,-112000"
st "SIGNAL DS1B         : std_logic"
)
)
*78 (Net
uid 1053,0
decl (Decl
n "GA"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 50
suid 43,0
)
declText (MLText
uid 1054,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-107200,147000,-106400"
st "SIGNAL GA           : std_logic_vector(3 DOWNTO 0)"
)
)
*79 (Net
uid 1061,0
decl (Decl
n "IACKB"
t "std_logic"
o 51
suid 44,0
)
declText (MLText
uid 1062,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-104000,137000,-103200"
st "SIGNAL IACKB        : std_logic"
)
)
*80 (Net
uid 1069,0
decl (Decl
n "IACKINB"
t "std_logic"
o 52
suid 45,0
)
declText (MLText
uid 1070,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-102400,137000,-101600"
st "SIGNAL IACKINB      : std_logic"
)
)
*81 (Net
uid 1077,0
decl (Decl
n "WRITEB"
t "std_logic"
o 53
suid 46,0
)
declText (MLText
uid 1078,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-37600,137000,-36800"
st "SIGNAL WRITEB       : std_logic"
)
)
*82 (Net
uid 1085,0
decl (Decl
n "NPWON"
t "std_logic"
o 54
suid 47,0
)
declText (MLText
uid 1086,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-77600,137000,-76800"
st "SIGNAL NPWON        : std_logic"
)
)
*83 (Net
uid 1093,0
decl (Decl
n "SYSRESB"
t "std_logic"
o 55
suid 48,0
)
declText (MLText
uid 1094,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-44000,137000,-43200"
st "SIGNAL SYSRESB      : std_logic"
)
)
*84 (Net
uid 1459,0
decl (Decl
n "SPSEIB"
t "std_logic"
o 56
suid 49,0
)
declText (MLText
uid 1460,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-53600,137000,-52800"
st "SIGNAL SPSEIB       : std_logic"
)
)
*85 (Net
uid 1467,0
decl (Decl
n "SPSEO"
t "std_logic"
o 57
suid 50,0
)
declText (MLText
uid 1468,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-52800,137000,-52000"
st "SIGNAL SPSEO        : std_logic"
)
)
*86 (Net
uid 1475,0
decl (Decl
n "SPULSE0B"
t "std_logic"
o 58
suid 51,0
)
declText (MLText
uid 1476,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-50400,137000,-49600"
st "SIGNAL SPULSE0B     : std_logic"
)
)
*87 (Net
uid 1483,0
decl (Decl
n "SPULSE1B"
t "std_logic"
o 59
suid 52,0
)
declText (MLText
uid 1484,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-48800,137000,-48000"
st "SIGNAL SPULSE1B     : std_logic"
)
)
*88 (Net
uid 1491,0
decl (Decl
n "SPULSE2B"
t "std_logic"
o 60
suid 53,0
)
declText (MLText
uid 1492,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-47200,137000,-46400"
st "SIGNAL SPULSE2B     : std_logic"
)
)
*89 (Net
uid 1517,0
decl (Decl
n "IRQ1"
t "std_logic"
o 61
suid 54,0
)
declText (MLText
uid 1518,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-98400,137000,-97600"
st "SIGNAL IRQ1         : std_logic"
)
)
*90 (Net
uid 1525,0
decl (Decl
n "IRQ2"
t "std_logic"
o 62
suid 55,0
)
declText (MLText
uid 1526,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-97600,137000,-96800"
st "SIGNAL IRQ2         : std_logic"
)
)
*91 (Net
uid 1661,0
decl (Decl
n "SPSEI"
t "std_logic"
o 64
suid 56,0
)
declText (MLText
uid 1662,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-54400,137000,-53600"
st "SIGNAL SPSEI        : std_logic"
)
)
*92 (Net
uid 1669,0
decl (Decl
n "SPSEOB"
t "std_logic"
o 65
suid 57,0
)
declText (MLText
uid 1670,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-52000,137000,-51200"
st "SIGNAL SPSEOB       : std_logic"
)
)
*93 (Net
uid 1677,0
decl (Decl
n "SPULSE0"
t "std_logic"
o 66
suid 58,0
)
declText (MLText
uid 1678,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-51200,137000,-50400"
st "SIGNAL SPULSE0      : std_logic"
)
)
*94 (Net
uid 1685,0
decl (Decl
n "SPULSE1"
t "std_logic"
o 67
suid 59,0
)
declText (MLText
uid 1686,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-49600,137000,-48800"
st "SIGNAL SPULSE1      : std_logic"
)
)
*95 (Net
uid 1693,0
decl (Decl
n "SPULSE2"
t "std_logic"
o 68
suid 60,0
)
declText (MLText
uid 1694,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-48000,137000,-47200"
st "SIGNAL SPULSE2      : std_logic"
)
)
*96 (SaComponent
uid 4068,0
optionalChildren [
*97 (CptPort
uid 4055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4056,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,-13375,26000,-12625"
)
tg (CPTG
uid 4057,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4058,0
va (VaSet
)
xt "27000,-13500,29800,-12500"
st "Stopclk"
blo "27000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "Stopclk"
t "std_logic"
o 1
)
)
)
*98 (CptPort
uid 4059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4060,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,-13375,34750,-12625"
)
tg (CPTG
uid 4061,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4062,0
va (VaSet
)
xt "31100,-13500,33000,-12500"
st "CLK"
ju 2
blo "33000,-12700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK"
t "std_logic"
o 2
)
)
)
*99 (CptPort
uid 4063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,-12375,34750,-11625"
)
tg (CPTG
uid 4065,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4066,0
va (VaSet
)
xt "30000,-12500,33000,-11500"
st "RESET"
ju 2
blo "33000,-11700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RESET"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 4069,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "26000,-14000,34000,-11000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 4070,0
optionalChildren [
*100 (Text
uid 4067,0
va (VaSet
font "Arial,8,1"
)
xt "27700,-8000,30800,-7000"
st "BEHAV"
blo "27700,-7200"
tm "SaCptArchNameMgr"
)
]
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
uid 4071,0
va (VaSet
font "Arial,8,1"
)
xt "27700,-11000,32300,-10000"
st "vx1392_lib"
blo "27700,-10200"
tm "BdLibraryNameMgr"
)
*102 (Text
uid 4072,0
va (VaSet
font "Arial,8,1"
)
xt "27700,-10000,29800,-9000"
st "OSC"
blo "27700,-9200"
tm "CptNameMgr"
)
*103 (Text
uid 4073,0
va (VaSet
font "Arial,8,1"
)
xt "27700,-9000,28700,-8000"
st "I3"
blo "27700,-8200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4074,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4075,0
text (MLText
uid 4076,0
va (VaSet
font "Courier New,8,0"
)
xt "30000,-14000,30000,-14000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archName "BEHAV"
archType 2
archFileType "VHDL_TEXT"
)
*104 (Net
uid 4099,0
decl (Decl
n "StopSim"
t "std_logic"
o 70
suid 61,0
)
declText (MLText
uid 4100,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-43200,137000,-42400"
st "SIGNAL StopSim      : std_logic"
)
)
*105 (HdlText
uid 4123,0
optionalChildren [
*106 (EmbeddedText
uid 4128,0
commentText (CommentText
uid 4129,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 4130,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "18000,-29000,50000,-19000"
)
oxt "0,0,18000,5000"
text (MLText
uid 4131,0
va (VaSet
)
xt "18200,-28800,46700,-20800"
st "
-- eb1 1      
StopSim <= '0', '1' after 200 ms;
GA <= \"1000\";
LOS <= '1';

PSM_SP3 <= '1', '0' after 200 us, '1' after 1 ms;
PSM_SP4 <= '0', '1' after 0.5 ms;
PSM_SP5 <='0', '1' after 100 us, '0' after 200 us, '1' after 0.6 ms, '0' after 0.7 ms;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 10000
visibleWidth 32000
)
)
)
]
shape (Rectangle
uid 4124,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "18000,-29000,46000,-19000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 4125,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
uid 4126,0
va (VaSet
font "Arial,8,1"
)
xt "31350,-19000,33050,-18000"
st "eb1"
blo "31350,-18200"
tm "HdlTextNameMgr"
)
*108 (Text
uid 4127,0
va (VaSet
font "Arial,8,1"
)
xt "31350,-18000,32150,-17000"
st "1"
blo "31350,-17200"
tm "HdlTextNumberMgr"
)
]
)
)
*109 (MWC
uid 5009,0
optionalChildren [
*110 (CptPort
uid 4998,0
optionalChildren [
*111 (Line
uid 5002,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "57000,-26000,58000,-26000"
pts [
"58000,-26000"
"57000,-26000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4999,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "58000,-26375,58750,-25625"
)
tg (CPTG
uid 5000,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5001,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "59200,-26500,61000,-25500"
st "dout"
ju 2
blo "61000,-25700"
)
s (Text
uid 5018,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "61000,-25500,61000,-25500"
ju 2
blo "61000,-25500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 6
)
)
)
*112 (Grouping
uid 5003,0
optionalChildren [
*113 (CommentGraphic
uid 5005,0
shape (PolyLine2D
pts [
"57000,-26000"
"55000,-26000"
]
uid 5006,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "55000,-26000,57000,-26000"
)
oxt "6000,7000,8000,7000"
)
*114 (CommentGraphic
uid 5007,0
shape (PolyLine2D
pts [
"55000,-27000"
"55000,-25000"
]
uid 5008,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "55000,-27000,55000,-25000"
)
oxt "6000,6000,6000,8000"
)
]
shape (GroupingShape
uid 5004,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "55000,-27000,57000,-25000"
)
oxt "6000,6000,8000,8000"
)
]
shape (Rectangle
uid 5010,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "55000,-27000,58000,-25000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,8000"
ttg (MlTextGroup
uid 5011,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
uid 5012,0
va (VaSet
font "arial,8,0"
)
xt "55350,-25900,60150,-24900"
st "moduleware"
blo "55350,-25100"
)
*116 (Text
uid 5013,0
va (VaSet
font "arial,8,0"
)
xt "55350,-24900,58150,-23900"
st "ppullup"
blo "55350,-24100"
)
*117 (Text
uid 5014,0
va (VaSet
font "arial,8,0"
)
xt "55350,-23900,56350,-22900"
st "I4"
blo "55350,-23100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5015,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5016,0
text (MLText
uid 5017,0
va (VaSet
font "arial,8,0"
)
xt "49000,-33000,49000,-33000"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*118 (Property
uid 5244,0
pclass "param"
pname "strength1_type"
pvalue "4"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*119 (SaComponent
uid 5887,0
optionalChildren [
*120 (CptPort
uid 5682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5683,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,20625,8000,21375"
)
tg (CPTG
uid 5684,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5685,0
va (VaSet
)
xt "9000,20500,12500,21500"
st "NOE16R"
blo "9000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "NOE16R"
t "std_logic"
o 12
)
)
)
*121 (CptPort
uid 5686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5687,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,21625,8000,22375"
)
tg (CPTG
uid 5688,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5689,0
va (VaSet
)
xt "9000,21500,12600,22500"
st "NOE16W"
blo "9000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "NOE16W"
t "std_logic"
o 13
)
)
)
*122 (CptPort
uid 5690,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5691,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,22625,8000,23375"
)
tg (CPTG
uid 5692,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5693,0
va (VaSet
)
xt "9000,22500,12500,23500"
st "NOE32R"
blo "9000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "NOE32R"
t "std_logic"
o 14
)
)
)
*123 (CptPort
uid 5694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5695,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,23625,8000,24375"
)
tg (CPTG
uid 5696,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5697,0
va (VaSet
)
xt "9000,23500,12600,24500"
st "NOE32W"
blo "9000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "NOE32W"
t "std_logic"
o 15
)
)
)
*124 (CptPort
uid 5698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,24625,8000,25375"
)
tg (CPTG
uid 5700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5701,0
va (VaSet
)
xt "9000,24500,12500,25500"
st "NOE64R"
blo "9000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "NOE64R"
t "std_logic"
o 16
)
)
)
*125 (CptPort
uid 5702,0
ps "OnEdgeStrategy"
shape (Diamond
uid 5703,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,25625,8000,26375"
)
tg (CPTG
uid 5704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5705,0
va (VaSet
)
xt "9000,25500,13000,26500"
st "D : (31:0)"
blo "9000,26300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "D"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 44
)
)
)
*126 (CptPort
uid 5706,0
ps "OnEdgeStrategy"
shape (Diamond
uid 5707,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,26625,8000,27375"
)
tg (CPTG
uid 5708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5709,0
va (VaSet
)
xt "9000,26500,14000,27500"
st "VDB : (31:0)"
blo "9000,27300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "VDB"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 48
)
)
)
*127 (CptPort
uid 5710,0
ps "OnEdgeStrategy"
shape (Diamond
uid 5711,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,27625,8000,28375"
)
tg (CPTG
uid 5712,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5713,0
va (VaSet
)
xt "9000,27500,12900,28500"
st "A : (31:1)"
blo "9000,28300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "A"
t "std_logic_vector"
b "(31 DOWNTO 1)"
o 43
)
)
)
*128 (CptPort
uid 5714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5715,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,28625,8000,29375"
)
tg (CPTG
uid 5716,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5717,0
va (VaSet
)
xt "9000,28500,12000,29500"
st "ADLTC"
blo "9000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "ADLTC"
t "std_logic"
o 1
)
)
)
*129 (CptPort
uid 5718,0
ps "OnEdgeStrategy"
shape (Diamond
uid 5719,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,29625,8000,30375"
)
tg (CPTG
uid 5720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5721,0
va (VaSet
)
xt "9000,29500,14000,30500"
st "VAD : (31:1)"
blo "9000,30300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "VAD"
t "std_logic_vector"
b "(31 DOWNTO 1)"
o 47
)
)
)
*130 (CptPort
uid 5722,0
ps "OnEdgeStrategy"
shape (Diamond
uid 5723,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,30625,8000,31375"
)
tg (CPTG
uid 5724,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5725,0
va (VaSet
)
xt "9000,30500,12300,31500"
st "LWORD"
blo "9000,31300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "LWORD"
t "std_logic"
o 45
)
)
)
*131 (CptPort
uid 5726,0
ps "OnEdgeStrategy"
shape (Diamond
uid 5727,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,31625,8000,32375"
)
tg (CPTG
uid 5728,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5729,0
va (VaSet
)
xt "9000,31500,12800,32500"
st "LWORDB"
blo "9000,32300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "LWORDB"
t "std_logic"
o 46
)
)
)
*132 (CptPort
uid 5730,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5731,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,32625,8000,33375"
)
tg (CPTG
uid 5732,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5733,0
va (VaSet
)
xt "9000,32500,13200,33500"
st "AM : (5:0)"
blo "9000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "AM"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 2
)
)
)
*133 (CptPort
uid 5734,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5735,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,33625,8000,34375"
)
tg (CPTG
uid 5736,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5737,0
va (VaSet
)
xt "9000,33500,13700,34500"
st "AMB : (5:0)"
blo "9000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AMB"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 25
)
)
)
*134 (CptPort
uid 5738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5739,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,34625,8000,35375"
)
tg (CPTG
uid 5740,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5741,0
va (VaSet
)
xt "9000,34500,10400,35500"
st "AS"
blo "9000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "AS"
t "std_logic"
o 3
)
)
)
*135 (CptPort
uid 5742,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5743,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,18625,26750,19375"
)
tg (CPTG
uid 5744,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5745,0
va (VaSet
)
xt "23100,18500,25000,19500"
st "ASB"
ju 2
blo "25000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ASB"
t "std_logic"
o 26
)
)
)
*136 (CptPort
uid 5746,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5747,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,19625,26750,20375"
)
tg (CPTG
uid 5748,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5749,0
va (VaSet
)
xt "20700,19500,25000,20500"
st "BERRVME"
ju 2
blo "25000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "BERRVME"
t "std_logic"
o 28
)
)
)
*137 (CptPort
uid 5750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5751,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,35625,8000,36375"
)
tg (CPTG
uid 5752,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5753,0
va (VaSet
)
xt "9000,35500,10900,36500"
st "DS0"
blo "9000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "DS0"
t "std_logic"
o 4
)
)
)
*138 (CptPort
uid 5754,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5755,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,20625,26750,21375"
)
tg (CPTG
uid 5756,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5757,0
va (VaSet
)
xt "22600,20500,25000,21500"
st "DS0B"
ju 2
blo "25000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DS0B"
t "std_logic"
o 29
)
)
)
*139 (CptPort
uid 5758,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5759,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,36625,8000,37375"
)
tg (CPTG
uid 5760,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5761,0
va (VaSet
)
xt "9000,36500,10900,37500"
st "DS1"
blo "9000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "DS1"
t "std_logic"
o 5
)
)
)
*140 (CptPort
uid 5762,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5763,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,21625,26750,22375"
)
tg (CPTG
uid 5764,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5765,0
va (VaSet
)
xt "22600,21500,25000,22500"
st "DS1B"
ju 2
blo "25000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DS1B"
t "std_logic"
o 30
)
)
)
*141 (CptPort
uid 5766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5767,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,22625,26750,23375"
)
tg (CPTG
uid 5768,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5769,0
va (VaSet
)
xt "21900,22500,25000,23500"
st "DTACK"
ju 2
blo "25000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTACK"
t "std_logic"
o 31
)
)
)
*142 (CptPort
uid 5770,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5771,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,37625,8000,38375"
)
tg (CPTG
uid 5772,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5773,0
va (VaSet
)
xt "9000,37500,12000,38500"
st "IACKIN"
blo "9000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "IACKIN"
t "std_logic"
o 6
)
)
)
*143 (CptPort
uid 5774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5775,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,23625,26750,24375"
)
tg (CPTG
uid 5776,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5777,0
va (VaSet
)
xt "21500,23500,25000,24500"
st "IACKINB"
ju 2
blo "25000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "IACKINB"
t "std_logic"
o 32
)
)
)
*144 (CptPort
uid 5778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5779,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,24625,26750,25375"
)
tg (CPTG
uid 5780,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5781,0
va (VaSet
)
xt "21100,24500,25000,25500"
st "IACKOUT"
ju 2
blo "25000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "IACKOUT"
t "std_logic"
o 33
)
)
)
*145 (CptPort
uid 5782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5783,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,38625,8000,39375"
)
tg (CPTG
uid 5784,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5785,0
va (VaSet
)
xt "9000,38500,13400,39500"
st "IACKOUTB"
blo "9000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "IACKOUTB"
t "std_logic"
o 7
)
)
)
*146 (CptPort
uid 5786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5787,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,39625,8000,40375"
)
tg (CPTG
uid 5788,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5789,0
va (VaSet
)
xt "9000,39500,12400,40500"
st "NDTKIN"
blo "9000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "NDTKIN"
t "std_logic"
o 11
)
)
)
*147 (CptPort
uid 5790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5791,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,40625,8000,41375"
)
tg (CPTG
uid 5792,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5793,0
va (VaSet
)
xt "9000,40500,11600,41500"
st "SPSEI"
blo "9000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "SPSEI"
t "std_logic"
o 18
)
)
)
*148 (CptPort
uid 5794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5795,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,25625,26750,26375"
)
tg (CPTG
uid 5796,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5797,0
va (VaSet
)
xt "21900,25500,25000,26500"
st "SPSEIB"
ju 2
blo "25000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPSEIB"
t "std_logic"
o 36
)
)
)
*149 (CptPort
uid 5798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,26625,26750,27375"
)
tg (CPTG
uid 5800,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5801,0
va (VaSet
)
xt "22000,26500,25000,27500"
st "SPSEO"
ju 2
blo "25000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPSEO"
t "std_logic"
o 37
)
)
)
*150 (CptPort
uid 5802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,41625,8000,42375"
)
tg (CPTG
uid 5804,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5805,0
va (VaSet
)
xt "9000,41500,12500,42500"
st "SPSEOB"
blo "9000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "SPSEOB"
t "std_logic"
o 19
)
)
)
*151 (CptPort
uid 5806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,42625,8000,43375"
)
tg (CPTG
uid 5808,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5809,0
va (VaSet
)
xt "9000,42500,12800,43500"
st "SPULSE0"
blo "9000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "SPULSE0"
t "std_logic"
o 20
)
)
)
*152 (CptPort
uid 5810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,27625,26750,28375"
)
tg (CPTG
uid 5812,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5813,0
va (VaSet
)
xt "20700,27500,25000,28500"
st "SPULSE0B"
ju 2
blo "25000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPULSE0B"
t "std_logic"
o 38
)
)
)
*153 (CptPort
uid 5814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5815,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,43625,8000,44375"
)
tg (CPTG
uid 5816,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5817,0
va (VaSet
)
xt "9000,43500,12800,44500"
st "SPULSE1"
blo "9000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "SPULSE1"
t "std_logic"
o 21
)
)
)
*154 (CptPort
uid 5818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5819,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,28625,26750,29375"
)
tg (CPTG
uid 5820,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5821,0
va (VaSet
)
xt "20700,28500,25000,29500"
st "SPULSE1B"
ju 2
blo "25000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPULSE1B"
t "std_logic"
o 39
)
)
)
*155 (CptPort
uid 5822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5823,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,44625,8000,45375"
)
tg (CPTG
uid 5824,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5825,0
va (VaSet
)
xt "9000,44500,12800,45500"
st "SPULSE2"
blo "9000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "SPULSE2"
t "std_logic"
o 22
)
)
)
*156 (CptPort
uid 5826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5827,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,29625,26750,30375"
)
tg (CPTG
uid 5828,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5829,0
va (VaSet
)
xt "20700,29500,25000,30500"
st "SPULSE2B"
ju 2
blo "25000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPULSE2B"
t "std_logic"
o 40
)
)
)
*157 (CptPort
uid 5830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5831,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,45625,8000,46375"
)
tg (CPTG
uid 5832,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5833,0
va (VaSet
)
xt "9000,45500,12500,46500"
st "SYSRES"
blo "9000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "SYSRES"
t "std_logic"
o 23
)
)
)
*158 (CptPort
uid 5834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5835,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,30625,26750,31375"
)
tg (CPTG
uid 5836,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5837,0
va (VaSet
)
xt "21000,30500,25000,31500"
st "SYSRESB"
ju 2
blo "25000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYSRESB"
t "std_logic"
o 41
)
)
)
*159 (CptPort
uid 5838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,46625,8000,47375"
)
tg (CPTG
uid 5840,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5841,0
va (VaSet
)
xt "9000,46500,11900,47500"
st "WRITE"
blo "9000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "WRITE"
t "std_logic"
o 24
)
)
)
*160 (CptPort
uid 5842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5843,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,31625,26750,32375"
)
tg (CPTG
uid 5844,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5845,0
va (VaSet
)
xt "21600,31500,25000,32500"
st "WRITEB"
ju 2
blo "25000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WRITEB"
t "std_logic"
o 42
)
)
)
*161 (CptPort
uid 5846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5847,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,32625,26750,33375"
)
tg (CPTG
uid 5848,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5849,0
va (VaSet
)
xt "22400,32500,25000,33500"
st "BERR"
ju 2
blo "25000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "BERR"
t "std_logic"
o 27
)
)
)
*162 (CptPort
uid 5850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,47625,8000,48375"
)
tg (CPTG
uid 5852,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5853,0
va (VaSet
)
xt "9000,47500,11700,48500"
st "INTR1"
blo "9000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "INTR1"
t "std_logic"
o 8
)
)
)
*163 (CptPort
uid 5854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5855,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,48625,8000,49375"
)
tg (CPTG
uid 5856,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5857,0
va (VaSet
)
xt "9000,48500,11700,49500"
st "INTR2"
blo "9000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "INTR2"
t "std_logic"
o 9
)
)
)
*164 (CptPort
uid 5858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5859,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,33625,26750,34375"
)
tg (CPTG
uid 5860,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5861,0
va (VaSet
)
xt "22800,33500,25000,34500"
st "IRQ1"
ju 2
blo "25000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "IRQ1"
t "std_logic"
o 34
)
)
)
*165 (CptPort
uid 5862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,34625,26750,35375"
)
tg (CPTG
uid 5864,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5865,0
va (VaSet
)
xt "22800,34500,25000,35500"
st "IRQ2"
ju 2
blo "25000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "IRQ2"
t "std_logic"
o 35
)
)
)
*166 (CptPort
uid 5866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5867,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,49625,8000,50375"
)
tg (CPTG
uid 5868,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5869,0
va (VaSet
)
xt "9000,49500,12800,50500"
st "MYBERR"
blo "9000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "MYBERR"
t "std_logic"
o 10
)
)
)
*167 (CptPort
uid 5870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5871,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,50625,8000,51375"
)
tg (CPTG
uid 5872,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5873,0
va (VaSet
)
xt "9000,50500,12700,51500"
st "NOEDTK"
blo "9000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "NOEDTK"
t "std_logic"
o 17
)
)
)
*168 (CptPort
uid 5874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,51625,8000,52375"
)
tg (CPTG
uid 5876,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5877,0
va (VaSet
)
xt "9000,51500,12200,52500"
st "NOEAD"
blo "9000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "NOEAD"
t "std_logic"
o 49
)
)
)
*169 (CptPort
uid 5878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,35625,26750,36375"
)
tg (CPTG
uid 5880,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5881,0
va (VaSet
)
xt "22300,35500,25000,36500"
st "IACKB"
ju 2
blo "25000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "IACKB"
t "std_logic"
o 50
)
)
)
*170 (CptPort
uid 5882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,52625,8000,53375"
)
tg (CPTG
uid 5884,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5885,0
va (VaSet
)
xt "9000,52500,11200,53500"
st "IACK"
blo "9000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "IACK"
t "std_logic"
o 51
)
)
)
*171 (PortMapFrame
uid 5896,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 5897,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "6000,16000,28000,56000"
)
portMapText (BiTextGroup
uid 5898,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 5899,0
va (VaSet
isHidden 1
)
xt "28000,54000,38800,105000"
st "ADLTC => ADLTC,
AM => AM,
AS => AS,
DS0 => DS0,
DS1 => DS1,
IACK => IACK,
IACKIN => IACKIN,
IACKOUTB => IACKOUTB,
INTR1 => INTR1,
INTR2 => INTR2,
MYBERR => MYBERR,
NDTKIN => NDTKIN,
NOE16R => NOE16R,
NOE16W => NOE16W,
NOE32R => NOE32R,
NOE32W => NOE32W,
NOE64R => NOE64R,
NOEAD => NOEAD,
NOEDTK => NOEDTK,
SPSEI => SPSEI,
SPSEOB => SPSEOB,
SPULSE0 => SPULSE0,
SPULSE1 => SPULSE1,
SPULSE2 => SPULSE2,
SYSRES => SYSRES,
WRITE => WRITE,
AMB => AMB,
ASB => ASB,
BERR => BERR,
BERRVME => BERRVME,
DS0B => DS0B,
DS1B => DS1B,
DTACK => DTACK,
IACKB => IACKB,
IACKINB => IACKINB,
IACKOUT => IACKOUT,
IRQ1 => IRQ1,
IRQ2 => IRQ2,
SPSEIB => SPSEIB,
SPSEO => SPSEO,
SPULSE0B => SPULSE0B,
SPULSE1B => SPULSE1B,
SPULSE2B => SPULSE2B,
SYSRESB => SYSRESB,
WRITEB => WRITEB,
A => A,
D => D,
LWORD => LWORD,
LWORDB => LWORDB,
VAD => VAD,
VDB => VDB"
)
second (MLText
uid 5900,0
va (VaSet
)
xt "28000,105000,30800,106000"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 5888,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "8000,18000,26000,54000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5889,0
optionalChildren [
*172 (Text
uid 5886,0
va (VaSet
font "Arial,8,1"
)
xt "15400,30000,18000,31000"
st "struct"
blo "15400,30800"
tm "SaCptArchNameMgr"
)
]
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*173 (Text
uid 5890,0
va (VaSet
font "Arial,8,1"
)
xt "15400,27000,20000,28000"
st "vx1392_lib"
blo "15400,27800"
tm "BdLibraryNameMgr"
)
*174 (Text
uid 5891,0
va (VaSet
font "Arial,8,1"
)
xt "15400,28000,17600,29000"
st "vbuf"
blo "15400,28800"
tm "CptNameMgr"
)
*175 (Text
uid 5892,0
va (VaSet
font "Arial,8,1"
)
xt "15400,29000,16400,30000"
st "I2"
blo "15400,29800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5893,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5894,0
text (MLText
uid 5895,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-7000,12000,-7000,12000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archName "struct"
archType 2
archFileType "BLOCK_DIAGRAM"
)
*176 (MWC
uid 5907,0
optionalChildren [
*177 (CptPort
uid 5916,0
optionalChildren [
*178 (Line
uid 5921,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "57000,-21000,58000,-21000"
pts [
"58000,-21000"
"57000,-21000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 5917,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "58000,-21375,58750,-20625"
)
tg (CPTG
uid 5918,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5919,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "59200,-21500,61000,-20500"
st "dout"
ju 2
blo "61000,-20700"
)
s (Text
uid 5920,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "61000,-20500,61000,-20500"
ju 2
blo "61000,-20500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 17
)
)
)
*179 (Grouping
uid 5922,0
optionalChildren [
*180 (CommentGraphic
uid 5924,0
shape (PolyLine2D
pts [
"57000,-21000"
"55000,-21000"
]
uid 5925,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "55000,-21000,57000,-21000"
)
oxt "6000,7000,8000,7000"
)
*181 (CommentGraphic
uid 5926,0
shape (PolyLine2D
pts [
"55000,-22000"
"55000,-20000"
]
uid 5927,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "55000,-22000,55000,-20000"
)
oxt "6000,6000,6000,8000"
)
]
shape (GroupingShape
uid 5923,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "55000,-22000,57000,-20000"
)
oxt "6000,6000,8000,8000"
)
]
shape (Rectangle
uid 5908,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "55000,-22000,58000,-20000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,8000"
ttg (MlTextGroup
uid 5909,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*182 (Text
uid 5910,0
va (VaSet
font "arial,8,0"
)
xt "55350,-20900,60150,-19900"
st "moduleware"
blo "55350,-20100"
)
*183 (Text
uid 5911,0
va (VaSet
font "arial,8,0"
)
xt "55350,-19900,58150,-18900"
st "ppullup"
blo "55350,-19100"
)
*184 (Text
uid 5912,0
va (VaSet
font "arial,8,0"
)
xt "55350,-18900,56350,-17900"
st "I5"
blo "55350,-18100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5913,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5914,0
text (MLText
uid 5915,0
va (VaSet
font "arial,8,0"
)
xt "49000,-28000,49000,-28000"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*185 (Property
pclass "param"
pname "strength1_type"
pvalue "4"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*186 (MWC
uid 6159,0
optionalChildren [
*187 (CptPort
uid 6168,0
optionalChildren [
*188 (Line
uid 6173,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "57000,-16000,58000,-16000"
pts [
"58000,-16000"
"57000,-16000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6169,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "58000,-16375,58750,-15625"
)
tg (CPTG
uid 6170,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6171,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "59200,-16500,61000,-15500"
st "dout"
ju 2
blo "61000,-15700"
)
s (Text
uid 6172,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "61000,-15500,61000,-15500"
ju 2
blo "61000,-15500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 4
)
)
)
*189 (Grouping
uid 6174,0
optionalChildren [
*190 (CommentGraphic
uid 6176,0
shape (PolyLine2D
pts [
"57000,-16000"
"55000,-16000"
]
uid 6177,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "55000,-16000,57000,-16000"
)
oxt "6000,7000,8000,7000"
)
*191 (CommentGraphic
uid 6178,0
shape (PolyLine2D
pts [
"55000,-17000"
"55000,-15000"
]
uid 6179,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "55000,-17000,55000,-15000"
)
oxt "6000,6000,6000,8000"
)
]
shape (GroupingShape
uid 6175,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "55000,-17000,57000,-15000"
)
oxt "6000,6000,8000,8000"
)
]
shape (Rectangle
uid 6160,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "55000,-17000,58000,-15000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,8000"
ttg (MlTextGroup
uid 6161,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*192 (Text
uid 6162,0
va (VaSet
font "arial,8,0"
)
xt "55350,-15900,60150,-14900"
st "moduleware"
blo "55350,-15100"
)
*193 (Text
uid 6163,0
va (VaSet
font "arial,8,0"
)
xt "55350,-14900,58150,-13900"
st "ppullup"
blo "55350,-14100"
)
*194 (Text
uid 6164,0
va (VaSet
font "arial,8,0"
)
xt "55350,-13900,56350,-12900"
st "I6"
blo "55350,-13100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6165,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6166,0
text (MLText
uid 6167,0
va (VaSet
font "arial,8,0"
)
xt "49000,-23000,49000,-23000"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*195 (Property
pclass "param"
pname "strength1_type"
pvalue "4"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*196 (MWC
uid 6188,0
optionalChildren [
*197 (CptPort
uid 6197,0
optionalChildren [
*198 (Line
uid 6202,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "74000,-12000,75000,-12000"
pts [
"75000,-12000"
"74000,-12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6198,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "75000,-12375,75750,-11625"
)
tg (CPTG
uid 6199,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6200,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "76200,-12500,78000,-11500"
st "dout"
ju 2
blo "78000,-11700"
)
s (Text
uid 6201,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "78000,-11500,78000,-11500"
ju 2
blo "78000,-11500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 5
)
)
)
*199 (Grouping
uid 6203,0
optionalChildren [
*200 (CommentGraphic
uid 6205,0
shape (PolyLine2D
pts [
"74000,-12000"
"72000,-12000"
]
uid 6206,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "72000,-12000,74000,-12000"
)
oxt "6000,7000,8000,7000"
)
*201 (CommentGraphic
uid 6207,0
shape (PolyLine2D
pts [
"72000,-13000"
"72000,-11000"
]
uid 6208,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "72000,-13000,72000,-11000"
)
oxt "6000,6000,6000,8000"
)
]
shape (GroupingShape
uid 6204,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "72000,-13000,74000,-11000"
)
oxt "6000,6000,8000,8000"
)
]
shape (Rectangle
uid 6189,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "72000,-13000,75000,-11000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,8000"
ttg (MlTextGroup
uid 6190,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*202 (Text
uid 6191,0
va (VaSet
font "arial,8,0"
)
xt "72350,-11900,77150,-10900"
st "moduleware"
blo "72350,-11100"
)
*203 (Text
uid 6192,0
va (VaSet
font "arial,8,0"
)
xt "72350,-10900,75150,-9900"
st "ppullup"
blo "72350,-10100"
)
*204 (Text
uid 6193,0
va (VaSet
font "arial,8,0"
)
xt "72350,-9900,73350,-8900"
st "I7"
blo "72350,-9100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6194,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6195,0
text (MLText
uid 6196,0
va (VaSet
font "arial,8,0"
)
xt "66000,-19000,66000,-19000"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*205 (Property
pclass "param"
pname "strength1_type"
pvalue "4"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*206 (MWC
uid 6216,0
optionalChildren [
*207 (CptPort
uid 6225,0
optionalChildren [
*208 (Line
uid 6230,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "69000,-26000,70000,-26000"
pts [
"70000,-26000"
"69000,-26000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6226,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "70000,-26375,70750,-25625"
)
tg (CPTG
uid 6227,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6228,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "71200,-26500,73000,-25500"
st "dout"
ju 2
blo "73000,-25700"
)
s (Text
uid 6229,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "73000,-25500,73000,-25500"
ju 2
blo "73000,-25500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 10
)
)
)
*209 (Grouping
uid 6231,0
optionalChildren [
*210 (CommentGraphic
uid 6233,0
shape (PolyLine2D
pts [
"69000,-26000"
"67000,-26000"
]
uid 6234,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "67000,-26000,69000,-26000"
)
oxt "6000,7000,8000,7000"
)
*211 (CommentGraphic
uid 6235,0
shape (PolyLine2D
pts [
"67000,-27000"
"67000,-25000"
]
uid 6236,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "67000,-27000,67000,-25000"
)
oxt "6000,6000,6000,8000"
)
]
shape (GroupingShape
uid 6232,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "67000,-27000,69000,-25000"
)
oxt "6000,6000,8000,8000"
)
]
shape (Rectangle
uid 6217,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "67000,-27000,70000,-25000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,8000"
ttg (MlTextGroup
uid 6218,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*212 (Text
uid 6219,0
va (VaSet
font "arial,8,0"
)
xt "67350,-25900,72150,-24900"
st "moduleware"
blo "67350,-25100"
)
*213 (Text
uid 6220,0
va (VaSet
font "arial,8,0"
)
xt "67350,-24900,70150,-23900"
st "ppullup"
blo "67350,-24100"
)
*214 (Text
uid 6221,0
va (VaSet
font "arial,8,0"
)
xt "67350,-23900,68350,-22900"
st "I8"
blo "67350,-23100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6222,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6223,0
text (MLText
uid 6224,0
va (VaSet
font "arial,8,0"
)
xt "61000,-33000,61000,-33000"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*215 (Property
pclass "param"
pname "strength1_type"
pvalue "4"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*216 (MWC
uid 6237,0
optionalChildren [
*217 (CptPort
uid 6246,0
optionalChildren [
*218 (Line
uid 6251,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "69000,-21000,70000,-21000"
pts [
"70000,-21000"
"69000,-21000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6247,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "70000,-21375,70750,-20625"
)
tg (CPTG
uid 6248,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6249,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "71200,-21500,73000,-20500"
st "dout"
ju 2
blo "73000,-20700"
)
s (Text
uid 6250,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "73000,-20500,73000,-20500"
ju 2
blo "73000,-20500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 9
)
)
)
*219 (Grouping
uid 6252,0
optionalChildren [
*220 (CommentGraphic
uid 6254,0
shape (PolyLine2D
pts [
"69000,-21000"
"67000,-21000"
]
uid 6255,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "67000,-21000,69000,-21000"
)
oxt "6000,7000,8000,7000"
)
*221 (CommentGraphic
uid 6256,0
shape (PolyLine2D
pts [
"67000,-22000"
"67000,-20000"
]
uid 6257,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "67000,-22000,67000,-20000"
)
oxt "6000,6000,6000,8000"
)
]
shape (GroupingShape
uid 6253,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "67000,-22000,69000,-20000"
)
oxt "6000,6000,8000,8000"
)
]
shape (Rectangle
uid 6238,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "67000,-22000,70000,-20000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,8000"
ttg (MlTextGroup
uid 6239,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*222 (Text
uid 6240,0
va (VaSet
font "arial,8,0"
)
xt "67350,-20900,72150,-19900"
st "moduleware"
blo "67350,-20100"
)
*223 (Text
uid 6241,0
va (VaSet
font "arial,8,0"
)
xt "67350,-19900,70150,-18900"
st "ppullup"
blo "67350,-19100"
)
*224 (Text
uid 6242,0
va (VaSet
font "arial,8,0"
)
xt "67350,-18900,68350,-17900"
st "I9"
blo "67350,-18100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6243,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6244,0
text (MLText
uid 6245,0
va (VaSet
font "arial,8,0"
)
xt "61000,-28000,61000,-28000"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*225 (Property
pclass "param"
pname "strength1_type"
pvalue "4"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*226 (MWC
uid 6258,0
optionalChildren [
*227 (CptPort
uid 6267,0
optionalChildren [
*228 (Line
uid 6272,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "69000,-16000,70000,-16000"
pts [
"70000,-16000"
"69000,-16000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6268,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "70000,-16375,70750,-15625"
)
tg (CPTG
uid 6269,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6270,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "71200,-16500,73000,-15500"
st "dout"
ju 2
blo "73000,-15700"
)
s (Text
uid 6271,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "73000,-15500,73000,-15500"
ju 2
blo "73000,-15500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 7
)
)
)
*229 (Grouping
uid 6273,0
optionalChildren [
*230 (CommentGraphic
uid 6275,0
shape (PolyLine2D
pts [
"69000,-16000"
"67000,-16000"
]
uid 6276,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "67000,-16000,69000,-16000"
)
oxt "6000,7000,8000,7000"
)
*231 (CommentGraphic
uid 6277,0
shape (PolyLine2D
pts [
"67000,-17000"
"67000,-15000"
]
uid 6278,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "67000,-17000,67000,-15000"
)
oxt "6000,6000,6000,8000"
)
]
shape (GroupingShape
uid 6274,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "67000,-17000,69000,-15000"
)
oxt "6000,6000,8000,8000"
)
]
shape (Rectangle
uid 6259,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "67000,-17000,70000,-15000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,8000"
ttg (MlTextGroup
uid 6260,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*232 (Text
uid 6261,0
va (VaSet
font "arial,8,0"
)
xt "67350,-15900,72150,-14900"
st "moduleware"
blo "67350,-15100"
)
*233 (Text
uid 6262,0
va (VaSet
font "arial,8,0"
)
xt "67350,-14900,70150,-13900"
st "ppullup"
blo "67350,-14100"
)
*234 (Text
uid 6263,0
va (VaSet
font "arial,8,0"
)
xt "67350,-13900,68750,-12900"
st "I10"
blo "67350,-13100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6264,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6265,0
text (MLText
uid 6266,0
va (VaSet
font "arial,8,0"
)
xt "61000,-23000,61000,-23000"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*235 (Property
pclass "param"
pname "strength1_type"
pvalue "4"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*236 (MWC
uid 7878,0
optionalChildren [
*237 (CptPort
uid 7887,0
optionalChildren [
*238 (Line
uid 7892,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "94000,62000,95000,62000"
pts [
"95000,62000"
"94000,62000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7888,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "95000,61625,95750,62375"
)
tg (CPTG
uid 7889,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7890,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "96200,61500,98000,62500"
st "dout"
ju 2
blo "98000,62300"
)
s (Text
uid 7891,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "98000,62500,98000,62500"
ju 2
blo "98000,62500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 81
)
)
)
*239 (Grouping
uid 7893,0
optionalChildren [
*240 (CommentGraphic
uid 7895,0
shape (PolyLine2D
pts [
"94000,62000"
"92000,62000"
]
uid 7896,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "92000,62000,94000,62000"
)
oxt "6000,7000,8000,7000"
)
*241 (CommentGraphic
uid 7897,0
shape (PolyLine2D
pts [
"92000,61000"
"92000,63000"
]
uid 7898,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "92000,61000,92000,63000"
)
oxt "6000,6000,6000,8000"
)
]
shape (GroupingShape
uid 7894,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "92000,61000,94000,63000"
)
oxt "6000,6000,8000,8000"
)
]
shape (Rectangle
uid 7879,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "92000,61000,95000,63000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,8000"
ttg (MlTextGroup
uid 7880,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*242 (Text
uid 7881,0
va (VaSet
font "arial,8,0"
)
xt "92350,63100,97150,64100"
st "moduleware"
blo "92350,63900"
)
*243 (Text
uid 7882,0
va (VaSet
font "arial,8,0"
)
xt "92350,64100,95150,65100"
st "ppullup"
blo "92350,64900"
)
*244 (Text
uid 7883,0
va (VaSet
font "arial,8,0"
)
xt "92350,65100,93750,66100"
st "I13"
blo "92350,65900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7884,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7885,0
text (MLText
uid 7886,0
va (VaSet
font "arial,8,0"
)
xt "86000,55000,86000,55000"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*245 (Property
pclass "param"
pname "strength1_type"
pvalue "4"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*246 (MWC
uid 7907,0
optionalChildren [
*247 (CptPort
uid 7916,0
optionalChildren [
*248 (Line
uid 7921,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "94000,67000,95000,67000"
pts [
"95000,67000"
"94000,67000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7917,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "95000,66625,95750,67375"
)
tg (CPTG
uid 7918,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7919,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "96200,66500,98000,67500"
st "dout"
ju 2
blo "98000,67300"
)
s (Text
uid 7920,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "98000,67500,98000,67500"
ju 2
blo "98000,67500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 79
)
)
)
*249 (Grouping
uid 7922,0
optionalChildren [
*250 (CommentGraphic
uid 7924,0
shape (PolyLine2D
pts [
"94000,67000"
"92000,67000"
]
uid 7925,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "92000,67000,94000,67000"
)
oxt "6000,7000,8000,7000"
)
*251 (CommentGraphic
uid 7926,0
shape (PolyLine2D
pts [
"92000,66000"
"92000,68000"
]
uid 7927,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "92000,66000,92000,68000"
)
oxt "6000,6000,6000,8000"
)
]
shape (GroupingShape
uid 7923,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "92000,66000,94000,68000"
)
oxt "6000,6000,8000,8000"
)
]
shape (Rectangle
uid 7908,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "92000,66000,95000,68000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,8000"
ttg (MlTextGroup
uid 7909,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*252 (Text
uid 7910,0
va (VaSet
font "arial,8,0"
)
xt "92350,67100,97150,68100"
st "moduleware"
blo "92350,67900"
)
*253 (Text
uid 7911,0
va (VaSet
font "arial,8,0"
)
xt "92350,68100,95150,69100"
st "ppullup"
blo "92350,68900"
)
*254 (Text
uid 7912,0
va (VaSet
font "arial,8,0"
)
xt "92350,69100,93750,70100"
st "I14"
blo "92350,69900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7913,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7914,0
text (MLText
uid 7915,0
va (VaSet
font "arial,8,0"
)
xt "86000,60000,86000,60000"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*255 (Property
pclass "param"
pname "strength1_type"
pvalue "4"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*256 (MWC
uid 7928,0
optionalChildren [
*257 (CptPort
uid 7937,0
optionalChildren [
*258 (Line
uid 7942,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "107000,62000,108000,62000"
pts [
"108000,62000"
"107000,62000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7938,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "108000,61625,108750,62375"
)
tg (CPTG
uid 7939,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7940,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "109200,61500,111000,62500"
st "dout"
ju 2
blo "111000,62300"
)
s (Text
uid 7941,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "111000,62500,111000,62500"
ju 2
blo "111000,62500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 82
)
)
)
*259 (Grouping
uid 7943,0
optionalChildren [
*260 (CommentGraphic
uid 7945,0
shape (PolyLine2D
pts [
"107000,62000"
"105000,62000"
]
uid 7946,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "105000,62000,107000,62000"
)
oxt "6000,7000,8000,7000"
)
*261 (CommentGraphic
uid 7947,0
shape (PolyLine2D
pts [
"105000,61000"
"105000,63000"
]
uid 7948,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "105000,61000,105000,63000"
)
oxt "6000,6000,6000,8000"
)
]
shape (GroupingShape
uid 7944,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "105000,61000,107000,63000"
)
oxt "6000,6000,8000,8000"
)
]
shape (Rectangle
uid 7929,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "105000,61000,108000,63000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,8000"
ttg (MlTextGroup
uid 7930,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*262 (Text
uid 7931,0
va (VaSet
font "arial,8,0"
)
xt "105350,62100,110150,63100"
st "moduleware"
blo "105350,62900"
)
*263 (Text
uid 7932,0
va (VaSet
font "arial,8,0"
)
xt "105350,63100,108150,64100"
st "ppullup"
blo "105350,63900"
)
*264 (Text
uid 7933,0
va (VaSet
font "arial,8,0"
)
xt "105350,64100,106750,65100"
st "I15"
blo "105350,64900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7934,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7935,0
text (MLText
uid 7936,0
va (VaSet
font "arial,8,0"
)
xt "99000,55000,99000,55000"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*265 (Property
pclass "param"
pname "strength1_type"
pvalue "4"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*266 (MWC
uid 7949,0
optionalChildren [
*267 (CptPort
uid 7958,0
optionalChildren [
*268 (Line
uid 7963,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "107000,67000,108000,67000"
pts [
"108000,67000"
"107000,67000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7959,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "108000,66625,108750,67375"
)
tg (CPTG
uid 7960,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7961,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "109200,66500,111000,67500"
st "dout"
ju 2
blo "111000,67300"
)
s (Text
uid 7962,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "111000,67500,111000,67500"
ju 2
blo "111000,67500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 80
)
)
)
*269 (Grouping
uid 7964,0
optionalChildren [
*270 (CommentGraphic
uid 7966,0
shape (PolyLine2D
pts [
"107000,67000"
"105000,67000"
]
uid 7967,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "105000,67000,107000,67000"
)
oxt "6000,7000,8000,7000"
)
*271 (CommentGraphic
uid 7968,0
shape (PolyLine2D
pts [
"105000,66000"
"105000,68000"
]
uid 7969,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "105000,66000,105000,68000"
)
oxt "6000,6000,6000,8000"
)
]
shape (GroupingShape
uid 7965,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "105000,66000,107000,68000"
)
oxt "6000,6000,8000,8000"
)
]
shape (Rectangle
uid 7950,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "105000,66000,108000,68000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,8000"
ttg (MlTextGroup
uid 7951,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*272 (Text
uid 7952,0
va (VaSet
font "arial,8,0"
)
xt "105350,67100,110150,68100"
st "moduleware"
blo "105350,67900"
)
*273 (Text
uid 7953,0
va (VaSet
font "arial,8,0"
)
xt "105350,68100,108150,69100"
st "ppullup"
blo "105350,68900"
)
*274 (Text
uid 7954,0
va (VaSet
font "arial,8,0"
)
xt "105350,69100,106750,70100"
st "I16"
blo "105350,69900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7955,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7956,0
text (MLText
uid 7957,0
va (VaSet
font "arial,8,0"
)
xt "99000,60000,99000,60000"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*275 (Property
pclass "param"
pname "strength1_type"
pvalue "4"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*276 (SaComponent
uid 8731,0
optionalChildren [
*277 (CptPort
uid 8562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,-10375,62750,-9625"
)
tg (CPTG
uid 8564,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8565,0
va (VaSet
)
xt "58000,-10500,61000,-9500"
st "ADLTC"
ju 2
blo "61000,-9700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ADLTC"
t "std_logic"
o 35
)
)
)
*278 (CptPort
uid 8566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,-10375,44000,-9625"
)
tg (CPTG
uid 8568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8569,0
va (VaSet
)
xt "45000,-10500,49700,-9500"
st "AMB : (5:0)"
blo "45000,-9700"
)
)
thePort (LogicalPort
decl (Decl
n "AMB"
t "std_logic_vector"
b "( 5 downto 0)"
o 2
)
)
)
*279 (CptPort
uid 8570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,-9375,44000,-8625"
)
tg (CPTG
uid 8572,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8573,0
va (VaSet
)
xt "45000,-9500,46900,-8500"
st "ASB"
blo "45000,-8700"
)
)
thePort (LogicalPort
decl (Decl
n "ASB"
t "std_logic"
o 3
)
)
)
*280 (CptPort
uid 8574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8575,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,-8375,44000,-7625"
)
tg (CPTG
uid 8576,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8577,0
va (VaSet
)
xt "45000,-8500,49300,-7500"
st "BERRVME"
blo "45000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "BERRVME"
t "std_logic"
o 4
)
)
)
*281 (CptPort
uid 8582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8583,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,-3375,44000,-2625"
)
tg (CPTG
uid 8584,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8585,0
va (VaSet
)
xt "45000,-3500,47400,-2500"
st "DS0B"
blo "45000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "DS0B"
t "std_logic"
o 6
)
)
)
*282 (CptPort
uid 8586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,-2375,44000,-1625"
)
tg (CPTG
uid 8588,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8589,0
va (VaSet
)
xt "45000,-2500,47400,-1500"
st "DS1B"
blo "45000,-1700"
)
)
thePort (LogicalPort
decl (Decl
n "DS1B"
t "std_logic"
o 7
)
)
)
*283 (CptPort
uid 8590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,3625,44000,4375"
)
tg (CPTG
uid 8592,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8593,0
va (VaSet
)
xt "45000,3500,49100,4500"
st "GA : (3:0)"
blo "45000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "GA"
t "std_logic_vector"
b "( 3 downto 0)"
o 10
)
)
)
*284 (CptPort
uid 8594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8595,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,6625,44000,7375"
)
tg (CPTG
uid 8596,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8597,0
va (VaSet
)
xt "45000,6500,47700,7500"
st "IACKB"
blo "45000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "IACKB"
t "std_logic"
o 11
)
)
)
*285 (CptPort
uid 8598,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8599,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,7625,44000,8375"
)
tg (CPTG
uid 8600,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8601,0
va (VaSet
)
xt "45000,7500,48500,8500"
st "IACKINB"
blo "45000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "IACKINB"
t "std_logic"
o 12
)
)
)
*286 (CptPort
uid 8602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8603,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,-7375,62750,-6625"
)
tg (CPTG
uid 8604,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8605,0
va (VaSet
)
xt "56600,-7500,61000,-6500"
st "IACKOUTB"
ju 2
blo "61000,-6700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "IACKOUTB"
t "std_logic"
o 42
)
)
)
*287 (CptPort
uid 8606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8607,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,-6375,62750,-5625"
)
tg (CPTG
uid 8608,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8609,0
va (VaSet
)
xt "58300,-6500,61000,-5500"
st "INTR1"
ju 2
blo "61000,-5700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "INTR1"
t "std_logic"
o 43
)
)
)
*288 (CptPort
uid 8610,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8611,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,-5375,62750,-4625"
)
tg (CPTG
uid 8612,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8613,0
va (VaSet
)
xt "58300,-5500,61000,-4500"
st "INTR2"
ju 2
blo "61000,-4700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "INTR2"
t "std_logic"
o 44
)
)
)
*289 (CptPort
uid 8614,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11912,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,-4375,62750,-3625"
)
tg (CPTG
uid 8616,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8617,0
va (VaSet
)
xt "59100,-4500,61000,-3500"
st "LED"
ju 2
blo "61000,-3700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LED"
t "display_stream"
o 45
)
)
)
*290 (CptPort
uid 8618,0
ps "OnEdgeStrategy"
shape (Diamond
uid 8619,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,-3375,62750,-2625"
)
tg (CPTG
uid 8620,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8621,0
va (VaSet
)
xt "57200,-3500,61000,-2500"
st "LWORDB"
ju 2
blo "61000,-2700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "LWORDB"
t "std_logic"
o 87
)
)
)
*291 (CptPort
uid 8622,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8623,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,-2375,62750,-1625"
)
tg (CPTG
uid 8624,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8625,0
va (VaSet
)
xt "57200,-2500,61000,-1500"
st "MYBERR"
ju 2
blo "61000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MYBERR"
t "std_logic"
o 49
)
)
)
*292 (CptPort
uid 8626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,-1375,62750,-625"
)
tg (CPTG
uid 8628,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8629,0
va (VaSet
)
xt "57600,-1500,61000,-500"
st "NDTKIN"
ju 2
blo "61000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NDTKIN"
t "std_logic"
o 51
)
)
)
*293 (CptPort
uid 8630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,-375,62750,375"
)
tg (CPTG
uid 8632,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8633,0
va (VaSet
)
xt "57500,-500,61000,500"
st "NOE16R"
ju 2
blo "61000,300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NOE16R"
t "std_logic"
o 58
)
)
)
*294 (CptPort
uid 8634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8635,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,625,62750,1375"
)
tg (CPTG
uid 8636,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8637,0
va (VaSet
)
xt "57400,500,61000,1500"
st "NOE16W"
ju 2
blo "61000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NOE16W"
t "std_logic"
o 59
)
)
)
*295 (CptPort
uid 8638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8639,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,1625,62750,2375"
)
tg (CPTG
uid 8640,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8641,0
va (VaSet
)
xt "57500,1500,61000,2500"
st "NOE32R"
ju 2
blo "61000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NOE32R"
t "std_logic"
o 60
)
)
)
*296 (CptPort
uid 8642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,2625,62750,3375"
)
tg (CPTG
uid 8644,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8645,0
va (VaSet
)
xt "57400,2500,61000,3500"
st "NOE32W"
ju 2
blo "61000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NOE32W"
t "std_logic"
o 61
)
)
)
*297 (CptPort
uid 8646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8647,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,3625,62750,4375"
)
tg (CPTG
uid 8648,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8649,0
va (VaSet
)
xt "57500,3500,61000,4500"
st "NOE64R"
ju 2
blo "61000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NOE64R"
t "std_logic"
o 62
)
)
)
*298 (CptPort
uid 8650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8651,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,4625,62750,5375"
)
tg (CPTG
uid 8652,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8653,0
va (VaSet
)
xt "57800,4500,61000,5500"
st "NOEAD"
ju 2
blo "61000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NOEAD"
t "std_logic"
o 63
)
)
)
*299 (CptPort
uid 8654,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8655,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,5625,62750,6375"
)
tg (CPTG
uid 8656,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8657,0
va (VaSet
)
xt "57300,5500,61000,6500"
st "NOEDTK"
ju 2
blo "61000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NOEDTK"
t "std_logic"
o 64
)
)
)
*300 (CptPort
uid 8670,0
ps "OnEdgeStrategy"
shape (Diamond
uid 8671,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,8625,62750,9375"
)
tg (CPTG
uid 8672,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8673,0
va (VaSet
)
xt "56000,8500,61000,9500"
st "VAD : (31:1)"
ju 2
blo "61000,9300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "VAD"
t "std_logic_vector"
b "(31 downto 1)"
o 92
)
)
)
*301 (CptPort
uid 8674,0
ps "OnEdgeStrategy"
shape (Diamond
uid 8675,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,9625,62750,10375"
)
tg (CPTG
uid 8676,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8677,0
va (VaSet
)
xt "56000,9500,61000,10500"
st "VDB : (31:0)"
ju 2
blo "61000,10300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "VDB"
t "std_logic_vector"
b "(31 downto 0)"
o 93
)
)
)
*302 (CptPort
uid 8678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,8625,44000,9375"
)
tg (CPTG
uid 8680,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8681,0
va (VaSet
)
xt "45000,8500,48400,9500"
st "WRITEB"
blo "45000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "WRITEB"
t "std_logic"
o 34
)
)
)
*303 (CptPort
uid 8682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8683,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,12625,44000,13375"
)
tg (CPTG
uid 8684,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8685,0
va (VaSet
)
xt "45000,12500,48400,13500"
st "NPWON"
blo "45000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "NPWON"
t "std_logic"
o 23
)
)
)
*304 (CptPort
uid 8702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,13625,44000,14375"
)
tg (CPTG
uid 8704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8705,0
va (VaSet
)
xt "45000,13500,49000,14500"
st "SYSRESB"
blo "45000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "SYSRESB"
t "std_logic"
o 33
)
)
)
*305 (CptPort
uid 9316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9317,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,13625,62750,14375"
)
tg (CPTG
uid 9318,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9319,0
va (VaSet
)
xt "58100,13500,61000,14500"
st "F_SCK"
ju 2
blo "61000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "F_SCK"
t "std_logic"
o 40
)
)
)
*306 (CptPort
uid 9320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9321,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,14625,62750,15375"
)
tg (CPTG
uid 9322,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9323,0
va (VaSet
)
xt "59000,14500,61000,15500"
st "F_SI"
ju 2
blo "61000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "F_SI"
t "std_logic"
o 41
)
)
)
*307 (CptPort
uid 9324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,14625,44000,15375"
)
tg (CPTG
uid 9326,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9327,0
va (VaSet
)
xt "45000,14500,47400,15500"
st "F_SO"
blo "45000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "F_SO"
t "std_logic"
o 9
)
)
)
*308 (CptPort
uid 9328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,15625,62750,16375"
)
tg (CPTG
uid 9330,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9331,0
va (VaSet
)
xt "59000,15500,61000,16500"
st "FCS"
ju 2
blo "61000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "FCS"
t "std_logic"
o 39
)
)
)
*309 (CptPort
uid 10978,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10979,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,17625,62750,18375"
)
tg (CPTG
uid 10980,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10981,0
va (VaSet
)
xt "58700,17500,61000,18500"
st "SCL0"
ju 2
blo "61000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCL0"
t "std_logic"
o 76
)
)
)
*310 (CptPort
uid 10982,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10983,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,18625,62750,19375"
)
tg (CPTG
uid 10984,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10985,0
va (VaSet
)
xt "58700,18500,61000,19500"
st "SCL1"
ju 2
blo "61000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCL1"
t "std_logic"
o 77
)
)
)
*311 (CptPort
uid 10986,0
ps "OnEdgeStrategy"
shape (Diamond
uid 10987,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,19625,62750,20375"
)
tg (CPTG
uid 10988,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10989,0
va (VaSet
)
xt "58600,19500,61000,20500"
st "SDA0"
ju 2
blo "61000,20300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SDA0"
t "std_logic"
o 89
)
)
)
*312 (CptPort
uid 10990,0
ps "OnEdgeStrategy"
shape (Diamond
uid 10991,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,20625,62750,21375"
)
tg (CPTG
uid 10992,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10993,0
va (VaSet
)
xt "58600,20500,61000,21500"
st "SDA1"
ju 2
blo "61000,21300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SDA1"
t "std_logic"
o 90
)
)
)
*313 (CptPort
uid 11302,0
ps "OnEdgeStrategy"
shape (Diamond
uid 11303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,33625,62750,34375"
)
tg (CPTG
uid 11304,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11305,0
va (VaSet
)
xt "56700,33500,61000,34500"
st "LB : (31:0)"
ju 2
blo "61000,34300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "LB"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 85
)
)
)
*314 (CptPort
uid 11306,0
ps "OnEdgeStrategy"
shape (Diamond
uid 11307,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,34625,62750,35375"
)
tg (CPTG
uid 11308,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11309,0
va (VaSet
)
xt "55700,34500,61000,35500"
st "LBSP : (31:0)"
ju 2
blo "61000,35300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "LBSP"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 86
)
)
)
*315 (CptPort
uid 11310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15885,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,26625,62750,27375"
)
tg (CPTG
uid 11312,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11313,0
va (VaSet
)
xt "58100,26500,61000,27500"
st "NLBAS"
ju 2
blo "61000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NLBAS"
t "std_logic"
o 52
)
)
)
*316 (CptPort
uid 11314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15886,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,24625,62750,25375"
)
tg (CPTG
uid 11316,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11317,0
va (VaSet
)
xt "57500,24500,61000,25500"
st "NLBCLR"
ju 2
blo "61000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NLBCLR"
t "std_logic"
o 53
)
)
)
*317 (CptPort
uid 11318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,25625,62750,26375"
)
tg (CPTG
uid 11320,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11321,0
va (VaSet
)
xt "58000,25500,61000,26500"
st "NLBCS"
ju 2
blo "61000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NLBCS"
t "std_logic"
o 54
)
)
)
*318 (CptPort
uid 11322,0
ps "OnEdgeStrategy"
shape (Diamond
uid 16247,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,28625,62750,29375"
)
tg (CPTG
uid 11324,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11325,0
va (VaSet
)
xt "57200,28500,61000,29500"
st "NLBLAST"
ju 2
blo "61000,29300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "NLBLAST"
t "std_logic"
o 88
)
)
)
*319 (CptPort
uid 11326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15889,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,31625,62750,32375"
)
tg (CPTG
uid 11328,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11329,0
va (VaSet
)
xt "57000,31500,61000,32500"
st "NLBPCKE"
ju 2
blo "61000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "NLBPCKE"
t "std_logic"
o 20
)
)
)
*320 (CptPort
uid 11330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15890,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,32625,62750,33375"
)
tg (CPTG
uid 11332,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11333,0
va (VaSet
)
xt "56900,32500,61000,33500"
st "NLBPCKR"
ju 2
blo "61000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "NLBPCKR"
t "std_logic"
o 21
)
)
)
*321 (CptPort
uid 11334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,27625,62750,28375"
)
tg (CPTG
uid 11336,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11337,0
va (VaSet
)
xt "57900,27500,61000,28500"
st "NLBRD"
ju 2
blo "61000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NLBRD"
t "std_logic"
o 55
)
)
)
*322 (CptPort
uid 11338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15892,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,30625,62750,31375"
)
tg (CPTG
uid 11340,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11341,0
va (VaSet
)
xt "57400,30500,61000,31500"
st "NLBRDY"
ju 2
blo "61000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "NLBRDY"
t "std_logic"
o 22
)
)
)
*323 (CptPort
uid 11342,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,23625,62750,24375"
)
tg (CPTG
uid 11344,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11345,0
va (VaSet
)
xt "57500,23500,61000,24500"
st "NLBRES"
ju 2
blo "61000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NLBRES"
t "std_logic"
o 56
)
)
)
*324 (CptPort
uid 11346,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15894,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,29625,62750,30375"
)
tg (CPTG
uid 11348,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11349,0
va (VaSet
)
xt "57200,29500,61000,30500"
st "NLBWAIT"
ju 2
blo "61000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NLBWAIT"
t "std_logic"
o 57
)
)
)
*325 (CptPort
uid 11876,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11877,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,43625,62750,44375"
)
tg (CPTG
uid 11878,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11879,0
va (VaSet
)
xt "53900,43500,61000,44500"
st "DIR_CTTM : (7:0)"
ju 2
blo "61000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DIR_CTTM"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 38
)
)
)
*326 (CptPort
uid 11880,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11881,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,44625,62750,45375"
)
tg (CPTG
uid 11882,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11883,0
va (VaSet
)
xt "56900,44500,61000,45500"
st "PSM_RES"
ju 2
blo "61000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PSM_RES"
t "std_logic"
o 66
)
)
)
*327 (CptPort
uid 12613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12614,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,46625,62750,47375"
)
tg (CPTG
uid 12615,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12616,0
va (VaSet
)
xt "56500,46500,61000,47500"
st "SCLK_DAC"
ju 2
blo "61000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCLK_DAC"
t "std_logic"
o 78
)
)
)
*328 (CptPort
uid 12617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12618,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,47625,62750,48375"
)
tg (CPTG
uid 12619,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12620,0
va (VaSet
)
xt "56600,47500,61000,48500"
st "SDIN_DAC"
ju 2
blo "61000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SDIN_DAC"
t "std_logic"
o 80
)
)
)
*329 (CptPort
uid 12621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12622,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,48625,62750,49375"
)
tg (CPTG
uid 12623,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12624,0
va (VaSet
)
xt "55400,48500,61000,49500"
st "SYNC : (15:0)"
ju 2
blo "61000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNC"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 83
)
)
)
*330 (CptPort
uid 12977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12978,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,49625,62750,50375"
)
tg (CPTG
uid 12979,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12980,0
va (VaSet
)
xt "54300,49500,61000,50500"
st "NCYC_RELOAD"
ju 2
blo "61000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NCYC_RELOAD"
t "std_logic"
o 50
)
)
)
*331 (CptPort
uid 13605,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13606,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,50625,62750,51375"
)
tg (CPTG
uid 13607,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13608,0
va (VaSet
)
xt "54700,50500,61000,51500"
st "AE_PDL : (47:0)"
ju 2
blo "61000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AE_PDL"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 36
)
)
)
*332 (CptPort
uid 13609,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13610,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,51625,62750,52375"
)
tg (CPTG
uid 13611,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13612,0
va (VaSet
)
xt "57400,51500,61000,52500"
st "MD_PDL"
ju 2
blo "61000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MD_PDL"
t "std_logic"
o 48
)
)
)
*333 (CptPort
uid 13613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13614,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,52625,62750,53375"
)
tg (CPTG
uid 13615,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13616,0
va (VaSet
)
xt "55600,52500,61000,53500"
st "P_PDL : (7:1)"
ju 2
blo "61000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "P_PDL"
t "std_logic_vector"
b "(7 downto 1)"
o 67
)
)
)
*334 (CptPort
uid 13617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13618,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,53625,62750,54375"
)
tg (CPTG
uid 13619,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13620,0
va (VaSet
)
xt "56700,53500,61000,54500"
st "SCLK_PDL"
ju 2
blo "61000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCLK_PDL"
t "std_logic"
o 79
)
)
)
*335 (CptPort
uid 13621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13622,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,54625,62750,55375"
)
tg (CPTG
uid 13623,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13624,0
va (VaSet
)
xt "58000,54500,61000,55500"
st "SI_PDL"
ju 2
blo "61000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SI_PDL"
t "std_logic"
o 82
)
)
)
*336 (CptPort
uid 13625,0
ps "OnEdgeStrategy"
shape (Diamond
uid 13626,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,55625,62750,56375"
)
tg (CPTG
uid 13627,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13628,0
va (VaSet
)
xt "54700,55500,61000,56500"
st "SP_PDL : (47:0)"
ju 2
blo "61000,56300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SP_PDL"
t "std_logic_vector"
b "(47 downto 0)"
o 91
)
)
)
*337 (CptPort
uid 13975,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13976,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,56625,62750,57375"
)
tg (CPTG
uid 13977,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13978,0
va (VaSet
)
xt "57100,56500,61000,57500"
st "NSELCLK"
ju 2
blo "61000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "NSELCLK"
t "std_logic"
o 65
)
)
)
*338 (CptPort
uid 13979,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13980,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,57625,62750,58375"
)
tg (CPTG
uid 13981,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13982,0
va (VaSet
)
xt "57700,57500,61000,58500"
st "RSELA0"
ju 2
blo "61000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RSELA0"
t "std_logic"
o 68
)
)
)
*339 (CptPort
uid 13983,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13984,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,58625,62750,59375"
)
tg (CPTG
uid 13985,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13986,0
va (VaSet
)
xt "57700,58500,61000,59500"
st "RSELA1"
ju 2
blo "61000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RSELA1"
t "std_logic"
o 69
)
)
)
*340 (CptPort
uid 13987,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13988,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,59625,62750,60375"
)
tg (CPTG
uid 13989,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13990,0
va (VaSet
)
xt "57700,59500,61000,60500"
st "RSELB0"
ju 2
blo "61000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RSELB0"
t "std_logic"
o 70
)
)
)
*341 (CptPort
uid 13991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13992,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,60625,62750,61375"
)
tg (CPTG
uid 13993,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13994,0
va (VaSet
)
xt "57700,60500,61000,61500"
st "RSELB1"
ju 2
blo "61000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RSELB1"
t "std_logic"
o 71
)
)
)
*342 (CptPort
uid 13995,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13996,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,61625,62750,62375"
)
tg (CPTG
uid 13997,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13998,0
va (VaSet
)
xt "57600,61500,61000,62500"
st "RSELC0"
ju 2
blo "61000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RSELC0"
t "std_logic"
o 72
)
)
)
*343 (CptPort
uid 13999,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14000,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,62625,62750,63375"
)
tg (CPTG
uid 14001,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14002,0
va (VaSet
)
xt "57600,62500,61000,63500"
st "RSELC1"
ju 2
blo "61000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RSELC1"
t "std_logic"
o 73
)
)
)
*344 (CptPort
uid 14003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14004,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,63625,62750,64375"
)
tg (CPTG
uid 14005,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14006,0
va (VaSet
)
xt "57600,63500,61000,64500"
st "RSELD0"
ju 2
blo "61000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RSELD0"
t "std_logic"
o 74
)
)
)
*345 (CptPort
uid 14007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14008,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,64625,62750,65375"
)
tg (CPTG
uid 14009,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14010,0
va (VaSet
)
xt "57600,64500,61000,65500"
st "RSELD1"
ju 2
blo "61000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RSELD1"
t "std_logic"
o 75
)
)
)
*346 (CptPort
uid 14011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14012,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,65625,62750,66375"
)
tg (CPTG
uid 14013,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14014,0
va (VaSet
)
xt "57700,65500,61000,66500"
st "SELCLK"
ju 2
blo "61000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SELCLK"
t "std_logic"
o 81
)
)
)
*347 (CptPort
uid 14443,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14444,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,66625,62750,67375"
)
tg (CPTG
uid 14445,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14446,0
va (VaSet
)
xt "56100,66500,61000,67500"
st "TST : (15:0)"
ju 2
blo "61000,67300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TST"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 84
)
)
)
*348 (CptPort
uid 16600,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16601,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,23625,44000,24375"
)
tg (CPTG
uid 16602,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16603,0
va (VaSet
)
xt "45000,23500,46200,24500"
st "L0"
blo "45000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "L0"
t "std_logic"
o 13
)
)
)
*349 (CptPort
uid 16604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16605,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,24625,44000,25375"
)
tg (CPTG
uid 16606,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16607,0
va (VaSet
)
xt "45000,24500,46700,25500"
st "L1A"
blo "45000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "L1A"
t "std_logic"
o 14
)
)
)
*350 (CptPort
uid 16608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16609,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,25625,44000,26375"
)
tg (CPTG
uid 16610,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16611,0
va (VaSet
)
xt "45000,25500,46800,26500"
st "L1R"
blo "45000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "L1R"
t "std_logic"
o 15
)
)
)
*351 (CptPort
uid 16612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16613,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,26625,44000,27375"
)
tg (CPTG
uid 16614,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16615,0
va (VaSet
)
xt "45000,26500,46700,27500"
st "L2A"
blo "45000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "L2A"
t "std_logic"
o 16
)
)
)
*352 (CptPort
uid 16616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16617,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,27625,44000,28375"
)
tg (CPTG
uid 16618,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16619,0
va (VaSet
)
xt "45000,27500,46800,28500"
st "L2R"
blo "45000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "L2R"
t "std_logic"
o 17
)
)
)
*353 (CptPort
uid 16620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16621,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,28625,44000,29375"
)
tg (CPTG
uid 16622,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16623,0
va (VaSet
)
xt "45000,28500,46900,29500"
st "LOS"
blo "45000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "LOS"
t "std_logic"
o 19
)
)
)
*354 (CptPort
uid 16624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16625,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,67625,62750,68375"
)
tg (CPTG
uid 16626,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16627,0
va (VaSet
)
xt "56500,67500,61000,68500"
st "LTM_BUSY"
ju 2
blo "61000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LTM_BUSY"
t "std_logic"
o 46
)
)
)
*355 (CptPort
uid 16628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16629,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,68625,62750,69375"
)
tg (CPTG
uid 16630,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16631,0
va (VaSet
)
xt "56300,68500,61000,69500"
st "LTM_DRDY"
ju 2
blo "61000,69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LTM_DRDY"
t "std_logic"
o 47
)
)
)
*356 (CptPort
uid 16982,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16983,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,38625,44000,39375"
)
tg (CPTG
uid 16984,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16985,0
va (VaSet
)
xt "45000,38500,48000,39500"
st "ALICLK"
blo "45000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "ALICLK"
t "std_logic"
o 1
)
)
)
*357 (CptPort
uid 16986,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16987,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,39625,44000,40375"
)
tg (CPTG
uid 16988,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16989,0
va (VaSet
)
xt "45000,39500,47300,40500"
st "LCLK"
blo "45000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "LCLK"
t "std_logic"
o 18
)
)
)
*358 (CptPort
uid 17430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17431,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,29625,44000,30375"
)
tg (CPTG
uid 17432,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17433,0
va (VaSet
)
xt "45000,29500,48700,30500"
st "BNCRES"
blo "45000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "BNCRES"
t "std_logic"
o 5
)
)
)
*359 (CptPort
uid 17434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17435,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,30625,44000,31375"
)
tg (CPTG
uid 17436,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17437,0
va (VaSet
)
xt "45000,30500,48000,31500"
st "EVRES"
blo "45000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "EVRES"
t "std_logic"
o 8
)
)
)
*360 (CptPort
uid 19488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19489,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,40625,44000,41375"
)
tg (CPTG
uid 19490,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19491,0
va (VaSet
)
xt "45000,40500,48800,41500"
st "SPULSE0"
blo "45000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "SPULSE0"
t "std_logic"
o 30
)
)
)
*361 (CptPort
uid 19492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19493,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,41625,44000,42375"
)
tg (CPTG
uid 19494,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19495,0
va (VaSet
)
xt "45000,41500,48800,42500"
st "SPULSE1"
blo "45000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "SPULSE1"
t "std_logic"
o 31
)
)
)
*362 (CptPort
uid 19496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19497,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,42625,44000,43375"
)
tg (CPTG
uid 19498,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19499,0
va (VaSet
)
xt "45000,42500,48800,43500"
st "SPULSE2"
blo "45000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "SPULSE2"
t "std_logic"
o 32
)
)
)
*363 (CptPort
uid 20465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,52625,44000,53375"
)
tg (CPTG
uid 20467,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20468,0
va (VaSet
)
xt "45000,52500,48900,53500"
st "PSM_SP0"
blo "45000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "PSM_SP0"
t "std_logic"
o 24
suid 2088,0
)
)
)
*364 (CptPort
uid 20469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,53625,44000,54375"
)
tg (CPTG
uid 20471,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20472,0
va (VaSet
)
xt "45000,53500,48900,54500"
st "PSM_SP1"
blo "45000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "PSM_SP1"
t "std_logic"
o 25
suid 2089,0
)
)
)
*365 (CptPort
uid 20473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,54625,44000,55375"
)
tg (CPTG
uid 20475,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20476,0
va (VaSet
)
xt "45000,54500,48900,55500"
st "PSM_SP2"
blo "45000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "PSM_SP2"
t "std_logic"
o 26
suid 2090,0
)
)
)
*366 (CptPort
uid 20477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,55625,44000,56375"
)
tg (CPTG
uid 20479,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20480,0
va (VaSet
)
xt "45000,55500,48900,56500"
st "PSM_SP3"
blo "45000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "PSM_SP3"
t "std_logic"
o 27
suid 2091,0
)
)
)
*367 (CptPort
uid 20481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20482,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,56625,44000,57375"
)
tg (CPTG
uid 20483,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20484,0
va (VaSet
)
xt "45000,56500,48900,57500"
st "PSM_SP4"
blo "45000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "PSM_SP4"
t "std_logic"
o 28
suid 2092,0
)
)
)
*368 (CptPort
uid 20485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,57625,44000,58375"
)
tg (CPTG
uid 20487,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20488,0
va (VaSet
)
xt "45000,57500,48900,58500"
st "PSM_SP5"
blo "45000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "PSM_SP5"
t "std_logic"
o 29
suid 2093,0
)
)
)
*369 (CptPort
uid 23930,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,69625,62750,70375"
)
tg (CPTG
uid 23932,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23933,0
va (VaSet
)
xt "57200,69500,61000,70500"
st "APACLK0"
ju 2
blo "61000,70300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "APACLK0"
t "std_logic"
o 37
suid 2094,0
)
)
)
]
shape (Rectangle
uid 8732,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "44000,-11000,62000,72000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 8733,0
optionalChildren [
*370 (Text
uid 8730,0
va (VaSet
font "Arial,8,1"
)
xt "51400,1000,54000,2000"
st "struct"
blo "51400,1800"
tm "SaCptArchNameMgr"
)
]
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*371 (Text
uid 8734,0
va (VaSet
font "Arial,8,1"
)
xt "51400,-2000,56000,-1000"
st "vx1392_lib"
blo "51400,-1200"
tm "BdLibraryNameMgr"
)
*372 (Text
uid 8735,0
va (VaSet
font "Arial,8,1"
)
xt "51400,-1000,55100,0"
st "v1392ltm"
blo "51400,-200"
tm "CptNameMgr"
)
*373 (Text
uid 8736,0
va (VaSet
font "Arial,8,1"
)
xt "51400,0,52400,1000"
st "I1"
blo "51400,800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8737,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8738,0
text (MLText
uid 8739,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "29000,-17000,29000,-17000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archName "struct"
archType 2
archFileType "BLOCK_DIAGRAM"
)
*374 (Net
uid 9332,0
decl (Decl
n "F_SCK"
t "std_logic"
o 76
suid 62,0
)
declText (MLText
uid 9333,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-109600,137000,-108800"
st "SIGNAL F_SCK        : std_logic"
)
)
*375 (Net
uid 9340,0
decl (Decl
n "F_SI"
t "std_logic"
o 77
suid 63,0
)
declText (MLText
uid 9341,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-108800,137000,-108000"
st "SIGNAL F_SI         : std_logic"
)
)
*376 (Net
uid 9348,0
decl (Decl
n "FCS"
t "std_logic"
o 78
suid 64,0
)
declText (MLText
uid 9349,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-110400,137000,-109600"
st "SIGNAL FCS          : std_logic"
)
)
*377 (Net
uid 9356,0
decl (Decl
n "F_SO"
t "std_logic"
o 78
suid 65,0
)
declText (MLText
uid 9357,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-108000,137000,-107200"
st "SIGNAL F_SO         : std_logic"
)
)
*378 (Net
uid 10994,0
decl (Decl
n "SCL0"
t "std_logic"
o 79
suid 66,0
)
declText (MLText
uid 10995,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-61600,137000,-60800"
st "SIGNAL SCL0         : std_logic"
)
)
*379 (Net
uid 11002,0
decl (Decl
n "SCL1"
t "std_logic"
o 80
suid 67,0
)
declText (MLText
uid 11003,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-60800,137000,-60000"
st "SIGNAL SCL1         : std_logic"
)
)
*380 (Net
uid 11010,0
decl (Decl
n "SDA0"
t "std_logic"
o 81
suid 68,0
)
declText (MLText
uid 11011,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-58400,137000,-57600"
st "SIGNAL SDA0         : std_logic"
)
)
*381 (Net
uid 11018,0
decl (Decl
n "SDA1"
t "std_logic"
o 82
suid 69,0
)
declText (MLText
uid 11019,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-57600,137000,-56800"
st "SIGNAL SDA1         : std_logic"
)
)
*382 (Net
uid 11374,0
decl (Decl
n "nLBLAST"
t "std_logic"
o 86
suid 70,0
)
declText (MLText
uid 11375,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-34400,137000,-33600"
st "SIGNAL nLBLAST      : std_logic"
)
)
*383 (Net
uid 11406,0
decl (Decl
n "LB"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 90
suid 71,0
)
declText (MLText
uid 11407,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-92800,147500,-92000"
st "SIGNAL LB           : std_logic_vector(31 DOWNTO 0)"
)
)
*384 (Net
uid 11414,0
decl (Decl
n "LBSP"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 91
suid 72,0
)
declText (MLText
uid 11415,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-92000,147500,-91200"
st "SIGNAL LBSP         : std_logic_vector(31 DOWNTO 0)"
)
)
*385 (Net
uid 11422,0
decl (Decl
n "nLBPCKE"
t "std_logic"
o 92
suid 73,0
)
declText (MLText
uid 11423,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-33600,137000,-32800"
st "SIGNAL nLBPCKE      : std_logic"
)
)
*386 (Net
uid 11430,0
decl (Decl
n "nLBPCKR"
t "std_logic"
o 93
suid 74,0
)
declText (MLText
uid 11431,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-32800,137000,-32000"
st "SIGNAL nLBPCKR      : std_logic"
)
)
*387 (Net
uid 11438,0
decl (Decl
n "nLBRDY"
t "std_logic"
o 94
suid 75,0
)
declText (MLText
uid 11439,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-31200,137000,-30400"
st "SIGNAL nLBRDY       : std_logic"
)
)
*388 (Net
uid 11888,0
decl (Decl
n "DIR_CTTM"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 95
suid 76,0
)
declText (MLText
uid 11889,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-116800,147000,-116000"
st "SIGNAL DIR_CTTM     : std_logic_vector(7 DOWNTO 0)"
)
)
*389 (Net
uid 11896,0
decl (Decl
n "PSM_RES"
t "std_logic"
o 96
suid 77,0
)
declText (MLText
uid 11897,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-75200,137000,-74400"
st "SIGNAL PSM_RES      : std_logic"
)
)
*390 (Net
uid 12625,0
decl (Decl
n "SCLK_DAC"
t "std_logic"
o 94
suid 79,0
)
declText (MLText
uid 12626,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-60000,137000,-59200"
st "SIGNAL SCLK_DAC     : std_logic"
)
)
*391 (Net
uid 12633,0
decl (Decl
n "SDIN_DAC"
t "std_logic"
o 95
suid 80,0
)
declText (MLText
uid 12634,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-56800,137000,-56000"
st "SIGNAL SDIN_DAC     : std_logic"
)
)
*392 (Net
uid 12649,0
decl (Decl
n "SYNC"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 96
suid 81,0
)
declText (MLText
uid 12650,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-45600,147500,-44800"
st "SIGNAL SYNC         : std_logic_vector(15 DOWNTO 0)"
)
)
*393 (Net
uid 12981,0
decl (Decl
n "NCYC_RELOAD"
t "std_logic"
o 97
suid 82,0
)
declText (MLText
uid 12982,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-84800,137000,-84000"
st "SIGNAL NCYC_RELOAD  : std_logic"
)
)
*394 (Net
uid 13629,0
decl (Decl
n "AE_PDL"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 69
suid 83,0
)
declText (MLText
uid 13630,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-130400,147500,-129600"
st "SIGNAL AE_PDL       : std_logic_vector(47 DOWNTO 0)"
)
)
*395 (Net
uid 13631,0
decl (Decl
n "MD_PDL"
t "std_logic"
o 70
suid 84,0
)
declText (MLText
uid 13632,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-86400,137000,-85600"
st "SIGNAL MD_PDL       : std_logic"
)
)
*396 (Net
uid 13633,0
decl (Decl
n "P_PDL"
t "std_logic_vector"
b "(7 DOWNTO 1)"
o 71
suid 85,0
)
declText (MLText
uid 13634,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-68800,147000,-68000"
st "SIGNAL P_PDL        : std_logic_vector(7 DOWNTO 1)"
)
)
*397 (Net
uid 13635,0
decl (Decl
n "SC_PDL"
t "std_logic"
o 72
suid 86,0
)
declText (MLText
uid 13636,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-59200,137000,-58400"
st "SIGNAL SC_PDL       : std_logic"
)
)
*398 (Net
uid 13637,0
decl (Decl
n "SI_PDL"
t "std_logic"
o 73
suid 87,0
)
declText (MLText
uid 13638,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-55200,137000,-54400"
st "SIGNAL SI_PDL       : std_logic"
)
)
*399 (Net
uid 13639,0
decl (Decl
n "SP_PDL"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 74
suid 88,0
)
declText (MLText
uid 13640,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-46400,147500,-45600"
st "SIGNAL SP_PDL       : std_logic_vector(47 DOWNTO 0)"
)
)
*400 (Net
uid 14015,0
decl (Decl
n "NSELCLK"
t "std_logic"
o 98
suid 89,0
)
declText (MLText
uid 14016,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-76800,137000,-76000"
st "SIGNAL NSELCLK      : std_logic"
)
)
*401 (Net
uid 14023,0
decl (Decl
n "RSELA0"
t "std_logic"
o 99
suid 90,0
)
declText (MLText
uid 14024,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-68000,137000,-67200"
st "SIGNAL RSELA0       : std_logic"
)
)
*402 (Net
uid 14031,0
decl (Decl
n "RSELA1"
t "std_logic"
o 100
suid 91,0
)
declText (MLText
uid 14032,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-67200,137000,-66400"
st "SIGNAL RSELA1       : std_logic"
)
)
*403 (Net
uid 14039,0
decl (Decl
n "RSELB0"
t "std_logic"
o 101
suid 92,0
)
declText (MLText
uid 14040,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-66400,137000,-65600"
st "SIGNAL RSELB0       : std_logic"
)
)
*404 (Net
uid 14047,0
decl (Decl
n "RSELB1"
t "std_logic"
o 102
suid 93,0
)
declText (MLText
uid 14048,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-65600,137000,-64800"
st "SIGNAL RSELB1       : std_logic"
)
)
*405 (Net
uid 14055,0
decl (Decl
n "RSELC0"
t "std_logic"
o 103
suid 94,0
)
declText (MLText
uid 14056,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-64800,137000,-64000"
st "SIGNAL RSELC0       : std_logic"
)
)
*406 (Net
uid 14063,0
decl (Decl
n "RSELC1"
t "std_logic"
o 104
suid 95,0
)
declText (MLText
uid 14064,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-64000,137000,-63200"
st "SIGNAL RSELC1       : std_logic"
)
)
*407 (Net
uid 14071,0
decl (Decl
n "RSELD0"
t "std_logic"
o 105
suid 96,0
)
declText (MLText
uid 14072,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-63200,137000,-62400"
st "SIGNAL RSELD0       : std_logic"
)
)
*408 (Net
uid 14079,0
decl (Decl
n "RSELD1"
t "std_logic"
o 106
suid 97,0
)
declText (MLText
uid 14080,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-62400,137000,-61600"
st "SIGNAL RSELD1       : std_logic"
)
)
*409 (Net
uid 14087,0
decl (Decl
n "SELCLK"
t "std_logic"
o 107
suid 98,0
)
declText (MLText
uid 14088,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-56000,137000,-55200"
st "SIGNAL SELCLK       : std_logic"
)
)
*410 (Net
uid 14447,0
decl (Decl
n "TST"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 105
suid 99,0
)
declText (MLText
uid 14448,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-42400,147500,-41600"
st "SIGNAL TST          : std_logic_vector(15 DOWNTO 0)"
)
)
*411 (MWC
uid 15505,0
optionalChildren [
*412 (CptPort
uid 15514,0
optionalChildren [
*413 (Line
uid 15519,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "85000,-21000,86000,-21000"
pts [
"86000,-21000"
"85000,-21000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 15515,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "86000,-21375,86750,-20625"
)
tg (CPTG
uid 15516,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15517,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "87200,-21500,89000,-20500"
st "dout"
ju 2
blo "89000,-20700"
)
s (Text
uid 15518,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "89000,-20500,89000,-20500"
ju 2
blo "89000,-20500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 12
)
)
)
*414 (Grouping
uid 15520,0
optionalChildren [
*415 (CommentGraphic
uid 15522,0
shape (PolyLine2D
pts [
"85000,-21000"
"83000,-21000"
]
uid 15523,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "83000,-21000,85000,-21000"
)
oxt "6000,7000,8000,7000"
)
*416 (CommentGraphic
uid 15524,0
shape (PolyLine2D
pts [
"83000,-22000"
"83000,-20000"
]
uid 15525,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "0,0,50000"
lineWidth 2
)
xt "83000,-22000,83000,-20000"
)
oxt "6000,6000,6000,8000"
)
]
shape (GroupingShape
uid 15521,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "83000,-22000,85000,-20000"
)
oxt "6000,6000,8000,8000"
)
]
shape (Rectangle
uid 15506,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "83000,-22000,86000,-20000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,8000"
ttg (MlTextGroup
uid 15507,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*417 (Text
uid 15508,0
va (VaSet
font "arial,8,0"
)
xt "83350,-20900,88150,-19900"
st "moduleware"
blo "83350,-20100"
)
*418 (Text
uid 15509,0
va (VaSet
font "arial,8,0"
)
xt "83350,-19900,86150,-18900"
st "ppullup"
blo "83350,-19100"
)
*419 (Text
uid 15510,0
va (VaSet
font "arial,8,0"
)
xt "83350,-18900,84750,-17900"
st "I12"
blo "83350,-18100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15511,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15512,0
text (MLText
uid 15513,0
va (VaSet
font "arial,8,0"
)
xt "77000,-28000,77000,-28000"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*420 (Property
pclass "param"
pname "strength1_type"
pvalue "4"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*421 (Net
uid 17008,0
decl (Decl
n "LOS"
t "std_logic"
o 106
suid 100,0
)
declText (MLText
uid 17009,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-90400,137000,-89600"
st "SIGNAL LOS          : std_logic"
)
)
*422 (Net
uid 17016,0
decl (Decl
n "L0"
t "std_logic"
o 107
suid 101,0
)
declText (MLText
uid 17017,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-96800,137000,-96000"
st "SIGNAL L0           : std_logic"
)
)
*423 (Net
uid 17024,0
decl (Decl
n "L1A"
t "std_logic"
o 108
suid 102,0
)
declText (MLText
uid 17025,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-96000,137000,-95200"
st "SIGNAL L1A          : std_logic"
)
)
*424 (Net
uid 17032,0
decl (Decl
n "L1R"
t "std_logic"
o 109
suid 103,0
)
declText (MLText
uid 17033,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-95200,137000,-94400"
st "SIGNAL L1R          : std_logic"
)
)
*425 (Net
uid 17040,0
decl (Decl
n "L2A"
t "std_logic"
o 110
suid 104,0
)
declText (MLText
uid 17041,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-94400,137000,-93600"
st "SIGNAL L2A          : std_logic"
)
)
*426 (Net
uid 17048,0
decl (Decl
n "L2R"
t "std_logic"
o 111
suid 105,0
)
declText (MLText
uid 17049,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-93600,137000,-92800"
st "SIGNAL L2R          : std_logic"
)
)
*427 (Net
uid 17056,0
decl (Decl
n "LTM_BUSY"
t "std_logic"
o 112
suid 106,0
)
declText (MLText
uid 17057,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-89600,137000,-88800"
st "SIGNAL LTM_BUSY     : std_logic"
)
)
*428 (Net
uid 17064,0
decl (Decl
n "LTM_DRDY"
t "std_logic"
o 113
suid 107,0
)
declText (MLText
uid 17065,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-88800,137000,-88000"
st "SIGNAL LTM_DRDY     : std_logic"
)
)
*429 (Net
uid 17438,0
decl (Decl
n "BNCRES"
t "std_logic"
o 114
suid 108,0
)
declText (MLText
uid 17439,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-120000,137000,-119200"
st "SIGNAL BNCRES       : std_logic"
)
)
*430 (Net
uid 17446,0
decl (Decl
n "EVRES"
t "std_logic"
o 115
suid 109,0
)
declText (MLText
uid 17447,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-111200,137000,-110400"
st "SIGNAL EVRES        : std_logic"
)
)
*431 (SaComponent
uid 18665,0
optionalChildren [
*432 (CptPort
uid 18540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18541,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,13625,98750,14375"
)
tg (CPTG
uid 18542,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18543,0
va (VaSet
)
xt "92400,13500,97000,14500"
st "CLK_CTTM"
ju 2
blo "97000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK_CTTM"
t "std_logic"
o 11
)
)
)
*433 (CptPort
uid 18544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18545,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,4625,80000,5375"
)
tg (CPTG
uid 18546,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18547,0
va (VaSet
)
xt "81000,4500,84500,5500"
st "CONFIG"
blo "81000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CONFIG"
t "std_logic"
o 12
)
)
)
*434 (CptPort
uid 18548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18549,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,14625,98750,15375"
)
tg (CPTG
uid 18550,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18551,0
va (VaSet
)
xt "90300,14500,97000,15500"
st "D_CTTM : (23:0)"
ju 2
blo "97000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "D_CTTM"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 13
)
)
)
*435 (CptPort
uid 18552,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18553,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,5625,80000,6375"
)
tg (CPTG
uid 18554,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18555,0
va (VaSet
)
xt "81000,5500,86600,6500"
st "DPCLK : (7:0)"
blo "81000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "DPCLK"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
)
)
)
*436 (CptPort
uid 18556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18557,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,8625,80000,9375"
)
tg (CPTG
uid 18558,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18559,0
va (VaSet
)
xt "81000,8500,83900,9500"
st "F_SCK"
blo "81000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "F_SCK"
t "std_logic"
o 15
)
)
)
*437 (CptPort
uid 18560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18561,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,9625,80000,10375"
)
tg (CPTG
uid 18562,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18563,0
va (VaSet
)
xt "81000,9500,83000,10500"
st "F_SI"
blo "81000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "F_SI"
t "std_logic"
o 16
)
)
)
*438 (CptPort
uid 18564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18565,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,11625,80000,12375"
)
tg (CPTG
uid 18566,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18567,0
va (VaSet
)
xt "81000,11500,83400,12500"
st "F_SO"
blo "81000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "F_SO"
t "std_logic"
o 2
)
)
)
*439 (CptPort
uid 18568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18569,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,10625,80000,11375"
)
tg (CPTG
uid 18570,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18571,0
va (VaSet
)
xt "81000,10500,83000,11500"
st "FCS"
blo "81000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "FCS"
t "std_logic"
o 14
)
)
)
*440 (CptPort
uid 18572,0
ps "OnEdgeStrategy"
shape (Diamond
uid 18573,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,33625,80000,34375"
)
tg (CPTG
uid 18574,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18575,0
va (VaSet
)
xt "81000,33500,85300,34500"
st "LB : (31:0)"
blo "81000,34300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "LB"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 28
)
)
)
*441 (CptPort
uid 18576,0
ps "OnEdgeStrategy"
shape (Diamond
uid 18577,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,34625,80000,35375"
)
tg (CPTG
uid 18578,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18579,0
va (VaSet
)
xt "81000,34500,86300,35500"
st "LBSP : (31:0)"
blo "81000,35300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "LBSP"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 29
)
)
)
*442 (CptPort
uid 18580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18581,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,23625,98750,24375"
)
tg (CPTG
uid 18582,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18583,0
va (VaSet
)
xt "93300,23500,97000,24500"
st "nCSRAM"
ju 2
blo "97000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "nCSRAM"
t "std_logic"
o 22
)
)
)
*443 (CptPort
uid 18584,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18585,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,26625,80000,27375"
)
tg (CPTG
uid 18586,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18587,0
va (VaSet
)
xt "81000,26500,83700,27500"
st "nLBAS"
blo "81000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "nLBAS"
t "std_logic"
o 5
)
)
)
*444 (CptPort
uid 18588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18589,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,24625,80000,25375"
)
tg (CPTG
uid 18590,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18591,0
va (VaSet
)
xt "81000,24500,84300,25500"
st "nLBCLR"
blo "81000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "nLBCLR"
t "std_logic"
o 6
)
)
)
*445 (CptPort
uid 18592,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18593,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,25625,80000,26375"
)
tg (CPTG
uid 18594,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18595,0
va (VaSet
)
xt "81000,25500,83800,26500"
st "nLBCS"
blo "81000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "nLBCS"
t "std_logic"
o 7
)
)
)
*446 (CptPort
uid 18596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19161,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,28625,80000,29375"
)
tg (CPTG
uid 18598,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18599,0
va (VaSet
)
xt "81000,28500,84600,29500"
st "nLBLAST"
blo "81000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "nLBLAST"
t "std_logic"
o 31
)
)
)
*447 (CptPort
uid 18600,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18601,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,31625,80000,32375"
)
tg (CPTG
uid 18602,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18603,0
va (VaSet
)
xt "81000,31500,84800,32500"
st "nLBPCKE"
blo "81000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "nLBPCKE"
t "std_logic"
o 23
)
)
)
*448 (CptPort
uid 18604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18605,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,32625,80000,33375"
)
tg (CPTG
uid 18606,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18607,0
va (VaSet
)
xt "81000,32500,84900,33500"
st "nLBPCKR"
blo "81000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "nLBPCKR"
t "std_logic"
o 24
)
)
)
*449 (CptPort
uid 18608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18609,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,27625,80000,28375"
)
tg (CPTG
uid 18610,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18611,0
va (VaSet
)
xt "81000,27500,83900,28500"
st "nLBRD"
blo "81000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "nLBRD"
t "std_logic"
o 8
)
)
)
*450 (CptPort
uid 18612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18613,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,23625,80000,24375"
)
tg (CPTG
uid 18614,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18615,0
va (VaSet
)
xt "81000,23500,84300,24500"
st "nLBRES"
blo "81000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "nLBRES"
t "std_logic"
o 9
)
)
)
*451 (CptPort
uid 18616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18617,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,29625,80000,30375"
)
tg (CPTG
uid 18618,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18619,0
va (VaSet
)
xt "81000,29500,84600,30500"
st "nLBWAIT"
blo "81000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "nLBWAIT"
t "std_logic"
o 10
)
)
)
*452 (CptPort
uid 18620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18621,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,24625,98750,25375"
)
tg (CPTG
uid 18622,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18623,0
va (VaSet
)
xt "93300,24500,97000,25500"
st "nOERAM"
ju 2
blo "97000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "nOERAM"
t "std_logic"
o 26
)
)
)
*453 (CptPort
uid 18624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18625,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,25625,98750,26375"
)
tg (CPTG
uid 18626,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18627,0
va (VaSet
)
xt "93100,25500,97000,26500"
st "nWRRAM"
ju 2
blo "97000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "nWRRAM"
t "std_logic"
o 27
)
)
)
*454 (CptPort
uid 18628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18629,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,13625,80000,14375"
)
tg (CPTG
uid 18630,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18631,0
va (VaSet
)
xt "81000,13500,87500,14500"
st "OR_DEL : (47:0)"
blo "81000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "OR_DEL"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 3
)
)
)
*455 (CptPort
uid 18632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18633,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,26625,98750,27375"
)
tg (CPTG
uid 18634,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18635,0
va (VaSet
)
xt "90700,26500,97000,27500"
st "RAMAD : (17:0)"
ju 2
blo "97000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RAMAD"
t "std_logic_vector"
b "(17 DOWNTO 0)"
o 17
)
)
)
*456 (CptPort
uid 18636,0
ps "OnEdgeStrategy"
shape (Diamond
uid 18637,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,27625,98750,28375"
)
tg (CPTG
uid 18638,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18639,0
va (VaSet
)
xt "90700,27500,97000,28500"
st "RAMDT : (47:0)"
ju 2
blo "97000,28300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "RAMDT"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 30
)
)
)
*457 (CptPort
uid 18640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18641,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,6625,80000,7375"
)
tg (CPTG
uid 18642,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18643,0
va (VaSet
)
xt "81000,6500,83400,7500"
st "SCLK"
blo "81000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "SCLK"
t "std_logic"
o 4
)
)
)
*458 (CptPort
uid 18644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18645,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,15625,98750,16375"
)
tg (CPTG
uid 18646,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18647,0
va (VaSet
)
xt "90300,15500,97000,16500"
st "SP_CTTM : (6:0)"
ju 2
blo "97000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SP_CTTM"
t "std_logic_vector"
b "( 6 DOWNTO 0)"
o 18
)
)
)
*459 (CptPort
uid 18648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18649,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,16625,98750,17375"
)
tg (CPTG
uid 18650,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18651,0
va (VaSet
)
xt "92300,16500,97000,17500"
st "TRD : (7:0)"
ju 2
blo "97000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TRD"
t "std_logic_vector"
b "( 7 DOWNTO 0)"
o 19
)
)
)
*460 (CptPort
uid 18652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18653,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,17625,98750,18375"
)
tg (CPTG
uid 18654,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18655,0
va (VaSet
)
xt "91800,17500,97000,18500"
st "TRM : (23:0)"
ju 2
blo "97000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TRM"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 20
)
)
)
*461 (CptPort
uid 18656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18657,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,34625,98750,35375"
)
tg (CPTG
uid 18658,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18659,0
va (VaSet
)
xt "92500,34500,97000,35500"
st "TST : (7:0)"
ju 2
blo "97000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TST"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 21
)
)
)
*462 (CptPort
uid 18660,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18661,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,30625,80000,31375"
)
tg (CPTG
uid 18662,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18663,0
va (VaSet
)
xt "81000,30500,84400,31500"
st "nLBRDY"
blo "81000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "nLBRDY"
t "std_logic"
o 25
)
)
)
*463 (CptPort
uid 19850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,35625,98750,36375"
)
tg (CPTG
uid 19852,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19853,0
va (VaSet
)
xt "89600,35500,97000,36500"
st "LTM_LOCAL_TRG"
ju 2
blo "97000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LTM_LOCAL_TRG"
t "std_logic"
o 32
)
)
)
*464 (CptPort
uid 19854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19855,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79250,35625,80000,36375"
)
tg (CPTG
uid 19856,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19857,0
va (VaSet
)
xt "81000,35500,87900,36500"
st "PULSE_TOGGLE"
blo "81000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "PULSE_TOGGLE"
t "std_logic"
o 32
)
)
)
]
shape (Rectangle
uid 18666,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "80000,4000,98000,37000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 18667,0
optionalChildren [
*465 (Text
uid 18664,0
va (VaSet
font "Arial,8,1"
)
xt "87400,11000,90000,12000"
st "struct"
blo "87400,11800"
tm "SaCptArchNameMgr"
)
]
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*466 (Text
uid 18668,0
va (VaSet
font "Arial,8,1"
)
xt "87400,8000,92400,9000"
st "vx1392_trig"
blo "87400,8800"
tm "BdLibraryNameMgr"
)
*467 (Text
uid 18669,0
va (VaSet
font "Arial,8,1"
)
xt "87400,9000,92400,10000"
st "trigger_top"
blo "87400,9800"
tm "CptNameMgr"
)
*468 (Text
uid 18670,0
va (VaSet
font "Arial,8,1"
)
xt "87400,10000,88800,11000"
st "I17"
blo "87400,10800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18671,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18672,0
text (MLText
uid 18673,0
va (VaSet
font "Courier New,8,0"
)
xt "65000,11000,65000,11000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archName "struct"
archType 2
archFileType "BLOCK_DIAGRAM"
)
*469 (Net
uid 18686,0
decl (Decl
n "nLBWAIT"
t "std_logic"
o 110
suid 110,0
)
declText (MLText
uid 18687,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-29600,137000,-28800"
st "SIGNAL nLBWAIT      : std_logic"
)
)
*470 (Net
uid 18692,0
decl (Decl
n "nLBRD"
t "std_logic"
o 111
suid 111,0
)
declText (MLText
uid 18693,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-32000,137000,-31200"
st "SIGNAL nLBRD        : std_logic"
)
)
*471 (Net
uid 18698,0
decl (Decl
n "nLBAS"
t "std_logic"
o 112
suid 112,0
)
declText (MLText
uid 18699,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-36800,137000,-36000"
st "SIGNAL nLBAS        : std_logic"
)
)
*472 (Net
uid 18704,0
decl (Decl
n "nLBCS"
t "std_logic"
o 113
suid 113,0
)
declText (MLText
uid 18705,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-35200,137000,-34400"
st "SIGNAL nLBCS        : std_logic"
)
)
*473 (Net
uid 18724,0
decl (Decl
n "nLBCLR"
t "std_logic"
o 114
suid 114,0
)
declText (MLText
uid 18725,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-36000,137000,-35200"
st "SIGNAL nLBCLR       : std_logic"
)
)
*474 (Net
uid 18730,0
decl (Decl
n "nLBRES"
t "std_logic"
o 115
suid 115,0
)
declText (MLText
uid 18731,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-30400,137000,-29600"
st "SIGNAL nLBRES       : std_logic"
)
)
*475 (Net
uid 18758,0
decl (Decl
n "DPCLK"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 116
suid 116,0
)
declText (MLText
uid 18759,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-116000,147000,-115200"
st "SIGNAL DPCLK        : std_logic_vector(7 DOWNTO 0)"
)
)
*476 (Net
uid 18774,0
decl (Decl
n "OR_DEL"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 117
suid 117,0
)
declText (MLText
uid 18775,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-76000,147500,-75200"
st "SIGNAL OR_DEL       : std_logic_vector(47 DOWNTO 0)"
)
)
*477 (MWC
uid 18807,0
optionalChildren [
*478 (CptPort
uid 18790,0
optionalChildren [
*479 (Line
uid 18794,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "79000,-4000,80000,-4000"
pts [
"79000,-4000"
"80000,-4000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 18791,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "78250,-4375,79000,-3625"
)
tg (CPTG
uid 18792,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18793,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "76000,-4500,77400,-3500"
st "din"
blo "76000,-3700"
)
s (Text
uid 18816,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "76000,-3500,76000,-3500"
blo "76000,-3500"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 47
)
)
)
*480 (CptPort
uid 18795,0
optionalChildren [
*481 (Line
uid 18799,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "83000,-4000,84000,-4000"
pts [
"84000,-4000"
"83000,-4000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 18796,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "84000,-4375,84750,-3625"
)
tg (CPTG
uid 18797,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18798,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "85200,-4500,87000,-3500"
st "dout"
ju 2
blo "87000,-3700"
)
s (Text
uid 18817,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "87000,-3500,87000,-3500"
ju 2
blo "87000,-3500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 116
)
)
)
*482 (Grouping
uid 18800,0
optionalChildren [
*483 (CommentGraphic
uid 18802,0
shape (CustomPolygon
pts [
"80000,-6000"
"83000,-4000"
"80000,-2000"
"80000,-6000"
]
uid 18803,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "80000,-6000,83000,-2000"
)
oxt "7000,6000,10000,10000"
)
*484 (CommentText
uid 18804,0
shape (Rectangle
uid 18805,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "80000,-5000,82250,-3000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 18806,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "80275,-4500,81975,-3500"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 18801,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "80000,-6000,83000,-2000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 18808,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "79000,-6000,84000,-2000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 18809,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*485 (Text
uid 18810,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "81350,-3900,86150,-2900"
st "moduleware"
blo "81350,-3100"
)
*486 (Text
uid 18811,0
va (VaSet
font "arial,8,0"
)
xt "81350,-2900,82950,-1900"
st "buff"
blo "81350,-2100"
)
*487 (Text
uid 18812,0
va (VaSet
font "arial,8,0"
)
xt "81350,-1900,82750,-900"
st "I11"
blo "81350,-1100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18813,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18814,0
text (MLText
uid 18815,0
va (VaSet
font "arial,8,0"
)
xt "73000,-12000,73000,-12000"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*488 (Net
uid 19858,0
decl (Decl
n "PULSE_TOGGLE"
t "std_logic"
o 118
suid 118,0
)
declText (MLText
uid 19859,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-69600,137000,-68800"
st "SIGNAL PULSE_TOGGLE : std_logic"
)
)
*489 (Net
uid 20489,0
decl (Decl
n "PSM_SP0"
t "std_logic"
o 119
suid 119,0
)
declText (MLText
uid 20490,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-74400,137000,-73600"
st "SIGNAL PSM_SP0      : std_logic"
)
)
*490 (Net
uid 20497,0
decl (Decl
n "PSM_SP1"
t "std_logic"
o 120
suid 120,0
)
declText (MLText
uid 20498,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-73600,137000,-72800"
st "SIGNAL PSM_SP1      : std_logic"
)
)
*491 (Net
uid 20505,0
decl (Decl
n "PSM_SP2"
t "std_logic"
o 121
suid 121,0
)
declText (MLText
uid 20506,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-72800,137000,-72000"
st "SIGNAL PSM_SP2      : std_logic"
)
)
*492 (Net
uid 20513,0
decl (Decl
n "PSM_SP3"
t "std_logic"
o 122
suid 122,0
)
declText (MLText
uid 20514,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-72000,137000,-71200"
st "SIGNAL PSM_SP3      : std_logic"
)
)
*493 (Net
uid 20521,0
decl (Decl
n "PSM_SP4"
t "std_logic"
o 123
suid 123,0
)
declText (MLText
uid 20522,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-71200,137000,-70400"
st "SIGNAL PSM_SP4      : std_logic"
)
)
*494 (Net
uid 20529,0
decl (Decl
n "PSM_SP5"
t "std_logic"
o 124
suid 124,0
)
declText (MLText
uid 20530,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-70400,137000,-69600"
st "SIGNAL PSM_SP5      : std_logic"
)
)
*495 (SaComponent
uid 21837,0
optionalChildren [
*496 (CptPort
uid 21817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,-26375,126000,-25625"
)
tg (CPTG
uid 21819,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21820,0
va (VaSet
)
xt "127000,-26500,128300,-25500"
st "A0"
blo "127000,-25700"
)
)
thePort (LogicalPort
decl (Decl
n "A0"
t "std_logic"
o 1
i "'L'"
)
)
)
*497 (CptPort
uid 21821,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21822,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,-25375,126000,-24625"
)
tg (CPTG
uid 21823,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21824,0
va (VaSet
)
xt "127000,-25500,128300,-24500"
st "A1"
blo "127000,-24700"
)
)
thePort (LogicalPort
decl (Decl
n "A1"
t "std_logic"
o 2
i "'L'"
)
)
)
*498 (CptPort
uid 21825,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21826,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,-24375,126000,-23625"
)
tg (CPTG
uid 21827,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21828,0
va (VaSet
)
xt "127000,-24500,128300,-23500"
st "A2"
blo "127000,-23700"
)
)
thePort (LogicalPort
decl (Decl
n "A2"
t "std_logic"
o 3
i "'L'"
)
)
)
*499 (CptPort
uid 21829,0
ps "OnEdgeStrategy"
shape (Diamond
uid 21830,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,-26375,134750,-25625"
)
tg (CPTG
uid 21831,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21832,0
va (VaSet
)
xt "131100,-26500,133000,-25500"
st "SCL"
ju 2
blo "133000,-25700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SCL"
t "std_logic"
o 4
)
)
)
*500 (CptPort
uid 21833,0
ps "OnEdgeStrategy"
shape (Diamond
uid 21834,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,-25375,134750,-24625"
)
tg (CPTG
uid 21835,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21836,0
va (VaSet
)
xt "131000,-25500,133000,-24500"
st "SDA"
ju 2
blo "133000,-24700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SDA"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 21838,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "126000,-27000,134000,-23000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 21839,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*501 (Text
uid 21840,0
va (VaSet
font "Arial,8,1"
)
xt "127700,-23000,132300,-22000"
st "vx1392_lib"
blo "127700,-22200"
tm "BdLibraryNameMgr"
)
*502 (Text
uid 21841,0
va (VaSet
font "Arial,8,1"
)
xt "127700,-22000,131400,-21000"
st "I2C_ADC"
blo "127700,-21200"
tm "CptNameMgr"
)
*503 (Text
uid 21842,0
va (VaSet
font "Arial,8,1"
)
xt "127700,-21000,129100,-20000"
st "I18"
blo "127700,-20200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 21843,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 21844,0
text (MLText
uid 21845,0
va (VaSet
font "Courier New,8,0"
)
xt "126000,-30200,181000,-27000"
st "stretch     = 1 ns                  ( time                          ) --pull SCL low for this time-value; 
temperature = \"0000000000000001\"    ( std_logic_vector(15 downto 0) )                                     
adc_value   = \"0000000100000000\"    ( std_logic_vector(15 downto 0) )                                     
device      = \"AD7417\"              ( string(1 to 6)                )                                     "
)
header ""
)
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000000000001\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0000000100000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*504 (MWC
uid 21916,0
optionalChildren [
*505 (CptPort
uid 21907,0
optionalChildren [
*506 (Line
uid 21911,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "113000,-26000,115000,-26000"
pts [
"115000,-26000"
"113000,-26000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 21908,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "115000,-26375,115750,-25625"
)
tg (CPTG
uid 21909,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21910,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "116164,-26405,117964,-25405"
st "dout"
ju 2
blo "117964,-25605"
)
s (Text
uid 21925,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "117964,-25405,117964,-25405"
ju 2
blo "117964,-25405"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 124
suid 1,0
)
)
)
*507 (CommentGraphic
uid 21912,0
shape (PolyLine2D
pts [
"113000,-26000"
"113000,-25000"
]
uid 21913,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "113000,-26000,113000,-25000"
)
oxt "7000,7000,7000,8000"
)
*508 (CommentGraphic
uid 21914,0
shape (CustomPolygon
pts [
"112000,-25000"
"114000,-25000"
"113000,-24000"
"112000,-25000"
]
uid 21915,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "32768,32768,32768"
bg "0,0,0"
lineWidth -1
)
xt "112000,-25000,114000,-24000"
)
oxt "6000,8000,8000,9000"
)
]
shape (Rectangle
uid 21917,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "112000,-27000,115000,-24000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,9000"
ttg (MlTextGroup
uid 21918,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*509 (Text
uid 21919,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "114450,-26305,119250,-25305"
st "moduleware"
blo "114450,-25505"
)
*510 (Text
uid 21920,0
va (VaSet
font "arial,8,0"
)
xt "114450,-25305,116150,-24305"
st "gnd"
blo "114450,-24505"
)
*511 (Text
uid 21921,0
va (VaSet
font "arial,8,0"
)
xt "114450,-24305,115850,-23305"
st "I20"
blo "114450,-23505"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 21922,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 21923,0
text (MLText
uid 21924,0
va (VaSet
font "arial,8,0"
)
xt "115400,-46600,115400,-46600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*512 (Net
uid 21991,0
decl (Decl
n "GND"
t "std_logic"
o 124
suid 131,0
)
declText (MLText
uid 21992,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-106400,137000,-105600"
st "SIGNAL GND          : std_logic"
)
)
*513 (SaComponent
uid 22359,0
optionalChildren [
*514 (CptPort
uid 22368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,-15375,126000,-14625"
)
tg (CPTG
uid 22370,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22371,0
va (VaSet
)
xt "127000,-15500,128300,-14500"
st "A0"
blo "127000,-14700"
)
)
thePort (LogicalPort
decl (Decl
n "A0"
t "std_logic"
o 1
i "'L'"
)
)
)
*515 (CptPort
uid 22372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22373,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,-14375,126000,-13625"
)
tg (CPTG
uid 22374,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22375,0
va (VaSet
)
xt "127000,-14500,128300,-13500"
st "A1"
blo "127000,-13700"
)
)
thePort (LogicalPort
decl (Decl
n "A1"
t "std_logic"
o 2
i "'L'"
)
)
)
*516 (CptPort
uid 22376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22377,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,-13375,126000,-12625"
)
tg (CPTG
uid 22378,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22379,0
va (VaSet
)
xt "127000,-13500,128300,-12500"
st "A2"
blo "127000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "A2"
t "std_logic"
o 3
i "'L'"
)
)
)
*517 (CptPort
uid 22380,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22381,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,-15375,134750,-14625"
)
tg (CPTG
uid 22382,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22383,0
va (VaSet
)
xt "131100,-15500,133000,-14500"
st "SCL"
ju 2
blo "133000,-14700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SCL"
t "std_logic"
o 4
)
)
)
*518 (CptPort
uid 22384,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22385,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,-14375,134750,-13625"
)
tg (CPTG
uid 22386,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22387,0
va (VaSet
)
xt "131000,-14500,133000,-13500"
st "SDA"
ju 2
blo "133000,-13700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SDA"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 22360,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "126000,-16000,134000,-12000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22361,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*519 (Text
uid 22362,0
va (VaSet
font "Arial,8,1"
)
xt "127700,-12000,132300,-11000"
st "vx1392_lib"
blo "127700,-11200"
tm "BdLibraryNameMgr"
)
*520 (Text
uid 22363,0
va (VaSet
font "Arial,8,1"
)
xt "127700,-11000,131400,-10000"
st "I2C_ADC"
blo "127700,-10200"
tm "CptNameMgr"
)
*521 (Text
uid 22364,0
va (VaSet
font "Arial,8,1"
)
xt "127700,-10000,129100,-9000"
st "I21"
blo "127700,-9200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22365,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22366,0
text (MLText
uid 22367,0
va (VaSet
font "Courier New,8,0"
)
xt "126000,-19200,181000,-16000"
st "stretch     = 1 ns                  ( time                          ) --pull SCL low for this time-value; 
temperature = \"0000000000000010\"    ( std_logic_vector(15 downto 0) )                                     
adc_value   = \"0000001000000000\"    ( std_logic_vector(15 downto 0) )                                     
device      = \"AD7417\"              ( string(1 to 6)                )                                     "
)
header ""
)
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000000000010\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0000001000000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*522 (MWC
uid 22411,0
optionalChildren [
*523 (CptPort
uid 22400,0
optionalChildren [
*524 (Line
uid 22404,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "111000,-16000,111000,-16000"
pts [
"111000,-16000"
"111000,-16000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 22401,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "110625,-16000,111375,-15250"
)
tg (CPTG
uid 22402,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22403,0
sl 0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "110578,-14890,111578,-13090"
st "dout"
blo "111378,-13090"
)
s (Text
uid 22420,0
sl 0
ro 270
va (VaSet
font "arial,8,0"
)
xt "111578,-13090,111578,-13090"
blo "111578,-13090"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 125
suid 1,0
i "'L'"
)
)
)
*525 (Grouping
uid 22405,0
optionalChildren [
*526 (CommentGraphic
uid 22407,0
shape (PolyLine2D
pts [
"111000,-16000"
"111000,-18000"
]
uid 22408,0
layer 0
sl 0
ro 90
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "111000,-18000,111000,-16000"
)
oxt "7000,6000,7000,8000"
)
*527 (CommentGraphic
uid 22409,0
shape (PolyLine2D
pts [
"110000,-18000"
"112000,-18000"
]
uid 22410,0
layer 0
sl 0
ro 90
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "110000,-18000,112000,-18000"
)
oxt "6000,6000,8000,6000"
)
]
shape (GroupingShape
uid 22406,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "110000,-18000,112000,-16000"
)
oxt "6000,6000,8000,8000"
)
]
shape (Rectangle
uid 22412,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "110000,-18000,112000,-16000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 22413,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*528 (Text
uid 22414,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "111350,-18900,116150,-17900"
st "moduleware"
blo "111350,-18100"
)
*529 (Text
uid 22415,0
va (VaSet
font "arial,8,0"
)
xt "111350,-17900,112850,-16900"
st "vdd"
blo "111350,-17100"
)
*530 (Text
uid 22416,0
va (VaSet
font "arial,8,0"
)
xt "111350,-16900,112750,-15900"
st "I22"
blo "111350,-16100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22417,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22418,0
text (MLText
uid 22419,0
va (VaSet
font "arial,8,0"
)
xt "110400,-37600,110400,-37600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*531 (Net
uid 22427,0
decl (Decl
n "VDD"
t "std_logic"
o 125
suid 133,0
i "'L'"
)
declText (MLText
uid 22428,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-40000,140500,-39200"
st "SIGNAL VDD          : std_logic := 'L'"
)
)
*532 (SaComponent
uid 22441,0
optionalChildren [
*533 (CptPort
uid 22450,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22451,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,-4375,126000,-3625"
)
tg (CPTG
uid 22452,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22453,0
va (VaSet
)
xt "127000,-4500,128300,-3500"
st "A0"
blo "127000,-3700"
)
)
thePort (LogicalPort
decl (Decl
n "A0"
t "std_logic"
o 1
i "'L'"
)
)
)
*534 (CptPort
uid 22454,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22455,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,-3375,126000,-2625"
)
tg (CPTG
uid 22456,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22457,0
va (VaSet
)
xt "127000,-3500,128300,-2500"
st "A1"
blo "127000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "A1"
t "std_logic"
o 2
i "'L'"
)
)
)
*535 (CptPort
uid 22458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22459,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,-2375,126000,-1625"
)
tg (CPTG
uid 22460,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22461,0
va (VaSet
)
xt "127000,-2500,128300,-1500"
st "A2"
blo "127000,-1700"
)
)
thePort (LogicalPort
decl (Decl
n "A2"
t "std_logic"
o 3
i "'L'"
)
)
)
*536 (CptPort
uid 22462,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22463,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,-4375,134750,-3625"
)
tg (CPTG
uid 22464,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22465,0
va (VaSet
)
xt "131100,-4500,133000,-3500"
st "SCL"
ju 2
blo "133000,-3700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SCL"
t "std_logic"
o 4
)
)
)
*537 (CptPort
uid 22466,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22467,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,-3375,134750,-2625"
)
tg (CPTG
uid 22468,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22469,0
va (VaSet
)
xt "131000,-3500,133000,-2500"
st "SDA"
ju 2
blo "133000,-2700"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SDA"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 22442,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "126000,-5000,134000,-1000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22443,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*538 (Text
uid 22444,0
va (VaSet
font "Arial,8,1"
)
xt "127700,-1000,132300,0"
st "vx1392_lib"
blo "127700,-200"
tm "BdLibraryNameMgr"
)
*539 (Text
uid 22445,0
va (VaSet
font "Arial,8,1"
)
xt "127700,0,131400,1000"
st "I2C_ADC"
blo "127700,800"
tm "CptNameMgr"
)
*540 (Text
uid 22446,0
va (VaSet
font "Arial,8,1"
)
xt "127700,1000,129100,2000"
st "I23"
blo "127700,1800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22447,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22448,0
text (MLText
uid 22449,0
va (VaSet
font "Courier New,8,0"
)
xt "126000,-8200,181000,-5000"
st "stretch     = 1 ns                  ( time                          ) --pull SCL low for this time-value; 
temperature = \"0000000000000011\"    ( std_logic_vector(15 downto 0) )                                     
adc_value   = \"0000001100000000\"    ( std_logic_vector(15 downto 0) )                                     
device      = \"AD7417\"              ( string(1 to 6)                )                                     "
)
header ""
)
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000000000011\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0000001100000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*541 (SaComponent
uid 22504,0
optionalChildren [
*542 (CptPort
uid 22513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,6625,126000,7375"
)
tg (CPTG
uid 22515,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22516,0
va (VaSet
)
xt "127000,6500,128300,7500"
st "A0"
blo "127000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "A0"
t "std_logic"
o 1
i "'L'"
)
)
)
*543 (CptPort
uid 22517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22518,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,7625,126000,8375"
)
tg (CPTG
uid 22519,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22520,0
va (VaSet
)
xt "127000,7500,128300,8500"
st "A1"
blo "127000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "A1"
t "std_logic"
o 2
i "'L'"
)
)
)
*544 (CptPort
uid 22521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,8625,126000,9375"
)
tg (CPTG
uid 22523,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22524,0
va (VaSet
)
xt "127000,8500,128300,9500"
st "A2"
blo "127000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "A2"
t "std_logic"
o 3
i "'L'"
)
)
)
*545 (CptPort
uid 22525,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22526,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,6625,134750,7375"
)
tg (CPTG
uid 22527,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22528,0
va (VaSet
)
xt "131100,6500,133000,7500"
st "SCL"
ju 2
blo "133000,7300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SCL"
t "std_logic"
o 4
)
)
)
*546 (CptPort
uid 22529,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,7625,134750,8375"
)
tg (CPTG
uid 22531,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22532,0
va (VaSet
)
xt "131000,7500,133000,8500"
st "SDA"
ju 2
blo "133000,8300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SDA"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 22505,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "126000,6000,134000,10000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22506,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*547 (Text
uid 22507,0
va (VaSet
font "Arial,8,1"
)
xt "127700,10000,132300,11000"
st "vx1392_lib"
blo "127700,10800"
tm "BdLibraryNameMgr"
)
*548 (Text
uid 22508,0
va (VaSet
font "Arial,8,1"
)
xt "127700,11000,131400,12000"
st "I2C_ADC"
blo "127700,11800"
tm "CptNameMgr"
)
*549 (Text
uid 22509,0
va (VaSet
font "Arial,8,1"
)
xt "127700,12000,129100,13000"
st "I24"
blo "127700,12800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22510,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22511,0
text (MLText
uid 22512,0
va (VaSet
font "Courier New,8,0"
)
xt "126000,2800,181000,6000"
st "stretch     = 1 ns                  ( time                          ) --pull SCL low for this time-value; 
temperature = \"0000000000000100\"    ( std_logic_vector(15 downto 0) )                                     
adc_value   = \"0000010000000000\"    ( std_logic_vector(15 downto 0) )                                     
device      = \"AD7417\"              ( string(1 to 6)                )                                     "
)
header ""
)
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000000000100\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0000010000000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*550 (SaComponent
uid 22533,0
optionalChildren [
*551 (CptPort
uid 22542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22543,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,17625,126000,18375"
)
tg (CPTG
uid 22544,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22545,0
va (VaSet
)
xt "127000,17500,128300,18500"
st "A0"
blo "127000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "A0"
t "std_logic"
o 1
i "'L'"
)
)
)
*552 (CptPort
uid 22546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,18625,126000,19375"
)
tg (CPTG
uid 22548,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22549,0
va (VaSet
)
xt "127000,18500,128300,19500"
st "A1"
blo "127000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "A1"
t "std_logic"
o 2
i "'L'"
)
)
)
*553 (CptPort
uid 22550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22551,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,19625,126000,20375"
)
tg (CPTG
uid 22552,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22553,0
va (VaSet
)
xt "127000,19500,128300,20500"
st "A2"
blo "127000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "A2"
t "std_logic"
o 3
i "'L'"
)
)
)
*554 (CptPort
uid 22554,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22555,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,17625,134750,18375"
)
tg (CPTG
uid 22556,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22557,0
va (VaSet
)
xt "131100,17500,133000,18500"
st "SCL"
ju 2
blo "133000,18300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SCL"
t "std_logic"
o 4
)
)
)
*555 (CptPort
uid 22558,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,18625,134750,19375"
)
tg (CPTG
uid 22560,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22561,0
va (VaSet
)
xt "131000,18500,133000,19500"
st "SDA"
ju 2
blo "133000,19300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SDA"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 22534,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "126000,17000,134000,21000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22535,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*556 (Text
uid 22536,0
va (VaSet
font "Arial,8,1"
)
xt "127700,21000,132300,22000"
st "vx1392_lib"
blo "127700,21800"
tm "BdLibraryNameMgr"
)
*557 (Text
uid 22537,0
va (VaSet
font "Arial,8,1"
)
xt "127700,22000,131400,23000"
st "I2C_ADC"
blo "127700,22800"
tm "CptNameMgr"
)
*558 (Text
uid 22538,0
va (VaSet
font "Arial,8,1"
)
xt "127700,23000,129100,24000"
st "I25"
blo "127700,23800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22539,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22540,0
text (MLText
uid 22541,0
va (VaSet
font "Courier New,8,0"
)
xt "126000,13800,181000,17000"
st "stretch     = 1 ns                  ( time                          ) --pull SCL low for this time-value; 
temperature = \"0000000000000101\"    ( std_logic_vector(15 downto 0) )                                     
adc_value   = \"0000010100000000\"    ( std_logic_vector(15 downto 0) )                                     
device      = \"AD7417\"              ( string(1 to 6)                )                                     "
)
header ""
)
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000000000101\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0000010100000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*559 (SaComponent
uid 22598,0
optionalChildren [
*560 (CptPort
uid 22607,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22608,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,28625,126000,29375"
)
tg (CPTG
uid 22609,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22610,0
va (VaSet
)
xt "127000,28500,128300,29500"
st "A0"
blo "127000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "A0"
t "std_logic"
o 1
i "'L'"
)
)
)
*561 (CptPort
uid 22611,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22612,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,29625,126000,30375"
)
tg (CPTG
uid 22613,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22614,0
va (VaSet
)
xt "127000,29500,128300,30500"
st "A1"
blo "127000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "A1"
t "std_logic"
o 2
i "'L'"
)
)
)
*562 (CptPort
uid 22615,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22616,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,30625,126000,31375"
)
tg (CPTG
uid 22617,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22618,0
va (VaSet
)
xt "127000,30500,128300,31500"
st "A2"
blo "127000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "A2"
t "std_logic"
o 3
i "'L'"
)
)
)
*563 (CptPort
uid 22619,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22620,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,28625,134750,29375"
)
tg (CPTG
uid 22621,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22622,0
va (VaSet
)
xt "131100,28500,133000,29500"
st "SCL"
ju 2
blo "133000,29300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SCL"
t "std_logic"
o 4
)
)
)
*564 (CptPort
uid 22623,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22624,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134000,29625,134750,30375"
)
tg (CPTG
uid 22625,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22626,0
va (VaSet
)
xt "131000,29500,133000,30500"
st "SDA"
ju 2
blo "133000,30300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SDA"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 22599,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "126000,28000,134000,32000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22600,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*565 (Text
uid 22601,0
va (VaSet
font "Arial,8,1"
)
xt "127700,32000,132300,33000"
st "vx1392_lib"
blo "127700,32800"
tm "BdLibraryNameMgr"
)
*566 (Text
uid 22602,0
va (VaSet
font "Arial,8,1"
)
xt "127700,33000,131400,34000"
st "I2C_ADC"
blo "127700,33800"
tm "CptNameMgr"
)
*567 (Text
uid 22603,0
va (VaSet
font "Arial,8,1"
)
xt "127700,34000,129100,35000"
st "I26"
blo "127700,34800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22604,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22605,0
text (MLText
uid 22606,0
va (VaSet
font "Courier New,8,0"
)
xt "126000,24800,181000,28000"
st "stretch     = 1 ns                  ( time                          ) --pull SCL low for this time-value; 
temperature = \"0000000000000110\"    ( std_logic_vector(15 downto 0) )                                     
adc_value   = \"0000011000000000\"    ( std_logic_vector(15 downto 0) )                                     
device      = \"AD7417\"              ( string(1 to 6)                )                                     "
)
header ""
)
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000000000110\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0000011000000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*568 (MWC
uid 22695,0
optionalChildren [
*569 (CptPort
uid 22704,0
optionalChildren [
*570 (Line
uid 22709,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "116000,40000,118000,40000"
pts [
"118000,40000"
"116000,40000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 22705,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "118000,39625,118750,40375"
)
tg (CPTG
uid 22706,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22707,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "119164,39595,120964,40595"
st "dout"
ju 2
blo "120964,40395"
)
s (Text
uid 22708,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "120964,40595,120964,40595"
ju 2
blo "120964,40595"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 126
)
)
)
*571 (CommentGraphic
uid 22710,0
shape (PolyLine2D
pts [
"116000,40000"
"116000,41000"
]
uid 22711,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "116000,40000,116000,41000"
)
oxt "7000,7000,7000,8000"
)
*572 (CommentGraphic
uid 22712,0
shape (CustomPolygon
pts [
"115000,41000"
"117000,41000"
"116000,42000"
"115000,41000"
]
uid 22713,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "32768,32768,32768"
bg "0,0,0"
lineWidth -1
)
xt "115000,41000,117000,42000"
)
oxt "6000,8000,8000,9000"
)
]
shape (Rectangle
uid 22696,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "115000,39000,118000,42000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,9000"
ttg (MlTextGroup
uid 22697,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*573 (Text
uid 22698,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "117450,39695,122250,40695"
st "moduleware"
blo "117450,40495"
)
*574 (Text
uid 22699,0
va (VaSet
font "arial,8,0"
)
xt "117450,40695,119150,41695"
st "gnd"
blo "117450,41495"
)
*575 (Text
uid 22700,0
va (VaSet
font "arial,8,0"
)
xt "117450,41695,118850,42695"
st "I27"
blo "117450,42495"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22701,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22702,0
text (MLText
uid 22703,0
va (VaSet
font "arial,8,0"
)
xt "118400,19400,118400,19400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*576 (SaComponent
uid 22714,0
optionalChildren [
*577 (CptPort
uid 22723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22724,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,39625,129000,40375"
)
tg (CPTG
uid 22725,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22726,0
va (VaSet
)
xt "130000,39500,131300,40500"
st "A0"
blo "130000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "A0"
t "std_logic"
o 1
i "'L'"
)
)
)
*578 (CptPort
uid 22727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22728,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,40625,129000,41375"
)
tg (CPTG
uid 22729,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22730,0
va (VaSet
)
xt "130000,40500,131300,41500"
st "A1"
blo "130000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "A1"
t "std_logic"
o 2
i "'L'"
)
)
)
*579 (CptPort
uid 22731,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22732,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,41625,129000,42375"
)
tg (CPTG
uid 22733,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22734,0
va (VaSet
)
xt "130000,41500,131300,42500"
st "A2"
blo "130000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "A2"
t "std_logic"
o 3
i "'L'"
)
)
)
*580 (CptPort
uid 22735,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22736,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137000,39625,137750,40375"
)
tg (CPTG
uid 22737,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22738,0
va (VaSet
)
xt "134100,39500,136000,40500"
st "SCL"
ju 2
blo "136000,40300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SCL"
t "std_logic"
o 4
)
)
)
*581 (CptPort
uid 22739,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22740,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137000,40625,137750,41375"
)
tg (CPTG
uid 22741,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22742,0
va (VaSet
)
xt "134000,40500,136000,41500"
st "SDA"
ju 2
blo "136000,41300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SDA"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 22715,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "129000,39000,137000,43000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22716,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*582 (Text
uid 22717,0
va (VaSet
font "Arial,8,1"
)
xt "130700,43000,135300,44000"
st "vx1392_lib"
blo "130700,43800"
tm "BdLibraryNameMgr"
)
*583 (Text
uid 22718,0
va (VaSet
font "Arial,8,1"
)
xt "130700,44000,134400,45000"
st "I2C_ADC"
blo "130700,44800"
tm "CptNameMgr"
)
*584 (Text
uid 22719,0
va (VaSet
font "Arial,8,1"
)
xt "130700,45000,132100,46000"
st "I19"
blo "130700,45800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22720,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22721,0
text (MLText
uid 22722,0
va (VaSet
font "Courier New,8,0"
)
xt "129000,35800,184000,39000"
st "stretch     = 1 ns                  ( time                          ) --pull SCL low for this time-value; 
temperature = \"0000000000010000\"    ( std_logic_vector(15 downto 0) )                                     
adc_value   = \"0001000000000000\"    ( std_logic_vector(15 downto 0) )                                     
device      = \"AD7417\"              ( string(1 to 6)                )                                     "
)
header ""
)
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000000010000\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0001000000000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*585 (MWC
uid 22743,0
optionalChildren [
*586 (CptPort
uid 22752,0
optionalChildren [
*587 (Line
uid 22757,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "114000,50000,114000,50000"
pts [
"114000,50000"
"114000,50000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 22753,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "113625,50000,114375,50750"
)
tg (CPTG
uid 22754,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22755,0
sl 0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "113578,51110,114578,52910"
st "dout"
blo "114378,52910"
)
s (Text
uid 22756,0
sl 0
ro 270
va (VaSet
font "arial,8,0"
)
xt "114578,52910,114578,52910"
blo "114578,52910"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 127
i "'L'"
)
)
)
*588 (Grouping
uid 22758,0
optionalChildren [
*589 (CommentGraphic
uid 22760,0
shape (PolyLine2D
pts [
"114000,50000"
"114000,48000"
]
uid 22761,0
layer 0
sl 0
ro 90
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "114000,48000,114000,50000"
)
oxt "7000,6000,7000,8000"
)
*590 (CommentGraphic
uid 22762,0
shape (PolyLine2D
pts [
"113000,48000"
"115000,48000"
]
uid 22763,0
layer 0
sl 0
ro 90
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "113000,48000,115000,48000"
)
oxt "6000,6000,8000,6000"
)
]
shape (GroupingShape
uid 22759,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "113000,48000,115000,50000"
)
oxt "6000,6000,8000,8000"
)
]
shape (Rectangle
uid 22744,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "113000,48000,115000,50000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 22745,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*591 (Text
uid 22746,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "114350,47100,119150,48100"
st "moduleware"
blo "114350,47900"
)
*592 (Text
uid 22747,0
va (VaSet
font "arial,8,0"
)
xt "114350,48100,115850,49100"
st "vdd"
blo "114350,48900"
)
*593 (Text
uid 22748,0
va (VaSet
font "arial,8,0"
)
xt "114350,49100,115750,50100"
st "I28"
blo "114350,49900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22749,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22750,0
text (MLText
uid 22751,0
va (VaSet
font "arial,8,0"
)
xt "113400,28400,113400,28400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*594 (SaComponent
uid 22764,0
optionalChildren [
*595 (CptPort
uid 22773,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22774,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,50625,129000,51375"
)
tg (CPTG
uid 22775,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22776,0
va (VaSet
)
xt "130000,50500,131300,51500"
st "A0"
blo "130000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "A0"
t "std_logic"
o 1
i "'L'"
)
)
)
*596 (CptPort
uid 22777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22778,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,51625,129000,52375"
)
tg (CPTG
uid 22779,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22780,0
va (VaSet
)
xt "130000,51500,131300,52500"
st "A1"
blo "130000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "A1"
t "std_logic"
o 2
i "'L'"
)
)
)
*597 (CptPort
uid 22781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22782,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,52625,129000,53375"
)
tg (CPTG
uid 22783,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22784,0
va (VaSet
)
xt "130000,52500,131300,53500"
st "A2"
blo "130000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "A2"
t "std_logic"
o 3
i "'L'"
)
)
)
*598 (CptPort
uid 22785,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22786,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137000,50625,137750,51375"
)
tg (CPTG
uid 22787,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22788,0
va (VaSet
)
xt "134100,50500,136000,51500"
st "SCL"
ju 2
blo "136000,51300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SCL"
t "std_logic"
o 4
)
)
)
*599 (CptPort
uid 22789,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22790,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137000,51625,137750,52375"
)
tg (CPTG
uid 22791,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22792,0
va (VaSet
)
xt "134000,51500,136000,52500"
st "SDA"
ju 2
blo "136000,52300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SDA"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 22765,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "129000,50000,137000,54000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22766,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*600 (Text
uid 22767,0
va (VaSet
font "Arial,8,1"
)
xt "130700,54000,135300,55000"
st "vx1392_lib"
blo "130700,54800"
tm "BdLibraryNameMgr"
)
*601 (Text
uid 22768,0
va (VaSet
font "Arial,8,1"
)
xt "130700,55000,134400,56000"
st "I2C_ADC"
blo "130700,55800"
tm "CptNameMgr"
)
*602 (Text
uid 22769,0
va (VaSet
font "Arial,8,1"
)
xt "130700,56000,132100,57000"
st "I29"
blo "130700,56800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22770,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22771,0
text (MLText
uid 22772,0
va (VaSet
font "Courier New,8,0"
)
xt "129000,46800,184000,50000"
st "stretch     = 1 ns                  ( time                          ) --pull SCL low for this time-value; 
temperature = \"0000000000100000\"    ( std_logic_vector(15 downto 0) )                                     
adc_value   = \"0010000000000000\"    ( std_logic_vector(15 downto 0) )                                     
device      = \"AD7417\"              ( string(1 to 6)                )                                     "
)
header ""
)
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000000100000\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0010000000000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*603 (SaComponent
uid 22793,0
optionalChildren [
*604 (CptPort
uid 22802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,61625,129000,62375"
)
tg (CPTG
uid 22804,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22805,0
va (VaSet
)
xt "130000,61500,131300,62500"
st "A0"
blo "130000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "A0"
t "std_logic"
o 1
i "'L'"
)
)
)
*605 (CptPort
uid 22806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,62625,129000,63375"
)
tg (CPTG
uid 22808,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22809,0
va (VaSet
)
xt "130000,62500,131300,63500"
st "A1"
blo "130000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "A1"
t "std_logic"
o 2
i "'L'"
)
)
)
*606 (CptPort
uid 22810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,63625,129000,64375"
)
tg (CPTG
uid 22812,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22813,0
va (VaSet
)
xt "130000,63500,131300,64500"
st "A2"
blo "130000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "A2"
t "std_logic"
o 3
i "'L'"
)
)
)
*607 (CptPort
uid 22814,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22815,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137000,61625,137750,62375"
)
tg (CPTG
uid 22816,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22817,0
va (VaSet
)
xt "134100,61500,136000,62500"
st "SCL"
ju 2
blo "136000,62300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SCL"
t "std_logic"
o 4
)
)
)
*608 (CptPort
uid 22818,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22819,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137000,62625,137750,63375"
)
tg (CPTG
uid 22820,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22821,0
va (VaSet
)
xt "134000,62500,136000,63500"
st "SDA"
ju 2
blo "136000,63300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SDA"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 22794,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "129000,61000,137000,65000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22795,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*609 (Text
uid 22796,0
va (VaSet
font "Arial,8,1"
)
xt "130700,65000,135300,66000"
st "vx1392_lib"
blo "130700,65800"
tm "BdLibraryNameMgr"
)
*610 (Text
uid 22797,0
va (VaSet
font "Arial,8,1"
)
xt "130700,66000,134400,67000"
st "I2C_ADC"
blo "130700,66800"
tm "CptNameMgr"
)
*611 (Text
uid 22798,0
va (VaSet
font "Arial,8,1"
)
xt "130700,67000,132100,68000"
st "I30"
blo "130700,67800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22799,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22800,0
text (MLText
uid 22801,0
va (VaSet
font "Courier New,8,0"
)
xt "129000,57800,184000,61000"
st "stretch     = 1 ns                  ( time                          ) --pull SCL low for this time-value; 
temperature = \"0000000000110000\"    ( std_logic_vector(15 downto 0) )                                     
adc_value   = \"0011000000000000\"    ( std_logic_vector(15 downto 0) )                                     
device      = \"AD7417\"              ( string(1 to 6)                )                                     "
)
header ""
)
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000000110000\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0011000000000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*612 (SaComponent
uid 22822,0
optionalChildren [
*613 (CptPort
uid 22831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22832,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,72625,129000,73375"
)
tg (CPTG
uid 22833,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22834,0
va (VaSet
)
xt "130000,72500,131300,73500"
st "A0"
blo "130000,73300"
)
)
thePort (LogicalPort
decl (Decl
n "A0"
t "std_logic"
o 1
i "'L'"
)
)
)
*614 (CptPort
uid 22835,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22836,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,73625,129000,74375"
)
tg (CPTG
uid 22837,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22838,0
va (VaSet
)
xt "130000,73500,131300,74500"
st "A1"
blo "130000,74300"
)
)
thePort (LogicalPort
decl (Decl
n "A1"
t "std_logic"
o 2
i "'L'"
)
)
)
*615 (CptPort
uid 22839,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22840,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,74625,129000,75375"
)
tg (CPTG
uid 22841,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22842,0
va (VaSet
)
xt "130000,74500,131300,75500"
st "A2"
blo "130000,75300"
)
)
thePort (LogicalPort
decl (Decl
n "A2"
t "std_logic"
o 3
i "'L'"
)
)
)
*616 (CptPort
uid 22843,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22844,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137000,72625,137750,73375"
)
tg (CPTG
uid 22845,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22846,0
va (VaSet
)
xt "134100,72500,136000,73500"
st "SCL"
ju 2
blo "136000,73300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SCL"
t "std_logic"
o 4
)
)
)
*617 (CptPort
uid 22847,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22848,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137000,73625,137750,74375"
)
tg (CPTG
uid 22849,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22850,0
va (VaSet
)
xt "134000,73500,136000,74500"
st "SDA"
ju 2
blo "136000,74300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SDA"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 22823,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "129000,72000,137000,76000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22824,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*618 (Text
uid 22825,0
va (VaSet
font "Arial,8,1"
)
xt "130700,76000,135300,77000"
st "vx1392_lib"
blo "130700,76800"
tm "BdLibraryNameMgr"
)
*619 (Text
uid 22826,0
va (VaSet
font "Arial,8,1"
)
xt "130700,77000,134400,78000"
st "I2C_ADC"
blo "130700,77800"
tm "CptNameMgr"
)
*620 (Text
uid 22827,0
va (VaSet
font "Arial,8,1"
)
xt "130700,78000,132100,79000"
st "I31"
blo "130700,78800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22828,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22829,0
text (MLText
uid 22830,0
va (VaSet
font "Courier New,8,0"
)
xt "129000,68800,184000,72000"
st "stretch     = 1 ns                  ( time                          ) --pull SCL low for this time-value; 
temperature = \"0000000001000000\"    ( std_logic_vector(15 downto 0) )                                     
adc_value   = \"0100000000000000\"    ( std_logic_vector(15 downto 0) )                                     
device      = \"AD7417\"              ( string(1 to 6)                )                                     "
)
header ""
)
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000001000000\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0100000000000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*621 (SaComponent
uid 22851,0
optionalChildren [
*622 (CptPort
uid 22860,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22861,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,83625,129000,84375"
)
tg (CPTG
uid 22862,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22863,0
va (VaSet
)
xt "130000,83500,131300,84500"
st "A0"
blo "130000,84300"
)
)
thePort (LogicalPort
decl (Decl
n "A0"
t "std_logic"
o 1
i "'L'"
)
)
)
*623 (CptPort
uid 22864,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22865,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,84625,129000,85375"
)
tg (CPTG
uid 22866,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22867,0
va (VaSet
)
xt "130000,84500,131300,85500"
st "A1"
blo "130000,85300"
)
)
thePort (LogicalPort
decl (Decl
n "A1"
t "std_logic"
o 2
i "'L'"
)
)
)
*624 (CptPort
uid 22868,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22869,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,85625,129000,86375"
)
tg (CPTG
uid 22870,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22871,0
va (VaSet
)
xt "130000,85500,131300,86500"
st "A2"
blo "130000,86300"
)
)
thePort (LogicalPort
decl (Decl
n "A2"
t "std_logic"
o 3
i "'L'"
)
)
)
*625 (CptPort
uid 22872,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22873,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137000,83625,137750,84375"
)
tg (CPTG
uid 22874,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22875,0
va (VaSet
)
xt "134100,83500,136000,84500"
st "SCL"
ju 2
blo "136000,84300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SCL"
t "std_logic"
o 4
)
)
)
*626 (CptPort
uid 22876,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22877,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137000,84625,137750,85375"
)
tg (CPTG
uid 22878,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22879,0
va (VaSet
)
xt "134000,84500,136000,85500"
st "SDA"
ju 2
blo "136000,85300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SDA"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 22852,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "129000,83000,137000,87000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22853,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*627 (Text
uid 22854,0
va (VaSet
font "Arial,8,1"
)
xt "130700,87000,135300,88000"
st "vx1392_lib"
blo "130700,87800"
tm "BdLibraryNameMgr"
)
*628 (Text
uid 22855,0
va (VaSet
font "Arial,8,1"
)
xt "130700,88000,134400,89000"
st "I2C_ADC"
blo "130700,88800"
tm "CptNameMgr"
)
*629 (Text
uid 22856,0
va (VaSet
font "Arial,8,1"
)
xt "130700,89000,132100,90000"
st "I32"
blo "130700,89800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22857,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22858,0
text (MLText
uid 22859,0
va (VaSet
font "Courier New,8,0"
)
xt "129000,79800,184000,83000"
st "stretch     = 1 ns                  ( time                          ) --pull SCL low for this time-value; 
temperature = \"0000000001010000\"    ( std_logic_vector(15 downto 0) )                                     
adc_value   = \"0101000000000000\"    ( std_logic_vector(15 downto 0) )                                     
device      = \"AD7417\"              ( string(1 to 6)                )                                     "
)
header ""
)
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000001010000\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0101000000000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*630 (SaComponent
uid 22880,0
optionalChildren [
*631 (CptPort
uid 22889,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22890,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,94625,129000,95375"
)
tg (CPTG
uid 22891,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22892,0
va (VaSet
)
xt "130000,94500,131300,95500"
st "A0"
blo "130000,95300"
)
)
thePort (LogicalPort
decl (Decl
n "A0"
t "std_logic"
o 1
i "'L'"
)
)
)
*632 (CptPort
uid 22893,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22894,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,95625,129000,96375"
)
tg (CPTG
uid 22895,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22896,0
va (VaSet
)
xt "130000,95500,131300,96500"
st "A1"
blo "130000,96300"
)
)
thePort (LogicalPort
decl (Decl
n "A1"
t "std_logic"
o 2
i "'L'"
)
)
)
*633 (CptPort
uid 22897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22898,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128250,96625,129000,97375"
)
tg (CPTG
uid 22899,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22900,0
va (VaSet
)
xt "130000,96500,131300,97500"
st "A2"
blo "130000,97300"
)
)
thePort (LogicalPort
decl (Decl
n "A2"
t "std_logic"
o 3
i "'L'"
)
)
)
*634 (CptPort
uid 22901,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22902,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137000,94625,137750,95375"
)
tg (CPTG
uid 22903,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22904,0
va (VaSet
)
xt "134100,94500,136000,95500"
st "SCL"
ju 2
blo "136000,95300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SCL"
t "std_logic"
o 4
)
)
)
*635 (CptPort
uid 22905,0
ps "OnEdgeStrategy"
shape (Diamond
uid 22906,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137000,95625,137750,96375"
)
tg (CPTG
uid 22907,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22908,0
va (VaSet
)
xt "134000,95500,136000,96500"
st "SDA"
ju 2
blo "136000,96300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SDA"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 22881,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "129000,94000,137000,98000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22882,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*636 (Text
uid 22883,0
va (VaSet
font "Arial,8,1"
)
xt "130700,98000,135300,99000"
st "vx1392_lib"
blo "130700,98800"
tm "BdLibraryNameMgr"
)
*637 (Text
uid 22884,0
va (VaSet
font "Arial,8,1"
)
xt "130700,99000,134400,100000"
st "I2C_ADC"
blo "130700,99800"
tm "CptNameMgr"
)
*638 (Text
uid 22885,0
va (VaSet
font "Arial,8,1"
)
xt "130700,100000,132100,101000"
st "I33"
blo "130700,100800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22886,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22887,0
text (MLText
uid 22888,0
va (VaSet
font "Courier New,8,0"
)
xt "129000,90800,184000,94000"
st "stretch     = 1 ns                  ( time                          ) --pull SCL low for this time-value; 
temperature = \"0000000001100000\"    ( std_logic_vector(15 downto 0) )                                     
adc_value   = \"0110000000000000\"    ( std_logic_vector(15 downto 0) )                                     
device      = \"AD7417\"              ( string(1 to 6)                )                                     "
)
header ""
)
elements [
(GiElement
name "stretch"
type "time"
value "1 ns"
e "--pull SCL low for this time-value;"
)
(GiElement
name "temperature"
type "std_logic_vector(15 downto 0)"
value "\"0000000001100000\""
)
(GiElement
name "adc_value"
type "std_logic_vector(15 downto 0)"
value "\"0110000000000000\""
)
(GiElement
name "device"
type "string(1 to 6)"
value "\"AD7417\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*639 (Net
uid 23085,0
decl (Decl
n "GND1"
t "std_logic"
o 126
suid 135,0
)
declText (MLText
uid 23086,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-105600,137000,-104800"
st "SIGNAL GND1         : std_logic"
)
)
*640 (Net
uid 23087,0
decl (Decl
n "VDD1"
t "std_logic"
o 127
suid 136,0
i "'L'"
)
declText (MLText
uid 23088,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-39200,140500,-38400"
st "SIGNAL VDD1         : std_logic := 'L'"
)
)
*641 (Net
uid 23457,0
decl (Decl
n "ALICLK"
t "std_logic"
o 47
suid 137,0
)
declText (MLText
uid 23458,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-129600,137000,-128800"
st "SIGNAL ALICLK       : std_logic"
)
)
*642 (MWC
uid 23459,0
optionalChildren [
*643 (CptPort
uid 23468,0
optionalChildren [
*644 (Line
uid 23473,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "79000,1000,80000,1000"
pts [
"79000,1000"
"80000,1000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 23469,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "78250,625,79000,1375"
)
tg (CPTG
uid 23470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23471,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "80000,0,81400,1000"
st "din"
blo "80000,800"
)
s (Text
uid 23472,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "80000,1000,80000,1000"
blo "80000,1000"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 47
)
)
)
*645 (CptPort
uid 23474,0
optionalChildren [
*646 (Line
uid 23479,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "83000,1000,84000,1000"
pts [
"84000,1000"
"83000,1000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 23475,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "84000,625,84750,1375"
)
tg (CPTG
uid 23476,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23477,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "85200,500,87000,1500"
st "dout"
ju 2
blo "87000,1300"
)
s (Text
uid 23478,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "87000,1500,87000,1500"
ju 2
blo "87000,1500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 47
)
)
)
*647 (Grouping
uid 23480,0
optionalChildren [
*648 (CommentGraphic
uid 23482,0
shape (CustomPolygon
pts [
"80000,-1000"
"83000,1000"
"80000,3000"
"80000,-1000"
]
uid 23483,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "80000,-1000,83000,3000"
)
oxt "7000,6000,10000,10000"
)
*649 (CommentText
uid 23484,0
shape (Rectangle
uid 23485,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "80000,0,82250,2000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 23486,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "80275,500,81975,1500"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 23481,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "80000,-1000,83000,3000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 23460,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "79000,-1000,84000,3000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 23461,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*650 (Text
uid 23462,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "81350,1100,86150,2100"
st "moduleware"
blo "81350,1900"
)
*651 (Text
uid 23463,0
va (VaSet
font "arial,8,0"
)
xt "81350,2100,82950,3100"
st "buff"
blo "81350,2900"
)
*652 (Text
uid 23464,0
va (VaSet
font "arial,8,0"
)
xt "81350,3100,82750,4100"
st "I34"
blo "81350,3900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 23465,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 23466,0
text (MLText
uid 23467,0
va (VaSet
font "arial,8,0"
)
xt "73000,-7000,73000,-7000"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*653 (SaComponent
uid 23877,0
optionalChildren [
*654 (CptPort
uid 23886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,43625,84000,44375"
)
tg (CPTG
uid 23888,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23889,0
va (VaSet
)
xt "85000,43500,87100,44500"
st "NCS"
blo "85000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "NCS"
t "std_logic"
o 1
)
)
)
*655 (CptPort
uid 23890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,44625,84000,45375"
)
tg (CPTG
uid 23892,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23893,0
va (VaSet
)
xt "85000,44500,87000,45500"
st "SCK"
blo "85000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "SCK"
t "std_logic"
o 2
)
)
)
*656 (CptPort
uid 23894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,45625,84000,46375"
)
tg (CPTG
uid 23896,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23897,0
va (VaSet
)
xt "85000,45500,86000,46500"
st "si"
blo "85000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "si"
t "std_logic"
o 3
)
)
)
*657 (CptPort
uid 23898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23899,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,43625,92750,44375"
)
tg (CPTG
uid 23900,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23901,0
va (VaSet
)
xt "89800,43500,91000,44500"
st "so"
ju 2
blo "91000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "so"
t "std_logic"
o 4
)
)
)
*658 (CptPort
uid 23902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23903,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92000,44625,92750,45375"
)
tg (CPTG
uid 23904,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23905,0
va (VaSet
)
xt "88900,44500,91000,45500"
st "RDY"
ju 2
blo "91000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RDY"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 23878,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "84000,43000,92000,47000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 23879,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*659 (Text
uid 23880,0
va (VaSet
font "Arial,8,1"
)
xt "85700,47000,90300,48000"
st "vx1392_lib"
blo "85700,47800"
tm "BdLibraryNameMgr"
)
*660 (Text
uid 23881,0
va (VaSet
font "Arial,8,1"
)
xt "85700,48000,88700,49000"
st "FLASH"
blo "85700,48800"
tm "CptNameMgr"
)
*661 (Text
uid 23882,0
va (VaSet
font "Arial,8,1"
)
xt "85700,49000,87100,50000"
st "I35"
blo "85700,49800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 23883,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 23884,0
text (MLText
uid 23885,0
va (VaSet
font "Courier New,8,0"
)
xt "88000,43000,88000,43000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*662 (Net
uid 23934,0
decl (Decl
n "APACLK0"
t "std_logic"
o 129
suid 139,0
)
declText (MLText
uid 23935,0
va (VaSet
font "Courier New,8,0"
)
xt "120000,-127200,137000,-126400"
st "SIGNAL APACLK0      : std_logic"
)
)
*663 (SaComponent
uid 24344,0
optionalChildren [
*664 (CptPort
uid 24320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24321,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92250,72625,93000,73375"
)
tg (CPTG
uid 24322,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24323,0
va (VaSet
)
xt "94000,72500,100300,73500"
st "AE_PDL : (47:0)"
blo "94000,73300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "AE_PDL"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 1
)
)
)
*665 (CptPort
uid 24324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92250,73625,93000,74375"
)
tg (CPTG
uid 24326,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24327,0
va (VaSet
)
xt "94000,73500,97600,74500"
st "MD_PDL"
blo "94000,74300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "MD_PDL"
t "std_logic"
o 2
)
)
)
*666 (CptPort
uid 24328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92250,74625,93000,75375"
)
tg (CPTG
uid 24330,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24331,0
va (VaSet
)
xt "94000,74500,99400,75500"
st "P_PDL : (7:1)"
blo "94000,75300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "P_PDL"
t "std_logic_vector"
b "(7 DOWNTO 1)"
o 3
)
)
)
*667 (CptPort
uid 24332,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24333,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92250,75625,93000,76375"
)
tg (CPTG
uid 24334,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24335,0
va (VaSet
)
xt "94000,75500,97400,76500"
st "SC_PDL"
blo "94000,76300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "SC_PDL"
t "std_logic"
o 4
)
)
)
*668 (CptPort
uid 24336,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24337,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92250,76625,93000,77375"
)
tg (CPTG
uid 24338,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24339,0
va (VaSet
)
xt "94000,76500,97000,77500"
st "SI_PDL"
blo "94000,77300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "SI_PDL"
t "std_logic"
o 5
)
)
)
*669 (CptPort
uid 24340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24341,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "92250,77625,93000,78375"
)
tg (CPTG
uid 24342,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24343,0
va (VaSet
)
xt "94000,77500,100300,78500"
st "SP_PDL : (47:0)"
blo "94000,78300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "SP_PDL"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 24345,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "93000,72000,102000,79000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 24346,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*670 (Text
uid 24347,0
va (VaSet
font "Arial,8,1"
)
xt "95200,79000,99800,80000"
st "vx1392_lib"
blo "95200,79800"
tm "BdLibraryNameMgr"
)
*671 (Text
uid 24348,0
va (VaSet
font "Arial,8,1"
)
xt "95200,80000,98500,81000"
st "pdlmon"
blo "95200,80800"
tm "CptNameMgr"
)
*672 (Text
uid 24349,0
va (VaSet
font "Arial,8,1"
)
xt "95200,81000,96600,82000"
st "I36"
blo "95200,81800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 24350,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 24351,0
text (MLText
uid 24352,0
va (VaSet
font "Courier New,8,0"
)
xt "97500,72000,97500,72000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*673 (Wire
uid 663,0
shape (OrthoPolyLine
uid 664,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20750,-6000,27000,-6000"
pts [
"20750,-6000"
"27000,-6000"
]
)
start &13
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 667,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 668,0
va (VaSet
)
xt "22000,-7000,25900,-6000"
st "A : (31:1)"
blo "22000,-6200"
tm "WireNameMgr"
)
)
on &36
)
*674 (Wire
uid 671,0
shape (OrthoPolyLine
uid 672,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20750,-5000,27000,-5000"
pts [
"20750,-5000"
"27000,-5000"
]
)
start &14
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 675,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 676,0
va (VaSet
)
xt "22000,-6000,26200,-5000"
st "AM : (5:0)"
blo "22000,-5200"
tm "WireNameMgr"
)
)
on &37
)
*675 (Wire
uid 679,0
shape (OrthoPolyLine
uid 680,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20750,-4000,27000,-4000"
pts [
"20750,-4000"
"27000,-4000"
]
)
start &15
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 683,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 684,0
va (VaSet
)
xt "22000,-5000,26000,-4000"
st "D : (31:0)"
blo "22000,-4200"
tm "WireNameMgr"
)
)
on &38
)
*676 (Wire
uid 687,0
shape (OrthoPolyLine
uid 688,0
va (VaSet
vasetType 3
)
xt "20750,-3000,27000,-3000"
pts [
"20750,-3000"
"27000,-3000"
]
)
start &16
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 691,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 692,0
va (VaSet
)
xt "22000,-4000,23900,-3000"
st "DS0"
blo "22000,-3200"
tm "WireNameMgr"
)
)
on &39
)
*677 (Wire
uid 695,0
shape (OrthoPolyLine
uid 696,0
va (VaSet
vasetType 3
)
xt "20750,-2000,27000,-2000"
pts [
"20750,-2000"
"27000,-2000"
]
)
start &17
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 700,0
va (VaSet
)
xt "22000,-3000,23900,-2000"
st "DS1"
blo "22000,-2200"
tm "WireNameMgr"
)
)
on &40
)
*678 (Wire
uid 703,0
shape (OrthoPolyLine
uid 704,0
va (VaSet
vasetType 3
)
xt "20750,-1000,27000,-1000"
pts [
"20750,-1000"
"27000,-1000"
]
)
start &18
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 707,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 708,0
va (VaSet
)
xt "22000,-2000,23400,-1000"
st "AS"
blo "22000,-1200"
tm "WireNameMgr"
)
)
on &41
)
*679 (Wire
uid 711,0
shape (OrthoPolyLine
uid 712,0
va (VaSet
vasetType 3
)
xt "20750,0,27000,0"
pts [
"20750,0"
"27000,0"
]
)
start &20
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 715,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 716,0
va (VaSet
)
xt "22000,-1000,24600,0"
st "BERR"
blo "22000,-200"
tm "WireNameMgr"
)
)
on &42
)
*680 (Wire
uid 719,0
shape (OrthoPolyLine
uid 720,0
va (VaSet
vasetType 3
)
xt "20750,1000,27000,1000"
pts [
"20750,1000"
"27000,1000"
]
)
start &21
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 723,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 724,0
va (VaSet
)
xt "22000,0,25300,1000"
st "LWORD"
blo "22000,800"
tm "WireNameMgr"
)
)
on &43
)
*681 (Wire
uid 727,0
shape (OrthoPolyLine
uid 728,0
va (VaSet
vasetType 3
)
xt "20750,2000,27000,2000"
pts [
"20750,2000"
"27000,2000"
]
)
start &22
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 731,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 732,0
va (VaSet
)
xt "22000,1000,24900,2000"
st "WRITE"
blo "22000,1800"
tm "WireNameMgr"
)
)
on &44
)
*682 (Wire
uid 735,0
shape (OrthoPolyLine
uid 736,0
va (VaSet
vasetType 3
)
xt "20750,3000,27000,3000"
pts [
"20750,3000"
"27000,3000"
]
)
start &23
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 739,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 740,0
va (VaSet
)
xt "22000,2000,24200,3000"
st "IACK"
blo "22000,2800"
tm "WireNameMgr"
)
)
on &45
)
*683 (Wire
uid 743,0
shape (OrthoPolyLine
uid 744,0
va (VaSet
vasetType 3
)
xt "20750,4000,27000,4000"
pts [
"20750,4000"
"27000,4000"
]
)
start &25
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 748,0
va (VaSet
)
xt "22000,3000,25900,4000"
st "IACKOUT"
blo "22000,3800"
tm "WireNameMgr"
)
)
on &46
)
*684 (Wire
uid 751,0
shape (OrthoPolyLine
uid 752,0
va (VaSet
vasetType 3
)
xt "20750,5000,27000,5000"
pts [
"20750,5000"
"27000,5000"
]
)
start &26
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 755,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 756,0
va (VaSet
)
xt "22000,4000,25500,5000"
st "SYSRES"
blo "22000,4800"
tm "WireNameMgr"
)
)
on &47
)
*685 (Wire
uid 759,0
shape (OrthoPolyLine
uid 760,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20750,6000,27000,6000"
pts [
"20750,6000"
"27000,6000"
]
)
start &27
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 764,0
va (VaSet
)
xt "22000,5000,26100,6000"
st "BR : (3:0)"
blo "22000,5800"
tm "WireNameMgr"
)
)
on &48
)
*686 (Wire
uid 767,0
shape (OrthoPolyLine
uid 768,0
va (VaSet
vasetType 3
)
xt "20750,7000,27000,7000"
pts [
"20750,7000"
"27000,7000"
]
)
start &29
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 771,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 772,0
va (VaSet
)
xt "22000,6000,24100,7000"
st "BGO"
blo "22000,6800"
tm "WireNameMgr"
)
)
on &49
)
*687 (Wire
uid 775,0
shape (OrthoPolyLine
uid 776,0
va (VaSet
vasetType 3
)
xt "20750,8000,27000,8000"
pts [
"20750,8000"
"27000,8000"
]
)
start &30
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 780,0
va (VaSet
)
xt "22000,7000,24400,8000"
st "BBSY"
blo "22000,7800"
tm "WireNameMgr"
)
)
on &50
)
*688 (Wire
uid 783,0
shape (OrthoPolyLine
uid 784,0
va (VaSet
vasetType 3
)
xt "20750,9000,27000,9000"
pts [
"20750,9000"
"27000,9000"
]
)
start &31
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 787,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 788,0
va (VaSet
)
xt "22000,8000,24500,9000"
st "BCLR"
blo "22000,8800"
tm "WireNameMgr"
)
)
on &51
)
*689 (Wire
uid 791,0
shape (OrthoPolyLine
uid 792,0
va (VaSet
vasetType 3
)
xt "4000,-6000,9250,-6000"
pts [
"4000,-6000"
"9250,-6000"
]
)
end &19
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 795,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 796,0
va (VaSet
)
xt "5000,-7000,8100,-6000"
st "DTACK"
blo "5000,-6200"
tm "WireNameMgr"
)
)
on &52
)
*690 (Wire
uid 799,0
shape (OrthoPolyLine
uid 800,0
va (VaSet
vasetType 3
)
xt "4000,-5000,9250,-5000"
pts [
"4000,-5000"
"9250,-5000"
]
)
end &24
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 804,0
va (VaSet
)
xt "5000,-6000,8000,-5000"
st "IACKIN"
blo "5000,-5200"
tm "WireNameMgr"
)
)
on &53
)
*691 (Wire
uid 807,0
shape (OrthoPolyLine
uid 808,0
va (VaSet
vasetType 3
)
xt "4000,-4000,9250,-4000"
pts [
"4000,-4000"
"9250,-4000"
]
)
end &28
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 812,0
va (VaSet
)
xt "5000,-5000,6700,-4000"
st "BGI"
blo "5000,-4200"
tm "WireNameMgr"
)
)
on &54
)
*692 (Wire
uid 815,0
shape (OrthoPolyLine
uid 816,0
va (VaSet
vasetType 3
)
xt "62750,-10000,70000,-10000"
pts [
"62750,-10000"
"70000,-10000"
]
)
start &277
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 819,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 820,0
va (VaSet
)
xt "64000,-11000,67000,-10000"
st "ADLTC"
blo "64000,-10200"
tm "WireNameMgr"
)
)
on &55
)
*693 (Wire
uid 823,0
shape (OrthoPolyLine
uid 824,0
va (VaSet
vasetType 3
)
xt "62750,-7000,70000,-7000"
pts [
"62750,-7000"
"70000,-7000"
]
)
start &286
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 827,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 828,0
va (VaSet
)
xt "64000,-8000,68400,-7000"
st "IACKOUTB"
blo "64000,-7200"
tm "WireNameMgr"
)
)
on &56
)
*694 (Wire
uid 831,0
shape (OrthoPolyLine
uid 832,0
va (VaSet
vasetType 3
)
xt "62750,-6000,70000,-6000"
pts [
"62750,-6000"
"70000,-6000"
]
)
start &287
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 835,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 836,0
va (VaSet
)
xt "64000,-7000,66700,-6000"
st "INTR1"
blo "64000,-6200"
tm "WireNameMgr"
)
)
on &57
)
*695 (Wire
uid 839,0
shape (OrthoPolyLine
uid 840,0
va (VaSet
vasetType 3
)
xt "62750,-5000,70000,-5000"
pts [
"62750,-5000"
"70000,-5000"
]
)
start &288
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 843,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 844,0
va (VaSet
)
xt "64000,-6000,66700,-5000"
st "INTR2"
blo "64000,-5200"
tm "WireNameMgr"
)
)
on &58
)
*696 (Wire
uid 847,0
shape (OrthoPolyLine
uid 848,0
va (VaSet
vasetType 3
)
xt "62750,-4000,70000,-4000"
pts [
"62750,-4000"
"70000,-4000"
]
)
start &289
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 852,0
va (VaSet
)
xt "64000,-5000,65900,-4000"
st "LED"
blo "64000,-4200"
tm "WireNameMgr"
)
)
on &59
)
*697 (Wire
uid 855,0
shape (OrthoPolyLine
uid 856,0
va (VaSet
vasetType 3
)
xt "62750,-3000,70000,-3000"
pts [
"62750,-3000"
"70000,-3000"
]
)
start &290
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 860,0
va (VaSet
)
xt "64000,-4000,67800,-3000"
st "LWORDB"
blo "64000,-3200"
tm "WireNameMgr"
)
)
on &60
)
*698 (Wire
uid 863,0
shape (OrthoPolyLine
uid 864,0
va (VaSet
vasetType 3
)
xt "62750,-2000,70000,-2000"
pts [
"62750,-2000"
"70000,-2000"
]
)
start &291
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 867,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 868,0
va (VaSet
)
xt "64000,-3000,67800,-2000"
st "MYBERR"
blo "64000,-2200"
tm "WireNameMgr"
)
)
on &61
)
*699 (Wire
uid 871,0
shape (OrthoPolyLine
uid 872,0
va (VaSet
vasetType 3
)
xt "62750,-1000,70000,-1000"
pts [
"62750,-1000"
"70000,-1000"
]
)
start &292
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 875,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 876,0
va (VaSet
)
xt "64000,-2000,67400,-1000"
st "NDTKIN"
blo "64000,-1200"
tm "WireNameMgr"
)
)
on &62
)
*700 (Wire
uid 879,0
shape (OrthoPolyLine
uid 880,0
va (VaSet
vasetType 3
)
xt "62750,0,70000,0"
pts [
"62750,0"
"70000,0"
]
)
start &293
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 884,0
va (VaSet
)
xt "64000,-1000,67500,0"
st "NOE16R"
blo "64000,-200"
tm "WireNameMgr"
)
)
on &63
)
*701 (Wire
uid 887,0
shape (OrthoPolyLine
uid 888,0
va (VaSet
vasetType 3
)
xt "62750,1000,70000,1000"
pts [
"62750,1000"
"70000,1000"
]
)
start &294
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 892,0
va (VaSet
)
xt "64000,0,67600,1000"
st "NOE16W"
blo "64000,800"
tm "WireNameMgr"
)
)
on &64
)
*702 (Wire
uid 895,0
shape (OrthoPolyLine
uid 896,0
va (VaSet
vasetType 3
)
xt "62750,2000,70000,2000"
pts [
"62750,2000"
"70000,2000"
]
)
start &295
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 900,0
va (VaSet
)
xt "64000,1000,67500,2000"
st "NOE32R"
blo "64000,1800"
tm "WireNameMgr"
)
)
on &65
)
*703 (Wire
uid 903,0
shape (OrthoPolyLine
uid 904,0
va (VaSet
vasetType 3
)
xt "62750,3000,70000,3000"
pts [
"62750,3000"
"70000,3000"
]
)
start &296
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 908,0
va (VaSet
)
xt "64000,2000,67600,3000"
st "NOE32W"
blo "64000,2800"
tm "WireNameMgr"
)
)
on &66
)
*704 (Wire
uid 911,0
shape (OrthoPolyLine
uid 912,0
va (VaSet
vasetType 3
)
xt "62750,4000,70000,4000"
pts [
"62750,4000"
"70000,4000"
]
)
start &297
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 916,0
va (VaSet
)
xt "64000,3000,67500,4000"
st "NOE64R"
blo "64000,3800"
tm "WireNameMgr"
)
)
on &67
)
*705 (Wire
uid 919,0
shape (OrthoPolyLine
uid 920,0
va (VaSet
vasetType 3
)
xt "62750,5000,70000,5000"
pts [
"62750,5000"
"70000,5000"
]
)
start &298
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 924,0
va (VaSet
)
xt "64000,4000,67200,5000"
st "NOEAD"
blo "64000,4800"
tm "WireNameMgr"
)
)
on &68
)
*706 (Wire
uid 927,0
shape (OrthoPolyLine
uid 928,0
va (VaSet
vasetType 3
)
xt "62750,6000,70000,6000"
pts [
"62750,6000"
"70000,6000"
]
)
start &299
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 932,0
va (VaSet
)
xt "64000,5000,67700,6000"
st "NOEDTK"
blo "64000,5800"
tm "WireNameMgr"
)
)
on &69
)
*707 (Wire
uid 959,0
shape (OrthoPolyLine
uid 960,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62750,9000,70000,9000"
pts [
"62750,9000"
"70000,9000"
]
)
start &300
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 963,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 964,0
va (VaSet
)
xt "64000,8000,69000,9000"
st "VAD : (31:1)"
blo "64000,8800"
tm "WireNameMgr"
)
)
on &70
)
*708 (Wire
uid 967,0
shape (OrthoPolyLine
uid 968,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62750,10000,70000,10000"
pts [
"62750,10000"
"70000,10000"
]
)
start &301
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 972,0
va (VaSet
)
xt "64000,9000,69000,10000"
st "VDB : (31:0)"
blo "64000,9800"
tm "WireNameMgr"
)
)
on &71
)
*709 (Wire
uid 1007,0
shape (OrthoPolyLine
uid 1008,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,-10000,43250,-10000"
pts [
"36000,-10000"
"43250,-10000"
]
)
end &278
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1011,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1012,0
va (VaSet
)
xt "37000,-11000,41700,-10000"
st "AMB : (5:0)"
blo "37000,-10200"
tm "WireNameMgr"
)
)
on &72
)
*710 (Wire
uid 1015,0
shape (OrthoPolyLine
uid 1016,0
va (VaSet
vasetType 3
)
xt "36000,-9000,43250,-9000"
pts [
"36000,-9000"
"43250,-9000"
]
)
end &279
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1019,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1020,0
va (VaSet
)
xt "37000,-10000,38900,-9000"
st "ASB"
blo "37000,-9200"
tm "WireNameMgr"
)
)
on &73
)
*711 (Wire
uid 1023,0
shape (OrthoPolyLine
uid 1024,0
va (VaSet
vasetType 3
)
xt "36000,-8000,43250,-8000"
pts [
"36000,-8000"
"43250,-8000"
]
)
end &280
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1027,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1028,0
va (VaSet
)
xt "37000,-9000,41300,-8000"
st "BERRVME"
blo "37000,-8200"
tm "WireNameMgr"
)
)
on &74
)
*712 (Wire
uid 1039,0
shape (OrthoPolyLine
uid 1040,0
va (VaSet
vasetType 3
)
xt "36000,-3000,43250,-3000"
pts [
"36000,-3000"
"43250,-3000"
]
)
end &281
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1043,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1044,0
va (VaSet
)
xt "37000,-4000,39400,-3000"
st "DS0B"
blo "37000,-3200"
tm "WireNameMgr"
)
)
on &76
)
*713 (Wire
uid 1047,0
shape (OrthoPolyLine
uid 1048,0
va (VaSet
vasetType 3
)
xt "36000,-2000,43250,-2000"
pts [
"36000,-2000"
"43250,-2000"
]
)
end &282
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1051,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1052,0
va (VaSet
)
xt "37000,-3000,39400,-2000"
st "DS1B"
blo "37000,-2200"
tm "WireNameMgr"
)
)
on &77
)
*714 (Wire
uid 1055,0
shape (OrthoPolyLine
uid 1056,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,4000,43250,4000"
pts [
"36000,4000"
"43250,4000"
]
)
end &283
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1059,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1060,0
va (VaSet
)
xt "37000,3000,41100,4000"
st "GA : (3:0)"
blo "37000,3800"
tm "WireNameMgr"
)
)
on &78
)
*715 (Wire
uid 1063,0
shape (OrthoPolyLine
uid 1064,0
va (VaSet
vasetType 3
)
xt "36000,7000,43250,7000"
pts [
"36000,7000"
"43250,7000"
]
)
end &284
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1067,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1068,0
va (VaSet
)
xt "37000,6000,39700,7000"
st "IACKB"
blo "37000,6800"
tm "WireNameMgr"
)
)
on &79
)
*716 (Wire
uid 1071,0
shape (OrthoPolyLine
uid 1072,0
va (VaSet
vasetType 3
)
xt "36000,8000,43250,8000"
pts [
"36000,8000"
"43250,8000"
]
)
end &285
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1075,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1076,0
va (VaSet
)
xt "37000,7000,40500,8000"
st "IACKINB"
blo "37000,7800"
tm "WireNameMgr"
)
)
on &80
)
*717 (Wire
uid 1079,0
shape (OrthoPolyLine
uid 1080,0
va (VaSet
vasetType 3
)
xt "36000,9000,43250,9000"
pts [
"36000,9000"
"43250,9000"
]
)
end &302
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1083,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1084,0
va (VaSet
)
xt "37000,8000,40400,9000"
st "WRITEB"
blo "37000,8800"
tm "WireNameMgr"
)
)
on &81
)
*718 (Wire
uid 1087,0
shape (OrthoPolyLine
uid 1088,0
va (VaSet
vasetType 3
)
xt "36000,13000,43250,13000"
pts [
"36000,13000"
"43250,13000"
]
)
end &303
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1091,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1092,0
va (VaSet
)
xt "37000,12000,40400,13000"
st "NPWON"
blo "37000,12800"
tm "WireNameMgr"
)
)
on &82
)
*719 (Wire
uid 1095,0
shape (OrthoPolyLine
uid 1096,0
va (VaSet
vasetType 3
)
xt "36000,14000,43250,14000"
pts [
"36000,14000"
"43250,14000"
]
)
end &304
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1100,0
va (VaSet
)
xt "37000,13000,41000,14000"
st "SYSRESB"
blo "37000,13800"
tm "WireNameMgr"
)
)
on &83
)
*720 (Wire
uid 1423,0
shape (OrthoPolyLine
uid 1424,0
va (VaSet
vasetType 3
)
xt "26750,20000,33000,20000"
pts [
"26750,20000"
"33000,20000"
]
)
start &136
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1428,0
va (VaSet
)
xt "28000,19000,32300,20000"
st "BERRVME"
blo "28000,19800"
tm "WireNameMgr"
)
)
on &74
)
*721 (Wire
uid 1429,0
shape (OrthoPolyLine
uid 1430,0
va (VaSet
vasetType 3
)
xt "26750,21000,33000,21000"
pts [
"26750,21000"
"33000,21000"
]
)
start &138
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1434,0
va (VaSet
)
xt "28000,20000,30400,21000"
st "DS0B"
blo "28000,20800"
tm "WireNameMgr"
)
)
on &76
)
*722 (Wire
uid 1435,0
shape (OrthoPolyLine
uid 1436,0
va (VaSet
vasetType 3
)
xt "26750,22000,33000,22000"
pts [
"26750,22000"
"33000,22000"
]
)
start &140
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1440,0
va (VaSet
)
xt "28000,21000,30400,22000"
st "DS1B"
blo "28000,21800"
tm "WireNameMgr"
)
)
on &77
)
*723 (Wire
uid 1447,0
shape (OrthoPolyLine
uid 1448,0
va (VaSet
vasetType 3
)
xt "26750,24000,33000,24000"
pts [
"26750,24000"
"33000,24000"
]
)
start &143
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1451,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1452,0
va (VaSet
)
xt "28000,23000,31500,24000"
st "IACKINB"
blo "28000,23800"
tm "WireNameMgr"
)
)
on &80
)
*724 (Wire
uid 1453,0
shape (OrthoPolyLine
uid 1454,0
va (VaSet
vasetType 3
)
xt "26750,25000,33000,25000"
pts [
"26750,25000"
"33000,25000"
]
)
start &144
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1458,0
va (VaSet
)
xt "28000,24000,31900,25000"
st "IACKOUT"
blo "28000,24800"
tm "WireNameMgr"
)
)
on &46
)
*725 (Wire
uid 1461,0
shape (OrthoPolyLine
uid 1462,0
va (VaSet
vasetType 3
)
xt "26750,26000,33000,26000"
pts [
"26750,26000"
"33000,26000"
]
)
start &148
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1466,0
va (VaSet
)
xt "28000,25000,31100,26000"
st "SPSEIB"
blo "28000,25800"
tm "WireNameMgr"
)
)
on &84
)
*726 (Wire
uid 1469,0
shape (OrthoPolyLine
uid 1470,0
va (VaSet
vasetType 3
)
xt "26750,27000,33000,27000"
pts [
"26750,27000"
"33000,27000"
]
)
start &149
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1474,0
va (VaSet
)
xt "28000,26000,31000,27000"
st "SPSEO"
blo "28000,26800"
tm "WireNameMgr"
)
)
on &85
)
*727 (Wire
uid 1477,0
shape (OrthoPolyLine
uid 1478,0
va (VaSet
vasetType 3
)
xt "26750,28000,33000,28000"
pts [
"26750,28000"
"33000,28000"
]
)
start &152
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1482,0
va (VaSet
)
xt "28000,27000,32300,28000"
st "SPULSE0B"
blo "28000,27800"
tm "WireNameMgr"
)
)
on &86
)
*728 (Wire
uid 1485,0
shape (OrthoPolyLine
uid 1486,0
va (VaSet
vasetType 3
)
xt "26750,29000,33000,29000"
pts [
"26750,29000"
"33000,29000"
]
)
start &154
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1490,0
va (VaSet
)
xt "28000,28000,32300,29000"
st "SPULSE1B"
blo "28000,28800"
tm "WireNameMgr"
)
)
on &87
)
*729 (Wire
uid 1493,0
shape (OrthoPolyLine
uid 1494,0
va (VaSet
vasetType 3
)
xt "26750,30000,33000,30000"
pts [
"26750,30000"
"33000,30000"
]
)
start &156
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1498,0
va (VaSet
)
xt "28000,29000,32300,30000"
st "SPULSE2B"
blo "28000,29800"
tm "WireNameMgr"
)
)
on &88
)
*730 (Wire
uid 1499,0
shape (OrthoPolyLine
uid 1500,0
va (VaSet
vasetType 3
)
xt "26750,31000,33000,31000"
pts [
"26750,31000"
"33000,31000"
]
)
start &158
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1504,0
va (VaSet
)
xt "28000,30000,32000,31000"
st "SYSRESB"
blo "28000,30800"
tm "WireNameMgr"
)
)
on &83
)
*731 (Wire
uid 1505,0
shape (OrthoPolyLine
uid 1506,0
va (VaSet
vasetType 3
)
xt "26750,32000,33000,32000"
pts [
"26750,32000"
"33000,32000"
]
)
start &160
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1510,0
va (VaSet
)
xt "28000,31000,31400,32000"
st "WRITEB"
blo "28000,31800"
tm "WireNameMgr"
)
)
on &81
)
*732 (Wire
uid 1511,0
shape (OrthoPolyLine
uid 1512,0
va (VaSet
vasetType 3
)
xt "26750,33000,33000,33000"
pts [
"26750,33000"
"33000,33000"
]
)
start &161
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1515,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1516,0
va (VaSet
)
xt "28000,32000,30600,33000"
st "BERR"
blo "28000,32800"
tm "WireNameMgr"
)
)
on &42
)
*733 (Wire
uid 1519,0
shape (OrthoPolyLine
uid 1520,0
va (VaSet
vasetType 3
)
xt "26750,34000,33000,34000"
pts [
"26750,34000"
"33000,34000"
]
)
start &164
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1523,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1524,0
va (VaSet
)
xt "28000,33000,30200,34000"
st "IRQ1"
blo "28000,33800"
tm "WireNameMgr"
)
)
on &89
)
*734 (Wire
uid 1527,0
shape (OrthoPolyLine
uid 1528,0
va (VaSet
vasetType 3
)
xt "26750,35000,33000,35000"
pts [
"26750,35000"
"33000,35000"
]
)
start &165
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1531,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1532,0
va (VaSet
)
xt "28000,34000,30200,35000"
st "IRQ2"
blo "28000,34800"
tm "WireNameMgr"
)
)
on &90
)
*735 (Wire
uid 1541,0
shape (OrthoPolyLine
uid 1542,0
va (VaSet
vasetType 3
)
xt "0,21000,7250,21000"
pts [
"0,21000"
"7250,21000"
]
)
end &120
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1545,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1546,0
va (VaSet
)
xt "1000,20000,4500,21000"
st "NOE16R"
blo "1000,20800"
tm "WireNameMgr"
)
)
on &63
)
*736 (Wire
uid 1547,0
shape (OrthoPolyLine
uid 1548,0
va (VaSet
vasetType 3
)
xt "0,22000,7250,22000"
pts [
"0,22000"
"7250,22000"
]
)
end &121
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1552,0
va (VaSet
)
xt "1000,21000,4600,22000"
st "NOE16W"
blo "1000,21800"
tm "WireNameMgr"
)
)
on &64
)
*737 (Wire
uid 1553,0
shape (OrthoPolyLine
uid 1554,0
va (VaSet
vasetType 3
)
xt "0,23000,7250,23000"
pts [
"0,23000"
"7250,23000"
]
)
end &122
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1558,0
va (VaSet
)
xt "1000,22000,4500,23000"
st "NOE32R"
blo "1000,22800"
tm "WireNameMgr"
)
)
on &65
)
*738 (Wire
uid 1559,0
shape (OrthoPolyLine
uid 1560,0
va (VaSet
vasetType 3
)
xt "0,24000,7250,24000"
pts [
"0,24000"
"7250,24000"
]
)
end &123
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1564,0
va (VaSet
)
xt "1000,23000,4600,24000"
st "NOE32W"
blo "1000,23800"
tm "WireNameMgr"
)
)
on &66
)
*739 (Wire
uid 1565,0
shape (OrthoPolyLine
uid 1566,0
va (VaSet
vasetType 3
)
xt "0,25000,7250,25000"
pts [
"0,25000"
"7250,25000"
]
)
end &124
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1570,0
va (VaSet
)
xt "1000,24000,4500,25000"
st "NOE64R"
blo "1000,24800"
tm "WireNameMgr"
)
)
on &67
)
*740 (Wire
uid 1571,0
shape (OrthoPolyLine
uid 1572,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,26000,7250,26000"
pts [
"0,26000"
"7250,26000"
]
)
end &125
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1576,0
va (VaSet
)
xt "1000,25000,5000,26000"
st "D : (31:0)"
blo "1000,25800"
tm "WireNameMgr"
)
)
on &38
)
*741 (Wire
uid 1577,0
shape (OrthoPolyLine
uid 1578,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,27000,7250,27000"
pts [
"0,27000"
"7250,27000"
]
)
end &126
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1582,0
va (VaSet
)
xt "1000,26000,6000,27000"
st "VDB : (31:0)"
blo "1000,26800"
tm "WireNameMgr"
)
)
on &71
)
*742 (Wire
uid 1583,0
shape (OrthoPolyLine
uid 1584,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,28000,7250,28000"
pts [
"0,28000"
"7250,28000"
]
)
end &127
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1588,0
va (VaSet
)
xt "1000,27000,4900,28000"
st "A : (31:1)"
blo "1000,27800"
tm "WireNameMgr"
)
)
on &36
)
*743 (Wire
uid 1589,0
shape (OrthoPolyLine
uid 1590,0
va (VaSet
vasetType 3
)
xt "0,29000,7250,29000"
pts [
"0,29000"
"7250,29000"
]
)
end &128
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1594,0
va (VaSet
)
xt "1000,28000,4000,29000"
st "ADLTC"
blo "1000,28800"
tm "WireNameMgr"
)
)
on &55
)
*744 (Wire
uid 1595,0
shape (OrthoPolyLine
uid 1596,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,30000,7250,30000"
pts [
"0,30000"
"7250,30000"
]
)
end &129
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1600,0
va (VaSet
)
xt "1000,29000,6000,30000"
st "VAD : (31:1)"
blo "1000,29800"
tm "WireNameMgr"
)
)
on &70
)
*745 (Wire
uid 1601,0
shape (OrthoPolyLine
uid 1602,0
va (VaSet
vasetType 3
)
xt "0,31000,7250,31000"
pts [
"0,31000"
"7250,31000"
]
)
end &130
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1606,0
va (VaSet
)
xt "1000,30000,4300,31000"
st "LWORD"
blo "1000,30800"
tm "WireNameMgr"
)
)
on &43
)
*746 (Wire
uid 1607,0
shape (OrthoPolyLine
uid 1608,0
va (VaSet
vasetType 3
)
xt "0,32000,7250,32000"
pts [
"0,32000"
"7250,32000"
]
)
end &131
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1612,0
va (VaSet
)
xt "1000,31000,4800,32000"
st "LWORDB"
blo "1000,31800"
tm "WireNameMgr"
)
)
on &60
)
*747 (Wire
uid 1613,0
shape (OrthoPolyLine
uid 1614,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,33000,7250,33000"
pts [
"0,33000"
"7250,33000"
]
)
end &132
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1618,0
va (VaSet
)
xt "1000,32000,5200,33000"
st "AM : (5:0)"
blo "1000,32800"
tm "WireNameMgr"
)
)
on &37
)
*748 (Wire
uid 1619,0
shape (OrthoPolyLine
uid 1620,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,34000,7250,34000"
pts [
"0,34000"
"7250,34000"
]
)
end &133
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1624,0
va (VaSet
)
xt "1000,33000,5700,34000"
st "AMB : (5:0)"
blo "1000,33800"
tm "WireNameMgr"
)
)
on &72
)
*749 (Wire
uid 1631,0
shape (OrthoPolyLine
uid 1632,0
va (VaSet
vasetType 3
)
xt "0,36000,7250,36000"
pts [
"0,36000"
"7250,36000"
]
)
end &137
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1636,0
va (VaSet
)
xt "1000,35000,2900,36000"
st "DS0"
blo "1000,35800"
tm "WireNameMgr"
)
)
on &39
)
*750 (Wire
uid 1637,0
shape (OrthoPolyLine
uid 1638,0
va (VaSet
vasetType 3
)
xt "0,37000,7250,37000"
pts [
"0,37000"
"7250,37000"
]
)
end &139
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1641,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1642,0
va (VaSet
)
xt "1000,36000,2900,37000"
st "DS1"
blo "1000,36800"
tm "WireNameMgr"
)
)
on &40
)
*751 (Wire
uid 1643,0
shape (OrthoPolyLine
uid 1644,0
va (VaSet
vasetType 3
)
xt "0,38000,7250,38000"
pts [
"0,38000"
"7250,38000"
]
)
end &142
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1647,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1648,0
va (VaSet
)
xt "1000,37000,4000,38000"
st "IACKIN"
blo "1000,37800"
tm "WireNameMgr"
)
)
on &53
)
*752 (Wire
uid 1649,0
shape (OrthoPolyLine
uid 1650,0
va (VaSet
vasetType 3
)
xt "0,39000,7250,39000"
pts [
"0,39000"
"7250,39000"
]
)
end &145
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1654,0
va (VaSet
)
xt "1000,38000,5400,39000"
st "IACKOUTB"
blo "1000,38800"
tm "WireNameMgr"
)
)
on &56
)
*753 (Wire
uid 1655,0
shape (OrthoPolyLine
uid 1656,0
va (VaSet
vasetType 3
)
xt "0,40000,7250,40000"
pts [
"0,40000"
"7250,40000"
]
)
end &146
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1659,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1660,0
va (VaSet
)
xt "1000,39000,4400,40000"
st "NDTKIN"
blo "1000,39800"
tm "WireNameMgr"
)
)
on &62
)
*754 (Wire
uid 1663,0
shape (OrthoPolyLine
uid 1664,0
va (VaSet
vasetType 3
)
xt "0,41000,7250,41000"
pts [
"0,41000"
"7250,41000"
]
)
end &147
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1667,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1668,0
va (VaSet
)
xt "1000,40000,3600,41000"
st "SPSEI"
blo "1000,40800"
tm "WireNameMgr"
)
)
on &91
)
*755 (Wire
uid 1671,0
shape (OrthoPolyLine
uid 1672,0
va (VaSet
vasetType 3
)
xt "0,42000,7250,42000"
pts [
"0,42000"
"7250,42000"
]
)
end &150
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1675,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1676,0
va (VaSet
)
xt "1000,41000,4500,42000"
st "SPSEOB"
blo "1000,41800"
tm "WireNameMgr"
)
)
on &92
)
*756 (Wire
uid 1679,0
shape (OrthoPolyLine
uid 1680,0
va (VaSet
vasetType 3
)
xt "0,43000,7250,43000"
pts [
"0,43000"
"7250,43000"
]
)
end &151
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1683,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1684,0
va (VaSet
)
xt "1000,42000,4800,43000"
st "SPULSE0"
blo "1000,42800"
tm "WireNameMgr"
)
)
on &93
)
*757 (Wire
uid 1687,0
shape (OrthoPolyLine
uid 1688,0
va (VaSet
vasetType 3
)
xt "0,44000,7250,44000"
pts [
"0,44000"
"7250,44000"
]
)
end &153
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1691,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1692,0
va (VaSet
)
xt "1000,43000,4800,44000"
st "SPULSE1"
blo "1000,43800"
tm "WireNameMgr"
)
)
on &94
)
*758 (Wire
uid 1695,0
shape (OrthoPolyLine
uid 1696,0
va (VaSet
vasetType 3
)
xt "0,45000,7250,45000"
pts [
"0,45000"
"7250,45000"
]
)
end &155
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1700,0
va (VaSet
)
xt "1000,44000,4800,45000"
st "SPULSE2"
blo "1000,44800"
tm "WireNameMgr"
)
)
on &95
)
*759 (Wire
uid 1701,0
shape (OrthoPolyLine
uid 1702,0
va (VaSet
vasetType 3
)
xt "0,46000,7250,46000"
pts [
"0,46000"
"7250,46000"
]
)
end &157
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1705,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1706,0
va (VaSet
)
xt "1000,45000,4500,46000"
st "SYSRES"
blo "1000,45800"
tm "WireNameMgr"
)
)
on &47
)
*760 (Wire
uid 1707,0
shape (OrthoPolyLine
uid 1708,0
va (VaSet
vasetType 3
)
xt "0,47000,7250,47000"
pts [
"0,47000"
"7250,47000"
]
)
end &159
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1711,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1712,0
va (VaSet
)
xt "1000,46000,3900,47000"
st "WRITE"
blo "1000,46800"
tm "WireNameMgr"
)
)
on &44
)
*761 (Wire
uid 1713,0
shape (OrthoPolyLine
uid 1714,0
va (VaSet
vasetType 3
)
xt "0,48000,7250,48000"
pts [
"0,48000"
"7250,48000"
]
)
end &162
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1717,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1718,0
va (VaSet
)
xt "1000,47000,3700,48000"
st "INTR1"
blo "1000,47800"
tm "WireNameMgr"
)
)
on &57
)
*762 (Wire
uid 1719,0
shape (OrthoPolyLine
uid 1720,0
va (VaSet
vasetType 3
)
xt "0,49000,7250,49000"
pts [
"0,49000"
"7250,49000"
]
)
end &163
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1723,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1724,0
va (VaSet
)
xt "1000,48000,3700,49000"
st "INTR2"
blo "1000,48800"
tm "WireNameMgr"
)
)
on &58
)
*763 (Wire
uid 1725,0
shape (OrthoPolyLine
uid 1726,0
va (VaSet
vasetType 3
)
xt "0,50000,7250,50000"
pts [
"0,50000"
"7250,50000"
]
)
end &166
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1729,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1730,0
va (VaSet
)
xt "1000,49000,4800,50000"
st "MYBERR"
blo "1000,49800"
tm "WireNameMgr"
)
)
on &61
)
*764 (Wire
uid 1731,0
shape (OrthoPolyLine
uid 1732,0
va (VaSet
vasetType 3
)
xt "0,51000,7250,51000"
pts [
"0,51000"
"7250,51000"
]
)
end &167
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1736,0
va (VaSet
)
xt "1000,50000,4700,51000"
st "NOEDTK"
blo "1000,50800"
tm "WireNameMgr"
)
)
on &69
)
*765 (Wire
uid 1737,0
shape (OrthoPolyLine
uid 1738,0
va (VaSet
vasetType 3
)
xt "26750,19000,33000,19000"
pts [
"26750,19000"
"33000,19000"
]
)
start &135
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1741,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1742,0
va (VaSet
)
xt "28000,18000,29900,19000"
st "ASB"
blo "28000,18800"
tm "WireNameMgr"
)
)
on &73
)
*766 (Wire
uid 1743,0
shape (OrthoPolyLine
uid 1744,0
va (VaSet
vasetType 3
)
xt "0,35000,7250,35000"
pts [
"0,35000"
"7250,35000"
]
)
end &134
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1748,0
va (VaSet
)
xt "1000,34000,2400,35000"
st "AS"
blo "1000,34800"
tm "WireNameMgr"
)
)
on &41
)
*767 (Wire
uid 2373,0
shape (OrthoPolyLine
uid 2374,0
va (VaSet
vasetType 3
)
xt "26750,23000,33000,23000"
pts [
"26750,23000"
"33000,23000"
]
)
start &141
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2378,0
va (VaSet
)
xt "28000,22000,31100,23000"
st "DTACK"
blo "28000,22800"
tm "WireNameMgr"
)
)
on &52
)
*768 (Wire
uid 4077,0
shape (OrthoPolyLine
uid 4078,0
va (VaSet
vasetType 3
)
xt "34750,-13000,40000,-13000"
pts [
"34750,-13000"
"40000,-13000"
]
)
start &98
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 4081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4082,0
va (VaSet
)
xt "36000,-14000,37900,-13000"
st "CLK"
blo "36000,-13200"
tm "WireNameMgr"
)
)
on &75
)
*769 (Wire
uid 4085,0
shape (OrthoPolyLine
uid 4086,0
va (VaSet
vasetType 3
)
xt "34750,-12000,40000,-12000"
pts [
"34750,-12000"
"40000,-12000"
]
)
start &99
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 4089,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4090,0
va (VaSet
)
xt "36000,-13000,39400,-12000"
st "NPWON"
blo "36000,-12200"
tm "WireNameMgr"
)
)
on &82
)
*770 (Wire
uid 4093,0
shape (OrthoPolyLine
uid 4094,0
va (VaSet
vasetType 3
)
xt "21000,-13000,25250,-13000"
pts [
"21000,-13000"
"25250,-13000"
]
)
end &97
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4097,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4098,0
va (VaSet
)
xt "22000,-14000,25200,-13000"
st "StopSim"
blo "22000,-13200"
tm "WireNameMgr"
)
)
on &104
)
*771 (Wire
uid 4350,0
shape (OrthoPolyLine
uid 4351,0
va (VaSet
vasetType 3
)
xt "0,52000,7250,52000"
pts [
"0,52000"
"7250,52000"
]
)
end &168
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4355,0
va (VaSet
)
xt "1000,51000,4200,52000"
st "NOEAD"
blo "1000,51800"
tm "WireNameMgr"
)
)
on &68
)
*772 (Wire
uid 5021,0
shape (OrthoPolyLine
uid 5022,0
va (VaSet
vasetType 3
)
xt "58000,-26000,63000,-26000"
pts [
"58000,-26000"
"63000,-26000"
]
)
start &110
sat 32
eat 16
st 0
si 0
tg (WTG
uid 5025,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5026,0
va (VaSet
)
xt "60000,-27000,61400,-26000"
st "AS"
blo "60000,-26200"
tm "WireNameMgr"
)
s (Text
uid 5243,0
va (VaSet
)
xt "60000,-26000,60000,-26000"
blo "60000,-26000"
tm "SignalTypeMgr"
)
)
on &41
)
*773 (Wire
uid 5676,0
shape (OrthoPolyLine
uid 5677,0
va (VaSet
vasetType 3
)
xt "26750,36000,33000,36000"
pts [
"26750,36000"
"33000,36000"
]
)
start &169
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 5680,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5681,0
va (VaSet
)
xt "28000,35000,30700,36000"
st "IACKB"
blo "28000,35800"
tm "WireNameMgr"
)
)
on &79
)
*774 (Wire
uid 5901,0
shape (OrthoPolyLine
uid 5902,0
va (VaSet
vasetType 3
)
xt "0,53000,7250,53000"
pts [
"0,53000"
"7250,53000"
]
)
end &170
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5906,0
va (VaSet
)
xt "1000,52000,3200,53000"
st "IACK"
blo "1000,52800"
tm "WireNameMgr"
)
)
on &45
)
*775 (Wire
uid 5928,0
shape (OrthoPolyLine
uid 5929,0
va (VaSet
vasetType 3
)
xt "58000,-21000,64000,-21000"
pts [
"58000,-21000"
"64000,-21000"
]
)
start &177
sat 32
eat 16
st 0
si 0
tg (WTG
uid 5932,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5933,0
va (VaSet
)
xt "60000,-22000,63100,-21000"
st "DTACK"
blo "60000,-21200"
tm "WireNameMgr"
)
s (Text
uid 5934,0
va (VaSet
)
xt "60000,-21000,60000,-21000"
blo "60000,-21000"
tm "SignalTypeMgr"
)
)
on &52
)
*776 (Wire
uid 6182,0
shape (OrthoPolyLine
uid 6183,0
va (VaSet
vasetType 3
)
xt "58000,-16000,64000,-16000"
pts [
"58000,-16000"
"64000,-16000"
]
)
start &187
sat 32
eat 16
st 0
si 0
tg (WTG
uid 6186,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6187,0
va (VaSet
)
xt "60000,-17000,61900,-16000"
st "DS0"
blo "60000,-16200"
tm "WireNameMgr"
)
s (Text
uid 6542,0
va (VaSet
)
xt "60000,-16000,60000,-16000"
blo "60000,-16000"
tm "SignalTypeMgr"
)
)
on &39
)
*777 (Wire
uid 6209,0
shape (OrthoPolyLine
uid 6210,0
va (VaSet
vasetType 3
)
xt "75000,-12000,81000,-12000"
pts [
"75000,-12000"
"81000,-12000"
]
)
start &197
sat 32
eat 16
st 0
si 0
tg (WTG
uid 6213,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6214,0
va (VaSet
)
xt "77000,-13000,78900,-12000"
st "DS1"
blo "77000,-12200"
tm "WireNameMgr"
)
s (Text
uid 6215,0
va (VaSet
)
xt "77000,-12000,77000,-12000"
blo "77000,-12000"
tm "SignalTypeMgr"
)
)
on &40
)
*778 (Wire
uid 6281,0
shape (OrthoPolyLine
uid 6282,0
va (VaSet
vasetType 3
)
xt "70000,-26000,76000,-26000"
pts [
"70000,-26000"
"76000,-26000"
]
)
start &207
sat 32
eat 16
st 0
si 0
tg (WTG
uid 6285,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6286,0
va (VaSet
)
xt "72000,-27000,74200,-26000"
st "IACK"
blo "72000,-26200"
tm "WireNameMgr"
)
s (Text
uid 6547,0
va (VaSet
)
xt "72000,-26000,72000,-26000"
blo "72000,-26000"
tm "SignalTypeMgr"
)
)
on &45
)
*779 (Wire
uid 6298,0
shape (OrthoPolyLine
uid 6299,0
va (VaSet
vasetType 3
)
xt "70000,-21000,76000,-21000"
pts [
"70000,-21000"
"76000,-21000"
]
)
start &217
sat 32
eat 16
st 0
si 0
tg (WTG
uid 6302,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6303,0
va (VaSet
)
xt "72000,-22000,74900,-21000"
st "WRITE"
blo "72000,-21200"
tm "WireNameMgr"
)
s (Text
uid 6550,0
va (VaSet
)
xt "72000,-21000,72000,-21000"
blo "72000,-21000"
tm "SignalTypeMgr"
)
)
on &44
)
*780 (Wire
uid 6306,0
shape (OrthoPolyLine
uid 6307,0
va (VaSet
vasetType 3
)
xt "70000,-16000,76000,-16000"
pts [
"70000,-16000"
"76000,-16000"
]
)
start &227
sat 32
eat 16
st 0
si 0
tg (WTG
uid 6310,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6311,0
va (VaSet
)
xt "72000,-17000,74600,-16000"
st "BERR"
blo "72000,-16200"
tm "WireNameMgr"
)
s (Text
uid 6553,0
va (VaSet
)
xt "72000,-16000,72000,-16000"
blo "72000,-16000"
tm "SignalTypeMgr"
)
)
on &42
)
*781 (Wire
uid 7899,0
shape (OrthoPolyLine
uid 7900,0
va (VaSet
vasetType 3
)
xt "95000,62000,101000,62000"
pts [
"95000,62000"
"101000,62000"
]
)
start &237
sat 32
eat 16
st 0
si 0
tg (WTG
uid 7905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7906,0
va (VaSet
)
xt "96000,61000,98400,62000"
st "SDA0"
blo "96000,61800"
tm "WireNameMgr"
)
)
on &380
)
*782 (Wire
uid 7970,0
shape (OrthoPolyLine
uid 7971,0
va (VaSet
vasetType 3
)
xt "95000,67000,101000,67000"
pts [
"95000,67000"
"101000,67000"
]
)
start &247
sat 32
eat 16
st 0
si 0
tg (WTG
uid 7976,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7977,0
va (VaSet
)
xt "96000,66000,98300,67000"
st "SCL0"
blo "96000,66800"
tm "WireNameMgr"
)
)
on &378
)
*783 (Wire
uid 7978,0
shape (OrthoPolyLine
uid 7979,0
va (VaSet
vasetType 3
)
xt "108000,62000,114000,62000"
pts [
"108000,62000"
"114000,62000"
]
)
start &257
sat 32
eat 16
st 0
si 0
tg (WTG
uid 7984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7985,0
va (VaSet
)
xt "109000,61000,111400,62000"
st "SDA1"
blo "109000,61800"
tm "WireNameMgr"
)
)
on &381
)
*784 (Wire
uid 7986,0
shape (OrthoPolyLine
uid 7987,0
va (VaSet
vasetType 3
)
xt "108000,67000,114000,67000"
pts [
"108000,67000"
"114000,67000"
]
)
start &267
sat 32
eat 16
st 0
si 0
tg (WTG
uid 7992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7993,0
va (VaSet
)
xt "109000,66000,111300,67000"
st "SCL1"
blo "109000,66800"
tm "WireNameMgr"
)
)
on &379
)
*785 (Wire
uid 8516,0
shape (OrthoPolyLine
uid 8517,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62750,51000,70000,51000"
pts [
"62750,51000"
"70000,51000"
]
)
start &331
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8520,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8521,0
va (VaSet
)
xt "64000,50000,70300,51000"
st "AE_PDL : (47:0)"
blo "64000,50800"
tm "WireNameMgr"
)
)
on &394
)
*786 (Wire
uid 8524,0
shape (OrthoPolyLine
uid 8525,0
va (VaSet
vasetType 3
)
xt "62750,52000,70000,52000"
pts [
"62750,52000"
"70000,52000"
]
)
start &332
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 8528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8529,0
va (VaSet
)
xt "64000,51000,67600,52000"
st "MD_PDL"
blo "64000,51800"
tm "WireNameMgr"
)
)
on &395
)
*787 (Wire
uid 8532,0
shape (OrthoPolyLine
uid 8533,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62750,53000,70000,53000"
pts [
"62750,53000"
"70000,53000"
]
)
start &333
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8537,0
va (VaSet
)
xt "64000,52000,69400,53000"
st "P_PDL : (7:1)"
blo "64000,52800"
tm "WireNameMgr"
)
)
on &396
)
*788 (Wire
uid 8540,0
shape (OrthoPolyLine
uid 8541,0
va (VaSet
vasetType 3
)
xt "62750,54000,70000,54000"
pts [
"62750,54000"
"70000,54000"
]
)
start &334
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 8544,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8545,0
va (VaSet
)
xt "64000,53000,67400,54000"
st "SC_PDL"
blo "64000,53800"
tm "WireNameMgr"
)
)
on &397
)
*789 (Wire
uid 8548,0
shape (OrthoPolyLine
uid 8549,0
va (VaSet
vasetType 3
)
xt "62750,55000,70000,55000"
pts [
"62750,55000"
"70000,55000"
]
)
start &335
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 8552,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8553,0
va (VaSet
)
xt "64000,54000,67000,55000"
st "SI_PDL"
blo "64000,54800"
tm "WireNameMgr"
)
)
on &398
)
*790 (Wire
uid 8556,0
shape (OrthoPolyLine
uid 8557,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62750,56000,70000,56000"
pts [
"62750,56000"
"70000,56000"
]
)
start &336
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8560,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8561,0
va (VaSet
)
xt "64000,55000,70300,56000"
st "SP_PDL : (47:0)"
blo "64000,55800"
tm "WireNameMgr"
)
)
on &399
)
*791 (Wire
uid 9334,0
shape (OrthoPolyLine
uid 9335,0
va (VaSet
vasetType 3
)
xt "62750,14000,68000,14000"
pts [
"62750,14000"
"68000,14000"
]
)
start &305
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 9338,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9339,0
va (VaSet
)
xt "63000,13000,65900,14000"
st "F_SCK"
blo "63000,13800"
tm "WireNameMgr"
)
)
on &374
)
*792 (Wire
uid 9342,0
shape (OrthoPolyLine
uid 9343,0
va (VaSet
vasetType 3
)
xt "62750,15000,68000,15000"
pts [
"62750,15000"
"68000,15000"
]
)
start &306
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 9346,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9347,0
va (VaSet
)
xt "64000,14000,66000,15000"
st "F_SI"
blo "64000,14800"
tm "WireNameMgr"
)
)
on &375
)
*793 (Wire
uid 9350,0
shape (OrthoPolyLine
uid 9351,0
va (VaSet
vasetType 3
)
xt "62750,16000,68000,16000"
pts [
"62750,16000"
"68000,16000"
]
)
start &308
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 9354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9355,0
va (VaSet
)
xt "64000,15000,66000,16000"
st "FCS"
blo "64000,15800"
tm "WireNameMgr"
)
)
on &376
)
*794 (Wire
uid 9358,0
shape (OrthoPolyLine
uid 9359,0
va (VaSet
vasetType 3
)
xt "36000,15000,43250,15000"
pts [
"36000,15000"
"43250,15000"
]
)
end &307
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9362,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9363,0
va (VaSet
)
xt "37000,14000,39400,15000"
st "F_SO"
blo "37000,14800"
tm "WireNameMgr"
)
)
on &377
)
*795 (Wire
uid 10996,0
shape (OrthoPolyLine
uid 10997,0
va (VaSet
vasetType 3
)
xt "62750,18000,66000,18000"
pts [
"62750,18000"
"66000,18000"
]
)
start &309
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 11000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11001,0
va (VaSet
)
xt "63000,17000,65300,18000"
st "SCL0"
blo "63000,17800"
tm "WireNameMgr"
)
)
on &378
)
*796 (Wire
uid 11004,0
shape (OrthoPolyLine
uid 11005,0
va (VaSet
vasetType 3
)
xt "62750,19000,66000,19000"
pts [
"62750,19000"
"66000,19000"
]
)
start &310
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 11008,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11009,0
va (VaSet
)
xt "63000,18000,65300,19000"
st "SCL1"
blo "63000,18800"
tm "WireNameMgr"
)
)
on &379
)
*797 (Wire
uid 11012,0
shape (OrthoPolyLine
uid 11013,0
va (VaSet
vasetType 3
)
xt "62750,20000,66000,20000"
pts [
"62750,20000"
"66000,20000"
]
)
start &311
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 11016,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11017,0
va (VaSet
)
xt "63000,19000,65400,20000"
st "SDA0"
blo "63000,19800"
tm "WireNameMgr"
)
)
on &380
)
*798 (Wire
uid 11020,0
shape (OrthoPolyLine
uid 11021,0
va (VaSet
vasetType 3
)
xt "62750,21000,66000,21000"
pts [
"62750,21000"
"66000,21000"
]
)
start &312
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 11024,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11025,0
va (VaSet
)
xt "63000,20000,65400,21000"
st "SDA1"
blo "63000,20800"
tm "WireNameMgr"
)
)
on &381
)
*799 (Wire
uid 11408,0
shape (OrthoPolyLine
uid 11409,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62750,34000,79250,34000"
pts [
"62750,34000"
"79250,34000"
]
)
start &313
end &440
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 11412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11413,0
va (VaSet
)
xt "67000,33000,71300,34000"
st "LB : (31:0)"
blo "67000,33800"
tm "WireNameMgr"
)
)
on &383
)
*800 (Wire
uid 11416,0
shape (OrthoPolyLine
uid 11417,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62750,35000,79250,35000"
pts [
"62750,35000"
"79250,35000"
]
)
start &314
end &441
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 11420,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11421,0
va (VaSet
)
xt "67000,34000,72300,35000"
st "LBSP : (31:0)"
blo "67000,34800"
tm "WireNameMgr"
)
)
on &384
)
*801 (Wire
uid 11424,0
shape (OrthoPolyLine
uid 11425,0
va (VaSet
vasetType 3
)
xt "62750,32000,79250,32000"
pts [
"62750,32000"
"79250,32000"
]
)
start &319
end &447
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 11428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11429,0
va (VaSet
)
xt "67000,31000,70800,32000"
st "nLBPCKE"
blo "67000,31800"
tm "WireNameMgr"
)
)
on &385
)
*802 (Wire
uid 11432,0
shape (OrthoPolyLine
uid 11433,0
va (VaSet
vasetType 3
)
xt "62750,33000,79250,33000"
pts [
"62750,33000"
"79250,33000"
]
)
start &320
end &448
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 11436,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11437,0
va (VaSet
)
xt "67000,32000,70900,33000"
st "nLBPCKR"
blo "67000,32800"
tm "WireNameMgr"
)
)
on &386
)
*803 (Wire
uid 11440,0
shape (OrthoPolyLine
uid 11441,0
va (VaSet
vasetType 3
)
xt "62750,31000,79250,31000"
pts [
"62750,31000"
"79250,31000"
]
)
start &322
end &462
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 11444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11445,0
va (VaSet
)
xt "67000,30000,70400,31000"
st "nLBRDY"
blo "67000,30800"
tm "WireNameMgr"
)
)
on &387
)
*804 (Wire
uid 11890,0
shape (OrthoPolyLine
uid 11891,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62750,44000,72000,44000"
pts [
"62750,44000"
"72000,44000"
]
)
start &325
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 11894,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11895,0
va (VaSet
)
xt "64000,43000,71100,44000"
st "DIR_CTTM : (7:0)"
blo "64000,43800"
tm "WireNameMgr"
)
)
on &388
)
*805 (Wire
uid 11898,0
shape (OrthoPolyLine
uid 11899,0
va (VaSet
vasetType 3
)
xt "62750,45000,72000,45000"
pts [
"62750,45000"
"72000,45000"
]
)
start &326
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 11902,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11903,0
va (VaSet
)
xt "64000,44000,68100,45000"
st "PSM_RES"
blo "64000,44800"
tm "WireNameMgr"
)
)
on &389
)
*806 (Wire
uid 12627,0
shape (OrthoPolyLine
uid 12628,0
va (VaSet
vasetType 3
)
xt "62750,47000,71000,47000"
pts [
"62750,47000"
"71000,47000"
]
)
start &327
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 12631,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12632,0
va (VaSet
)
xt "64000,46000,68500,47000"
st "SCLK_DAC"
blo "64000,46800"
tm "WireNameMgr"
)
)
on &390
)
*807 (Wire
uid 12635,0
shape (OrthoPolyLine
uid 12636,0
va (VaSet
vasetType 3
)
xt "62750,48000,71000,48000"
pts [
"62750,48000"
"71000,48000"
]
)
start &328
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 12639,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12640,0
va (VaSet
)
xt "64000,47000,68400,48000"
st "SDIN_DAC"
blo "64000,47800"
tm "WireNameMgr"
)
)
on &391
)
*808 (Wire
uid 12651,0
shape (OrthoPolyLine
uid 12652,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62750,49000,71000,49000"
pts [
"62750,49000"
"71000,49000"
]
)
start &329
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 12655,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12656,0
va (VaSet
)
xt "64000,48000,69600,49000"
st "SYNC : (15:0)"
blo "64000,48800"
tm "WireNameMgr"
)
)
on &392
)
*809 (Wire
uid 12983,0
shape (OrthoPolyLine
uid 12984,0
va (VaSet
vasetType 3
)
xt "62750,50000,72000,50000"
pts [
"62750,50000"
"72000,50000"
]
)
start &330
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 12987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12988,0
va (VaSet
)
xt "64000,49000,70700,50000"
st "NCYC_RELOAD"
blo "64000,49800"
tm "WireNameMgr"
)
)
on &393
)
*810 (Wire
uid 14017,0
shape (OrthoPolyLine
uid 14018,0
va (VaSet
vasetType 3
)
xt "62750,57000,69000,57000"
pts [
"62750,57000"
"69000,57000"
]
)
start &337
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14022,0
va (VaSet
)
xt "64000,56000,67900,57000"
st "NSELCLK"
blo "64000,56800"
tm "WireNameMgr"
)
)
on &400
)
*811 (Wire
uid 14025,0
shape (OrthoPolyLine
uid 14026,0
va (VaSet
vasetType 3
)
xt "62750,58000,69000,58000"
pts [
"62750,58000"
"69000,58000"
]
)
start &338
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14030,0
va (VaSet
)
xt "64000,57000,67300,58000"
st "RSELA0"
blo "64000,57800"
tm "WireNameMgr"
)
)
on &401
)
*812 (Wire
uid 14033,0
shape (OrthoPolyLine
uid 14034,0
va (VaSet
vasetType 3
)
xt "62750,59000,69000,59000"
pts [
"62750,59000"
"69000,59000"
]
)
start &339
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14037,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14038,0
va (VaSet
)
xt "64000,58000,67300,59000"
st "RSELA1"
blo "64000,58800"
tm "WireNameMgr"
)
)
on &402
)
*813 (Wire
uid 14041,0
shape (OrthoPolyLine
uid 14042,0
va (VaSet
vasetType 3
)
xt "62750,60000,69000,60000"
pts [
"62750,60000"
"69000,60000"
]
)
start &340
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14045,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14046,0
va (VaSet
)
xt "64000,59000,67300,60000"
st "RSELB0"
blo "64000,59800"
tm "WireNameMgr"
)
)
on &403
)
*814 (Wire
uid 14049,0
shape (OrthoPolyLine
uid 14050,0
va (VaSet
vasetType 3
)
xt "62750,61000,69000,61000"
pts [
"62750,61000"
"69000,61000"
]
)
start &341
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14053,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14054,0
va (VaSet
)
xt "64000,60000,67300,61000"
st "RSELB1"
blo "64000,60800"
tm "WireNameMgr"
)
)
on &404
)
*815 (Wire
uid 14057,0
shape (OrthoPolyLine
uid 14058,0
va (VaSet
vasetType 3
)
xt "62750,62000,69000,62000"
pts [
"62750,62000"
"69000,62000"
]
)
start &342
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14061,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14062,0
va (VaSet
)
xt "64000,61000,67400,62000"
st "RSELC0"
blo "64000,61800"
tm "WireNameMgr"
)
)
on &405
)
*816 (Wire
uid 14065,0
shape (OrthoPolyLine
uid 14066,0
va (VaSet
vasetType 3
)
xt "62750,63000,69000,63000"
pts [
"62750,63000"
"69000,63000"
]
)
start &343
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14070,0
va (VaSet
)
xt "64000,62000,67400,63000"
st "RSELC1"
blo "64000,62800"
tm "WireNameMgr"
)
)
on &406
)
*817 (Wire
uid 14073,0
shape (OrthoPolyLine
uid 14074,0
va (VaSet
vasetType 3
)
xt "62750,64000,69000,64000"
pts [
"62750,64000"
"69000,64000"
]
)
start &344
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14077,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14078,0
va (VaSet
)
xt "64000,63000,67400,64000"
st "RSELD0"
blo "64000,63800"
tm "WireNameMgr"
)
)
on &407
)
*818 (Wire
uid 14081,0
shape (OrthoPolyLine
uid 14082,0
va (VaSet
vasetType 3
)
xt "62750,65000,69000,65000"
pts [
"62750,65000"
"69000,65000"
]
)
start &345
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14085,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14086,0
va (VaSet
)
xt "64000,64000,67400,65000"
st "RSELD1"
blo "64000,64800"
tm "WireNameMgr"
)
)
on &408
)
*819 (Wire
uid 14089,0
shape (OrthoPolyLine
uid 14090,0
va (VaSet
vasetType 3
)
xt "62750,66000,69000,66000"
pts [
"62750,66000"
"69000,66000"
]
)
start &346
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 14093,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14094,0
va (VaSet
)
xt "64000,65000,67300,66000"
st "SELCLK"
blo "64000,65800"
tm "WireNameMgr"
)
)
on &409
)
*820 (Wire
uid 14449,0
shape (OrthoPolyLine
uid 14450,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62750,67000,70000,67000"
pts [
"62750,67000"
"70000,67000"
]
)
start &347
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14453,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14454,0
va (VaSet
)
xt "64000,66000,68900,67000"
st "TST : (15:0)"
blo "64000,66800"
tm "WireNameMgr"
)
)
on &410
)
*821 (Wire
uid 15526,0
shape (OrthoPolyLine
uid 15527,0
va (VaSet
vasetType 3
)
xt "86000,-21000,92000,-21000"
pts [
"86000,-21000"
"92000,-21000"
]
)
start &412
sat 32
eat 16
st 0
si 0
tg (WTG
uid 15530,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15531,0
va (VaSet
)
xt "88000,-22000,91500,-21000"
st "SYSRES"
blo "88000,-21200"
tm "WireNameMgr"
)
s (Text
uid 15532,0
va (VaSet
)
xt "88000,-21000,88000,-21000"
blo "88000,-21000"
tm "SignalTypeMgr"
)
)
on &47
)
*822 (Wire
uid 16992,0
shape (OrthoPolyLine
uid 16993,0
va (VaSet
vasetType 3
)
xt "38000,40000,43250,40000"
pts [
"38000,40000"
"43250,40000"
]
)
end &357
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 16996,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16997,0
va (VaSet
)
xt "39000,39000,40900,40000"
st "CLK"
blo "39000,39800"
tm "WireNameMgr"
)
)
on &75
)
*823 (Wire
uid 17000,0
shape (OrthoPolyLine
uid 17001,0
va (VaSet
vasetType 3
)
xt "38000,39000,43250,39000"
pts [
"38000,39000"
"43250,39000"
]
)
end &356
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17005,0
va (VaSet
)
xt "39000,38000,42000,39000"
st "ALICLK"
blo "39000,38800"
tm "WireNameMgr"
)
)
on &641
)
*824 (Wire
uid 17010,0
shape (OrthoPolyLine
uid 17011,0
va (VaSet
vasetType 3
)
xt "38000,29000,43250,29000"
pts [
"38000,29000"
"43250,29000"
]
)
end &353
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17015,0
va (VaSet
)
xt "39000,28000,40900,29000"
st "LOS"
blo "39000,28800"
tm "WireNameMgr"
)
)
on &421
)
*825 (Wire
uid 17018,0
shape (OrthoPolyLine
uid 17019,0
va (VaSet
vasetType 3
)
xt "38000,24000,43250,24000"
pts [
"38000,24000"
"43250,24000"
]
)
end &348
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17022,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17023,0
va (VaSet
)
xt "39000,23000,40200,24000"
st "L0"
blo "39000,23800"
tm "WireNameMgr"
)
)
on &422
)
*826 (Wire
uid 17026,0
shape (OrthoPolyLine
uid 17027,0
va (VaSet
vasetType 3
)
xt "38000,25000,43250,25000"
pts [
"38000,25000"
"43250,25000"
]
)
end &349
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17031,0
va (VaSet
)
xt "39000,24000,40700,25000"
st "L1A"
blo "39000,24800"
tm "WireNameMgr"
)
)
on &423
)
*827 (Wire
uid 17034,0
shape (OrthoPolyLine
uid 17035,0
va (VaSet
vasetType 3
)
xt "38000,26000,43250,26000"
pts [
"38000,26000"
"43250,26000"
]
)
end &350
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17038,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17039,0
va (VaSet
)
xt "39000,25000,40800,26000"
st "L1R"
blo "39000,25800"
tm "WireNameMgr"
)
)
on &424
)
*828 (Wire
uid 17042,0
shape (OrthoPolyLine
uid 17043,0
va (VaSet
vasetType 3
)
xt "38000,27000,43250,27000"
pts [
"38000,27000"
"43250,27000"
]
)
end &351
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17046,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17047,0
va (VaSet
)
xt "39000,26000,40700,27000"
st "L2A"
blo "39000,26800"
tm "WireNameMgr"
)
)
on &425
)
*829 (Wire
uid 17050,0
shape (OrthoPolyLine
uid 17051,0
va (VaSet
vasetType 3
)
xt "38000,28000,43250,28000"
pts [
"38000,28000"
"43250,28000"
]
)
end &352
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17055,0
va (VaSet
)
xt "39000,27000,40800,28000"
st "L2R"
blo "39000,27800"
tm "WireNameMgr"
)
)
on &426
)
*830 (Wire
uid 17058,0
shape (OrthoPolyLine
uid 17059,0
va (VaSet
vasetType 3
)
xt "62750,68000,69000,68000"
pts [
"62750,68000"
"69000,68000"
]
)
start &354
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 17062,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17063,0
va (VaSet
)
xt "64000,67000,68500,68000"
st "LTM_BUSY"
blo "64000,67800"
tm "WireNameMgr"
)
)
on &427
)
*831 (Wire
uid 17066,0
shape (OrthoPolyLine
uid 17067,0
va (VaSet
vasetType 3
)
xt "62750,69000,69000,69000"
pts [
"62750,69000"
"69000,69000"
]
)
start &355
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 17070,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17071,0
va (VaSet
)
xt "64000,68000,68700,69000"
st "LTM_DRDY"
blo "64000,68800"
tm "WireNameMgr"
)
)
on &428
)
*832 (Wire
uid 17440,0
shape (OrthoPolyLine
uid 17441,0
va (VaSet
vasetType 3
)
xt "38000,30000,43250,30000"
pts [
"38000,30000"
"43250,30000"
]
)
end &358
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17445,0
va (VaSet
)
xt "39000,29000,42700,30000"
st "BNCRES"
blo "39000,29800"
tm "WireNameMgr"
)
)
on &429
)
*833 (Wire
uid 17448,0
shape (OrthoPolyLine
uid 17449,0
va (VaSet
vasetType 3
)
xt "38000,31000,43250,31000"
pts [
"38000,31000"
"43250,31000"
]
)
end &359
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17452,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17453,0
va (VaSet
)
xt "39000,30000,42000,31000"
st "EVRES"
blo "39000,30800"
tm "WireNameMgr"
)
)
on &430
)
*834 (Wire
uid 18682,0
shape (OrthoPolyLine
uid 18683,0
va (VaSet
vasetType 3
)
xt "62750,29000,79250,29000"
pts [
"79250,29000"
"62750,29000"
]
)
start &446
end &318
sat 32
eat 32
st 0
si 0
tg (WTG
uid 18684,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18685,0
va (VaSet
)
xt "67000,28000,70600,29000"
st "nLBLAST"
blo "67000,28800"
tm "WireNameMgr"
)
)
on &382
)
*835 (Wire
uid 18688,0
shape (OrthoPolyLine
uid 18689,0
va (VaSet
vasetType 3
)
xt "62750,30000,79250,30000"
pts [
"62750,30000"
"79250,30000"
]
)
start &324
end &451
sat 32
eat 32
st 0
si 0
tg (WTG
uid 18690,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18691,0
va (VaSet
)
xt "67000,29000,70600,30000"
st "nLBWAIT"
blo "67000,29800"
tm "WireNameMgr"
)
)
on &469
)
*836 (Wire
uid 18694,0
shape (OrthoPolyLine
uid 18695,0
va (VaSet
vasetType 3
)
xt "62750,28000,79250,28000"
pts [
"62750,28000"
"79250,28000"
]
)
start &321
end &449
sat 32
eat 32
st 0
si 0
tg (WTG
uid 18696,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18697,0
va (VaSet
)
xt "67000,27000,69900,28000"
st "nLBRD"
blo "67000,27800"
tm "WireNameMgr"
)
)
on &470
)
*837 (Wire
uid 18700,0
shape (OrthoPolyLine
uid 18701,0
va (VaSet
vasetType 3
)
xt "62750,27000,79250,27000"
pts [
"62750,27000"
"79250,27000"
]
)
start &315
end &443
sat 32
eat 32
st 0
si 0
tg (WTG
uid 18702,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18703,0
va (VaSet
)
xt "67000,26000,69700,27000"
st "nLBAS"
blo "67000,26800"
tm "WireNameMgr"
)
)
on &471
)
*838 (Wire
uid 18706,0
shape (OrthoPolyLine
uid 18707,0
va (VaSet
vasetType 3
)
xt "62750,26000,79250,26000"
pts [
"62750,26000"
"79250,26000"
]
)
start &317
end &445
sat 32
eat 32
st 0
si 0
tg (WTG
uid 18708,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18709,0
va (VaSet
)
xt "67000,25000,69800,26000"
st "nLBCS"
blo "67000,25800"
tm "WireNameMgr"
)
)
on &472
)
*839 (Wire
uid 18726,0
shape (OrthoPolyLine
uid 18727,0
va (VaSet
vasetType 3
)
xt "62750,25000,79250,25000"
pts [
"62750,25000"
"79250,25000"
]
)
start &316
end &444
sat 32
eat 32
st 0
si 0
tg (WTG
uid 18728,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18729,0
va (VaSet
)
xt "67000,24000,70300,25000"
st "nLBCLR"
blo "67000,24800"
tm "WireNameMgr"
)
)
on &473
)
*840 (Wire
uid 18732,0
shape (OrthoPolyLine
uid 18733,0
va (VaSet
vasetType 3
)
xt "62750,24000,79250,24000"
pts [
"79250,24000"
"62750,24000"
]
)
start &450
end &323
sat 32
eat 32
st 0
si 0
tg (WTG
uid 18734,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18735,0
va (VaSet
)
xt "67000,23000,70300,24000"
st "nLBRES"
blo "67000,23800"
tm "WireNameMgr"
)
)
on &474
)
*841 (Wire
uid 18742,0
shape (OrthoPolyLine
uid 18743,0
va (VaSet
vasetType 3
)
xt "75000,12000,79250,12000"
pts [
"75000,12000"
"79250,12000"
]
)
end &438
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 18746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18747,0
va (VaSet
)
xt "76000,11000,78400,12000"
st "F_SO"
blo "76000,11800"
tm "WireNameMgr"
)
)
on &377
)
*842 (Wire
uid 18760,0
shape (OrthoPolyLine
uid 18761,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73000,6000,79250,6000"
pts [
"73000,6000"
"79250,6000"
]
)
end &435
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 18764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18765,0
va (VaSet
)
xt "74000,5000,79600,6000"
st "DPCLK : (7:0)"
blo "74000,5800"
tm "WireNameMgr"
)
)
on &475
)
*843 (Wire
uid 18768,0
shape (OrthoPolyLine
uid 18769,0
va (VaSet
vasetType 3
)
xt "73000,7000,79250,7000"
pts [
"73000,7000"
"79250,7000"
]
)
end &457
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 18772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18773,0
va (VaSet
)
xt "74000,6000,75900,7000"
st "CLK"
blo "74000,6800"
tm "WireNameMgr"
)
)
on &75
)
*844 (Wire
uid 18776,0
shape (OrthoPolyLine
uid 18777,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73000,14000,79250,14000"
pts [
"73000,14000"
"79250,14000"
]
)
end &454
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 18780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18781,0
va (VaSet
)
xt "72000,13000,78500,14000"
st "OR_DEL : (47:0)"
blo "72000,13800"
tm "WireNameMgr"
)
)
on &476
)
*845 (Wire
uid 18818,0
optionalChildren [
*846 (BdJunction
uid 23507,0
ps "OnConnectorStrategy"
shape (Circle
uid 23508,0
va (VaSet
vasetType 1
)
xt "74600,-4400,75400,-3600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 18819,0
va (VaSet
vasetType 3
)
xt "72000,-4000,79000,-4000"
pts [
"72000,-4000"
"79000,-4000"
]
)
end &478
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 18824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18825,0
va (VaSet
)
xt "73000,-5000,74900,-4000"
st "CLK"
blo "73000,-4200"
tm "WireNameMgr"
)
)
on &75
)
*847 (Wire
uid 18828,0
shape (OrthoPolyLine
uid 18829,0
va (VaSet
vasetType 3
)
xt "84000,-4000,93000,-4000"
pts [
"84000,-4000"
"93000,-4000"
]
)
start &480
sat 32
eat 16
sl "(0)"
st 0
si 0
tg (WTG
uid 18832,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18833,0
va (VaSet
)
xt "86000,-5000,90000,-4000"
st "DPCLK(0)"
blo "86000,-4200"
tm "WireNameMgr"
)
s (Text
uid 19160,0
va (VaSet
)
xt "86000,-4000,92200,-3000"
st "(7 DOWNTO 0)"
blo "86000,-3200"
tm "SignalTypeMgr"
)
)
on &475
)
*848 (Wire
uid 19500,0
shape (OrthoPolyLine
uid 19501,0
va (VaSet
vasetType 3
)
xt "38000,41000,43250,41000"
pts [
"38000,41000"
"43250,41000"
]
)
end &360
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19504,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19505,0
va (VaSet
)
xt "39000,40000,43300,41000"
st "SPULSE0B"
blo "39000,40800"
tm "WireNameMgr"
)
)
on &86
)
*849 (Wire
uid 19506,0
shape (OrthoPolyLine
uid 19507,0
va (VaSet
vasetType 3
)
xt "38000,42000,43250,42000"
pts [
"38000,42000"
"43250,42000"
]
)
end &361
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19511,0
va (VaSet
)
xt "39000,41000,43300,42000"
st "SPULSE1B"
blo "39000,41800"
tm "WireNameMgr"
)
)
on &87
)
*850 (Wire
uid 19512,0
shape (OrthoPolyLine
uid 19513,0
va (VaSet
vasetType 3
)
xt "38000,43000,43250,43000"
pts [
"38000,43000"
"43250,43000"
]
)
end &362
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19516,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19517,0
va (VaSet
)
xt "39000,42000,43300,43000"
st "SPULSE2B"
blo "39000,42800"
tm "WireNameMgr"
)
)
on &88
)
*851 (Wire
uid 19860,0
shape (OrthoPolyLine
uid 19861,0
va (VaSet
vasetType 3
)
xt "70000,36000,79250,36000"
pts [
"70000,36000"
"79250,36000"
]
)
end &464
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 19864,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19865,0
va (VaSet
)
xt "71000,35000,77900,36000"
st "PULSE_TOGGLE"
blo "71000,35800"
tm "WireNameMgr"
)
)
on &488
)
*852 (Wire
uid 20491,0
shape (OrthoPolyLine
uid 20492,0
va (VaSet
vasetType 3
)
xt "37000,53000,43250,53000"
pts [
"37000,53000"
"43250,53000"
]
)
end &363
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 20495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20496,0
va (VaSet
)
xt "38000,52000,41900,53000"
st "PSM_SP0"
blo "38000,52800"
tm "WireNameMgr"
)
)
on &489
)
*853 (Wire
uid 20499,0
shape (OrthoPolyLine
uid 20500,0
va (VaSet
vasetType 3
)
xt "37000,54000,43250,54000"
pts [
"37000,54000"
"43250,54000"
]
)
end &364
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 20503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20504,0
va (VaSet
)
xt "38000,53000,41900,54000"
st "PSM_SP1"
blo "38000,53800"
tm "WireNameMgr"
)
)
on &490
)
*854 (Wire
uid 20507,0
shape (OrthoPolyLine
uid 20508,0
va (VaSet
vasetType 3
)
xt "37000,55000,43250,55000"
pts [
"37000,55000"
"43250,55000"
]
)
end &365
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 20511,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20512,0
va (VaSet
)
xt "38000,54000,41900,55000"
st "PSM_SP2"
blo "38000,54800"
tm "WireNameMgr"
)
)
on &491
)
*855 (Wire
uid 20515,0
shape (OrthoPolyLine
uid 20516,0
va (VaSet
vasetType 3
)
xt "37000,56000,43250,56000"
pts [
"37000,56000"
"43250,56000"
]
)
end &366
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 20519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20520,0
va (VaSet
)
xt "38000,55000,41900,56000"
st "PSM_SP3"
blo "38000,55800"
tm "WireNameMgr"
)
)
on &492
)
*856 (Wire
uid 20523,0
shape (OrthoPolyLine
uid 20524,0
va (VaSet
vasetType 3
)
xt "37000,57000,43250,57000"
pts [
"37000,57000"
"43250,57000"
]
)
end &367
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 20527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20528,0
va (VaSet
)
xt "38000,56000,41900,57000"
st "PSM_SP4"
blo "38000,56800"
tm "WireNameMgr"
)
)
on &493
)
*857 (Wire
uid 20531,0
shape (OrthoPolyLine
uid 20532,0
va (VaSet
vasetType 3
)
xt "37000,58000,43250,58000"
pts [
"37000,58000"
"43250,58000"
]
)
end &368
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 20535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20536,0
va (VaSet
)
xt "38000,57000,41900,58000"
st "PSM_SP5"
blo "38000,57800"
tm "WireNameMgr"
)
)
on &494
)
*858 (Wire
uid 21877,0
optionalChildren [
*859 (BdJunction
uid 22433,0
ps "OnConnectorStrategy"
shape (Circle
uid 22434,0
va (VaSet
vasetType 1
)
xt "139600,-26399,140400,-25599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 21878,0
va (VaSet
vasetType 3
)
xt "134750,-26000,142000,-26000"
pts [
"134750,-26000"
"142000,-26000"
]
)
start &499
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 21881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21882,0
va (VaSet
)
xt "136000,-27000,138300,-26000"
st "SCL0"
blo "136000,-26200"
tm "WireNameMgr"
)
)
on &378
)
*860 (Wire
uid 21885,0
optionalChildren [
*861 (BdJunction
uid 22439,0
ps "OnConnectorStrategy"
shape (Circle
uid 22440,0
va (VaSet
vasetType 1
)
xt "140600,-25399,141400,-24599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 21886,0
va (VaSet
vasetType 3
)
xt "134750,-25000,142000,-25000"
pts [
"134750,-25000"
"142000,-25000"
]
)
start &500
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 21889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21890,0
va (VaSet
)
xt "136000,-26000,138400,-25000"
st "SDA0"
blo "136000,-25200"
tm "WireNameMgr"
)
)
on &380
)
*862 (Wire
uid 21928,0
optionalChildren [
*863 (BdJunction
uid 21936,0
ps "OnConnectorStrategy"
shape (Circle
uid 21937,0
va (VaSet
vasetType 1
)
xt "120600,-26399,121400,-25599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 21929,0
va (VaSet
vasetType 3
)
xt "115000,-26000,125250,-26000"
pts [
"115000,-26000"
"125250,-26000"
]
)
start &505
end &496
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21930,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21931,0
va (VaSet
isHidden 1
)
xt "117000,-27000,119200,-26000"
st "GND"
blo "117000,-26200"
tm "WireNameMgr"
)
)
on &512
)
*864 (Wire
uid 21932,0
optionalChildren [
*865 (BdJunction
uid 21942,0
ps "OnConnectorStrategy"
shape (Circle
uid 21943,0
va (VaSet
vasetType 1
)
xt "120600,-25400,121400,-24600"
radius 400
)
)
*866 (BdJunction
uid 22494,0
ps "OnConnectorStrategy"
shape (Circle
uid 22495,0
va (VaSet
vasetType 1
)
xt "120600,-24400,121400,-23600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 21933,0
va (VaSet
vasetType 3
)
xt "121000,-26000,125250,-24000"
pts [
"121000,-26000"
"121000,-24000"
"125250,-24000"
]
)
start &863
end &498
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21934,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21935,0
va (VaSet
)
xt "122250,-25000,124450,-24000"
st "GND"
blo "122250,-24200"
tm "WireNameMgr"
)
)
on &512
)
*867 (Wire
uid 21938,0
shape (OrthoPolyLine
uid 21939,0
va (VaSet
vasetType 3
)
xt "121000,-25002,125250,-25000"
pts [
"121000,-25002"
"123000,-25002"
"123000,-25000"
"125250,-25000"
]
)
start &865
end &497
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21941,0
va (VaSet
)
xt "122250,-26000,124450,-25000"
st "GND"
blo "122250,-25200"
tm "WireNameMgr"
)
)
on &512
)
*868 (Wire
uid 22394,0
optionalChildren [
*869 (BdJunction
uid 22474,0
ps "OnConnectorStrategy"
shape (Circle
uid 22475,0
va (VaSet
vasetType 1
)
xt "120600,-14400,121400,-13600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22395,0
va (VaSet
vasetType 3
)
xt "121000,-24000,125250,-14000"
pts [
"125250,-14000"
"121000,-14000"
"121000,-24000"
]
)
start &515
end &866
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22396,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22397,0
va (VaSet
)
xt "122250,-14000,124450,-13000"
st "GND"
blo "122250,-13200"
tm "WireNameMgr"
)
)
on &512
)
*870 (Wire
uid 22429,0
optionalChildren [
*871 (BdJunction
uid 22651,0
ps "OnConnectorStrategy"
shape (Circle
uid 22652,0
va (VaSet
vasetType 1
)
xt "139600,-15400,140400,-14600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22430,0
va (VaSet
vasetType 3
)
xt "134750,-25999,140000,-15000"
pts [
"134750,-15000"
"140000,-15000"
"140000,-25999"
]
)
start &517
end &859
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22432,0
va (VaSet
)
xt "136750,-16000,139050,-15000"
st "SCL0"
blo "136750,-15200"
tm "WireNameMgr"
)
)
on &378
)
*872 (Wire
uid 22435,0
optionalChildren [
*873 (BdJunction
uid 22657,0
ps "OnConnectorStrategy"
shape (Circle
uid 22658,0
va (VaSet
vasetType 1
)
xt "140600,-14400,141400,-13600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22436,0
va (VaSet
vasetType 3
)
xt "134750,-24999,141000,-14000"
pts [
"134750,-14000"
"141000,-14000"
"141000,-24999"
]
)
start &518
end &861
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22438,0
va (VaSet
)
xt "136750,-15000,139150,-14000"
st "SDA0"
blo "136750,-14200"
tm "WireNameMgr"
)
)
on &380
)
*874 (Wire
uid 22470,0
optionalChildren [
*875 (BdJunction
uid 22486,0
ps "OnConnectorStrategy"
shape (Circle
uid 22487,0
va (VaSet
vasetType 1
)
xt "120600,-4400,121400,-3600"
radius 400
)
)
*876 (BdJunction
uid 22492,0
ps "OnConnectorStrategy"
shape (Circle
uid 22493,0
va (VaSet
vasetType 1
)
xt "120600,-13392,121400,-12592"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22471,0
va (VaSet
vasetType 3
)
xt "121000,-14000,125250,-4000"
pts [
"125250,-4000"
"121000,-4000"
"121000,-14000"
]
)
start &533
end &869
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22473,0
va (VaSet
)
xt "122250,-5000,124450,-4000"
st "GND"
blo "122250,-4200"
tm "WireNameMgr"
)
)
on &512
)
*877 (Wire
uid 22476,0
optionalChildren [
*878 (BdJunction
uid 22566,0
ps "OnConnectorStrategy"
shape (Circle
uid 22567,0
va (VaSet
vasetType 1
)
xt "118600,-3400,119400,-2600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22477,0
va (VaSet
vasetType 3
)
xt "119000,-14999,125250,-3000"
pts [
"125250,-3000"
"119000,-3000"
"119000,-14999"
]
)
start &534
end *879 (BdJunction
uid 22502,0
ps "OnConnectorStrategy"
shape (Circle
uid 22503,0
va (VaSet
vasetType 1
)
xt "118600,-15399,119400,-14599"
radius 400
)
)
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22478,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22479,0
va (VaSet
)
xt "122250,-4000,124350,-3000"
st "VDD"
blo "122250,-3200"
tm "WireNameMgr"
)
)
on &531
)
*880 (Wire
uid 22482,0
optionalChildren [
*881 (BdJunction
uid 22578,0
ps "OnConnectorStrategy"
shape (Circle
uid 22579,0
va (VaSet
vasetType 1
)
xt "120600,-2400,121400,-1600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22483,0
va (VaSet
vasetType 3
)
xt "121000,-4000,125250,-2000"
pts [
"125250,-2000"
"121000,-2000"
"121000,-4000"
]
)
start &535
end &875
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22484,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22485,0
va (VaSet
)
xt "122250,-3000,124450,-2000"
st "GND"
blo "122250,-2200"
tm "WireNameMgr"
)
)
on &512
)
*882 (Wire
uid 22488,0
shape (OrthoPolyLine
uid 22489,0
va (VaSet
vasetType 3
)
xt "121000,-13000,125250,-12992"
pts [
"125250,-13000"
"123000,-13000"
"123000,-12992"
"121000,-12992"
]
)
start &516
end &876
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22491,0
va (VaSet
)
xt "122250,-14000,124450,-13000"
st "GND"
blo "122250,-13200"
tm "WireNameMgr"
)
)
on &512
)
*883 (Wire
uid 22498,0
optionalChildren [
&879
]
shape (OrthoPolyLine
uid 22499,0
va (VaSet
vasetType 3
)
xt "111000,-16000,125250,-15000"
pts [
"125250,-15000"
"111000,-15000"
"111000,-16000"
]
)
start &514
end &523
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22501,0
va (VaSet
)
xt "123250,-16000,125350,-15000"
st "VDD"
blo "123250,-15200"
tm "WireNameMgr"
)
)
on &531
)
*884 (Wire
uid 22562,0
optionalChildren [
*885 (BdJunction
uid 22572,0
ps "OnConnectorStrategy"
shape (Circle
uid 22573,0
va (VaSet
vasetType 1
)
xt "118600,6600,119400,7400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22563,0
va (VaSet
vasetType 3
)
xt "119000,-3000,125250,7000"
pts [
"125250,7000"
"119000,7000"
"119000,-3000"
]
)
start &542
end &878
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22564,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22565,0
va (VaSet
)
xt "122250,6000,124350,7000"
st "VDD"
blo "122250,6800"
tm "WireNameMgr"
)
)
on &531
)
*886 (Wire
uid 22568,0
optionalChildren [
*887 (BdJunction
uid 22584,0
ps "OnConnectorStrategy"
shape (Circle
uid 22585,0
va (VaSet
vasetType 1
)
xt "118600,7600,119400,8400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22569,0
va (VaSet
vasetType 3
)
xt "119000,7000,125250,8000"
pts [
"125250,8000"
"119000,8000"
"119000,7000"
]
)
start &543
end &885
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22570,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22571,0
va (VaSet
)
xt "122250,7000,124350,8000"
st "VDD"
blo "122250,7800"
tm "WireNameMgr"
)
)
on &531
)
*888 (Wire
uid 22574,0
optionalChildren [
*889 (BdJunction
uid 22590,0
ps "OnConnectorStrategy"
shape (Circle
uid 22591,0
va (VaSet
vasetType 1
)
xt "120600,8600,121400,9400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22575,0
va (VaSet
vasetType 3
)
xt "121000,-2000,125250,9000"
pts [
"125250,9000"
"121000,9000"
"121000,-2000"
]
)
start &544
end &881
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22576,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22577,0
va (VaSet
)
xt "122250,8000,124450,9000"
st "GND"
blo "122250,8800"
tm "WireNameMgr"
)
)
on &512
)
*890 (Wire
uid 22580,0
optionalChildren [
*891 (BdJunction
uid 22631,0
ps "OnConnectorStrategy"
shape (Circle
uid 22632,0
va (VaSet
vasetType 1
)
xt "118600,19600,119400,20400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22581,0
va (VaSet
vasetType 3
)
xt "119000,8000,125250,20000"
pts [
"125250,20000"
"119000,20000"
"119000,8000"
]
)
start &553
end &887
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22582,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22583,0
va (VaSet
)
xt "122250,19000,124350,20000"
st "VDD"
blo "122250,19800"
tm "WireNameMgr"
)
)
on &531
)
*892 (Wire
uid 22586,0
optionalChildren [
*893 (BdJunction
uid 22596,0
ps "OnConnectorStrategy"
shape (Circle
uid 22597,0
va (VaSet
vasetType 1
)
xt "120600,17600,121400,18400"
radius 400
)
)
*894 (BdJunction
uid 22643,0
ps "OnConnectorStrategy"
shape (Circle
uid 22644,0
va (VaSet
vasetType 1
)
xt "120600,18600,121400,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22587,0
va (VaSet
vasetType 3
)
xt "121000,9000,125250,19000"
pts [
"125250,19000"
"121000,19000"
"121000,9000"
]
)
start &552
end &889
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22588,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22589,0
va (VaSet
)
xt "122250,18000,124450,19000"
st "GND"
blo "122250,18800"
tm "WireNameMgr"
)
)
on &512
)
*895 (Wire
uid 22592,0
shape (OrthoPolyLine
uid 22593,0
va (VaSet
vasetType 3
)
xt "121000,18000,125250,18000"
pts [
"125250,18000"
"121000,18000"
]
)
start &551
end &893
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22594,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22595,0
va (VaSet
)
xt "122250,17000,124450,18000"
st "GND"
blo "122250,17800"
tm "WireNameMgr"
)
)
on &512
)
*896 (Wire
uid 22627,0
optionalChildren [
*897 (BdJunction
uid 22637,0
ps "OnConnectorStrategy"
shape (Circle
uid 22638,0
va (VaSet
vasetType 1
)
xt "118600,28600,119400,29400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22628,0
va (VaSet
vasetType 3
)
xt "119000,20000,125250,31000"
pts [
"125250,31000"
"119000,31000"
"119000,20000"
]
)
start &562
end &891
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22630,0
va (VaSet
)
xt "122250,30000,124350,31000"
st "VDD"
blo "122250,30800"
tm "WireNameMgr"
)
)
on &531
)
*898 (Wire
uid 22633,0
shape (OrthoPolyLine
uid 22634,0
va (VaSet
vasetType 3
)
xt "119000,29000,125250,29000"
pts [
"125250,29000"
"119000,29000"
]
)
start &560
end &897
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22636,0
va (VaSet
)
xt "122250,28000,124350,29000"
st "VDD"
blo "122250,28800"
tm "WireNameMgr"
)
)
on &531
)
*899 (Wire
uid 22639,0
shape (OrthoPolyLine
uid 22640,0
va (VaSet
vasetType 3
)
xt "121000,19000,125250,30000"
pts [
"125250,30000"
"121000,30000"
"121000,19000"
]
)
start &561
end &894
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22641,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22642,0
va (VaSet
)
xt "122250,29000,124450,30000"
st "GND"
blo "122250,29800"
tm "WireNameMgr"
)
)
on &512
)
*900 (Wire
uid 22647,0
optionalChildren [
*901 (BdJunction
uid 22669,0
ps "OnConnectorStrategy"
shape (Circle
uid 22670,0
va (VaSet
vasetType 1
)
xt "139600,-4400,140400,-3600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22648,0
va (VaSet
vasetType 3
)
xt "134750,-15000,140000,-4000"
pts [
"134750,-4000"
"140000,-4000"
"140000,-15000"
]
)
start &536
end &871
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22649,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22650,0
va (VaSet
)
xt "136750,-5000,139050,-4000"
st "SCL0"
blo "136750,-4200"
tm "WireNameMgr"
)
)
on &378
)
*902 (Wire
uid 22653,0
optionalChildren [
*903 (BdJunction
uid 22663,0
ps "OnConnectorStrategy"
shape (Circle
uid 22664,0
va (VaSet
vasetType 1
)
xt "140600,-3400,141400,-2600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22654,0
va (VaSet
vasetType 3
)
xt "134750,-14000,141000,-3000"
pts [
"134750,-3000"
"141000,-3000"
"141000,-14000"
]
)
start &537
end &873
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22655,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22656,0
va (VaSet
)
xt "136750,-4000,139150,-3000"
st "SDA0"
blo "136750,-3200"
tm "WireNameMgr"
)
)
on &380
)
*904 (Wire
uid 22659,0
optionalChildren [
*905 (BdJunction
uid 22681,0
ps "OnConnectorStrategy"
shape (Circle
uid 22682,0
va (VaSet
vasetType 1
)
xt "140600,7600,141400,8400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22660,0
va (VaSet
vasetType 3
)
xt "134750,-3000,141000,8000"
pts [
"134750,8000"
"141000,8000"
"141000,-3000"
]
)
start &546
end &903
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22661,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22662,0
va (VaSet
)
xt "136750,7000,139150,8000"
st "SDA0"
blo "136750,7800"
tm "WireNameMgr"
)
)
on &380
)
*906 (Wire
uid 22665,0
optionalChildren [
*907 (BdJunction
uid 22675,0
ps "OnConnectorStrategy"
shape (Circle
uid 22676,0
va (VaSet
vasetType 1
)
xt "139600,6600,140400,7400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22666,0
va (VaSet
vasetType 3
)
xt "134750,-4000,140000,7000"
pts [
"134750,7000"
"140000,7000"
"140000,-4000"
]
)
start &545
end &901
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22667,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22668,0
va (VaSet
)
xt "136750,6000,139050,7000"
st "SCL0"
blo "136750,6800"
tm "WireNameMgr"
)
)
on &378
)
*908 (Wire
uid 22671,0
optionalChildren [
*909 (BdJunction
uid 22687,0
ps "OnConnectorStrategy"
shape (Circle
uid 22688,0
va (VaSet
vasetType 1
)
xt "139600,17600,140400,18400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22672,0
va (VaSet
vasetType 3
)
xt "134750,7000,140000,18000"
pts [
"134750,18000"
"140000,18000"
"140000,7000"
]
)
start &554
end &907
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22673,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22674,0
va (VaSet
)
xt "136750,17000,139050,18000"
st "SCL0"
blo "136750,17800"
tm "WireNameMgr"
)
)
on &378
)
*910 (Wire
uid 22677,0
optionalChildren [
*911 (BdJunction
uid 22693,0
ps "OnConnectorStrategy"
shape (Circle
uid 22694,0
va (VaSet
vasetType 1
)
xt "140600,18600,141400,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22678,0
va (VaSet
vasetType 3
)
xt "134750,8000,141000,19000"
pts [
"134750,19000"
"141000,19000"
"141000,8000"
]
)
start &555
end &905
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22680,0
va (VaSet
)
xt "136750,18000,139150,19000"
st "SDA0"
blo "136750,18800"
tm "WireNameMgr"
)
)
on &380
)
*912 (Wire
uid 22683,0
shape (OrthoPolyLine
uid 22684,0
va (VaSet
vasetType 3
)
xt "134750,18000,140000,29000"
pts [
"134750,29000"
"140000,29000"
"140000,18000"
]
)
start &563
end &909
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22685,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22686,0
va (VaSet
)
xt "136750,28000,139050,29000"
st "SCL0"
blo "136750,28800"
tm "WireNameMgr"
)
)
on &378
)
*913 (Wire
uid 22689,0
shape (OrthoPolyLine
uid 22690,0
va (VaSet
vasetType 3
)
xt "134750,19000,141000,30000"
pts [
"134750,30000"
"141000,30000"
"141000,19000"
]
)
start &564
end &911
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22691,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22692,0
va (VaSet
)
xt "136750,29000,139150,30000"
st "SDA0"
blo "136750,29800"
tm "WireNameMgr"
)
)
on &380
)
*914 (Wire
uid 22909,0
optionalChildren [
*915 (BdJunction
uid 22915,0
ps "OnConnectorStrategy"
shape (Circle
uid 22916,0
va (VaSet
vasetType 1
)
xt "142600,39600,143400,40400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22910,0
va (VaSet
vasetType 3
)
xt "137750,40000,145000,40000"
pts [
"137750,40000"
"145000,40000"
]
)
start &580
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 22913,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22914,0
va (VaSet
)
xt "139000,39000,141300,40000"
st "SCL1"
blo "139000,39800"
tm "WireNameMgr"
)
)
on &379
)
*916 (Wire
uid 22917,0
optionalChildren [
*917 (BdJunction
uid 22921,0
ps "OnConnectorStrategy"
shape (Circle
uid 22922,0
va (VaSet
vasetType 1
)
xt "142600,50600,143400,51400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22918,0
va (VaSet
vasetType 3
)
xt "137750,40000,143000,51000"
pts [
"137750,51000"
"143000,51000"
"143000,40000"
]
)
start &598
end &915
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22920,0
va (VaSet
)
xt "139750,50000,142050,51000"
st "SCL1"
blo "139750,50800"
tm "WireNameMgr"
)
)
on &379
)
*918 (Wire
uid 22923,0
optionalChildren [
*919 (BdJunction
uid 22927,0
ps "OnConnectorStrategy"
shape (Circle
uid 22928,0
va (VaSet
vasetType 1
)
xt "142600,61600,143400,62400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22924,0
va (VaSet
vasetType 3
)
xt "137750,51000,143000,62000"
pts [
"137750,62000"
"143000,62000"
"143000,51000"
]
)
start &607
end &917
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22926,0
va (VaSet
)
xt "139750,61000,142050,62000"
st "SCL1"
blo "139750,61800"
tm "WireNameMgr"
)
)
on &379
)
*920 (Wire
uid 22929,0
optionalChildren [
*921 (BdJunction
uid 22933,0
ps "OnConnectorStrategy"
shape (Circle
uid 22934,0
va (VaSet
vasetType 1
)
xt "142600,72600,143400,73400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22930,0
va (VaSet
vasetType 3
)
xt "137750,62000,143000,73000"
pts [
"137750,73000"
"143000,73000"
"143000,62000"
]
)
start &616
end &919
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22932,0
va (VaSet
)
xt "139750,72000,142050,73000"
st "SCL1"
blo "139750,72800"
tm "WireNameMgr"
)
)
on &379
)
*922 (Wire
uid 22935,0
optionalChildren [
*923 (BdJunction
uid 22939,0
ps "OnConnectorStrategy"
shape (Circle
uid 22940,0
va (VaSet
vasetType 1
)
xt "142600,83600,143400,84400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22936,0
va (VaSet
vasetType 3
)
xt "137750,73000,143000,84000"
pts [
"137750,84000"
"143000,84000"
"143000,73000"
]
)
start &625
end &921
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22937,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22938,0
va (VaSet
)
xt "139750,83000,142050,84000"
st "SCL1"
blo "139750,83800"
tm "WireNameMgr"
)
)
on &379
)
*924 (Wire
uid 22941,0
shape (OrthoPolyLine
uid 22942,0
va (VaSet
vasetType 3
)
xt "137750,84000,143000,95000"
pts [
"137750,95000"
"143000,95000"
"143000,84000"
]
)
start &634
end &923
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22944,0
va (VaSet
)
xt "139750,94000,142050,95000"
st "SCL1"
blo "139750,94800"
tm "WireNameMgr"
)
)
on &379
)
*925 (Wire
uid 22945,0
optionalChildren [
*926 (BdJunction
uid 22951,0
ps "OnConnectorStrategy"
shape (Circle
uid 22952,0
va (VaSet
vasetType 1
)
xt "143600,40600,144400,41400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22946,0
va (VaSet
vasetType 3
)
xt "137750,41000,145000,41000"
pts [
"137750,41000"
"145000,41000"
]
)
start &581
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 22949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22950,0
va (VaSet
)
xt "139000,40000,141400,41000"
st "SDA1"
blo "139000,40800"
tm "WireNameMgr"
)
)
on &381
)
*927 (Wire
uid 22953,0
optionalChildren [
*928 (BdJunction
uid 22957,0
ps "OnConnectorStrategy"
shape (Circle
uid 22958,0
va (VaSet
vasetType 1
)
xt "143600,51600,144400,52400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22954,0
va (VaSet
vasetType 3
)
xt "137750,41000,144000,52000"
pts [
"137750,52000"
"144000,52000"
"144000,41000"
]
)
start &599
end &926
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22956,0
va (VaSet
)
xt "139750,51000,142150,52000"
st "SDA1"
blo "139750,51800"
tm "WireNameMgr"
)
)
on &381
)
*929 (Wire
uid 22959,0
optionalChildren [
*930 (BdJunction
uid 22963,0
ps "OnConnectorStrategy"
shape (Circle
uid 22964,0
va (VaSet
vasetType 1
)
xt "143600,62600,144400,63400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22960,0
va (VaSet
vasetType 3
)
xt "137750,52000,144000,63000"
pts [
"137750,63000"
"144000,63000"
"144000,52000"
]
)
start &608
end &928
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22962,0
va (VaSet
)
xt "139750,62000,142150,63000"
st "SDA1"
blo "139750,62800"
tm "WireNameMgr"
)
)
on &381
)
*931 (Wire
uid 22965,0
optionalChildren [
*932 (BdJunction
uid 22969,0
ps "OnConnectorStrategy"
shape (Circle
uid 22970,0
va (VaSet
vasetType 1
)
xt "143600,73600,144400,74400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22966,0
va (VaSet
vasetType 3
)
xt "137750,63000,144000,74000"
pts [
"137750,74000"
"144000,74000"
"144000,63000"
]
)
start &617
end &930
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22968,0
va (VaSet
)
xt "139750,73000,142150,74000"
st "SDA1"
blo "139750,73800"
tm "WireNameMgr"
)
)
on &381
)
*933 (Wire
uid 22971,0
optionalChildren [
*934 (BdJunction
uid 22975,0
ps "OnConnectorStrategy"
shape (Circle
uid 22976,0
va (VaSet
vasetType 1
)
xt "143600,84600,144400,85400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22972,0
va (VaSet
vasetType 3
)
xt "137750,74000,144000,85000"
pts [
"137750,85000"
"144000,85000"
"144000,74000"
]
)
start &626
end &932
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22974,0
va (VaSet
)
xt "139750,84000,142150,85000"
st "SDA1"
blo "139750,84800"
tm "WireNameMgr"
)
)
on &381
)
*935 (Wire
uid 22977,0
shape (OrthoPolyLine
uid 22978,0
va (VaSet
vasetType 3
)
xt "137750,85000,144000,96000"
pts [
"137750,96000"
"144000,96000"
"144000,85000"
]
)
start &635
end &934
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22980,0
va (VaSet
)
xt "139750,95000,142150,96000"
st "SDA1"
blo "139750,95800"
tm "WireNameMgr"
)
)
on &381
)
*936 (Wire
uid 22981,0
optionalChildren [
*937 (BdJunction
uid 22985,0
ps "OnConnectorStrategy"
shape (Circle
uid 22986,0
va (VaSet
vasetType 1
)
xt "123600,39600,124400,40400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22982,0
va (VaSet
vasetType 3
)
xt "118000,40000,128250,40000"
pts [
"118000,40000"
"128250,40000"
]
)
start &569
end &577
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22983,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22984,0
va (VaSet
isHidden 1
)
xt "120000,39000,122600,40000"
st "GND1"
blo "120000,39800"
tm "WireNameMgr"
)
)
on &639
)
*938 (Wire
uid 22987,0
optionalChildren [
*939 (BdJunction
uid 22991,0
ps "OnConnectorStrategy"
shape (Circle
uid 22992,0
va (VaSet
vasetType 1
)
xt "123600,40600,124400,41400"
radius 400
)
)
*940 (BdJunction
uid 22993,0
ps "OnConnectorStrategy"
shape (Circle
uid 22994,0
va (VaSet
vasetType 1
)
xt "123600,41600,124400,42400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 22988,0
va (VaSet
vasetType 3
)
xt "124000,40000,128250,42000"
pts [
"124000,40000"
"124000,42000"
"128250,42000"
]
)
start &937
end &579
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22989,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22990,0
va (VaSet
)
xt "125250,41000,127850,42000"
st "GND1"
blo "125250,41800"
tm "WireNameMgr"
)
)
on &639
)
*941 (Wire
uid 22995,0
shape (OrthoPolyLine
uid 22996,0
va (VaSet
vasetType 3
)
xt "124000,40998,128250,41000"
pts [
"124000,40998"
"126000,40998"
"126000,41000"
"128250,41000"
]
)
start &939
end &578
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22997,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22998,0
va (VaSet
)
xt "125250,40000,127850,41000"
st "GND1"
blo "125250,40800"
tm "WireNameMgr"
)
)
on &639
)
*942 (Wire
uid 22999,0
optionalChildren [
*943 (BdJunction
uid 23003,0
ps "OnConnectorStrategy"
shape (Circle
uid 23004,0
va (VaSet
vasetType 1
)
xt "123600,51600,124400,52400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 23000,0
va (VaSet
vasetType 3
)
xt "124000,42000,128250,52000"
pts [
"128250,52000"
"124000,52000"
"124000,42000"
]
)
start &596
end &940
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23002,0
va (VaSet
)
xt "125250,52000,127850,53000"
st "GND1"
blo "125250,52800"
tm "WireNameMgr"
)
)
on &639
)
*944 (Wire
uid 23005,0
optionalChildren [
*945 (BdJunction
uid 23009,0
ps "OnConnectorStrategy"
shape (Circle
uid 23010,0
va (VaSet
vasetType 1
)
xt "123600,61600,124400,62400"
radius 400
)
)
*946 (BdJunction
uid 23011,0
ps "OnConnectorStrategy"
shape (Circle
uid 23012,0
va (VaSet
vasetType 1
)
xt "123600,52608,124400,53408"
radius 400
)
)
]
shape (OrthoPolyLine
uid 23006,0
va (VaSet
vasetType 3
)
xt "124000,52000,128250,62000"
pts [
"128250,62000"
"124000,62000"
"124000,52000"
]
)
start &604
end &943
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23007,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23008,0
va (VaSet
)
xt "125250,61000,127850,62000"
st "GND1"
blo "125250,61800"
tm "WireNameMgr"
)
)
on &639
)
*947 (Wire
uid 23013,0
optionalChildren [
*948 (BdJunction
uid 23017,0
ps "OnConnectorStrategy"
shape (Circle
uid 23018,0
va (VaSet
vasetType 1
)
xt "123600,63600,124400,64400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 23014,0
va (VaSet
vasetType 3
)
xt "124000,62000,128250,64000"
pts [
"128250,64000"
"124000,64000"
"124000,62000"
]
)
start &606
end &945
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23016,0
va (VaSet
)
xt "125250,63000,127850,64000"
st "GND1"
blo "125250,63800"
tm "WireNameMgr"
)
)
on &639
)
*949 (Wire
uid 23019,0
shape (OrthoPolyLine
uid 23020,0
va (VaSet
vasetType 3
)
xt "124000,53000,128250,53008"
pts [
"128250,53000"
"126000,53000"
"126000,53008"
"124000,53008"
]
)
start &597
end &946
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23022,0
va (VaSet
)
xt "125250,52000,127850,53000"
st "GND1"
blo "125250,52800"
tm "WireNameMgr"
)
)
on &639
)
*950 (Wire
uid 23023,0
optionalChildren [
*951 (BdJunction
uid 23027,0
ps "OnConnectorStrategy"
shape (Circle
uid 23028,0
va (VaSet
vasetType 1
)
xt "123600,74600,124400,75400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 23024,0
va (VaSet
vasetType 3
)
xt "124000,64000,128250,75000"
pts [
"128250,75000"
"124000,75000"
"124000,64000"
]
)
start &615
end &948
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23026,0
va (VaSet
)
xt "125250,74000,127850,75000"
st "GND1"
blo "125250,74800"
tm "WireNameMgr"
)
)
on &639
)
*952 (Wire
uid 23029,0
optionalChildren [
*953 (BdJunction
uid 23033,0
ps "OnConnectorStrategy"
shape (Circle
uid 23034,0
va (VaSet
vasetType 1
)
xt "123600,83600,124400,84400"
radius 400
)
)
*954 (BdJunction
uid 23035,0
ps "OnConnectorStrategy"
shape (Circle
uid 23036,0
va (VaSet
vasetType 1
)
xt "123600,84600,124400,85400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 23030,0
va (VaSet
vasetType 3
)
xt "124000,75000,128250,85000"
pts [
"128250,85000"
"124000,85000"
"124000,75000"
]
)
start &623
end &951
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23031,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23032,0
va (VaSet
)
xt "125250,84000,127850,85000"
st "GND1"
blo "125250,84800"
tm "WireNameMgr"
)
)
on &639
)
*955 (Wire
uid 23037,0
shape (OrthoPolyLine
uid 23038,0
va (VaSet
vasetType 3
)
xt "124000,84000,128250,84000"
pts [
"128250,84000"
"124000,84000"
]
)
start &622
end &953
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23040,0
va (VaSet
)
xt "125250,83000,127850,84000"
st "GND1"
blo "125250,83800"
tm "WireNameMgr"
)
)
on &639
)
*956 (Wire
uid 23041,0
shape (OrthoPolyLine
uid 23042,0
va (VaSet
vasetType 3
)
xt "124000,85000,128250,96000"
pts [
"128250,96000"
"124000,96000"
"124000,85000"
]
)
start &632
end &954
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23043,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23044,0
va (VaSet
)
xt "125250,95000,127850,96000"
st "GND1"
blo "125250,95800"
tm "WireNameMgr"
)
)
on &639
)
*957 (Wire
uid 23045,0
optionalChildren [
*958 (BdJunction
uid 23049,0
ps "OnConnectorStrategy"
shape (Circle
uid 23050,0
va (VaSet
vasetType 1
)
xt "121600,50600,122400,51400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 23046,0
va (VaSet
vasetType 3
)
xt "114000,50000,128250,51000"
pts [
"128250,51000"
"114000,51000"
"114000,50000"
]
)
start &595
end &586
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 23047,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23048,0
va (VaSet
)
xt "126250,50000,128750,51000"
st "VDD1"
blo "126250,50800"
tm "WireNameMgr"
)
)
on &640
)
*959 (Wire
uid 23051,0
optionalChildren [
*960 (BdJunction
uid 23055,0
ps "OnConnectorStrategy"
shape (Circle
uid 23056,0
va (VaSet
vasetType 1
)
xt "121600,62600,122400,63400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 23052,0
va (VaSet
vasetType 3
)
xt "122000,51000,128250,63000"
pts [
"128250,63000"
"122000,63000"
"122000,51000"
]
)
start &605
end &958
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23053,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23054,0
va (VaSet
)
xt "125250,62000,127750,63000"
st "VDD1"
blo "125250,62800"
tm "WireNameMgr"
)
)
on &640
)
*961 (Wire
uid 23057,0
optionalChildren [
*962 (BdJunction
uid 23061,0
ps "OnConnectorStrategy"
shape (Circle
uid 23062,0
va (VaSet
vasetType 1
)
xt "121600,72600,122400,73400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 23058,0
va (VaSet
vasetType 3
)
xt "122000,63000,128250,73000"
pts [
"128250,73000"
"122000,73000"
"122000,63000"
]
)
start &613
end &960
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23059,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23060,0
va (VaSet
)
xt "125250,72000,127750,73000"
st "VDD1"
blo "125250,72800"
tm "WireNameMgr"
)
)
on &640
)
*963 (Wire
uid 23063,0
optionalChildren [
*964 (BdJunction
uid 23067,0
ps "OnConnectorStrategy"
shape (Circle
uid 23068,0
va (VaSet
vasetType 1
)
xt "121600,73600,122400,74400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 23064,0
va (VaSet
vasetType 3
)
xt "122000,73000,128250,74000"
pts [
"128250,74000"
"122000,74000"
"122000,73000"
]
)
start &614
end &962
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23065,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23066,0
va (VaSet
)
xt "125250,73000,127750,74000"
st "VDD1"
blo "125250,73800"
tm "WireNameMgr"
)
)
on &640
)
*965 (Wire
uid 23069,0
optionalChildren [
*966 (BdJunction
uid 23073,0
ps "OnConnectorStrategy"
shape (Circle
uid 23074,0
va (VaSet
vasetType 1
)
xt "121600,85600,122400,86400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 23070,0
va (VaSet
vasetType 3
)
xt "122000,74000,128250,86000"
pts [
"128250,86000"
"122000,86000"
"122000,74000"
]
)
start &624
end &964
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23072,0
va (VaSet
)
xt "125250,85000,127750,86000"
st "VDD1"
blo "125250,85800"
tm "WireNameMgr"
)
)
on &640
)
*967 (Wire
uid 23075,0
optionalChildren [
*968 (BdJunction
uid 23079,0
ps "OnConnectorStrategy"
shape (Circle
uid 23080,0
va (VaSet
vasetType 1
)
xt "121600,94600,122400,95400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 23076,0
va (VaSet
vasetType 3
)
xt "122000,86000,128250,97000"
pts [
"128250,97000"
"122000,97000"
"122000,86000"
]
)
start &633
end &966
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23077,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23078,0
va (VaSet
)
xt "125250,96000,127750,97000"
st "VDD1"
blo "125250,96800"
tm "WireNameMgr"
)
)
on &640
)
*969 (Wire
uid 23081,0
shape (OrthoPolyLine
uid 23082,0
va (VaSet
vasetType 3
)
xt "122000,95000,128250,95000"
pts [
"128250,95000"
"122000,95000"
]
)
start &631
end &968
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23083,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23084,0
va (VaSet
)
xt "125250,94000,127750,95000"
st "VDD1"
blo "125250,94800"
tm "WireNameMgr"
)
)
on &640
)
*970 (Wire
uid 23495,0
shape (OrthoPolyLine
uid 23496,0
va (VaSet
vasetType 3
)
xt "84000,1000,93000,1000"
pts [
"84000,1000"
"93000,1000"
]
)
start &645
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23501,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23502,0
va (VaSet
)
xt "85000,0,88000,1000"
st "ALICLK"
blo "85000,800"
tm "WireNameMgr"
)
)
on &641
)
*971 (Wire
uid 23503,0
shape (OrthoPolyLine
uid 23504,0
va (VaSet
vasetType 3
)
xt "75000,-4000,79000,1000"
pts [
"79000,1000"
"75000,1000"
"75000,-4000"
]
)
start &643
end &846
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23506,0
va (VaSet
)
xt "76000,0,77900,1000"
st "CLK"
blo "76000,800"
tm "WireNameMgr"
)
)
on &75
)
*972 (Wire
uid 23906,0
shape (OrthoPolyLine
uid 23907,0
va (VaSet
vasetType 3
)
xt "92750,44000,96000,44000"
pts [
"92750,44000"
"96000,44000"
]
)
start &657
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 23910,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23911,0
va (VaSet
)
xt "94000,43000,96400,44000"
st "F_SO"
blo "94000,43800"
tm "WireNameMgr"
)
)
on &377
)
*973 (Wire
uid 23912,0
shape (OrthoPolyLine
uid 23913,0
va (VaSet
vasetType 3
)
xt "79000,46000,83250,46000"
pts [
"79000,46000"
"83250,46000"
]
)
end &656
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 23916,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23917,0
va (VaSet
)
xt "80000,45000,82000,46000"
st "F_SI"
blo "80000,45800"
tm "WireNameMgr"
)
)
on &375
)
*974 (Wire
uid 23918,0
shape (OrthoPolyLine
uid 23919,0
va (VaSet
vasetType 3
)
xt "79000,45000,83250,45000"
pts [
"79000,45000"
"83250,45000"
]
)
end &655
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 23922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23923,0
va (VaSet
)
xt "80000,44000,82900,45000"
st "F_SCK"
blo "80000,44800"
tm "WireNameMgr"
)
)
on &374
)
*975 (Wire
uid 23924,0
shape (OrthoPolyLine
uid 23925,0
va (VaSet
vasetType 3
)
xt "79000,44000,83250,44000"
pts [
"79000,44000"
"83250,44000"
]
)
end &654
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 23928,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23929,0
va (VaSet
)
xt "80000,43000,82000,44000"
st "FCS"
blo "80000,43800"
tm "WireNameMgr"
)
)
on &376
)
*976 (Wire
uid 23936,0
shape (OrthoPolyLine
uid 23937,0
va (VaSet
vasetType 3
)
xt "62750,70000,69000,70000"
pts [
"62750,70000"
"69000,70000"
]
)
start &369
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 23940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23941,0
va (VaSet
)
xt "64000,69000,67800,70000"
st "APACLK0"
blo "64000,69800"
tm "WireNameMgr"
)
)
on &662
)
*977 (Wire
uid 24353,0
shape (OrthoPolyLine
uid 24354,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84000,73000,92250,73000"
pts [
"84000,73000"
"92250,73000"
]
)
end &664
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 24357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24358,0
va (VaSet
)
xt "85000,72000,91300,73000"
st "AE_PDL : (47:0)"
blo "85000,72800"
tm "WireNameMgr"
)
)
on &394
)
*978 (Wire
uid 24359,0
shape (OrthoPolyLine
uid 24360,0
va (VaSet
vasetType 3
)
xt "84000,74000,92250,74000"
pts [
"84000,74000"
"92250,74000"
]
)
end &665
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 24363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24364,0
va (VaSet
)
xt "85000,73000,88600,74000"
st "MD_PDL"
blo "85000,73800"
tm "WireNameMgr"
)
)
on &395
)
*979 (Wire
uid 24365,0
shape (OrthoPolyLine
uid 24366,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84000,75000,92250,75000"
pts [
"84000,75000"
"92250,75000"
]
)
end &666
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 24369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24370,0
va (VaSet
)
xt "85000,74000,90400,75000"
st "P_PDL : (7:1)"
blo "85000,74800"
tm "WireNameMgr"
)
)
on &396
)
*980 (Wire
uid 24371,0
shape (OrthoPolyLine
uid 24372,0
va (VaSet
vasetType 3
)
xt "84000,76000,92250,76000"
pts [
"84000,76000"
"92250,76000"
]
)
end &667
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 24375,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24376,0
va (VaSet
)
xt "85000,75000,88400,76000"
st "SC_PDL"
blo "85000,75800"
tm "WireNameMgr"
)
)
on &397
)
*981 (Wire
uid 24377,0
shape (OrthoPolyLine
uid 24378,0
va (VaSet
vasetType 3
)
xt "84000,77000,92250,77000"
pts [
"84000,77000"
"92250,77000"
]
)
end &668
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 24381,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24382,0
va (VaSet
)
xt "85000,76000,88000,77000"
st "SI_PDL"
blo "85000,76800"
tm "WireNameMgr"
)
)
on &398
)
*982 (Wire
uid 24383,0
shape (OrthoPolyLine
uid 24384,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84000,78000,92250,78000"
pts [
"84000,78000"
"92250,78000"
]
)
end &669
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 24387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24388,0
va (VaSet
)
xt "85000,77000,91300,78000"
st "SP_PDL : (47:0)"
blo "85000,77800"
tm "WireNameMgr"
)
)
on &399
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *983 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*984 (Text
uid 43,0
va (VaSet
font "arial,8,1"
)
xt "-2000,-28000,3400,-27000"
st "Package List"
blo "-2000,-27200"
)
*985 (MLText
uid 44,0
va (VaSet
)
xt "-2000,-27000,10700,-19000"
st "LIBRARY ieee;
LIBRARY work;
LIBRARY STD;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE IEEE.std_logic_unsigned.all;
USE STD.textio.all;
USE work.v1392pkg.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*986 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*987 (Text
uid 47,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*988 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*989 (Text
uid 49,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*990 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*991 (Text
uid 51,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*992 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1281,1002"
viewArea "53880,51582,141386,121933"
cachedDiagramExtent "-2000,-136000,184000,106000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 0
yMargin 0
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
active 1
lastUid 24388,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3400,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*993 (Text
va (VaSet
font "Arial,8,1"
)
xt "2400,3500,5600,4500"
st "<library>"
blo "2400,4300"
tm "BdLibraryNameMgr"
)
*994 (Text
va (VaSet
font "Arial,8,1"
)
xt "2400,4500,5400,5500"
st "<block>"
blo "2400,5300"
tm "BlkNameMgr"
)
*995 (Text
va (VaSet
font "Arial,8,1"
)
xt "2400,5500,3000,6500"
st "I0"
blo "2400,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "2400,13500,2400,13500"
)
header ""
)
elements [
]
)
gi *996 (BdGenericInterface
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "8000,0,8000,0"
)
header "Generic Declarations"
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*997 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3050,4500"
st "Library"
blo "550,4300"
)
*998 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*999 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,1150,6500"
st "I0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1000 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3400,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*1001 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*1002 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,1500,6500"
st "I0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1003 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3000,4500"
st "Library"
blo "500,4300"
)
*1004 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*1005 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,1100,6500"
st "I0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1006 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2550,4500"
st "Library"
blo "50,4300"
)
*1007 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*1008 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,650,6500"
st "I0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1009 (Text
va (VaSet
font "Arial,8,1"
)
xt "3350,4000,4650,5000"
st "eb1"
blo "3350,4800"
tm "HdlTextNameMgr"
)
*1010 (Text
va (VaSet
font "Arial,8,1"
)
xt "3350,5000,3750,6000"
st "1"
blo "3350,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1500,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2000,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,3100,1000"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,6300,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1011 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*1012 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1013 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*1014 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "118000,-136000,123400,-135000"
st "Declarations"
blo "118000,-135200"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "118000,-135000,120700,-134000"
st "Ports:"
blo "118000,-134200"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "118000,-134000,121800,-133000"
st "Pre User:"
blo "118000,-133200"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "118000,-136000,118000,-136000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "118000,-133000,125100,-132000"
st "Diagram Signals:"
blo "118000,-132200"
)
postUserLabel (Text
uid 7,0
va (VaSet
font "Arial,8,1"
)
xt "118000,-28800,122700,-27800"
st "Post User:"
blo "118000,-28000"
)
postUserText (MLText
uid 8,0
va (VaSet
font "Courier New,8,0"
)
xt "118000,-136000,118000,-136000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 139,0
usingSuid 1
emptyRow *1015 (LEmptyRow
)
uid 20103,0
optionalChildren [
*1016 (RefLabelRowHdr
)
*1017 (TitleRowHdr
)
*1018 (FilterRowHdr
)
*1019 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1020 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1021 (GroupColHdr
tm "GroupColHdrMgr"
)
*1022 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*1023 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*1024 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*1025 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*1026 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*1027 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*1028 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "A"
t "std_logic_vector"
b "(31 downto 1)"
o 1
suid 1,0
)
)
uid 19866,0
)
*1029 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AM"
t "std_logic_vector"
b "(5 downto 0)"
o 2
suid 2,0
)
)
uid 19868,0
)
*1030 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "D"
t "std_logic_vector"
b "(31 downto 0)"
o 3
suid 3,0
)
)
uid 19870,0
)
*1031 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DS0"
t "std_logic"
o 4
suid 4,0
)
)
uid 19872,0
)
*1032 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DS1"
t "std_logic"
o 5
suid 5,0
)
)
uid 19874,0
)
*1033 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AS"
t "std_logic"
o 6
suid 6,0
)
)
uid 19876,0
)
*1034 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BERR"
t "std_logic"
o 7
suid 7,0
)
)
uid 19878,0
)
*1035 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LWORD"
t "std_logic"
o 8
suid 8,0
)
)
uid 19880,0
)
*1036 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WRITE"
t "std_logic"
o 9
suid 9,0
)
)
uid 19882,0
)
*1037 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IACK"
t "std_logic"
o 10
suid 10,0
)
)
uid 19884,0
)
*1038 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IACKOUT"
t "std_logic"
o 11
suid 11,0
)
)
uid 19886,0
)
*1039 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SYSRES"
t "std_logic"
o 12
suid 12,0
)
)
uid 19888,0
)
*1040 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BR"
t "std_logic_vector"
b "(3 downto 0)"
o 13
suid 13,0
)
)
uid 19890,0
)
*1041 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BGO"
t "std_logic"
o 14
suid 14,0
)
)
uid 19892,0
)
*1042 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BBSY"
t "std_logic"
o 15
suid 15,0
)
)
uid 19894,0
)
*1043 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BCLR"
t "std_logic"
o 16
suid 16,0
)
)
uid 19896,0
)
*1044 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTACK"
t "std_logic"
o 17
suid 17,0
)
)
uid 19898,0
)
*1045 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IACKIN"
t "std_logic"
o 18
suid 18,0
)
)
uid 19900,0
)
*1046 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BGI"
t "std_logic"
o 19
suid 19,0
)
)
uid 19902,0
)
*1047 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ADLTC"
t "std_logic"
o 20
suid 20,0
)
)
uid 19904,0
)
*1048 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IACKOUTB"
t "std_logic"
o 21
suid 21,0
)
)
uid 19906,0
)
*1049 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "INTR1"
t "std_logic"
o 22
suid 22,0
)
)
uid 19908,0
)
*1050 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "INTR2"
t "std_logic"
o 23
suid 23,0
)
)
uid 19910,0
)
*1051 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LED"
t "display_stream"
o 24
suid 24,0
)
)
uid 19912,0
)
*1052 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LWORDB"
t "std_logic"
o 25
suid 25,0
)
)
uid 19914,0
)
*1053 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MYBERR"
t "std_logic"
o 26
suid 26,0
)
)
uid 19916,0
)
*1054 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "NDTKIN"
t "std_logic"
o 27
suid 27,0
)
)
uid 19918,0
)
*1055 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "NOE16R"
t "std_logic"
o 28
suid 28,0
)
)
uid 19920,0
)
*1056 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "NOE16W"
t "std_logic"
o 29
suid 29,0
)
)
uid 19922,0
)
*1057 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "NOE32R"
t "std_logic"
o 30
suid 30,0
)
)
uid 19924,0
)
*1058 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "NOE32W"
t "std_logic"
o 31
suid 31,0
)
)
uid 19926,0
)
*1059 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "NOE64R"
t "std_logic"
o 32
suid 32,0
)
)
uid 19928,0
)
*1060 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "NOEAD"
t "std_logic"
o 33
suid 33,0
)
)
uid 19930,0
)
*1061 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "NOEDTK"
t "std_logic"
o 34
suid 34,0
)
)
uid 19932,0
)
*1062 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VAD"
t "std_logic_vector"
b "(31 downto 1)"
o 38
suid 35,0
)
)
uid 19934,0
)
*1063 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VDB"
t "std_logic_vector"
b "(31 downto 0)"
o 39
suid 36,0
)
)
uid 19936,0
)
*1064 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AMB"
t "std_logic_vector"
b "( 5 downto 0)"
o 44
suid 37,0
)
)
uid 19938,0
)
*1065 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ASB"
t "std_logic"
o 45
suid 38,0
)
)
uid 19940,0
)
*1066 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BERRVME"
t "std_logic"
o 46
suid 39,0
)
)
uid 19942,0
)
*1067 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CLK"
t "std_logic"
o 47
suid 40,0
)
)
uid 19944,0
)
*1068 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DS0B"
t "std_logic"
o 48
suid 41,0
)
)
uid 19946,0
)
*1069 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DS1B"
t "std_logic"
o 49
suid 42,0
)
)
uid 19948,0
)
*1070 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GA"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 50
suid 43,0
)
)
uid 19950,0
)
*1071 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IACKB"
t "std_logic"
o 51
suid 44,0
)
)
uid 19952,0
)
*1072 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IACKINB"
t "std_logic"
o 52
suid 45,0
)
)
uid 19954,0
)
*1073 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WRITEB"
t "std_logic"
o 53
suid 46,0
)
)
uid 19956,0
)
*1074 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "NPWON"
t "std_logic"
o 54
suid 47,0
)
)
uid 19958,0
)
*1075 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SYSRESB"
t "std_logic"
o 55
suid 48,0
)
)
uid 19960,0
)
*1076 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPSEIB"
t "std_logic"
o 56
suid 49,0
)
)
uid 19962,0
)
*1077 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPSEO"
t "std_logic"
o 57
suid 50,0
)
)
uid 19964,0
)
*1078 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPULSE0B"
t "std_logic"
o 58
suid 51,0
)
)
uid 19966,0
)
*1079 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPULSE1B"
t "std_logic"
o 59
suid 52,0
)
)
uid 19968,0
)
*1080 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPULSE2B"
t "std_logic"
o 60
suid 53,0
)
)
uid 19970,0
)
*1081 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IRQ1"
t "std_logic"
o 61
suid 54,0
)
)
uid 19972,0
)
*1082 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IRQ2"
t "std_logic"
o 62
suid 55,0
)
)
uid 19974,0
)
*1083 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPSEI"
t "std_logic"
o 64
suid 56,0
)
)
uid 19976,0
)
*1084 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPSEOB"
t "std_logic"
o 65
suid 57,0
)
)
uid 19978,0
)
*1085 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPULSE0"
t "std_logic"
o 66
suid 58,0
)
)
uid 19980,0
)
*1086 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPULSE1"
t "std_logic"
o 67
suid 59,0
)
)
uid 19982,0
)
*1087 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPULSE2"
t "std_logic"
o 68
suid 60,0
)
)
uid 19984,0
)
*1088 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "StopSim"
t "std_logic"
o 70
suid 61,0
)
)
uid 19986,0
)
*1089 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "F_SCK"
t "std_logic"
o 76
suid 62,0
)
)
uid 19988,0
)
*1090 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "F_SI"
t "std_logic"
o 77
suid 63,0
)
)
uid 19990,0
)
*1091 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "FCS"
t "std_logic"
o 78
suid 64,0
)
)
uid 19992,0
)
*1092 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "F_SO"
t "std_logic"
o 78
suid 65,0
)
)
uid 19994,0
)
*1093 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SCL0"
t "std_logic"
o 79
suid 66,0
)
)
uid 19996,0
)
*1094 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SCL1"
t "std_logic"
o 80
suid 67,0
)
)
uid 19998,0
)
*1095 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SDA0"
t "std_logic"
o 81
suid 68,0
)
)
uid 20000,0
)
*1096 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SDA1"
t "std_logic"
o 82
suid 69,0
)
)
uid 20002,0
)
*1097 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "nLBLAST"
t "std_logic"
o 86
suid 70,0
)
)
uid 20004,0
)
*1098 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LB"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 90
suid 71,0
)
)
uid 20006,0
)
*1099 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LBSP"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 91
suid 72,0
)
)
uid 20008,0
)
*1100 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "nLBPCKE"
t "std_logic"
o 92
suid 73,0
)
)
uid 20010,0
)
*1101 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "nLBPCKR"
t "std_logic"
o 93
suid 74,0
)
)
uid 20012,0
)
*1102 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "nLBRDY"
t "std_logic"
o 94
suid 75,0
)
)
uid 20014,0
)
*1103 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DIR_CTTM"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 95
suid 76,0
)
)
uid 20016,0
)
*1104 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PSM_RES"
t "std_logic"
o 96
suid 77,0
)
)
uid 20018,0
)
*1105 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SCLK_DAC"
t "std_logic"
o 94
suid 79,0
)
)
uid 20022,0
)
*1106 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SDIN_DAC"
t "std_logic"
o 95
suid 80,0
)
)
uid 20024,0
)
*1107 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SYNC"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 96
suid 81,0
)
)
uid 20026,0
)
*1108 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "NCYC_RELOAD"
t "std_logic"
o 97
suid 82,0
)
)
uid 20028,0
)
*1109 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AE_PDL"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 69
suid 83,0
)
)
uid 20030,0
)
*1110 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MD_PDL"
t "std_logic"
o 70
suid 84,0
)
)
uid 20032,0
)
*1111 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "P_PDL"
t "std_logic_vector"
b "(7 DOWNTO 1)"
o 71
suid 85,0
)
)
uid 20034,0
)
*1112 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SC_PDL"
t "std_logic"
o 72
suid 86,0
)
)
uid 20036,0
)
*1113 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SI_PDL"
t "std_logic"
o 73
suid 87,0
)
)
uid 20038,0
)
*1114 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SP_PDL"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 74
suid 88,0
)
)
uid 20040,0
)
*1115 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "NSELCLK"
t "std_logic"
o 98
suid 89,0
)
)
uid 20042,0
)
*1116 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RSELA0"
t "std_logic"
o 99
suid 90,0
)
)
uid 20044,0
)
*1117 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RSELA1"
t "std_logic"
o 100
suid 91,0
)
)
uid 20046,0
)
*1118 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RSELB0"
t "std_logic"
o 101
suid 92,0
)
)
uid 20048,0
)
*1119 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RSELB1"
t "std_logic"
o 102
suid 93,0
)
)
uid 20050,0
)
*1120 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RSELC0"
t "std_logic"
o 103
suid 94,0
)
)
uid 20052,0
)
*1121 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RSELC1"
t "std_logic"
o 104
suid 95,0
)
)
uid 20054,0
)
*1122 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RSELD0"
t "std_logic"
o 105
suid 96,0
)
)
uid 20056,0
)
*1123 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RSELD1"
t "std_logic"
o 106
suid 97,0
)
)
uid 20058,0
)
*1124 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SELCLK"
t "std_logic"
o 107
suid 98,0
)
)
uid 20060,0
)
*1125 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "TST"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 105
suid 99,0
)
)
uid 20062,0
)
*1126 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LOS"
t "std_logic"
o 106
suid 100,0
)
)
uid 20064,0
)
*1127 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "L0"
t "std_logic"
o 107
suid 101,0
)
)
uid 20066,0
)
*1128 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "L1A"
t "std_logic"
o 108
suid 102,0
)
)
uid 20068,0
)
*1129 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "L1R"
t "std_logic"
o 109
suid 103,0
)
)
uid 20070,0
)
*1130 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "L2A"
t "std_logic"
o 110
suid 104,0
)
)
uid 20072,0
)
*1131 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "L2R"
t "std_logic"
o 111
suid 105,0
)
)
uid 20074,0
)
*1132 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LTM_BUSY"
t "std_logic"
o 112
suid 106,0
)
)
uid 20076,0
)
*1133 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LTM_DRDY"
t "std_logic"
o 113
suid 107,0
)
)
uid 20078,0
)
*1134 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BNCRES"
t "std_logic"
o 114
suid 108,0
)
)
uid 20080,0
)
*1135 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EVRES"
t "std_logic"
o 115
suid 109,0
)
)
uid 20082,0
)
*1136 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "nLBWAIT"
t "std_logic"
o 110
suid 110,0
)
)
uid 20084,0
)
*1137 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "nLBRD"
t "std_logic"
o 111
suid 111,0
)
)
uid 20086,0
)
*1138 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "nLBAS"
t "std_logic"
o 112
suid 112,0
)
)
uid 20088,0
)
*1139 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "nLBCS"
t "std_logic"
o 113
suid 113,0
)
)
uid 20090,0
)
*1140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "nLBCLR"
t "std_logic"
o 114
suid 114,0
)
)
uid 20092,0
)
*1141 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "nLBRES"
t "std_logic"
o 115
suid 115,0
)
)
uid 20094,0
)
*1142 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DPCLK"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 116
suid 116,0
)
)
uid 20096,0
)
*1143 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "OR_DEL"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 117
suid 117,0
)
)
uid 20098,0
)
*1144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PULSE_TOGGLE"
t "std_logic"
o 118
suid 118,0
)
)
uid 20100,0
)
*1145 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PSM_SP0"
t "std_logic"
o 119
suid 119,0
)
)
uid 20537,0
)
*1146 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PSM_SP1"
t "std_logic"
o 120
suid 120,0
)
)
uid 20539,0
)
*1147 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PSM_SP2"
t "std_logic"
o 121
suid 121,0
)
)
uid 20541,0
)
*1148 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PSM_SP3"
t "std_logic"
o 122
suid 122,0
)
)
uid 20543,0
)
*1149 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PSM_SP4"
t "std_logic"
o 123
suid 123,0
)
)
uid 20545,0
)
*1150 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PSM_SP5"
t "std_logic"
o 124
suid 124,0
)
)
uid 20547,0
)
*1151 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GND"
t "std_logic"
o 124
suid 131,0
)
)
uid 21993,0
)
*1152 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VDD"
t "std_logic"
o 125
suid 133,0
i "'L'"
)
)
uid 22645,0
)
*1153 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "GND1"
t "std_logic"
o 126
suid 135,0
)
)
uid 23089,0
)
*1154 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VDD1"
t "std_logic"
o 127
suid 136,0
i "'L'"
)
)
uid 23091,0
)
*1155 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ALICLK"
t "std_logic"
o 47
suid 137,0
)
)
uid 23509,0
)
*1156 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "APACLK0"
t "std_logic"
o 129
suid 139,0
)
)
uid 23942,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 20116,0
optionalChildren [
*1157 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *1158 (MRCItem
litem &1015
pos 129
dimension 20
)
uid 20118,0
optionalChildren [
*1159 (MRCItem
litem &1016
pos 0
dimension 20
uid 20119,0
)
*1160 (MRCItem
litem &1017
pos 1
dimension 23
uid 20120,0
)
*1161 (MRCItem
litem &1018
pos 2
hidden 1
dimension 20
uid 20121,0
)
*1162 (MRCItem
litem &1028
pos 0
dimension 20
uid 19867,0
)
*1163 (MRCItem
litem &1029
pos 1
dimension 20
uid 19869,0
)
*1164 (MRCItem
litem &1030
pos 2
dimension 20
uid 19871,0
)
*1165 (MRCItem
litem &1031
pos 3
dimension 20
uid 19873,0
)
*1166 (MRCItem
litem &1032
pos 4
dimension 20
uid 19875,0
)
*1167 (MRCItem
litem &1033
pos 5
dimension 20
uid 19877,0
)
*1168 (MRCItem
litem &1034
pos 6
dimension 20
uid 19879,0
)
*1169 (MRCItem
litem &1035
pos 7
dimension 20
uid 19881,0
)
*1170 (MRCItem
litem &1036
pos 8
dimension 20
uid 19883,0
)
*1171 (MRCItem
litem &1037
pos 9
dimension 20
uid 19885,0
)
*1172 (MRCItem
litem &1038
pos 10
dimension 20
uid 19887,0
)
*1173 (MRCItem
litem &1039
pos 11
dimension 20
uid 19889,0
)
*1174 (MRCItem
litem &1040
pos 12
dimension 20
uid 19891,0
)
*1175 (MRCItem
litem &1041
pos 13
dimension 20
uid 19893,0
)
*1176 (MRCItem
litem &1042
pos 14
dimension 20
uid 19895,0
)
*1177 (MRCItem
litem &1043
pos 15
dimension 20
uid 19897,0
)
*1178 (MRCItem
litem &1044
pos 16
dimension 20
uid 19899,0
)
*1179 (MRCItem
litem &1045
pos 17
dimension 20
uid 19901,0
)
*1180 (MRCItem
litem &1046
pos 18
dimension 20
uid 19903,0
)
*1181 (MRCItem
litem &1047
pos 19
dimension 20
uid 19905,0
)
*1182 (MRCItem
litem &1048
pos 20
dimension 20
uid 19907,0
)
*1183 (MRCItem
litem &1049
pos 21
dimension 20
uid 19909,0
)
*1184 (MRCItem
litem &1050
pos 22
dimension 20
uid 19911,0
)
*1185 (MRCItem
litem &1051
pos 23
dimension 20
uid 19913,0
)
*1186 (MRCItem
litem &1052
pos 24
dimension 20
uid 19915,0
)
*1187 (MRCItem
litem &1053
pos 25
dimension 20
uid 19917,0
)
*1188 (MRCItem
litem &1054
pos 26
dimension 20
uid 19919,0
)
*1189 (MRCItem
litem &1055
pos 27
dimension 20
uid 19921,0
)
*1190 (MRCItem
litem &1056
pos 28
dimension 20
uid 19923,0
)
*1191 (MRCItem
litem &1057
pos 29
dimension 20
uid 19925,0
)
*1192 (MRCItem
litem &1058
pos 30
dimension 20
uid 19927,0
)
*1193 (MRCItem
litem &1059
pos 31
dimension 20
uid 19929,0
)
*1194 (MRCItem
litem &1060
pos 32
dimension 20
uid 19931,0
)
*1195 (MRCItem
litem &1061
pos 33
dimension 20
uid 19933,0
)
*1196 (MRCItem
litem &1062
pos 34
dimension 20
uid 19935,0
)
*1197 (MRCItem
litem &1063
pos 35
dimension 20
uid 19937,0
)
*1198 (MRCItem
litem &1064
pos 36
dimension 20
uid 19939,0
)
*1199 (MRCItem
litem &1065
pos 37
dimension 20
uid 19941,0
)
*1200 (MRCItem
litem &1066
pos 38
dimension 20
uid 19943,0
)
*1201 (MRCItem
litem &1067
pos 39
dimension 20
uid 19945,0
)
*1202 (MRCItem
litem &1068
pos 40
dimension 20
uid 19947,0
)
*1203 (MRCItem
litem &1069
pos 41
dimension 20
uid 19949,0
)
*1204 (MRCItem
litem &1070
pos 42
dimension 20
uid 19951,0
)
*1205 (MRCItem
litem &1071
pos 43
dimension 20
uid 19953,0
)
*1206 (MRCItem
litem &1072
pos 44
dimension 20
uid 19955,0
)
*1207 (MRCItem
litem &1073
pos 45
dimension 20
uid 19957,0
)
*1208 (MRCItem
litem &1074
pos 46
dimension 20
uid 19959,0
)
*1209 (MRCItem
litem &1075
pos 47
dimension 20
uid 19961,0
)
*1210 (MRCItem
litem &1076
pos 48
dimension 20
uid 19963,0
)
*1211 (MRCItem
litem &1077
pos 49
dimension 20
uid 19965,0
)
*1212 (MRCItem
litem &1078
pos 50
dimension 20
uid 19967,0
)
*1213 (MRCItem
litem &1079
pos 51
dimension 20
uid 19969,0
)
*1214 (MRCItem
litem &1080
pos 52
dimension 20
uid 19971,0
)
*1215 (MRCItem
litem &1081
pos 53
dimension 20
uid 19973,0
)
*1216 (MRCItem
litem &1082
pos 54
dimension 20
uid 19975,0
)
*1217 (MRCItem
litem &1083
pos 55
dimension 20
uid 19977,0
)
*1218 (MRCItem
litem &1084
pos 56
dimension 20
uid 19979,0
)
*1219 (MRCItem
litem &1085
pos 57
dimension 20
uid 19981,0
)
*1220 (MRCItem
litem &1086
pos 58
dimension 20
uid 19983,0
)
*1221 (MRCItem
litem &1087
pos 59
dimension 20
uid 19985,0
)
*1222 (MRCItem
litem &1088
pos 60
dimension 20
uid 19987,0
)
*1223 (MRCItem
litem &1089
pos 61
dimension 20
uid 19989,0
)
*1224 (MRCItem
litem &1090
pos 62
dimension 20
uid 19991,0
)
*1225 (MRCItem
litem &1091
pos 63
dimension 20
uid 19993,0
)
*1226 (MRCItem
litem &1092
pos 64
dimension 20
uid 19995,0
)
*1227 (MRCItem
litem &1093
pos 65
dimension 20
uid 19997,0
)
*1228 (MRCItem
litem &1094
pos 66
dimension 20
uid 19999,0
)
*1229 (MRCItem
litem &1095
pos 67
dimension 20
uid 20001,0
)
*1230 (MRCItem
litem &1096
pos 68
dimension 20
uid 20003,0
)
*1231 (MRCItem
litem &1097
pos 69
dimension 20
uid 20005,0
)
*1232 (MRCItem
litem &1098
pos 70
dimension 20
uid 20007,0
)
*1233 (MRCItem
litem &1099
pos 71
dimension 20
uid 20009,0
)
*1234 (MRCItem
litem &1100
pos 72
dimension 20
uid 20011,0
)
*1235 (MRCItem
litem &1101
pos 73
dimension 20
uid 20013,0
)
*1236 (MRCItem
litem &1102
pos 74
dimension 20
uid 20015,0
)
*1237 (MRCItem
litem &1103
pos 75
dimension 20
uid 20017,0
)
*1238 (MRCItem
litem &1104
pos 76
dimension 20
uid 20019,0
)
*1239 (MRCItem
litem &1105
pos 77
dimension 20
uid 20023,0
)
*1240 (MRCItem
litem &1106
pos 78
dimension 20
uid 20025,0
)
*1241 (MRCItem
litem &1107
pos 79
dimension 20
uid 20027,0
)
*1242 (MRCItem
litem &1108
pos 80
dimension 20
uid 20029,0
)
*1243 (MRCItem
litem &1109
pos 81
dimension 20
uid 20031,0
)
*1244 (MRCItem
litem &1110
pos 82
dimension 20
uid 20033,0
)
*1245 (MRCItem
litem &1111
pos 83
dimension 20
uid 20035,0
)
*1246 (MRCItem
litem &1112
pos 84
dimension 20
uid 20037,0
)
*1247 (MRCItem
litem &1113
pos 85
dimension 20
uid 20039,0
)
*1248 (MRCItem
litem &1114
pos 86
dimension 20
uid 20041,0
)
*1249 (MRCItem
litem &1115
pos 87
dimension 20
uid 20043,0
)
*1250 (MRCItem
litem &1116
pos 88
dimension 20
uid 20045,0
)
*1251 (MRCItem
litem &1117
pos 89
dimension 20
uid 20047,0
)
*1252 (MRCItem
litem &1118
pos 90
dimension 20
uid 20049,0
)
*1253 (MRCItem
litem &1119
pos 91
dimension 20
uid 20051,0
)
*1254 (MRCItem
litem &1120
pos 92
dimension 20
uid 20053,0
)
*1255 (MRCItem
litem &1121
pos 93
dimension 20
uid 20055,0
)
*1256 (MRCItem
litem &1122
pos 94
dimension 20
uid 20057,0
)
*1257 (MRCItem
litem &1123
pos 95
dimension 20
uid 20059,0
)
*1258 (MRCItem
litem &1124
pos 96
dimension 20
uid 20061,0
)
*1259 (MRCItem
litem &1125
pos 97
dimension 20
uid 20063,0
)
*1260 (MRCItem
litem &1126
pos 98
dimension 20
uid 20065,0
)
*1261 (MRCItem
litem &1127
pos 99
dimension 20
uid 20067,0
)
*1262 (MRCItem
litem &1128
pos 100
dimension 20
uid 20069,0
)
*1263 (MRCItem
litem &1129
pos 101
dimension 20
uid 20071,0
)
*1264 (MRCItem
litem &1130
pos 102
dimension 20
uid 20073,0
)
*1265 (MRCItem
litem &1131
pos 103
dimension 20
uid 20075,0
)
*1266 (MRCItem
litem &1132
pos 104
dimension 20
uid 20077,0
)
*1267 (MRCItem
litem &1133
pos 105
dimension 20
uid 20079,0
)
*1268 (MRCItem
litem &1134
pos 106
dimension 20
uid 20081,0
)
*1269 (MRCItem
litem &1135
pos 107
dimension 20
uid 20083,0
)
*1270 (MRCItem
litem &1136
pos 108
dimension 20
uid 20085,0
)
*1271 (MRCItem
litem &1137
pos 109
dimension 20
uid 20087,0
)
*1272 (MRCItem
litem &1138
pos 110
dimension 20
uid 20089,0
)
*1273 (MRCItem
litem &1139
pos 111
dimension 20
uid 20091,0
)
*1274 (MRCItem
litem &1140
pos 112
dimension 20
uid 20093,0
)
*1275 (MRCItem
litem &1141
pos 113
dimension 20
uid 20095,0
)
*1276 (MRCItem
litem &1142
pos 114
dimension 20
uid 20097,0
)
*1277 (MRCItem
litem &1143
pos 115
dimension 20
uid 20099,0
)
*1278 (MRCItem
litem &1144
pos 116
dimension 20
uid 20101,0
)
*1279 (MRCItem
litem &1145
pos 117
dimension 20
uid 20538,0
)
*1280 (MRCItem
litem &1146
pos 118
dimension 20
uid 20540,0
)
*1281 (MRCItem
litem &1147
pos 119
dimension 20
uid 20542,0
)
*1282 (MRCItem
litem &1148
pos 120
dimension 20
uid 20544,0
)
*1283 (MRCItem
litem &1149
pos 121
dimension 20
uid 20546,0
)
*1284 (MRCItem
litem &1150
pos 122
dimension 20
uid 20548,0
)
*1285 (MRCItem
litem &1151
pos 123
dimension 20
uid 21994,0
)
*1286 (MRCItem
litem &1152
pos 124
dimension 20
uid 22646,0
)
*1287 (MRCItem
litem &1153
pos 125
dimension 20
uid 23090,0
)
*1288 (MRCItem
litem &1154
pos 126
dimension 20
uid 23092,0
)
*1289 (MRCItem
litem &1155
pos 127
dimension 20
uid 23510,0
)
*1290 (MRCItem
litem &1156
pos 128
dimension 20
uid 23943,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 20122,0
optionalChildren [
*1291 (MRCItem
litem &1019
pos 0
dimension 20
uid 20123,0
)
*1292 (MRCItem
litem &1021
pos 1
dimension 50
uid 20124,0
)
*1293 (MRCItem
litem &1022
pos 2
dimension 100
uid 20125,0
)
*1294 (MRCItem
litem &1023
pos 3
dimension 50
uid 20126,0
)
*1295 (MRCItem
litem &1024
pos 4
dimension 100
uid 20127,0
)
*1296 (MRCItem
litem &1025
pos 5
dimension 100
uid 20128,0
)
*1297 (MRCItem
litem &1026
pos 6
dimension 50
uid 20129,0
)
*1298 (MRCItem
litem &1027
pos 7
dimension 80
uid 20130,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 20117,0
vaOverrides [
]
)
]
)
uid 20102,0
)
)
