
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.03000000000000000000;
2.03000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_12_1";
mvm_20_20_12_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_12_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_12_1' with
	the parameters "20,20,12,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b12_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b12_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b12_g1' with
	the parameters "1,20,12,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b12_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b12_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "12,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "12,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE20' with
	the parameters "12,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b12_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 620 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b12_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b12_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b12_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b12_g1'
  Processing 'mvm_20_20_12_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b12_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b12_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b12_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b12_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b12_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b12_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b12_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b12_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b12_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b12_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b12_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b12_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b12_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b12_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b12_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b12_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b12_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b12_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b12_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b12_g1_1_DW_mult_tc_0'
  Mapping 'mac_b12_g1_2_DW_mult_tc_0'
  Mapping 'mac_b12_g1_3_DW_mult_tc_0'
  Mapping 'mac_b12_g1_4_DW_mult_tc_0'
  Mapping 'mac_b12_g1_5_DW_mult_tc_0'
  Mapping 'mac_b12_g1_6_DW_mult_tc_0'
  Mapping 'mac_b12_g1_7_DW_mult_tc_0'
  Mapping 'mac_b12_g1_8_DW_mult_tc_0'
  Mapping 'mac_b12_g1_9_DW_mult_tc_0'
  Mapping 'mac_b12_g1_10_DW_mult_tc_0'
  Mapping 'mac_b12_g1_11_DW_mult_tc_0'
  Mapping 'mac_b12_g1_12_DW_mult_tc_0'
  Mapping 'mac_b12_g1_13_DW_mult_tc_0'
  Mapping 'mac_b12_g1_14_DW_mult_tc_0'
  Mapping 'mac_b12_g1_15_DW_mult_tc_0'
  Mapping 'mac_b12_g1_16_DW_mult_tc_0'
  Mapping 'mac_b12_g1_17_DW_mult_tc_0'
  Mapping 'mac_b12_g1_18_DW_mult_tc_0'
  Mapping 'mac_b12_g1_19_DW_mult_tc_0'
  Mapping 'mac_b12_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26  132182.0      0.64     108.7    1621.2                          
    0:00:26  132182.0      0.64     108.7    1621.2                          
    0:00:26  132517.2      0.64     108.7    1621.2                          
    0:00:26  132844.4      0.64     108.7    1621.2                          
    0:00:26  133171.6      0.64     108.7    1621.2                          
    0:00:27  133498.7      0.64     108.7    1621.2                          
    0:00:38  135173.8      0.40      64.4       0.0                          
    0:00:38  135157.8      0.40      64.4       0.0                          
    0:00:38  135157.8      0.40      64.4       0.0                          
    0:00:38  135157.3      0.40      64.4       0.0                          
    0:00:39  135157.3      0.40      64.4       0.0                          
    0:00:53  110884.2      0.80      67.3       0.0                          
    0:00:54  110852.6      0.40      56.0       0.0                          
    0:00:59  110864.8      0.40      54.9       0.0                          
    0:00:59  110875.4      0.39      54.0       0.0                          
    0:01:00  110885.8      0.38      53.4       0.0                          
    0:01:01  110903.1      0.36      52.3       0.0                          
    0:01:02  110907.4      0.38      52.1       0.0                          
    0:01:02  110912.2      0.37      51.8       0.0                          
    0:01:03  110918.0      0.37      51.5       0.0                          
    0:01:04  110925.5      0.34      50.1       0.0                          
    0:01:04  110937.7      0.34      48.3       0.0                          
    0:01:04  110809.7      0.34      48.3       0.0                          
    0:01:04  110809.7      0.34      48.3       0.0                          
    0:01:05  110809.7      0.34      48.3       0.0                          
    0:01:05  110809.7      0.34      48.3       0.0                          
    0:01:05  110809.7      0.34      48.3       0.0                          
    0:01:05  110809.2      0.34      48.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  110912.2      0.32      45.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:05  110912.2      0.32      45.3       0.0                          
    0:01:05  110928.4      0.32      45.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:05  110952.3      0.32      44.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:05  110968.3      0.31      43.9       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:01:05  110982.6      0.31      43.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  111001.8      0.31      42.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  111015.6      0.31      42.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:01:06  111026.5      0.31      42.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:01:06  111037.2      0.31      42.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:06  111045.2      0.31      41.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:01:06  111057.7      0.30      41.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:06  111076.0      0.29      40.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  111104.5      0.29      40.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:06  111117.8      0.29      39.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:06  111132.7      0.29      39.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:06  111143.8      0.29      39.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:06  111164.3      0.28      39.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:07  111168.0      0.28      38.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:07  111182.4      0.28      38.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:01:07  111202.6      0.28      38.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:07  111222.6      0.28      37.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:07  111232.2      0.28      37.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:07  111247.6      0.27      37.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:07  111261.1      0.27      37.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:07  111286.2      0.27      36.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  111334.0      0.26      35.9      48.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  111359.8      0.26      35.6      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:07  111379.3      0.26      34.9      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  111423.4      0.25      34.4     121.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  111465.2      0.25      33.9     169.5 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:08  111478.5      0.25      33.7     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:08  111508.8      0.25      32.7     169.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  111530.3      0.24      32.4     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:08  111540.2      0.24      32.2     169.5 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:08  111558.3      0.24      32.1     193.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  111587.5      0.24      32.0     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:01:08  111609.6      0.24      31.7     242.2 path/path/path/genblk1.add_in_reg[23]/D
    0:01:08  111624.5      0.24      31.2     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  111648.7      0.24      30.5     242.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  111673.4      0.23      30.3     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:08  111686.0      0.23      30.1     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:08  111688.9      0.23      30.0     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:08  111706.7      0.23      29.8     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  111729.0      0.23      29.3     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:09  111741.3      0.22      29.1     290.6 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:09  111759.4      0.22      28.6     290.6 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:09  111767.3      0.22      28.5     290.6 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:09  111769.2      0.22      28.4     290.6 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:09  111790.8      0.22      28.0     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  111807.5      0.22      27.7     290.6 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:09  111818.2      0.22      27.6     290.6 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:01:09  111836.8      0.22      27.4     290.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  111855.7      0.22      27.0     290.6 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:09  111868.7      0.21      26.8     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:09  111882.3      0.21      26.7     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:01:09  111892.4      0.21      26.5     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:09  111903.3      0.21      26.3     290.6 path/path/path/genblk1.add_in_reg[23]/D
    0:01:09  111925.9      0.21      26.0     314.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  111936.3      0.21      25.8     314.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  111949.3      0.21      25.5     314.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  111958.1      0.20      25.3     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:10  111979.1      0.20      24.8     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[22]/D
    0:01:10  111996.1      0.20      24.5     314.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  112008.3      0.20      24.4     314.8 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:10  112011.3      0.20      24.3     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:10  112023.8      0.20      24.2     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:10  112031.2      0.20      24.2     314.8 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:10  112038.9      0.19      24.1     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:10  112054.9      0.19      23.8     314.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  112064.7      0.19      23.6     314.8 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:10  112075.1      0.19      23.5     314.8 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:10  112094.8      0.19      23.0     314.8 path/path/path/genblk1.add_in_reg[23]/D
    0:01:10  112101.4      0.19      22.9     314.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  112114.5      0.19      22.7     314.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  112117.7      0.19      22.7     314.8 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112128.0      0.19      22.6     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112141.1      0.19      22.4     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112147.2      0.19      22.3     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112161.0      0.18      22.1     314.8 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112176.7      0.18      21.7     314.8 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112184.4      0.18      21.6     314.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  112195.9      0.18      21.4     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  112203.3      0.18      21.2     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112210.2      0.18      21.1     314.8 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112222.5      0.18      21.0     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112235.0      0.18      20.8     314.8 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:11  112252.5      0.18      20.6     314.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  112274.3      0.18      20.1     314.8 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:12  112286.3      0.17      19.9     314.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  112290.0      0.17      19.9     314.8 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:12  112311.3      0.17      19.7     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:12  112331.0      0.17      19.5     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:12  112345.9      0.17      19.2     314.8 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:12  112357.6      0.17      19.1     314.8 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:12  112368.5      0.17      18.9     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:12  112381.8      0.17      18.6     314.8 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:12  112402.6      0.17      18.2     314.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  112407.6      0.17      18.2     314.8 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112416.4      0.17      18.0     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112431.0      0.17      17.7     314.8 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112452.3      0.16      17.4     314.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  112455.2      0.16      17.4     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112462.4      0.16      17.3     314.8 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112481.3      0.16      16.8     314.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  112488.5      0.16      16.8     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112492.5      0.16      16.6     314.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  112505.2      0.16      16.5     314.8 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112513.7      0.15      16.3     314.8 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112520.7      0.15      16.2     314.8 path/path/path/genblk1.add_in_reg[23]/D
    0:01:13  112528.4      0.15      16.1     314.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  112551.2      0.15      15.8     314.8 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:13  112566.9      0.15      15.7     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  112580.5      0.15      15.6     314.8 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112600.2      0.15      15.3     314.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  112608.7      0.15      15.3     314.8 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:14  112627.3      0.15      15.0     314.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  112632.4      0.15      14.9     314.8 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112645.4      0.15      14.8     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112657.4      0.15      14.6     314.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  112670.9      0.14      14.5     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112674.4      0.14      14.4     314.8 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112678.1      0.14      14.4     314.8 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:14  112680.0      0.14      14.3     314.8 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112690.1      0.14      14.3     314.8 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112699.9      0.14      14.2     314.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  112703.4      0.14      14.1     314.8 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112717.0      0.14      14.0     314.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  112722.8      0.14      13.9     314.8 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112738.2      0.13      13.6     314.8 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112750.0      0.13      13.5     314.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112757.4      0.13      13.4     314.8 path/path/path/genblk1.add_in_reg[23]/D
    0:01:15  112760.6      0.13      13.4     314.8 path/path/path/genblk1.add_in_reg[23]/D
    0:01:15  112778.7      0.13      13.1     314.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112790.4      0.13      13.1     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112792.8      0.13      13.0     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112811.4      0.13      12.9     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112822.6      0.13      12.9     314.8 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112833.5      0.13      12.7     314.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112839.3      0.13      12.6     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112848.6      0.13      12.5     314.8 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112854.5      0.13      12.4     314.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112854.5      0.13      12.4     314.8 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112854.5      0.13      12.4     314.8 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112867.5      0.13      12.2     314.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112879.2      0.13      12.1     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112893.1      0.13      11.9     314.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112902.1      0.13      11.8     314.8 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112904.2      0.13      11.8     314.8 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:16  112904.2      0.13      11.7     314.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112908.5      0.12      11.7     314.8 path/path/path/genblk1.add_in_reg[23]/D
    0:01:16  112909.0      0.12      11.7     314.8 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112914.9      0.12      11.6     314.8 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112914.9      0.12      11.6     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112923.4      0.12      11.6     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112929.5      0.12      11.5     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112936.2      0.12      11.5     314.8 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112950.5      0.12      11.2     314.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  112969.7      0.12      11.1     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112982.2      0.12      10.9     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112987.8      0.12      10.9     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:17  113001.9      0.12      10.8     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:17  113013.8      0.12      10.6     339.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  113027.1      0.12      10.3     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:17  113027.1      0.11      10.3     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:17  113042.0      0.11      10.2     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:17  113042.3      0.11      10.1     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  113042.3      0.11      10.1     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:17  113051.9      0.11      10.1     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:17  113054.8      0.11      10.0     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113067.3      0.11       9.9     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113076.3      0.11       9.7     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113077.1      0.11       9.7     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113084.8      0.11       9.6     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  113095.0      0.11       9.5     339.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  113101.3      0.11       9.5     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113104.5      0.11       9.4     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113115.4      0.11       9.3     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113122.6      0.11       9.3     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113135.7      0.11       9.1     339.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  113139.1      0.10       9.0     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113147.1      0.10       9.0     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:18  113156.1      0.10       8.9     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  113169.4      0.10       8.7     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113171.8      0.10       8.7     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113183.5      0.10       8.5     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  113190.2      0.10       8.4     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113194.2      0.10       8.3     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  113196.0      0.10       8.3     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113196.3      0.10       8.3     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113205.3      0.10       8.2     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113209.3      0.10       8.2     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113210.1      0.10       8.2     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113219.7      0.10       8.1     339.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  113226.9      0.10       8.0     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:01:19  113228.8      0.10       8.0     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:19  113231.7      0.10       7.9     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113239.1      0.09       7.9     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113244.4      0.09       7.8     339.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  113248.7      0.09       7.8     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113257.2      0.09       7.7     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113268.1      0.09       7.6     339.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  113268.1      0.09       7.6     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  113275.3      0.09       7.5     339.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:20  113285.9      0.09       7.3     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  113300.0      0.09       7.1     339.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:20  113300.0      0.09       7.1     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  113300.3      0.09       7.1     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113305.1      0.09       7.0     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113308.6      0.09       6.9     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113315.2      0.09       6.9     339.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:21  113322.9      0.09       6.8     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113327.4      0.09       6.7     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113327.4      0.08       6.7     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113334.1      0.08       6.6     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  113337.8      0.08       6.5     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113344.7      0.08       6.5     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:01:21  113344.7      0.08       6.5     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113348.7      0.08       6.4     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113348.5      0.08       6.4     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113349.2      0.08       6.4     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113354.3      0.08       6.4     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113364.1      0.08       6.3     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113367.9      0.08       6.3     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113375.8      0.08       6.2     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:22  113375.6      0.08       6.2     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113388.6      0.08       6.1     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:22  113395.0      0.08       6.0     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113414.2      0.08       5.8     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  113418.4      0.08       5.8     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113424.8      0.08       5.7     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113427.7      0.08       5.7     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  113431.4      0.08       5.6     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113433.0      0.08       5.6     339.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  113434.1      0.08       5.6     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:23  113437.3      0.08       5.6     339.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:23  113439.4      0.08       5.6     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113443.1      0.07       5.5     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113444.5      0.07       5.5     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113447.9      0.07       5.4     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:23  113451.7      0.07       5.4     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113466.6      0.07       5.3     339.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:23  113474.3      0.07       5.2     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  113481.5      0.07       5.2     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  113489.4      0.07       5.1     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113491.0      0.07       5.1     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113494.5      0.07       5.0     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113500.1      0.07       4.9     339.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:24  113509.4      0.07       4.9     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113510.2      0.07       4.9     339.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:24  113523.7      0.07       4.8     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  113528.0      0.07       4.7     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113529.3      0.07       4.7     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113534.1      0.07       4.7     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  113534.7      0.07       4.6     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113545.6      0.07       4.6     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  113557.5      0.07       4.4     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113557.5      0.07       4.4     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113565.2      0.06       4.3     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113577.7      0.06       4.3     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113588.1      0.06       4.2     339.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:24  113593.4      0.06       4.1     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  113598.2      0.06       4.1     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113598.0      0.06       4.1     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113610.2      0.06       4.1     363.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  113610.2      0.06       4.1     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113615.0      0.06       4.0     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113620.6      0.06       4.0     363.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  113620.6      0.06       4.0     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113630.4      0.06       3.9     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113640.8      0.06       3.8     363.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  113648.8      0.06       3.8     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113650.9      0.06       3.7     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113652.0      0.06       3.7     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113661.5      0.06       3.7     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113666.6      0.06       3.7     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113672.2      0.06       3.7     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113675.4      0.06       3.6     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113686.3      0.06       3.6     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113688.7      0.05       3.6     363.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113691.3      0.05       3.5     363.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113692.1      0.05       3.5     363.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113693.2      0.05       3.5     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113694.3      0.05       3.5     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113696.6      0.05       3.5     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113699.3      0.05       3.4     363.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113702.8      0.05       3.4     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113708.3      0.05       3.4     363.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113708.3      0.05       3.4     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113712.6      0.05       3.4     363.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113715.0      0.05       3.4     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113723.2      0.05       3.3     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  113724.8      0.05       3.3     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113725.9      0.05       3.2     363.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  113732.3      0.05       3.2     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113733.1      0.05       3.2     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113740.5      0.05       3.2     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113745.3      0.05       3.1     363.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  113746.4      0.05       3.1     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113760.0      0.05       3.0     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113763.4      0.05       2.9     363.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  113768.2      0.05       2.9     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113772.2      0.05       2.9     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113772.7      0.05       2.9     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113775.1      0.05       2.9     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113775.1      0.05       2.9     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113775.9      0.05       2.8     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  113775.9      0.04       2.8     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113778.8      0.04       2.8     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113779.1      0.04       2.8     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113781.5      0.04       2.8     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113787.9      0.04       2.7     363.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  113793.7      0.04       2.7     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:28  113801.4      0.04       2.6     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  113808.6      0.04       2.6     363.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  113813.2      0.04       2.5     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  113829.4      0.04       2.4     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  113829.4      0.04       2.4     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113836.3      0.04       2.3     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113841.1      0.04       2.2     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113844.3      0.04       2.2     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113849.6      0.04       2.2     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113857.3      0.04       2.1     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113864.2      0.04       2.1     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:29  113875.1      0.04       2.0     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113880.5      0.04       2.0     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113890.3      0.04       1.9     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113895.3      0.03       1.9     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113900.9      0.03       1.8     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113903.9      0.03       1.8     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113906.0      0.03       1.8     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113906.8      0.03       1.8     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113912.4      0.03       1.7     363.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  113917.2      0.03       1.7     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113919.3      0.03       1.7     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113921.1      0.03       1.7     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113924.6      0.03       1.6     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113931.5      0.03       1.6     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113937.4      0.03       1.6     363.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  113945.9      0.03       1.5     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  113953.3      0.03       1.5     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113961.3      0.03       1.5     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113969.6      0.03       1.4     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113975.9      0.03       1.4     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113981.0      0.03       1.3     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113986.6      0.03       1.3     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113993.2      0.02       1.3     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:31  113999.4      0.02       1.2     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:31  114006.3      0.02       1.2     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:31  114011.6      0.02       1.1     363.3 path/path/path/genblk1.add_in_reg[23]/D
    0:01:31  114011.9      0.02       1.1     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:31  114019.0      0.02       1.1     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:31  114023.3      0.02       1.0     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:31  114025.4      0.02       1.0     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:31  114027.0      0.02       1.0     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:31  114030.5      0.02       1.0     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:31  114050.2      0.02       0.9     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:31  114060.5      0.02       0.9     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:31  114069.0      0.02       0.8     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:31  114080.0      0.02       0.8     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:31  114086.9      0.02       0.7     363.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  114091.9      0.02       0.7     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:32  114101.8      0.01       0.6     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:32  114112.4      0.01       0.6     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:32  114121.4      0.01       0.5     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:32  114125.7      0.01       0.5     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:32  114131.0      0.01       0.5     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:32  114136.3      0.01       0.4     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:32  114142.2      0.01       0.4     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:32  114147.2      0.01       0.4     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:32  114158.2      0.01       0.3     363.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  114164.5      0.01       0.3     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:32  114168.8      0.01       0.3     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:32  114179.7      0.01       0.2     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:32  114186.1      0.01       0.2     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114191.7      0.01       0.2     363.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114198.3      0.01       0.2     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114205.0      0.01       0.2     363.3 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114213.2      0.00       0.1     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114216.9      0.00       0.1     363.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:33  114224.4      0.00       0.1     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114234.0      0.00       0.1     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114241.4      0.00       0.1     363.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:33  114249.4      0.00       0.0     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114255.2      0.00       0.0     363.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:33  114259.0      0.00       0.0     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114263.0      0.00       0.0     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114269.1      0.00       0.0     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114272.8      0.00       0.0     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114277.6      0.00       0.0     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114277.6      0.00       0.0     363.3                          
    0:01:38  112950.8      0.00       0.0     363.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:38  112950.8      0.00       0.0     363.3                          
    0:01:38  112827.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:38  112827.1      0.00       0.0       0.0                          
    0:01:38  112827.1      0.00       0.0       0.0                          
    0:01:43  110381.0      0.08       0.2       0.0                          
    0:01:45  108590.0      0.08       0.2       0.0                          
    0:01:45  108575.3      0.08       0.2       0.0                          
    0:01:45  108563.1      0.08       0.2       0.0                          
    0:01:45  108550.9      0.08       0.2       0.0                          
    0:01:46  108539.2      0.08       0.2       0.0                          
    0:01:46  108527.5      0.08       0.2       0.0                          
    0:01:46  108515.8      0.08       0.2       0.0                          
    0:01:46  108504.6      0.08       0.2       0.0                          
    0:01:47  108493.4      0.08       0.2       0.0                          
    0:01:47  108482.2      0.08       0.2       0.0                          
    0:01:47  108471.1      0.08       0.2       0.0                          
    0:01:47  108471.1      0.08       0.2       0.0                          
    0:01:47  108477.2      0.07       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:47  108477.5      0.06       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:47  108478.5      0.06       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:47  108480.7      0.06       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:48  108481.4      0.06       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:48  108483.0      0.05       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:48  108484.4      0.05       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:48  108486.2      0.05       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:48  108486.2      0.05       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:48  108491.3      0.03       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:48  108491.3      0.03       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:48  108492.1      0.03       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:48  108495.5      0.02       0.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:48  108501.1      0.02       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:48  108503.3      0.02       0.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:48  108506.2      0.02       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:49  108507.0      0.02       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:49  108508.3      0.02       0.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:49  108508.8      0.01       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:49  108511.2      0.01       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:49  108517.9      0.01       0.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:49  108526.9      0.01       0.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:49  108526.9      0.01       0.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:49  108530.4      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:49  108536.5      0.00       0.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:49  108538.4      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:49  108539.2      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:49  108546.9      0.00       0.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:49  108554.6      0.00       0.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:50  108562.0      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:50  108562.0      0.00       0.0       0.0                          
    0:01:51  108473.7      0.03       0.2       0.0                          
    0:01:51  108472.4      0.03       0.2       0.0                          
    0:01:51  108472.4      0.03       0.2       0.0                          
    0:01:51  108472.4      0.03       0.2       0.0                          
    0:01:51  108472.4      0.03       0.2       0.0                          
    0:01:51  108472.4      0.03       0.2       0.0                          
    0:01:51  108472.4      0.03       0.2       0.0                          
    0:01:51  108488.1      0.00       0.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:51  108488.1      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:51  108488.4      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:51  108490.0      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:52  108494.7      0.00       0.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:52  108500.9      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:52  108508.6      0.00       0.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:52  108509.1      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:52  108511.8      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:52  108520.0      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:52  108520.0      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:52  108524.5      0.00       0.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:52  108526.1      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:52  108530.7      0.00       0.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:53  108526.9      0.00       0.0       0.0                          
    0:01:56  108414.2      0.00       0.0       0.0                          
    0:01:56  108309.3      0.00       0.0       0.0                          
    0:01:57  108157.7      0.00       0.0       0.0                          
    0:01:57  108005.3      0.00       0.0       0.0                          
    0:01:57  107851.3      0.00       0.0       0.0                          
    0:01:58  107699.7      0.00       0.0       0.0                          
    0:01:58  107588.0      0.00       0.0       0.0                          
    0:01:58  107579.7      0.00       0.0       0.0                          
    0:01:58  107569.3      0.00       0.0       0.0                          
    0:01:58  107553.4      0.00       0.0       0.0                          
    0:01:59  107546.7      0.00       0.0       0.0                          
    0:01:59  107540.1      0.00       0.0       0.0                          
    0:01:59  107522.5      0.00       0.0       0.0                          
    0:02:00  107512.9      0.00       0.0       0.0                          
    0:02:01  107492.5      0.00       0.0       0.0                          
    0:02:01  107490.1      0.00       0.0       0.0                          
    0:02:01  107484.2      0.00       0.0       0.0                          
    0:02:01  107480.2      0.00       0.0       0.0                          
    0:02:03  107477.6      0.00       0.0       0.0                          
    0:02:03  107472.8      0.00       0.0       0.0                          
    0:02:04  107472.8      0.00       0.0       0.0                          
    0:02:04  107449.6      0.03       0.1       0.0                          
    0:02:04  107448.8      0.03       0.1       0.0                          
    0:02:04  107448.8      0.03       0.1       0.0                          
    0:02:04  107448.8      0.03       0.1       0.0                          
    0:02:04  107448.8      0.03       0.1       0.0                          
    0:02:04  107448.8      0.03       0.1       0.0                          
    0:02:04  107448.8      0.03       0.1       0.0                          
    0:02:04  107455.0      0.01       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:04  107455.8      0.00       0.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:05  107458.7      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:02:05  107462.4      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:05  107468.0      0.00       0.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:05  107470.4      0.00       0.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:06  107472.5      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1246 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 13448 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 18:00:58 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              44895.480360
Buf/Inv area:                     2252.754000
Noncombinational area:           62577.029815
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                107472.510175
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 18:01:04 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_12_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  36.0632 mW   (93%)
  Net Switching Power  =   2.6651 mW    (7%)
                         ---------
Total Dynamic Power    =  38.7283 mW  (100%)

Cell Leakage Power     =   2.2490 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.4985e+04          483.9023        1.0609e+06        3.6528e+04  (  89.14%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.0796e+03        2.1812e+03        1.1881e+06        4.4488e+03  (  10.86%)
--------------------------------------------------------------------------------------------------
Total          3.6064e+04 uW     2.6651e+03 uW     2.2490e+06 nW     4.0977e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 18:01:04 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[3].path/path/genblk1.add_in_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_12_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out[1] (memory_b12_SIZE20_LOGSIZE5_34)
                                                          0.00       0.21 f
  path/genblk1[3].path/Mat_a_Mem/data_out[1] (seqMemory_b12_SIZE20_34)
                                                          0.00       0.21 f
  path/genblk1[3].path/path/in0[1] (mac_b12_g1_17)        0.00       0.21 f
  path/genblk1[3].path/path/mult_21/a[1] (mac_b12_g1_17_DW_mult_tc_0)
                                                          0.00       0.21 f
  path/genblk1[3].path/path/mult_21/U351/ZN (INV_X1)      0.04       0.25 r
  path/genblk1[3].path/path/mult_21/U486/Z (XOR2_X1)      0.07       0.32 r
  path/genblk1[3].path/path/mult_21/U332/Z (CLKBUF_X1)
                                                          0.05       0.37 r
  path/genblk1[3].path/path/mult_21/U584/ZN (OAI22_X1)
                                                          0.04       0.41 f
  path/genblk1[3].path/path/mult_21/U81/S (HA_X1)         0.08       0.49 f
  path/genblk1[3].path/path/mult_21/U527/ZN (NAND2_X1)
                                                          0.04       0.53 r
  path/genblk1[3].path/path/mult_21/U516/ZN (NAND3_X1)
                                                          0.04       0.57 f
  path/genblk1[3].path/path/mult_21/U532/ZN (NAND2_X1)
                                                          0.04       0.61 r
  path/genblk1[3].path/path/mult_21/U534/ZN (NAND3_X1)
                                                          0.04       0.65 f
  path/genblk1[3].path/path/mult_21/U376/ZN (NAND2_X1)
                                                          0.03       0.68 r
  path/genblk1[3].path/path/mult_21/U378/ZN (NAND3_X1)
                                                          0.04       0.72 f
  path/genblk1[3].path/path/mult_21/U490/ZN (NAND2_X1)
                                                          0.04       0.75 r
  path/genblk1[3].path/path/mult_21/U385/ZN (NAND3_X1)
                                                          0.04       0.80 f
  path/genblk1[3].path/path/mult_21/U512/ZN (NAND2_X1)
                                                          0.04       0.83 r
  path/genblk1[3].path/path/mult_21/U496/ZN (NAND3_X1)
                                                          0.04       0.87 f
  path/genblk1[3].path/path/mult_21/U519/ZN (NAND2_X1)
                                                          0.04       0.91 r
  path/genblk1[3].path/path/mult_21/U522/ZN (NAND3_X1)
                                                          0.04       0.94 f
  path/genblk1[3].path/path/mult_21/U396/ZN (NAND2_X1)
                                                          0.03       0.98 r
  path/genblk1[3].path/path/mult_21/U398/ZN (NAND3_X1)
                                                          0.04       1.02 f
  path/genblk1[3].path/path/mult_21/U426/ZN (NAND2_X1)
                                                          0.04       1.05 r
  path/genblk1[3].path/path/mult_21/U384/ZN (NAND3_X1)
                                                          0.04       1.09 f
  path/genblk1[3].path/path/mult_21/U438/ZN (NAND2_X1)
                                                          0.04       1.12 r
  path/genblk1[3].path/path/mult_21/U441/ZN (NAND3_X1)
                                                          0.04       1.16 f
  path/genblk1[3].path/path/mult_21/U447/ZN (NAND2_X1)
                                                          0.04       1.20 r
  path/genblk1[3].path/path/mult_21/U381/ZN (NAND3_X1)
                                                          0.04       1.24 f
  path/genblk1[3].path/path/mult_21/U453/ZN (NAND2_X1)
                                                          0.04       1.28 r
  path/genblk1[3].path/path/mult_21/U389/ZN (NAND3_X1)
                                                          0.04       1.32 f
  path/genblk1[3].path/path/mult_21/U407/ZN (NAND2_X1)
                                                          0.04       1.35 r
  path/genblk1[3].path/path/mult_21/U410/ZN (NAND3_X1)
                                                          0.04       1.39 f
  path/genblk1[3].path/path/mult_21/U433/ZN (NAND2_X1)
                                                          0.04       1.42 r
  path/genblk1[3].path/path/mult_21/U379/ZN (NAND3_X1)
                                                          0.04       1.46 f
  path/genblk1[3].path/path/mult_21/U419/ZN (NAND2_X1)
                                                          0.04       1.50 r
  path/genblk1[3].path/path/mult_21/U380/ZN (NAND3_X1)
                                                          0.04       1.53 f
  path/genblk1[3].path/path/mult_21/U413/ZN (NAND2_X1)
                                                          0.04       1.57 r
  path/genblk1[3].path/path/mult_21/U388/ZN (NAND3_X1)
                                                          0.04       1.60 f
  path/genblk1[3].path/path/mult_21/U362/ZN (NAND2_X1)
                                                          0.04       1.64 r
  path/genblk1[3].path/path/mult_21/U495/ZN (NAND3_X1)
                                                          0.04       1.68 f
  path/genblk1[3].path/path/mult_21/U503/ZN (NAND2_X1)
                                                          0.04       1.72 r
  path/genblk1[3].path/path/mult_21/U505/ZN (NAND3_X1)
                                                          0.04       1.76 f
  path/genblk1[3].path/path/mult_21/U508/ZN (NAND2_X1)
                                                          0.03       1.79 r
  path/genblk1[3].path/path/mult_21/U509/ZN (NAND3_X1)
                                                          0.04       1.83 f
  path/genblk1[3].path/path/mult_21/U543/ZN (NAND2_X1)
                                                          0.04       1.87 r
  path/genblk1[3].path/path/mult_21/U544/ZN (NAND3_X1)
                                                          0.04       1.91 f
  path/genblk1[3].path/path/mult_21/U546/ZN (NAND2_X1)
                                                          0.03       1.94 r
  path/genblk1[3].path/path/mult_21/U470/ZN (AND3_X1)     0.05       1.99 r
  path/genblk1[3].path/path/mult_21/product[23] (mac_b12_g1_17_DW_mult_tc_0)
                                                          0.00       1.99 r
  path/genblk1[3].path/path/genblk1.add_in_reg[23]/D (DFF_X1)
                                                          0.01       2.00 r
  data arrival time                                                  2.00

  clock clk (rise edge)                                   2.03       2.03
  clock network delay (ideal)                             0.00       2.03
  path/genblk1[3].path/path/genblk1.add_in_reg[23]/CK (DFF_X1)
                                                          0.00       2.03 r
  library setup time                                     -0.03       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b12_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
