#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Apr 25 22:19:51 2019
# Process ID: 10572
# Log file: C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.runs/synth_1/AND_GATE.vds
# Journal file: C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source AND_GATE.tcl
