{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "5bd34b72",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import time\n",
    "\n",
    "\n",
    "# --- Definição dos Estados e Sinais (Baseado em um Dot Product de 4 elementos) ---\n",
    "\n",
    "\n",
    "# Estados da FSM (10 estados, 4 bits de estado)\n",
    "STATE_IDLE = 0\n",
    "STATE_LOAD_SETUP = 1\n",
    "STATE_LOAD_VECTORS = 2\n",
    "STATE_ACCUMULATOR_RESET = 3\n",
    "STATE_EXECUTE_0 = 4   # Multiplica A0*B0\n",
    "STATE_EXECUTE_1 = 5   # Multiplica A1*B1\n",
    "STATE_EXECUTE_2 = 6   # Multiplica A2*B2\n",
    "STATE_EXECUTE_3 = 7   # Multiplica A3*B3\n",
    "STATE_WRITE_BACK = 8\n",
    "STATE_DONE = 9\n",
    "\n",
    "\n",
    "class FSM_Controller:\n",
    "    \"\"\"\n",
    "    Simula a Máquina de Estados Finitos (FSM) para o Acelerador Vetorial.\n",
    "    Verifica transições e geração de sinais de controle (outputs).\n",
    "    \"\"\"\n",
    "    def __init__(self):\n",
    "        self.state = STATE_IDLE\n",
    "        self.output_signals = {\n",
    "            'addr_w_ctrl': np.int8(0),     # Endereço de escrita na BRAM\n",
    "            'we_ctrl': np.int8(0),         # Write Enable da BRAM\n",
    "            'acc_rst': np.int8(0),         # Reset do Acumulador\n",
    "            'mux_4_1_sel': np.int8(0),     # Seleção do MUX 4:1 (0 a 3)\n",
    "            'mux_2_1_res_sel': np.int8(0), # Seleção do MUX 2:1 (0=ALU, 1=ACC)\n",
    "            'done_out': np.int8(0)         # Sinal de conclusão\n",
    "        }\n",
    "\n",
    "\n",
    "    def reset(self):\n",
    "        \"\"\" Simula o sinal de reset assíncrono. \"\"\"\n",
    "        self.state = STATE_IDLE\n",
    "        # Zera todos os sinais de saída (segurança)\n",
    "        for key in self.output_signals:\n",
    "            self.output_signals[key] = np.int8(0)\n",
    "        return self.state\n",
    "\n",
    "\n",
    "    def update_state(self, start_in):\n",
    "        \"\"\" Simula a transição de estado no flanco de subida do clock. \"\"\"\n",
    "       \n",
    "        # 1. Lógica Combinacional (Próximo Estado e Sinais de Saída)\n",
    "        next_state = self.state\n",
    "       \n",
    "        # Estado de espera\n",
    "        if self.state == STATE_IDLE:\n",
    "            self._set_outputs(we=0, acc_rst=0, mux_res_sel=0, done=0)\n",
    "            if start_in == 1:\n",
    "                next_state = STATE_LOAD_SETUP\n",
    "       \n",
    "        # Leitura de Parâmetros Iniciais (Endereço, etc.)\n",
    "        elif self.state == STATE_LOAD_SETUP:\n",
    "            self._set_outputs(we=0, acc_rst=0, mux_res_sel=0, done=0)\n",
    "            # Simula a leitura dos registradores de controle\n",
    "            next_state = STATE_LOAD_VECTORS\n",
    "           \n",
    "        # Carregamento dos Vetores (A e B)\n",
    "        elif self.state == STATE_LOAD_VECTORS:\n",
    "            self._set_outputs(we=0, acc_rst=0, mux_res_sel=0, done=0)\n",
    "            next_state = STATE_ACCUMULATOR_RESET # Próximo: Preparar Acumulador\n",
    "           \n",
    "        # Reset do Acumulador\n",
    "        elif self.state == STATE_ACCUMULATOR_RESET:\n",
    "            self._set_outputs(we=0, acc_rst=1, mux_res_sel=0, done=0) # ACUMULATOR_RESET = 1\n",
    "            next_state = STATE_EXECUTE_0\n",
    "           \n",
    "        # Loop de Execução (Multiplicação e Acumulação: 4 ciclos)\n",
    "        elif STATE_EXECUTE_0 <= self.state <= STATE_EXECUTE_3:\n",
    "            # Seleção do MUX 4:1 (0 a 3) é igual ao offset do estado (state - 4)\n",
    "            mux_sel = self.state - STATE_EXECUTE_0\n",
    "            self._set_outputs(we=0, acc_rst=0, mux_sel=mux_sel, mux_res_sel=0, done=0)\n",
    "\n",
    "\n",
    "            if self.state < STATE_EXECUTE_3:\n",
    "                next_state = self.state + 1 # Próximo elemento\n",
    "            else:\n",
    "                next_state = STATE_WRITE_BACK # Terminou os 4 elementos\n",
    "               \n",
    "        # Escrita do Resultado Final (Acumulador)\n",
    "        elif self.state == STATE_WRITE_BACK:\n",
    "            self._set_outputs(we=1, acc_rst=0, mux_res_sel=1, addr_w=1, done=0) # WE=1, MUX_RES=ACC, ADDR_W=1 (Ex: Endereço 1)\n",
    "            next_state = STATE_DONE\n",
    "           \n",
    "        # Conclusão da Operação\n",
    "        elif self.state == STATE_DONE:\n",
    "            self._set_outputs(we=0, acc_rst=0, mux_res_sel=0, done=1) # DONE = 1\n",
    "            if start_in == 0: # Espera o sinal 'start' ser desativado\n",
    "                next_state = STATE_IDLE\n",
    "\n",
    "\n",
    "        # 2. Lógica Sequencial (Atualização do Estado)\n",
    "        self.state = next_state\n",
    "        return self.state, self.output_signals\n",
    "\n",
    "\n",
    "    def _set_outputs(self, we, acc_rst, mux_res_sel, mux_sel=0, addr_w=0, done=0):\n",
    "        \"\"\" Atualiza todos os sinais de controle de saída. \"\"\"\n",
    "        self.output_signals['we_ctrl'] = np.int8(we)\n",
    "        self.output_signals['acc_rst'] = np.int8(acc_rst)\n",
    "        self.output_signals['mux_2_1_res_sel'] = np.int8(mux_res_sel)\n",
    "        self.output_signals['mux_4_1_sel'] = np.int8(mux_sel)\n",
    "        self.output_signals['addr_w_ctrl'] = np.int8(addr_w)\n",
    "        self.output_signals['done_out'] = np.int8(done)\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "def run_fsm_test(fsm_instance, test_id, start_in, expected_state, expected_outputs, test_desc):\n",
    "    \"\"\"Executa um ciclo de clock na FSM e verifica a transição e os sinais.\"\"\"\n",
    "   \n",
    "    start_time = time.perf_counter()\n",
    "    next_state, outputs = fsm_instance.update_state(start_in)\n",
    "    end_time = time.perf_counter()\n",
    "    duration = (end_time - start_time) * 1e6 # µs\n",
    "   \n",
    "    # 1. Verifica o Estado\n",
    "    state_ok = (next_state == expected_state)\n",
    "   \n",
    "    # 2. Verifica os Sinais de Saída\n",
    "    outputs_ok = True\n",
    "    for key, expected_val in expected_outputs.items():\n",
    "        if outputs[key] != expected_val:\n",
    "            outputs_ok = False\n",
    "            break\n",
    "           \n",
    "    verification = '✅ PASSOU' if state_ok and outputs_ok else '❌ FALHOU'\n",
    "   \n",
    "    print(f\"\\n--- Teste {test_id}: {test_desc} ---\")\n",
    "    print(f\"  Estado Atual -> Próximo Estado: {fsm_instance.state} ({next_state}) | Esperado: {expected_state}\")\n",
    "    print(f\"  Start_in: {start_in}\")\n",
    "    print(f\"  Sinais Gerados: {outputs}\")\n",
    "    print(f\"  Sinais Esperados: {expected_outputs}\")\n",
    "    print(f\"  Tempo de Execução (Python): {duration:.3f} µs\")\n",
    "    print(f\"  Verificação: {verification}\")\n",
    "   \n",
    "    return next_state, outputs\n",
    "\n",
    "\n",
    "# --- Execução dos Casos de Teste ---\n",
    "\n",
    "\n",
    "print(\"## Testbench Máquina de Estados Finitos (FSM) - DOT Product ##\")\n",
    "fsm = FSM_Controller()\n",
    "fsm.reset()\n",
    "print(f\"Estado Inicial: {fsm.state}\")\n",
    "\n",
    "\n",
    "# Simulação da execução completa do Dot Product (9 ciclos)\n",
    "\n",
    "\n",
    "# 1. Caso de Borda: Inicial (IDLE -> LOAD_SETUP)\n",
    "run_fsm_test(fsm, 1, 0, STATE_IDLE, {'we_ctrl': 0, 'acc_rst': 0, 'mux_4_1_sel': 0, 'done_out': 0},\n",
    "             \"IDLE (Start=0) - Permanece IDLE\")\n",
    "\n",
    "\n",
    "run_fsm_test(fsm, 2, 1, STATE_LOAD_SETUP, {'we_ctrl': 0, 'acc_rst': 0, 'mux_4_1_sel': 0, 'done_out': 0},\n",
    "             \"IDLE -> LOAD_SETUP (Start=1)\")\n",
    "\n",
    "\n",
    "# 2. Transição para Reset do Acumulador\n",
    "run_fsm_test(fsm, 3, 1, STATE_LOAD_VECTORS, {'we_ctrl': 0, 'acc_rst': 0, 'mux_4_1_sel': 0, 'done_out': 0},\n",
    "             \"LOAD_SETUP -> LOAD_VECTORS\")\n",
    "             \n",
    "run_fsm_test(fsm, 4, 1, STATE_ACCUMULATOR_RESET, {'we_ctrl': 0, 'acc_rst': 0, 'mux_4_1_sel': 0, 'done_out': 0},\n",
    "             \"LOAD_VECTORS -> ACCUMULATOR_RESET\")\n",
    "\n",
    "\n",
    "# 3. Caso Crítico: Reset do Acumulador (ACC_RST=1)\n",
    "run_fsm_test(fsm, 5, 1, STATE_EXECUTE_0, {'we_ctrl': 0, 'acc_rst': 1, 'mux_4_1_sel': 0, 'done_out': 0},\n",
    "             \"ACC_RST -> EXECUTE_0 (Sinal ACC_RST ativado)\")\n",
    "\n",
    "\n",
    "# 4. Loop de Execução (Controle do MUX 4:1)\n",
    "run_fsm_test(fsm, 6, 1, STATE_EXECUTE_1, {'we_ctrl': 0, 'acc_rst': 0, 'mux_4_1_sel': 0, 'done_out': 0},\n",
    "             \"EXECUTE_0 -> EXECUTE_1 (MUX_SEL=0)\")\n",
    "run_fsm_test(fsm, 7, 1, STATE_EXECUTE_2, {'we_ctrl': 0, 'acc_rst': 0, 'mux_4_1_sel': 1, 'done_out': 0},\n",
    "             \"EXECUTE_1 -> EXECUTE_2 (MUX_SEL=1)\")\n",
    "run_fsm_test(fsm, 8, 1, STATE_EXECUTE_3, {'we_ctrl': 0, 'acc_rst': 0, 'mux_4_1_sel': 2, 'done_out': 0},\n",
    "             \"EXECUTE_2 -> EXECUTE_3 (MUX_SEL=2)\")\n",
    "\n",
    "\n",
    "# 5. Caso de Borda do Loop (EXECUTE_3 -> WRITE_BACK)\n",
    "run_fsm_test(fsm, 9, 1, STATE_WRITE_BACK, {'we_ctrl': 0, 'acc_rst': 0, 'mux_4_1_sel': 3, 'done_out': 0},\n",
    "             \"EXECUTE_3 -> WRITE_BACK (MUX_SEL=3)\")\n",
    "\n",
    "\n",
    "# 6. Caso Crítico: Escrita de Volta (WE=1, MUX_RES_SEL=ACC)\n",
    "run_fsm_test(fsm, 10, 1, STATE_DONE, {'we_ctrl': 1, 'acc_rst': 0, 'mux_2_1_res_sel': 1, 'addr_w_ctrl': 1, 'done_out': 0},\n",
    "             \"WRITE_BACK -> DONE (WE ativado, MUX_RES=ACC)\")\n",
    "\n",
    "\n",
    "# 7. Caso Final: Conclusão (DONE=1) e Desativação do START\n",
    "run_fsm_test(fsm, 11, 1, STATE_DONE, {'we_ctrl': 0, 'acc_rst': 0, 'mux_2_1_res_sel': 0, 'done_out': 1},\n",
    "             \"DONE (Start=1) - DONE ativado\")\n",
    "\n",
    "\n",
    "run_fsm_test(fsm, 12, 0, STATE_IDLE, {'we_ctrl': 0, 'acc_rst': 0, 'mux_2_1_res_sel': 0, 'done_out': 1},\n",
    "             \"DONE -> IDLE (Start=0)\")\n"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
