<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › parisc › iosapic_private.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>iosapic_private.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* </span>
<span class="cm"> *    Private structs/constants for PARISC IOSAPIC support</span>
<span class="cm"> *</span>
<span class="cm"> *    Copyright (C) 2000 Hewlett Packard (Grant Grundler)</span>
<span class="cm"> *    Copyright (C) 2000,2003 Grant Grundler (grundler at parisc-linux.org)</span>
<span class="cm"> *    Copyright (C) 2002 Matthew Wilcox (willy at parisc-linux.org)</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *    This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *    it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *    the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *    (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *    This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *    but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *    GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *    You should have received a copy of the GNU General Public License</span>
<span class="cm"> *    along with this program; if not, write to the Free Software</span>
<span class="cm"> *    Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm">** This file is private to iosapic driver.</span>
<span class="cm">** If stuff needs to be used by another driver, move it to a common file.</span>
<span class="cm">**</span>
<span class="cm">** WARNING: fields most data structures here are ordered to make sure</span>
<span class="cm">**          they pack nicely for 64-bit compilation. (ie sizeof(long) == 8)</span>
<span class="cm">*/</span>


<span class="cm">/*</span>
<span class="cm">** Interrupt Routing Stuff</span>
<span class="cm">** -----------------------</span>
<span class="cm">** The interrupt routing table consists of entries derived from</span>
<span class="cm">** MP Specification Draft 1.5. There is one interrupt routing </span>
<span class="cm">** table per cell.  N- and L-class consist of a single cell.</span>
<span class="cm">*/</span>
<span class="k">struct</span> <span class="n">irt_entry</span> <span class="p">{</span>

	<span class="cm">/* Entry Type 139 identifies an I/O SAPIC interrupt entry */</span>
	<span class="n">u8</span> <span class="n">entry_type</span><span class="p">;</span>

	<span class="cm">/* Entry Length 16 indicates entry is 16 bytes long */</span>
	<span class="n">u8</span> <span class="n">entry_length</span><span class="p">;</span>

	<span class="cm">/* </span>
<span class="cm">	** Interrupt Type of 0 indicates a vectored interrupt, </span>
<span class="cm">	** all other values are reserved </span>
<span class="cm">	*/</span>
	<span class="n">u8</span> <span class="n">interrupt_type</span><span class="p">;</span>

	<span class="cm">/* </span>
<span class="cm">	** PO and EL</span>
<span class="cm">	** Polarity of SAPIC I/O input signals: </span>
<span class="cm">	**    00 = Reserved </span>
<span class="cm">	**    01 = Active high </span>
<span class="cm">	**    10 = Reserved </span>
<span class="cm">	**    11 = Active low </span>
<span class="cm">	** Trigger mode of SAPIC I/O input signals: </span>
<span class="cm">	**    00 = Reserved </span>
<span class="cm">	**    01 = Edge-triggered </span>
<span class="cm">	**    10 = Reserved </span>
<span class="cm">	**    11 = Level-triggered</span>
<span class="cm">	*/</span>
	<span class="n">u8</span> <span class="n">polarity_trigger</span><span class="p">;</span>

	<span class="cm">/* </span>
<span class="cm">	** IRQ and DEVNO</span>
<span class="cm">	** irq identifies PCI interrupt signal where</span>
<span class="cm">	**    0x0 corresponds to INT_A#, </span>
<span class="cm">	**    0x1 corresponds to INT_B#, </span>
<span class="cm">	**    0x2 corresponds to INT_C# </span>
<span class="cm">	**    0x3 corresponds to INT_D# </span>
<span class="cm">	** PCI device number where interrupt originates </span>
<span class="cm">	*/</span>
	<span class="n">u8</span> <span class="n">src_bus_irq_devno</span><span class="p">;</span>

	<span class="cm">/* Source Bus ID identifies the bus where interrupt signal comes from */</span>
	<span class="n">u8</span> <span class="n">src_bus_id</span><span class="p">;</span>

	<span class="cm">/* </span>
<span class="cm">	** Segment ID is unique across a protection domain and</span>
<span class="cm">	** identifies a segment of PCI buses (reserved in </span>
<span class="cm">	** MP Specification Draft 1.5) </span>
<span class="cm">	*/</span>
	<span class="n">u8</span> <span class="n">src_seg_id</span><span class="p">;</span>

	<span class="cm">/* </span>
<span class="cm">	** Destination I/O SAPIC INTIN# identifies the INTIN n pin </span>
<span class="cm">	** to which the signal is connected </span>
<span class="cm">	*/</span>
	<span class="n">u8</span> <span class="n">dest_iosapic_intin</span><span class="p">;</span>

	<span class="cm">/* </span>
<span class="cm">	** Destination I/O SAPIC Address identifies the I/O SAPIC </span>
<span class="cm">	** to which the signal is connected </span>
<span class="cm">	*/</span>
	<span class="n">u64</span> <span class="n">dest_iosapic_addr</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define IRT_IOSAPIC_TYPE   139</span>
<span class="cp">#define IRT_IOSAPIC_LENGTH 16</span>

<span class="cp">#define IRT_VECTORED_INTR  0</span>

<span class="cp">#define IRT_PO_MASK        0x3</span>
<span class="cp">#define IRT_ACTIVE_HI      1</span>
<span class="cp">#define IRT_ACTIVE_LO      3</span>

<span class="cp">#define IRT_EL_MASK        0x3</span>
<span class="cp">#define IRT_EL_SHIFT       2</span>
<span class="cp">#define IRT_EDGE_TRIG      1</span>
<span class="cp">#define IRT_LEVEL_TRIG     3</span>

<span class="cp">#define IRT_IRQ_MASK       0x3</span>
<span class="cp">#define IRT_DEV_MASK       0x1f</span>
<span class="cp">#define IRT_DEV_SHIFT      2</span>

<span class="cp">#define IRT_IRQ_DEVNO_MASK	((IRT_DEV_MASK &lt;&lt; IRT_DEV_SHIFT) | IRT_IRQ_MASK)</span>

<span class="cp">#ifdef SUPPORT_MULTI_CELL</span>
<span class="k">struct</span> <span class="n">iosapic_irt</span> <span class="p">{</span>
        <span class="k">struct</span> <span class="n">iosapic_irt</span> <span class="o">*</span><span class="n">irt_next</span><span class="p">;</span>  <span class="cm">/* next routing table */</span>
        <span class="k">struct</span> <span class="n">irt_entry</span> <span class="o">*</span><span class="n">irt_base</span><span class="p">;</span>             <span class="cm">/* intr routing table address */</span>
        <span class="kt">size_t</span>  <span class="n">irte_count</span><span class="p">;</span>            <span class="cm">/* number of entries in the table */</span>
        <span class="kt">size_t</span>  <span class="n">irte_size</span><span class="p">;</span>             <span class="cm">/* size (bytes) of each entry */</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="k">struct</span> <span class="n">vector_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">iosapic_info</span> <span class="o">*</span><span class="n">iosapic</span><span class="p">;</span>	<span class="cm">/* I/O SAPIC this vector is on */</span>
	<span class="k">struct</span> <span class="n">irt_entry</span> <span class="o">*</span><span class="n">irte</span><span class="p">;</span>		<span class="cm">/* IRT entry */</span>
	<span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">eoi_addr</span><span class="p">;</span>		<span class="cm">/* precalculate EOI reg address */</span>
	<span class="n">u32</span>	<span class="n">eoi_data</span><span class="p">;</span>		<span class="cm">/* IA64: ?       PA: swapped txn_data */</span>
	<span class="kt">int</span>	<span class="n">txn_irq</span><span class="p">;</span>		<span class="cm">/* virtual IRQ number for processor */</span>
	<span class="n">ulong</span>	<span class="n">txn_addr</span><span class="p">;</span>		<span class="cm">/* IA64: id_eid  PA: partial HPA */</span>
	<span class="n">u32</span>	<span class="n">txn_data</span><span class="p">;</span>		<span class="cm">/* CPU interrupt bit */</span>
	<span class="n">u8</span>	<span class="n">status</span><span class="p">;</span>			<span class="cm">/* status/flags */</span>
	<span class="n">u8</span>	<span class="n">irqline</span><span class="p">;</span>		<span class="cm">/* INTINn(IRQ) */</span>
<span class="p">};</span>


<span class="k">struct</span> <span class="n">iosapic_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">iosapic_info</span> <span class="o">*</span>	<span class="n">isi_next</span><span class="p">;</span>	<span class="cm">/* list of I/O SAPIC */</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span>		<span class="n">addr</span><span class="p">;</span>		<span class="cm">/* remapped address */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">isi_hpa</span><span class="p">;</span>	<span class="cm">/* physical base address */</span>
	<span class="k">struct</span> <span class="n">vector_info</span> <span class="o">*</span>	<span class="n">isi_vector</span><span class="p">;</span>	<span class="cm">/* IRdT (IRQ line) array */</span>
	<span class="kt">int</span>			<span class="n">isi_num_vectors</span><span class="p">;</span> <span class="cm">/* size of IRdT array */</span>
	<span class="kt">int</span>			<span class="n">isi_status</span><span class="p">;</span>	<span class="cm">/* status/flags */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">isi_version</span><span class="p">;</span>	<span class="cm">/* DEBUG: data fr version reg */</span>
<span class="p">};</span>



<span class="cp">#ifdef __IA64__</span>
<span class="cm">/*</span>
<span class="cm">** PA risc does NOT have any local sapics. IA64 does.</span>
<span class="cm">** PIB (Processor Interrupt Block) is handled by Astro or Dew (Stretch CEC).</span>
<span class="cm">**</span>
<span class="cm">** PA: Get id_eid from IRT and hardcode PIB to 0xfeeNNNN0</span>
<span class="cm">**     Emulate the data on PAT platforms.</span>
<span class="cm">*/</span>
<span class="k">struct</span> <span class="n">local_sapic_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">local_sapic_info</span> <span class="o">*</span><span class="n">lsi_next</span><span class="p">;</span>      <span class="cm">/* point to next CPU info */</span>
	<span class="kt">int</span>                     <span class="o">*</span><span class="n">lsi_cpu_id</span><span class="p">;</span>    <span class="cm">/* point to logical CPU id */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>           <span class="o">*</span><span class="n">lsi_id_eid</span><span class="p">;</span>    <span class="cm">/* point to IA-64 CPU id */</span>
	<span class="kt">int</span>                     <span class="o">*</span><span class="n">lsi_status</span><span class="p">;</span>    <span class="cm">/* point to CPU status   */</span>
	<span class="kt">void</span>                    <span class="o">*</span><span class="n">lsi_private</span><span class="p">;</span>   <span class="cm">/* point to special info */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm">** &quot;root&quot; data structure which ties everything together.</span>
<span class="cm">** Should always be able to start with sapic_root and locate</span>
<span class="cm">** the desired information.</span>
<span class="cm">*/</span>
<span class="k">struct</span> <span class="n">sapic_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">sapic_info</span>	<span class="o">*</span><span class="n">si_next</span><span class="p">;</span>	<span class="cm">/* info is per cell */</span>
	<span class="kt">int</span>                     <span class="n">si_cellid</span><span class="p">;</span>      <span class="cm">/* cell id */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>            <span class="n">si_status</span><span class="p">;</span>       <span class="cm">/* status  */</span>
	<span class="kt">char</span>                    <span class="o">*</span><span class="n">si_pib_base</span><span class="p">;</span>   <span class="cm">/* intr blk base address */</span>
	<span class="n">local_sapic_info_t</span>      <span class="o">*</span><span class="n">si_local_info</span><span class="p">;</span>
	<span class="n">io_sapic_info_t</span>         <span class="o">*</span><span class="n">si_io_info</span><span class="p">;</span>
	<span class="n">extint_info_t</span>           <span class="o">*</span><span class="n">si_extint_info</span><span class="p">;</span><span class="cm">/* External Intr info      */</span>
<span class="p">};</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
