VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf-dirty
Revision: v8.0.0-rc2-2909-gdadca7ecf-dirty
Compiled: 2023-07-25T03:16:17
Compiler: GNU 12.2.0 on Linux-6.2.1-PRoot-Distro aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml AL4S3B_FPGA_Top.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /data/data/com.termux/files/home/Documents/repos/fwc-codes/spi/led-pwm/fpga/rtl/build/AL4S3B_FPGA_Top_dummy.sdc --fix_clusters AL4S3B_FPGA_Top_constraints.place --place


Architecture file: /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: AL4S3B_FPGA_Top

# Loading Architecture Description
# Loading Architecture Description took 0.54 seconds (max_rss 27.9 MiB, delta_rss +23.8 MiB)
# Building complex block graph
# Building complex block graph took 0.20 seconds (max_rss 34.7 MiB, delta_rss +6.8 MiB)
# Load circuit
# Load circuit took 0.10 seconds (max_rss 42.2 MiB, delta_rss +7.5 MiB)
# Clean circuit
Absorbed 3051 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   87 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 117
Swept block(s)      : 1
Constant Pins Marked: 193
# Clean circuit took 0.05 seconds (max_rss 54.1 MiB, delta_rss +11.9 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 54.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 54.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 562
    .input    :      32
    .output   :      32
    ASSP      :       1
    BIDIR_CELL:      32
    C_FRAG    :      17
    F_FRAG    :      30
    GMUX_IC   :       2
    GND       :       1
    Q_FRAG    :     129
    T_FRAG    :     285
    VCC       :       1
  Nets  : 586
    Avg Fanout:     6.0
    Max Fanout:  1107.0
    Min Fanout:     1.0
Warning 1: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 2: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Netlist Clocks: 1
# Build Timing Graph
Warning 3: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 4: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Adding edge from 'u_gclkbuff_clock.IC[0]' (tnode: 3897) -> 'u_gclkbuff_clock.IZ[0]' (tnode: 3898) to allow clocks to propagate
Adding edge from 'u_gclkbuff_reset.IC[0]' (tnode: 3900) -> 'u_gclkbuff_reset.IZ[0]' (tnode: 3901) to allow clocks to propagate
  Timing Graph Nodes: 4120
  Timing Graph Edges: 6553
  Timing Graph Levels: 14
# Build Timing Graph took 0.00 seconds (max_rss 54.1 MiB, delta_rss +0.0 MiB)
Warning 5: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 6: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Netlist contains 1 clocks
  Netlist Clock 'u_AL4S3B_FPGA_IP.CLK_IP_i' Fanout: 28 pins (0.7%), 28 blocks (5.0%)
# Load Timing Constraints
Warning 7: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 8: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.

SDC file '/data/data/com.termux/files/home/Documents/repos/fwc-codes/spi/led-pwm/fpga/rtl/build/AL4S3B_FPGA_Top_dummy.sdc' contained no SDC commands
Warning 9: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 10: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'u_AL4S3B_FPGA_IP.CLK_IP_i'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'u_AL4S3B_FPGA_IP.CLK_IP_i' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 54.1 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: AL4S3B_FPGA_Top.net
Circuit placement file: AL4S3B_FPGA_Top.place
Circuit routing file: AL4S3B_FPGA_Top.route
Circuit SDC file: /data/data/com.termux/files/home/Documents/repos/fwc-codes/spi/led-pwm/fpga/rtl/build/AL4S3B_FPGA_Top_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'AL4S3B_FPGA_Top_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'AL4S3B_FPGA_Top.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.093685 seconds).
# Load Packing took 0.10 seconds (max_rss 57.5 MiB, delta_rss +3.4 MiB)
Warning 11: Netlist contains 0 global net to non-global architecture pin connections
Warning 12: Logic block #195 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 13: Logic block #196 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 397
Netlist num_blocks: 197
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 2.
Netlist PB-LOGIC blocks: 160.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 32.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 1.
Netlist inputs pins: 0
Netlist output pins: 96


Pb types usage...
  PB-GMUX           : 2
   GMUX             : 2
    IC              : 2
     gmux           : 2
  PB-LOGIC          : 160
   LOGIC            : 160
    FRAGS           : 160
     c_frag_modes   : 160
      SINGLE        : 17
       c_frag       : 17
      SPLIT         : 143
       b_frag       : 143
       t_frag       : 142
     f_frag         : 30
     q_frag_modes   : 129
      INT           : 125
       q_frag       : 125
      EXT           : 4
       q_frag       : 4
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 32
   BIDIR            : 32
    INOUT           : 32
     bidir          : 32
     inpad          : 32
     outpad         : 32
  PB-SYN_GND        : 1
   GND              : 1
  PB-ASSP           : 1
   ASSP             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		2	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		160	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		32	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.14 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.18 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 1.00 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.40 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 57.7 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 14: This architecture version is for VPR 8.1.0-dev+dadca7ecf-dirty while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 0.57 seconds (max_rss 356.2 MiB, delta_rss +298.5 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.90 seconds (max_rss 397.8 MiB, delta_rss +340.1 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 15: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 16: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 17: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 18: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 39.53 seconds (max_rss 397.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 397.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 39.53 seconds (max_rss 397.8 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 1.22 seconds (max_rss 455.8 MiB, delta_rss +58.0 MiB)
Warning 19: CHANX place cost fac is 0 at 2 2
Warning 20: CHANX place cost fac is 0 at 34 34
Warning 21: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading AL4S3B_FPGA_Top_constraints.place.

Successfully read AL4S3B_FPGA_Top_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 455.8 MiB, delta_rss +0.0 MiB)

There are 3203 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 17030

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 25.9978 td_cost: 3.22949e-06
Initial placement estimated Critical Path Delay (CPD): 51.5926 ns
Initial placement estimated setup Total Negative Slack (sTNS): -5376.71 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -51.5926 ns

Initial placement estimated setup slack histogram:
[ -5.2e-08: -4.7e-08)  5 (  3.1%) |*****
[ -4.7e-08: -4.3e-08) 18 ( 11.3%) |********************
[ -4.3e-08: -3.8e-08) 44 ( 27.7%) |************************************************
[ -3.8e-08: -3.4e-08) 31 ( 19.5%) |**********************************
[ -3.4e-08: -2.9e-08) 12 (  7.5%) |*************
[ -2.9e-08: -2.5e-08) 17 ( 10.7%) |*******************
[ -2.5e-08:   -2e-08) 16 ( 10.1%) |*****************
[   -2e-08: -1.6e-08)  7 (  4.4%) |********
[ -1.6e-08: -1.2e-08)  7 (  4.4%) |********
[ -1.2e-08: -7.1e-09)  2 (  1.3%) |**
Placement contains 0 placement macros involving 0 blocks (average macro size nan)

Moves per temperature: 1146
Warning 22: Starting t: 189 of 197 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 3.4e-01   0.968      26.20 3.0784e-06  59.291  -5.39e+03  -59.291   0.949  0.0136   38.0     1.00      1146  0.200
   2    0.0 3.0e-01   0.980      25.82 3.2761e-06  48.146  -4.97e+03  -48.146   0.961  0.0156   38.0     1.00      2292  0.900
   3    0.0 1.5e-01   0.969      25.81 2.977e-06   60.065  -5.27e+03  -60.065   0.947  0.0109   38.0     1.00      3438  0.500
   4    0.0 1.4e-01   0.994      25.77 3.0079e-06  54.365   -4.9e+03  -54.365   0.956  0.0141   38.0     1.00      4584  0.900
   5    0.0 1.2e-01   0.990      26.08 3.2644e-06  53.323  -5.46e+03  -53.323   0.952  0.0148   38.0     1.00      5730  0.900
   6    0.0 1.1e-01   0.976      25.73 3.2363e-06  50.393  -5.17e+03  -50.393   0.954  0.0153   38.0     1.00      6876  0.900
   7    0.0 9.9e-02   1.015      25.65 2.7872e-06  57.427  -4.42e+03  -57.427   0.956  0.0259   38.0     1.00      8022  0.900
   8    0.0 8.9e-02   0.964      25.84 3.1558e-06  52.365  -5.04e+03  -52.365   0.954  0.0156   38.0     1.00      9168  0.900
   9    0.0 8.0e-02   0.958      25.90 2.8956e-06  60.139  -5.01e+03  -60.139   0.955  0.0186   38.0     1.00     10314  0.900
  10    0.0 7.2e-02   0.997      26.02 3.0201e-06  59.826  -5.74e+03  -59.826   0.939  0.0169   38.0     1.00     11460  0.900
  11    0.0 6.5e-02   0.999      25.89 3.145e-06   56.326  -5.41e+03  -56.326   0.947  0.0169   38.0     1.00     12606  0.900
  12    0.0 5.9e-02   1.014      25.91 3.0109e-06  54.815  -5.05e+03  -54.815   0.938  0.0162   38.0     1.00     13752  0.900
  13    0.0 5.3e-02   0.987      25.81 2.7422e-06  64.814  -5.06e+03  -64.814   0.939  0.0169   38.0     1.00     14898  0.900
  14    0.0 4.7e-02   0.962      25.75 2.8978e-06  61.608  -5.16e+03  -61.608   0.947  0.0201   38.0     1.00     16044  0.900
  15    0.0 4.3e-02   0.987      25.72 3.2916e-06  53.192  -6.07e+03  -53.192   0.942  0.0135   38.0     1.00     17190  0.900
  16    0.0 3.8e-02   0.986      25.78 3.0243e-06  55.540  -4.76e+03  -55.540   0.947  0.0151   38.0     1.00     18336  0.900
  17    0.0 3.5e-02   0.965      25.94 2.9937e-06  56.496  -4.81e+03  -56.496   0.926  0.0130   38.0     1.00     19482  0.900
  18    0.0 3.1e-02   0.991      25.97 3.3153e-06  52.085  -5.25e+03  -52.085   0.927  0.0158   38.0     1.00     20628  0.900
  19    0.0 2.8e-02   1.002      26.02 3.0748e-06  55.262  -4.88e+03  -55.262   0.919  0.0230   38.0     1.00     21774  0.900
  20    0.0 2.5e-02   0.981      26.04 3.2396e-06  51.721  -5.49e+03  -51.721   0.922  0.0145   38.0     1.00     22920  0.900
  21    0.0 2.3e-02   0.981      25.84 3.0993e-06  53.115  -5.18e+03  -53.115   0.916  0.0127   38.0     1.00     24066  0.900
  22    0.0 2.0e-02   0.962      25.74 3.0933e-06  52.638  -5.02e+03  -52.638   0.903  0.0147   38.0     1.00     25212  0.900
  23    0.0 1.8e-02   0.975      25.55 3.0161e-06  55.675  -5.14e+03  -55.675   0.910  0.0229   38.0     1.00     26358  0.900
  24    0.0 1.7e-02   1.022      25.32 2.7862e-06  59.669  -4.81e+03  -59.669   0.894  0.0226   38.0     1.00     27504  0.900
  25    0.0 1.5e-02   0.988      25.79 3.0728e-06  53.230  -5.09e+03  -53.230   0.905  0.0125   38.0     1.00     28650  0.900
  26    0.0 1.3e-02   1.020      25.96 2.9685e-06  53.983   -4.9e+03  -53.983   0.905  0.0130   38.0     1.00     29796  0.900
  27    0.0 1.2e-02   0.978      25.66 3.277e-06   50.281  -5.68e+03  -50.281   0.889  0.0220   38.0     1.00     30942  0.900
  28    0.0 1.1e-02   0.978      25.03 3.0688e-06  51.073  -5.32e+03  -51.073   0.880  0.0132   38.0     1.00     32088  0.900
  29    0.0 9.8e-03   0.996      25.62 3.0355e-06  58.133  -5.74e+03  -58.133   0.886  0.0181   38.0     1.00     33234  0.900
  30    0.0 8.8e-03   0.980      24.95 3.1825e-06  44.592  -4.87e+03  -44.592   0.855  0.0212   38.0     1.00     34380  0.900
  31    0.0 7.9e-03   0.999      25.37 3.1854e-06  48.714  -5.29e+03  -48.714   0.863  0.0181   38.0     1.00     35526  0.900
  32    0.0 7.1e-03   1.012      25.41 3.1947e-06  51.206  -5.59e+03  -51.206   0.846  0.0107   38.0     1.00     36672  0.900
  33    0.0 6.4e-03   0.964      25.04 2.6615e-06  61.384  -4.74e+03  -61.384   0.823  0.0116   38.0     1.00     37818  0.900
  34    0.0 5.8e-03   1.031      25.41 3.0474e-06  51.723  -5.02e+03  -51.723   0.808  0.0163   38.0     1.00     38964  0.900
  35    0.0 5.2e-03   0.962      24.83 2.7107e-06  55.834  -4.41e+03  -55.834   0.791  0.0150   38.0     1.00     40110  0.900
  36    0.0 4.9e-03   0.986      24.16 3.0227e-06  47.158  -5.05e+03  -47.158   0.771  0.0118   38.0     1.00     41256  0.950
  37    0.0 4.7e-03   0.985      24.19 2.6482e-06  53.465  -4.64e+03  -53.465   0.766  0.0141   38.0     1.00     42402  0.950
  38    0.0 4.5e-03   0.998      24.56 2.879e-06   47.486  -4.57e+03  -47.486   0.747  0.0244   38.0     1.00     43548  0.950
  39    0.0 4.2e-03   1.014      24.17 2.8602e-06  47.360  -4.47e+03  -47.360   0.749  0.0145   38.0     1.00     44694  0.950
  40    0.0 4.0e-03   0.992      24.04 2.78e-06    49.965  -4.73e+03  -49.965   0.708  0.0168   38.0     1.00     45840  0.950
  41    0.0 3.8e-03   1.006      24.01 2.7366e-06  49.043  -4.77e+03  -49.043   0.693  0.0116   38.0     1.00     46986  0.950
  42    0.0 3.6e-03   1.001      23.91 2.7727e-06  46.813  -4.22e+03  -46.813   0.716  0.0115   38.0     1.00     48132  0.950
  43    0.0 3.4e-03   0.994      24.09 2.9172e-06  45.900   -4.5e+03  -45.900   0.717  0.0118   38.0     1.00     49278  0.950
  44    0.0 3.3e-03   0.967      24.04 2.8463e-06  49.737   -5.3e+03  -49.737   0.695  0.0143   38.0     1.00     50424  0.950
  45    0.0 3.1e-03   0.990      23.40 2.7349e-06  45.790  -4.28e+03  -45.790   0.668  0.0108   38.0     1.00     51570  0.950
  46    0.0 3.0e-03   1.017      23.77 2.6253e-06  53.303  -4.76e+03  -53.303   0.648  0.0130   38.0     1.00     52716  0.950
  47    0.0 2.8e-03   0.957      23.34 2.5459e-06  50.533  -4.17e+03  -50.533   0.652  0.0199   38.0     1.00     53862  0.950
  48    0.0 2.7e-03   0.976      23.00 2.659e-06   47.678  -4.83e+03  -47.678   0.600  0.0120   38.0     1.00     55008  0.950
  49    0.0 2.5e-03   0.988      22.49 2.4426e-06  46.865  -4.31e+03  -46.865   0.556  0.0124   38.0     1.00     56154  0.950
  50    0.0 2.4e-03   1.013      22.95 2.8621e-06  40.865  -4.45e+03  -40.865   0.596  0.0116   38.0     1.00     57300  0.950
  51    0.0 2.3e-03   0.968      22.46 2.7475e-06  43.079  -4.62e+03  -43.079   0.555  0.0137   38.0     1.00     58446  0.950
  52    0.0 2.2e-03   1.005      22.37 2.6389e-06  39.596  -3.87e+03  -39.596   0.510  0.0251   38.0     1.00     59592  0.950
  53    0.0 2.1e-03   0.989      22.59 2.6495e-06  46.255   -4.9e+03  -46.255   0.514  0.0143   38.0     1.00     60738  0.950
  54    0.0 2.0e-03   0.982      22.12 2.6717e-06  44.270  -4.49e+03  -44.270   0.484  0.0160   38.0     1.00     61884  0.950
  55    0.0 1.9e-03   1.020      22.09 2.5761e-06  43.913  -4.29e+03  -43.913   0.494  0.0144   38.0     1.00     63030  0.950
  56    0.0 1.8e-03   0.998      21.68 2.4659e-06  42.920  -4.06e+03  -42.920   0.449  0.0065   38.0     1.00     64176  0.950
  57    0.0 1.7e-03   0.986      21.22 2.5834e-06  41.523  -4.22e+03  -41.523   0.437  0.0154   38.0     1.00     65322  0.950
  58    0.0 1.6e-03   1.001      21.38 2.4215e-06  45.081   -4.4e+03  -45.081   0.420  0.0093   37.9     1.02     66468  0.950
  59    0.0 1.5e-03   0.973      20.53 2.4044e-06  40.953  -4.23e+03  -40.953   0.388  0.0075   37.1     1.17     67614  0.950
  60    0.0 1.4e-03   0.980      20.16 2.2841e-06  36.495  -4.12e+03  -36.495   0.341  0.0140   35.2     1.53     68760  0.950
  61    0.0 1.4e-03   0.992      19.86 1.7441e-06  38.786   -3.9e+03  -38.786   0.319  0.0094   31.7     2.19     69906  0.950
  62    0.0 1.3e-03   0.970      19.21 1.3474e-06  44.326  -4.56e+03  -44.326   0.270  0.0110   27.9     2.91     71052  0.950
  63    0.0 1.2e-03   0.974      18.54 9.7991e-07  40.420  -3.74e+03  -40.420   0.241  0.0110   23.1     3.81     72198  0.950
  64    0.0 1.2e-03   0.977      18.43 1.1127e-06  33.759  -3.46e+03  -33.759   0.266  0.0080   18.5     4.68     73344  0.950
  65    0.0 1.1e-03   0.982      18.42 1.0538e-06  37.722  -4.28e+03  -37.722   0.274  0.0160   15.3     5.29     74490  0.950
  66    0.0 1.1e-03   0.988      18.08 6.7018e-07  36.780   -3.5e+03  -36.780   0.289  0.0070   12.8     5.77     75636  0.950
  67    0.0 1.0e-03   0.972      17.81 9.448e-07   32.359   -3.5e+03  -32.359   0.332  0.0109   10.8     6.14     76782  0.950
  68    0.0 9.6e-04   0.981      17.86 6.4552e-07  35.554  -3.51e+03  -35.554   0.349  0.0108    9.7     6.36     77928  0.950
  69    0.0 9.1e-04   0.970      17.65 6.1062e-07  34.542  -3.31e+03  -34.542   0.344  0.0106    8.8     6.53     79074  0.950
  70    0.0 8.6e-04   0.975      17.26 8.6505e-07  34.327  -3.88e+03  -34.327   0.346  0.0174    7.9     6.69     80220  0.950
  71    0.0 8.2e-04   1.000      16.98 8.5434e-07  34.751  -4.04e+03  -34.751   0.314  0.0072    7.2     6.83     81366  0.950
  72    0.0 7.8e-04   0.978      16.90 5.8061e-07  33.582  -3.41e+03  -33.582   0.348  0.0134    6.3     7.00     82512  0.950
  73    0.0 7.4e-04   0.986      16.53 5.4069e-07  32.798  -3.35e+03  -32.798   0.360  0.0074    5.7     7.11     83658  0.950
  74    0.0 7.0e-04   0.973      16.32 5.8326e-07  31.615  -3.39e+03  -31.615   0.349  0.0133    5.3     7.20     84804  0.950
  75    0.0 6.7e-04   1.000      16.16 5.8601e-07  31.563  -3.38e+03  -31.563   0.356  0.0074    4.8     7.29     85950  0.950
  76    0.0 6.3e-04   0.990      15.89 4.6808e-07  32.400  -3.28e+03  -32.400   0.364  0.0081    4.4     7.36     87096  0.950
  77    0.0 6.0e-04   0.990      15.79 5.0811e-07  31.563  -3.26e+03  -31.563   0.325  0.0070    4.0     7.42     88242  0.950
  78    0.0 5.7e-04   0.986      15.73 5.3947e-07  31.960  -3.36e+03  -31.960   0.375  0.0074    3.6     7.51     89388  0.950
  79    0.0 5.4e-04   0.982      15.77 4.2443e-07  32.426  -3.23e+03  -32.426   0.332  0.0064    3.3     7.56     90534  0.950
  80    0.0 5.2e-04   0.987      15.70 3.8733e-07  32.426  -3.19e+03  -32.426   0.365  0.0079    3.0     7.62     91680  0.950
  81    0.0 4.9e-04   0.989      15.39 4.4824e-07  31.121  -3.18e+03  -31.121   0.367  0.0061    2.8     7.67     92826  0.950
  82    0.0 4.7e-04   0.994      15.43 4.2179e-07  31.166  -3.18e+03  -31.166   0.358  0.0045    2.6     7.70     93972  0.950
  83    0.0 4.4e-04   0.997      15.45 4.1601e-07  31.590  -3.28e+03  -31.590   0.330  0.0028    2.3     7.74     95118  0.950
  84    0.0 4.2e-04   0.990      15.22 4.0614e-07  31.969  -3.29e+03  -31.969   0.296  0.0048    2.1     7.79     96264  0.950
  85    0.0 4.0e-04   0.984      14.94 3.6411e-07  31.167  -3.03e+03  -31.167   0.399  0.0059    1.8     7.85     97410  0.950
  86    0.0 3.8e-04   0.991      14.80 4.2007e-07  31.167  -3.25e+03  -31.167   0.363  0.0057    1.7     7.86     98556  0.950
  87    0.0 3.6e-04   0.985      14.60 3.3644e-07  31.590  -3.12e+03  -31.590   0.361  0.0050    1.6     7.89     99702  0.950
  88    0.0 3.4e-04   0.991      14.60 3.1167e-07  31.590  -3.02e+03  -31.590   0.374  0.0036    1.5     7.91    100848  0.950
  89    0.0 3.3e-04   0.988      14.56 4.0406e-07  31.167  -3.28e+03  -31.167   0.318  0.0039    1.4     7.93    101994  0.950
  90    0.0 3.1e-04   0.996      14.60 3.463e-07   31.167   -3.1e+03  -31.167   0.313  0.0022    1.2     7.96    103140  0.950
  91    0.0 2.9e-04   0.989      14.43 2.842e-07   31.167  -2.89e+03  -31.167   0.305  0.0076    1.0     7.99    104286  0.950
  92    0.0 2.8e-04   0.995      14.32 2.712e-07   31.167  -2.88e+03  -31.167   0.255  0.0026    1.0     8.00    105432  0.950
  93    0.0 2.7e-04   0.997      14.31 2.707e-07   31.167  -2.89e+03  -31.167   0.272  0.0023    1.0     8.00    106578  0.950
  94    0.0 2.5e-04   0.999      14.36 2.6742e-07  31.167  -2.91e+03  -31.167   0.243  0.0012    1.0     8.00    107724  0.950
  95    0.0 2.4e-04   0.994      14.35 2.8616e-07  31.590  -3.04e+03  -31.590   0.236  0.0036    1.0     8.00    108870  0.950
  96    0.0 2.3e-04   0.998      14.31 2.8622e-07  31.167  -3.01e+03  -31.167   0.214  0.0014    1.0     8.00    110016  0.950
  97    0.0 2.2e-04   0.998      14.33 2.8565e-07  31.167  -3.02e+03  -31.167   0.216  0.0034    1.0     8.00    111162  0.950
  98    0.0 2.1e-04   0.996      14.20 2.6584e-07  31.167  -2.92e+03  -31.167   0.195  0.0026    1.0     8.00    112308  0.950
  99    0.0 1.9e-04   0.997      14.11 2.651e-07   31.167  -2.91e+03  -31.167   0.216  0.0025    1.0     8.00    113454  0.950
 100    0.0 1.9e-04   0.996      14.05 2.7116e-07  31.167  -2.91e+03  -31.167   0.190  0.0019    1.0     8.00    114600  0.950
 101    0.0 1.8e-04   0.996      14.02 2.9141e-07  31.167  -2.99e+03  -31.167   0.158  0.0018    1.0     8.00    115746  0.950
 102    0.0 1.7e-04   0.999      14.06 2.9098e-07  31.167     -3e+03  -31.167   0.156  0.0011    1.0     8.00    116892  0.950
 103    0.0 1.6e-04   0.997      14.14 2.9028e-07  31.167  -2.99e+03  -31.167   0.176  0.0013    1.0     8.00    118038  0.950
 104    0.0 1.5e-04   0.997      14.08 2.5129e-07  31.167  -2.84e+03  -31.167   0.188  0.0017    1.0     8.00    119184  0.950
 105    0.0 1.4e-04   0.995      14.02 2.7878e-07  31.167  -2.96e+03  -31.167   0.148  0.0017    1.0     8.00    120330  0.950
 106    0.0 1.1e-04   0.996      13.95 2.4473e-07  31.167  -2.82e+03  -31.167   0.137  0.0023    1.0     8.00    121476  0.800
 107    0.0 9.2e-05   0.997      13.85 2.4014e-07  31.167  -2.81e+03  -31.167   0.106  0.0018    1.0     8.00    122622  0.800
 108    0.0 7.3e-05   0.998      13.82 2.3966e-07  31.167  -2.81e+03  -31.167   0.079  0.0012    1.0     8.00    123768  0.800
 109    0.0 5.9e-05   0.999      13.79 2.4068e-07  31.167  -2.82e+03  -31.167   0.065  0.0006    1.0     8.00    124914  0.800
 110    0.0 4.7e-05   0.998      13.79 2.3936e-07  31.167  -2.82e+03  -31.167   0.047  0.0009    1.0     8.00    126060  0.800
 111    0.0 3.8e-05   0.998      13.76 2.3985e-07  31.167  -2.82e+03  -31.167   0.051  0.0007    1.0     8.00    127206  0.800
 112    0.0 3.0e-05   0.998      13.74 2.3962e-07  31.167  -2.82e+03  -31.167   0.042  0.0008    1.0     8.00    128352  0.800
 113    0.0 2.4e-05   1.000      13.73 2.3873e-07  31.167  -2.82e+03  -31.167   0.037  0.0003    1.0     8.00    129498  0.800
 114    0.0 1.9e-05   1.000      13.71 2.388e-07   31.167  -2.82e+03  -31.167   0.031  0.0002    1.0     8.00    130644  0.800
 115    0.0 1.5e-05   1.000      13.72 2.3848e-07  31.167  -2.82e+03  -31.167   0.025  0.0002    1.0     8.00    131790  0.800
 116    0.0 0.0e+00   1.000      13.72 2.3845e-07  31.167  -2.82e+03  -31.167   0.010  0.0002    1.0     8.00    132936  0.800
## Placement Quench took 0.01 seconds (max_rss 455.8 MiB)

BB estimate of min-dist (placement) wire length: 8687

Completed placement consistency check successfully.

Swaps called: 133133

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 31.1674 ns, Fmax: 32.0848 MHz
Placement estimated setup Worst Negative Slack (sWNS): -31.1674 ns
Placement estimated setup Total Negative Slack (sTNS): -2816.68 ns

Placement estimated setup slack histogram:
[ -3.1e-08: -2.9e-08)  3 (  1.9%) |***
[ -2.9e-08: -2.6e-08)  0 (  0.0%) |
[ -2.6e-08: -2.3e-08)  2 (  1.3%) |**
[ -2.3e-08: -2.1e-08) 20 ( 12.6%) |*****************
[ -2.1e-08: -1.8e-08) 55 ( 34.6%) |************************************************
[ -1.8e-08: -1.6e-08) 55 ( 34.6%) |************************************************
[ -1.6e-08: -1.3e-08)  5 (  3.1%) |****
[ -1.3e-08:   -1e-08)  5 (  3.1%) |****
[   -1e-08: -7.9e-09)  7 (  4.4%) |******
[ -7.9e-09: -5.3e-09)  7 (  4.4%) |******

Placement estimated geomean non-virtual intra-domain period: 31.1674 ns (32.0848 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 31.1674 ns (32.0848 MHz)

Placement cost: 0.999279, bb_cost: 13.711, td_cost: 2.38613e-07, 

Placement resource usage:
  PB-GMUX    implemented as TL-GMUX   : 2
  PB-LOGIC   implemented as TL-LOGIC  : 160
  PB-SYN_VCC implemented as TL-SYN_VCC: 1
  PB-BIDIR   implemented as TL-BIDIR  : 32
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-ASSP    implemented as TL-ASSP   : 1

Placement number of temperatures: 116
Placement total # of swap attempts: 133133
	Swaps accepted:  69659 (52.3 %)
	Swaps rejected:  58163 (43.7 %)
	Swaps aborted :   5311 ( 4.0 %)
Placement Quench timing analysis took 0.000783959 seconds (0.000670782 STA, 0.000113177 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0981008 seconds (0.0829359 STA, 0.0151649 slack) (118 full updates: 118 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 118 in 0.00507719 sec
Full Max Req/Worst Slack updates 88 in 0.00100036 sec
Incr Max Req/Worst Slack updates 30 in 0.000358703 sec
Incr Criticality updates 16 in 0.000725157 sec
Full Criticality updates 102 in 0.00556922 sec
# Placement took 1.86 seconds (max_rss 455.8 MiB, delta_rss +58.0 MiB)

Flow timing analysis took 0.0981008 seconds (0.0829359 STA, 0.0151649 slack) (118 full updates: 118 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 44.34 seconds (max_rss 455.8 MiB)
