`include "cpu_types_pkg.vh"
`include "id_ex_if.vh"

module id_ex
(
	input logic CLK,
	input logic nRST,
	id_ex_if.idex idex_if
);


import cpu_types_pkg::*;

always_ff @(posedge CLK, negedge nRST) begin
	if (nRST == 1'b0) begin	
		idex_if.ALUSel_out <= 0; 
		idex_if.PCSel_out <= 0; 
		idex_if.memToReg_out <= 0; 
		idex_if.regWEN_out <= 0; 
		idex_if.RegDest_out <= 0; 
		idex_if.jumpSel_out <= 0;		 
		idex_if.next_pc_out <= 0; 
		idex_if.aluop_out <= aluop_t'(4'b0000);  
    		idex_if.jal_out <= 0; 
    		idex_if.dREN_out <= 0; 
    		idex_if.dWEN_out <= 0; 
    		idex_if.imemREN_out <= 1; 
    		idex_if.lui_out <= 0; 
    		idex_if.bne_out <= 0; 
    		idex_if.imm_out <= 0; 
    		idex_if.halt_out <= 0;
    		idex_if.imm_26_out <= 0;
    		idex_if.instr_out <= 0;
    		idex_if.shamt_out <= 0; 
    		idex_if.rd_out <= 0; 
    		idex_if.rt_out <= 0; 
    		idex_if.rs_out <= 0;
		idex_if.rdat1_out <= 0;
		idex_if.rdat2_out <= 0; 
	end
	else begin
		if (idex_if.freeze == 1'b1 || (idex_if.flush == 1'b1 && idex_if.ihit == 1'b1)) begin
			idex_if.ALUSel_out <= 0; 
			idex_if.PCSel_out <= 0; 
			idex_if.memToReg_out <= 0; 
			idex_if.regWEN_out <= 0; 
			idex_if.RegDest_out <= 0; 
			idex_if.jumpSel_out <= 0;		 
			idex_if.next_pc_out <= 0; 
			idex_if.aluop_out <= aluop_t'(4'b0000); 
	    		idex_if.jal_out <= 0; 
	    		idex_if.dREN_out <= 0; 
	    		idex_if.dWEN_out <= 0; 
	    		idex_if.imemREN_out <= 1; 
	    		idex_if.lui_out <= 0; 
	    		idex_if.bne_out <= 0; 
	    		idex_if.imm_out <= 0; 
	    		idex_if.halt_out <= 0;
	    		idex_if.imm_26_out <= 0;
	    		idex_if.instr_out <= 0;
	    		idex_if.shamt_out <= 0; 
	    		idex_if.rd_out <= 0; 
	    		idex_if.rt_out <= 0; 
	    		idex_if.rs_out <= 0;
			idex_if.rdat1_out <= 0;
			idex_if.rdat2_out <= 0; 		
		end
		else if (idex_if.ihit == 1'b1) begin
			idex_if.ALUSel_out <= idex_if.ALUSel_in; 
			idex_if.PCSel_out <= idex_if.PCSel_in; 
			idex_if.memToReg_out <= idex_if.memToReg_in; 
			idex_if.regWEN_out <= idex_if.regWEN_in; 
			idex_if.RegDest_out <= idex_if.RegDest_in; 
			idex_if.jumpSel_out <= idex_if.jumpSel_in;		 
			idex_if.next_pc_out <= idex_if.next_pc_in; 
			idex_if.aluop_out <= idex_if.aluop_in; 
	    		idex_if.jal_out <= idex_if.jal_in; 
	    		idex_if.dREN_out <= idex_if.dREN_in; 
	    		idex_if.dWEN_out <= idex_if.dWEN_in; 
	    		idex_if.imemREN_out <= idex_if.imemREN_in; 
	    		idex_if.lui_out <= idex_if.lui_in; 
	    		idex_if.bne_out <= idex_if.bne_in; 
	    		idex_if.imm_out <= idex_if.imm_in; 
	    		idex_if.halt_out <= idex_if.halt_in;
	    		idex_if.imm_26_out <= idex_if.imm_26_in;
	    		idex_if.instr_out <= idex_if.instr_in;
	    		idex_if.shamt_out <= idex_if.shamt_in; 
	    		idex_if.rd_out <= idex_if.rd_in; 
	    		idex_if.rt_out <= idex_if.rt_in; 
	    		idex_if.rs_out <= idex_if.rs_in;
			idex_if.rdat1_out <= idex_if.rdat1_in;
			idex_if.rdat2_out <= idex_if.rdat2_in; 			
		end
	end

end

endmodule 
