Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed May 24 15:19:43 2017
| Host         : ColeIdeapad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file CNTR_MULTI_timing_summary_routed.rpt -rpx CNTR_MULTI_timing_summary_routed.rpx
| Design       : CNTR_MULTI
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: CLK_DIV/tmp_clks_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.612        0.000                      0                  128        0.322        0.000                      0                  128        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.612        0.000                      0                  128        0.322        0.000                      0                  128        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 0.828ns (16.894%)  route 4.073ns (83.106%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.624     5.145    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  CLK_DIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  CLK_DIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.396     6.997    CLK_DIV/div_cnt_reg_n_0_[19]
    SLICE_X63Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.121 f  CLK_DIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.755    CLK_DIV/div_cnt[0]_i_6_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.879 f  CLK_DIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           1.049     8.929    CLK_DIV/div_cnt[0]_i_2_n_0
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.124     9.053 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.994    10.046    CLK_DIV/tmp_clks
    SLICE_X62Y29         FDRE                                         r  CLK_DIV/div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  CLK_DIV/div_cnt_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.429    14.659    CLK_DIV/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 0.828ns (16.894%)  route 4.073ns (83.106%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.624     5.145    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  CLK_DIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  CLK_DIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.396     6.997    CLK_DIV/div_cnt_reg_n_0_[19]
    SLICE_X63Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.121 f  CLK_DIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.755    CLK_DIV/div_cnt[0]_i_6_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.879 f  CLK_DIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           1.049     8.929    CLK_DIV/div_cnt[0]_i_2_n_0
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.124     9.053 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.994    10.046    CLK_DIV/tmp_clks
    SLICE_X62Y29         FDRE                                         r  CLK_DIV/div_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  CLK_DIV/div_cnt_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.429    14.659    CLK_DIV/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 0.828ns (16.894%)  route 4.073ns (83.106%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.624     5.145    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  CLK_DIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  CLK_DIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.396     6.997    CLK_DIV/div_cnt_reg_n_0_[19]
    SLICE_X63Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.121 f  CLK_DIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.755    CLK_DIV/div_cnt[0]_i_6_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.879 f  CLK_DIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           1.049     8.929    CLK_DIV/div_cnt[0]_i_2_n_0
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.124     9.053 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.994    10.046    CLK_DIV/tmp_clks
    SLICE_X62Y29         FDRE                                         r  CLK_DIV/div_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  CLK_DIV/div_cnt_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.429    14.659    CLK_DIV/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 0.828ns (16.894%)  route 4.073ns (83.106%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.624     5.145    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  CLK_DIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  CLK_DIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.396     6.997    CLK_DIV/div_cnt_reg_n_0_[19]
    SLICE_X63Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.121 f  CLK_DIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.755    CLK_DIV/div_cnt[0]_i_6_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.879 f  CLK_DIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           1.049     8.929    CLK_DIV/div_cnt[0]_i_2_n_0
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.124     9.053 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.994    10.046    CLK_DIV/tmp_clks
    SLICE_X62Y29         FDRE                                         r  CLK_DIV/div_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  CLK_DIV/div_cnt_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.429    14.659    CLK_DIV/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[29]__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 0.890ns (18.581%)  route 3.900ns (81.419%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.623     5.144    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CLK_DIV/div_cnt_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  CLK_DIV/div_cnt_reg[15]__0/Q
                         net (fo=2, routed)           1.406     7.068    CLK_DIV/div_cnt[15]
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.192 f  CLK_DIV/div_cnt[0]__0_i_9/O
                         net (fo=1, routed)           0.401     7.593    CLK_DIV/div_cnt[0]__0_i_9_n_0
    SLICE_X61Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.717 f  CLK_DIV/div_cnt[0]__0_i_4/O
                         net (fo=3, routed)           0.997     8.714    CLK_DIV/div_cnt[0]__0_i_4_n_0
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.838 r  CLK_DIV/div_cnt[31]__0_i_1/O
                         net (fo=31, routed)          1.096     9.934    CLK_DIV/tmp_clkf
    SLICE_X60Y32         FDRE                                         r  CLK_DIV/div_cnt_reg[29]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.510    14.851    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  CLK_DIV/div_cnt_reg[29]__0/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y32         FDRE (Setup_fdre_C_R)       -0.524    14.566    CLK_DIV/div_cnt_reg[29]__0
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[30]__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 0.890ns (18.581%)  route 3.900ns (81.419%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.623     5.144    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CLK_DIV/div_cnt_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  CLK_DIV/div_cnt_reg[15]__0/Q
                         net (fo=2, routed)           1.406     7.068    CLK_DIV/div_cnt[15]
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.192 f  CLK_DIV/div_cnt[0]__0_i_9/O
                         net (fo=1, routed)           0.401     7.593    CLK_DIV/div_cnt[0]__0_i_9_n_0
    SLICE_X61Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.717 f  CLK_DIV/div_cnt[0]__0_i_4/O
                         net (fo=3, routed)           0.997     8.714    CLK_DIV/div_cnt[0]__0_i_4_n_0
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.838 r  CLK_DIV/div_cnt[31]__0_i_1/O
                         net (fo=31, routed)          1.096     9.934    CLK_DIV/tmp_clkf
    SLICE_X60Y32         FDRE                                         r  CLK_DIV/div_cnt_reg[30]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.510    14.851    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  CLK_DIV/div_cnt_reg[30]__0/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y32         FDRE (Setup_fdre_C_R)       -0.524    14.566    CLK_DIV/div_cnt_reg[30]__0
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[31]__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 0.890ns (18.581%)  route 3.900ns (81.419%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.623     5.144    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CLK_DIV/div_cnt_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  CLK_DIV/div_cnt_reg[15]__0/Q
                         net (fo=2, routed)           1.406     7.068    CLK_DIV/div_cnt[15]
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.192 f  CLK_DIV/div_cnt[0]__0_i_9/O
                         net (fo=1, routed)           0.401     7.593    CLK_DIV/div_cnt[0]__0_i_9_n_0
    SLICE_X61Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.717 f  CLK_DIV/div_cnt[0]__0_i_4/O
                         net (fo=3, routed)           0.997     8.714    CLK_DIV/div_cnt[0]__0_i_4_n_0
    SLICE_X61Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.838 r  CLK_DIV/div_cnt[31]__0_i_1/O
                         net (fo=31, routed)          1.096     9.934    CLK_DIV/tmp_clkf
    SLICE_X60Y32         FDRE                                         r  CLK_DIV/div_cnt_reg[31]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.510    14.851    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  CLK_DIV/div_cnt_reg[31]__0/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y32         FDRE (Setup_fdre_C_R)       -0.524    14.566    CLK_DIV/div_cnt_reg[31]__0
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 0.828ns (17.352%)  route 3.944ns (82.648%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.624     5.145    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  CLK_DIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  CLK_DIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.396     6.997    CLK_DIV/div_cnt_reg_n_0_[19]
    SLICE_X63Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.121 f  CLK_DIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.755    CLK_DIV/div_cnt[0]_i_6_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.879 f  CLK_DIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           1.049     8.929    CLK_DIV/div_cnt[0]_i_2_n_0
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.124     9.053 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.864     9.917    CLK_DIV/tmp_clks
    SLICE_X62Y24         FDRE                                         r  CLK_DIV/div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.502    14.843    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  CLK_DIV/div_cnt_reg[1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    14.639    CLK_DIV/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 0.828ns (17.352%)  route 3.944ns (82.648%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.624     5.145    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  CLK_DIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  CLK_DIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.396     6.997    CLK_DIV/div_cnt_reg_n_0_[19]
    SLICE_X63Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.121 f  CLK_DIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.755    CLK_DIV/div_cnt[0]_i_6_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.879 f  CLK_DIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           1.049     8.929    CLK_DIV/div_cnt[0]_i_2_n_0
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.124     9.053 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.864     9.917    CLK_DIV/tmp_clks
    SLICE_X62Y24         FDRE                                         r  CLK_DIV/div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.502    14.843    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  CLK_DIV/div_cnt_reg[2]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    14.639    CLK_DIV/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 0.828ns (17.352%)  route 3.944ns (82.648%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.624     5.145    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  CLK_DIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  CLK_DIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.396     6.997    CLK_DIV/div_cnt_reg_n_0_[19]
    SLICE_X63Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.121 f  CLK_DIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.755    CLK_DIV/div_cnt[0]_i_6_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.879 f  CLK_DIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           1.049     8.929    CLK_DIV/div_cnt[0]_i_2_n_0
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.124     9.053 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.864     9.917    CLK_DIV/tmp_clks
    SLICE_X62Y24         FDRE                                         r  CLK_DIV/div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.502    14.843    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  CLK_DIV/div_cnt_reg[3]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    14.639    CLK_DIV/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  4.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.279ns (61.121%)  route 0.177ns (38.879%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.581     1.464    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  CLK_DIV/div_cnt_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  CLK_DIV/div_cnt_reg[1]__0/Q
                         net (fo=2, routed)           0.177     1.806    CLK_DIV/div_cnt[1]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.921 r  CLK_DIV/div_cnt0_carry__7/O[0]
                         net (fo=1, routed)           0.000     1.921    CLK_DIV/data0[1]
    SLICE_X60Y25         FDRE                                         r  CLK_DIV/div_cnt_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.848     1.975    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  CLK_DIV/div_cnt_reg[1]__0/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.134     1.598    CLK_DIV/div_cnt_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[16]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.584     1.467    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CLK_DIV/div_cnt_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  CLK_DIV/div_cnt_reg[16]__0/Q
                         net (fo=2, routed)           0.184     1.815    CLK_DIV/div_cnt[16]
    SLICE_X60Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.924 r  CLK_DIV/div_cnt0_carry__2__0/O[3]
                         net (fo=1, routed)           0.000     1.924    CLK_DIV/data0[16]
    SLICE_X60Y28         FDRE                                         r  CLK_DIV/div_cnt_reg[16]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.852     1.979    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CLK_DIV/div_cnt_reg[16]__0/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y28         FDRE (Hold_fdre_C_D)         0.134     1.601    CLK_DIV/div_cnt_reg[16]__0
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[20]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[20]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  CLK_DIV/div_cnt_reg[20]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  CLK_DIV/div_cnt_reg[20]__0/Q
                         net (fo=2, routed)           0.184     1.816    CLK_DIV/div_cnt[20]
    SLICE_X60Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.925 r  CLK_DIV/div_cnt0_carry__3__0/O[3]
                         net (fo=1, routed)           0.000     1.925    CLK_DIV/data0[20]
    SLICE_X60Y29         FDRE                                         r  CLK_DIV/div_cnt_reg[20]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.853     1.980    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  CLK_DIV/div_cnt_reg[20]__0/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y29         FDRE (Hold_fdre_C_D)         0.134     1.602    CLK_DIV/div_cnt_reg[20]__0
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[24]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[24]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.586     1.469    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  CLK_DIV/div_cnt_reg[24]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  CLK_DIV/div_cnt_reg[24]__0/Q
                         net (fo=2, routed)           0.184     1.817    CLK_DIV/div_cnt[24]
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.926 r  CLK_DIV/div_cnt0_carry__4__0/O[3]
                         net (fo=1, routed)           0.000     1.926    CLK_DIV/data0[24]
    SLICE_X60Y30         FDRE                                         r  CLK_DIV/div_cnt_reg[24]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.854     1.981    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  CLK_DIV/div_cnt_reg[24]__0/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y30         FDRE (Hold_fdre_C_D)         0.134     1.603    CLK_DIV/div_cnt_reg[24]__0
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[28]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[28]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.587     1.470    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  CLK_DIV/div_cnt_reg[28]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  CLK_DIV/div_cnt_reg[28]__0/Q
                         net (fo=2, routed)           0.184     1.818    CLK_DIV/div_cnt[28]
    SLICE_X60Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.927 r  CLK_DIV/div_cnt0_carry__5__0/O[3]
                         net (fo=1, routed)           0.000     1.927    CLK_DIV/data0[28]
    SLICE_X60Y31         FDRE                                         r  CLK_DIV/div_cnt_reg[28]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.855     1.982    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  CLK_DIV/div_cnt_reg[28]__0/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y31         FDRE (Hold_fdre_C_D)         0.134     1.604    CLK_DIV/div_cnt_reg[28]__0
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[4]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.635%)  route 0.185ns (40.365%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.581     1.464    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  CLK_DIV/div_cnt_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  CLK_DIV/div_cnt_reg[4]__0/Q
                         net (fo=2, routed)           0.185     1.813    CLK_DIV/div_cnt[4]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.922 r  CLK_DIV/div_cnt0_carry__7/O[3]
                         net (fo=1, routed)           0.000     1.922    CLK_DIV/data0[4]
    SLICE_X60Y25         FDRE                                         r  CLK_DIV/div_cnt_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.848     1.975    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  CLK_DIV/div_cnt_reg[4]__0/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.134     1.598    CLK_DIV/div_cnt_reg[4]__0
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[29]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[29]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.588     1.471    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  CLK_DIV/div_cnt_reg[29]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  CLK_DIV/div_cnt_reg[29]__0/Q
                         net (fo=2, routed)           0.183     1.818    CLK_DIV/div_cnt[29]
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.933 r  CLK_DIV/div_cnt0_carry__6__0/O[0]
                         net (fo=1, routed)           0.000     1.933    CLK_DIV/data0[29]
    SLICE_X60Y32         FDRE                                         r  CLK_DIV/div_cnt_reg[29]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.856     1.983    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  CLK_DIV/div_cnt_reg[29]__0/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.134     1.605    CLK_DIV/div_cnt_reg[29]__0
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[5]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.279ns (60.313%)  route 0.184ns (39.687%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.582     1.465    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  CLK_DIV/div_cnt_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  CLK_DIV/div_cnt_reg[5]__0/Q
                         net (fo=2, routed)           0.184     1.813    CLK_DIV/div_cnt[5]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.928 r  CLK_DIV/div_cnt0_carry__0__0/O[0]
                         net (fo=1, routed)           0.000     1.928    CLK_DIV/data0[5]
    SLICE_X60Y26         FDRE                                         r  CLK_DIV/div_cnt_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.849     1.976    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  CLK_DIV/div_cnt_reg[5]__0/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.134     1.599    CLK_DIV/div_cnt_reg[5]__0
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.582     1.465    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  CLK_DIV/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  CLK_DIV/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.185     1.791    CLK_DIV/div_cnt_reg_n_0_[1]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.906 r  CLK_DIV/div_cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     1.906    CLK_DIV/div_cnt0_carry_n_7
    SLICE_X62Y24         FDRE                                         r  CLK_DIV/div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.850     1.977    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  CLK_DIV/div_cnt_reg[1]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    CLK_DIV/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.583     1.466    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  CLK_DIV/div_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  CLK_DIV/div_cnt_reg[12]/Q
                         net (fo=2, routed)           0.194     1.801    CLK_DIV/div_cnt_reg_n_0_[12]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.909 r  CLK_DIV/div_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.909    CLK_DIV/div_cnt0_carry__1_n_4
    SLICE_X62Y26         FDRE                                         r  CLK_DIV/div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.851     1.978    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  CLK_DIV/div_cnt_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    CLK_DIV/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   CLK_DIV/div_cnt_reg[0]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   CLK_DIV/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y27   CLK_DIV/div_cnt_reg[10]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   CLK_DIV/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y27   CLK_DIV/div_cnt_reg[11]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   CLK_DIV/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y27   CLK_DIV/div_cnt_reg[12]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   CLK_DIV/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   CLK_DIV/div_cnt_reg[13]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   CLK_DIV/div_cnt_reg[17]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   CLK_DIV/div_cnt_reg[18]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   CLK_DIV/div_cnt_reg[19]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   CLK_DIV/div_cnt_reg[20]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   CLK_DIV/div_cnt_reg[21]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   CLK_DIV/div_cnt_reg[22]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   CLK_DIV/div_cnt_reg[23]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   CLK_DIV/div_cnt_reg[24]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   CLK_DIV/div_cnt_reg[0]__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   CLK_DIV/div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   CLK_DIV/div_cnt_reg[0]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   CLK_DIV/div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   CLK_DIV/div_cnt_reg[10]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   CLK_DIV/div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   CLK_DIV/div_cnt_reg[11]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   CLK_DIV/div_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   CLK_DIV/div_cnt_reg[12]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   CLK_DIV/div_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   CLK_DIV/div_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   CLK_DIV/div_cnt_reg[15]/C



