DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "U_5"
duLibraryName "echo_lib"
duName "audio_io"
elements [
]
mwi 0
uid 1674,0
)
(Instance
name "U_4"
duLibraryName "echo_lib"
duName "kb_decoder"
elements [
]
mwi 0
uid 1704,0
)
(Instance
name "U_1"
duLibraryName "echo_lib"
duName "echo"
elements [
]
mwi 0
uid 1860,0
)
(Instance
name "U_6"
duLibraryName "echo_lib"
duName "PLL65M"
elements [
]
mwi 0
uid 2006,0
)
(Instance
name "U_8"
duLibraryName "moduleware"
duName "gnd"
elements [
]
mwi 1
uid 2918,0
)
(Instance
name "U_12"
duLibraryName "moduleware"
duName "gnd"
elements [
]
mwi 1
uid 3339,0
)
(Instance
name "U_13"
duLibraryName "moduleware"
duName "gnd"
elements [
]
mwi 1
uid 3358,0
)
(Instance
name "U_14"
duLibraryName "moduleware"
duName "gnd"
elements [
]
mwi 1
uid 3377,0
)
(Instance
name "U_15"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 3757,0
)
(Instance
name "U_16"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 3851,0
)
(Instance
name "U_2"
duLibraryName "echo_lib"
duName "Vol_BAl"
elements [
]
mwi 0
uid 4085,0
)
(Instance
name "U_17"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 4389,0
)
(Instance
name "U_7"
duLibraryName "echo_lib"
duName "clock_view"
elements [
]
mwi 0
uid 4461,0
)
(Instance
name "U_0"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 4532,0
)
(Instance
name "U_20"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 4599,0
)
(Instance
name "U_9"
duLibraryName "moduleware"
duName "gnd"
elements [
]
mwi 1
uid 4692,0
)
(Instance
name "U_10"
duLibraryName "moduleware"
duName "gnd"
elements [
]
mwi 1
uid 4711,0
)
(Instance
name "U_11"
duLibraryName "moduleware"
duName "gnd"
elements [
]
mwi 1
uid 4730,0
)
(Instance
name "U_3"
duLibraryName "echo_lib"
duName "i2c"
elements [
]
mwi 0
uid 5002,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2024.1 Built on 24 Jan 2024 at 18:06:06"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds/top/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds/top/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds/top"
)
(vvPair
variable "d_logical"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds/top"
)
(vvPair
variable "date"
value "10/29/25"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "29"
)
(vvPair
variable "entity_name"
value "top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "alfth698"
)
(vvPair
variable "graphical_source_date"
value "10/29/25"
)
(vvPair
variable "graphical_source_group"
value "student-liu.se"
)
(vvPair
variable "graphical_source_host"
value "muxen2-116.ad.liu.se"
)
(vvPair
variable "graphical_source_time"
value "19:09:47"
)
(vvPair
variable "group"
value "student-liu.se"
)
(vvPair
variable "host"
value "muxen2-116.ad.liu.se"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "echo_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/echo_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/echo_lib/modelsim"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/echo_lib/ps"
)
(vvPair
variable "library_downstream_QuartusPrimeImport"
value "$HDS_PROJECT_DIR/echo_lib/work"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "top"
)
(vvPair
variable "month"
value "Oct"
)
(vvPair
variable "month_long"
value "October"
)
(vvPair
variable "p"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds/top/struct.bd"
)
(vvPair
variable "p_logical"
value "/courses/TSTE12/proj/projgrp07/ProjectCode/echo/echo/echo_lib/hds/top/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "echo"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/sw/mentor/modelsim_SE_2021.3/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "/sw/mentor/precision_2021.1/Mgc_home/bin"
)
(vvPair
variable "task_QuestaCDCFormalPath"
value "$QHOME/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "19:09:47"
)
(vvPair
variable "unit"
value "top"
)
(vvPair
variable "user"
value "alfth698"
)
(vvPair
variable "version"
value "2024.1 Built on 24 Jan 2024 at 18:06:06"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2025"
)
(vvPair
variable "yy"
value "25"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "170000,101000,187000,102000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "170200,101050,183700,101950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "187000,97000,191000,98000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "187200,97050,191200,97950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "170000,99000,187000,100000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "170200,99050,183700,99950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "166000,99000,170000,100000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "166200,99050,169200,99950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "187000,98000,207000,102000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "187200,98200,198200,99100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "191000,97000,207000,98000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "191200,97050,193200,97950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "166000,97000,187000,99000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "172000,97500,181000,98500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "166000,100000,170000,101000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "166200,100050,168700,100950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "166000,101000,170000,102000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "166200,101050,169700,101950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "170000,100000,187000,101000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "170200,100050,180200,100950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "166000,97000,207000,102000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 1674,0
optionalChildren [
*13 (CptPort
uid 1618,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1619,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,22625,26000,23375"
)
tg (CPTG
uid 1620,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1621,0
va (VaSet
font "courier,8,0"
)
xt "27000,22550,28500,23450"
st "clk"
blo "27000,23250"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*14 (CptPort
uid 1622,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1623,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,24625,26000,25375"
)
tg (CPTG
uid 1624,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1625,0
va (VaSet
font "courier,8,0"
)
xt "27000,24550,28500,25450"
st "rst"
blo "27000,25250"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 2
)
)
)
*15 (CptPort
uid 1626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,28625,26000,29375"
)
tg (CPTG
uid 1628,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1629,0
va (VaSet
font "courier,8,0"
)
xt "27000,28550,31000,29450"
st "i2s_bclk"
blo "27000,29250"
)
)
thePort (LogicalPort
decl (Decl
n "i2s_bclk"
t "std_logic"
o 3
)
)
)
*16 (CptPort
uid 1630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,32625,26000,33375"
)
tg (CPTG
uid 1632,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1633,0
va (VaSet
font "courier,8,0"
)
xt "27000,32550,31500,33450"
st "i2s_lrclk"
blo "27000,33250"
)
)
thePort (LogicalPort
decl (Decl
n "i2s_lrclk"
t "std_logic"
o 4
)
)
)
*17 (CptPort
uid 1634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1635,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,34625,26000,35375"
)
tg (CPTG
uid 1636,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1637,0
va (VaSet
font "courier,8,0"
)
xt "27000,34550,32500,35450"
st "i2s_adcdat"
blo "27000,35250"
)
)
thePort (LogicalPort
decl (Decl
n "i2s_adcdat"
t "std_logic"
o 5
)
)
)
*18 (CptPort
uid 1638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1639,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,30625,26000,31375"
)
tg (CPTG
uid 1640,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1641,0
va (VaSet
font "courier,8,0"
)
xt "27000,30550,32500,31450"
st "i2s_dacdat"
blo "27000,31250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i2s_dacdat"
t "std_logic"
o 6
)
)
)
*19 (CptPort
uid 1642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,26625,26000,27375"
)
tg (CPTG
uid 1644,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1645,0
va (VaSet
font "courier,8,0"
)
xt "27000,26550,30500,27450"
st "mclk_in"
blo "27000,27250"
)
)
thePort (LogicalPort
decl (Decl
n "mclk_in"
t "std_logic"
o 7
)
)
)
*20 (CptPort
uid 1646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1647,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,36625,26000,37375"
)
tg (CPTG
uid 1648,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1649,0
va (VaSet
font "courier,8,0"
)
xt "27000,36550,29000,37450"
st "mclk"
blo "27000,37250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mclk"
t "std_logic"
o 8
)
)
)
*21 (CptPort
uid 1650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1651,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,24625,48750,25375"
)
tg (CPTG
uid 1652,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1653,0
va (VaSet
font "courier,8,0"
)
xt "38500,24550,47000,25450"
st "left_in : (15:0)"
ju 2
blo "47000,25250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "left_in"
t "std_logic_vector"
b "(15 downto 0)"
o 9
)
)
)
*22 (CptPort
uid 1654,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1655,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,22625,48750,23375"
)
tg (CPTG
uid 1656,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1657,0
va (VaSet
font "courier,8,0"
)
xt "38000,22550,47000,23450"
st "right_in : (15:0)"
ju 2
blo "47000,23250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "right_in"
t "std_logic_vector"
b "(15 downto 0)"
o 10
)
)
)
*23 (CptPort
uid 1658,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1659,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,26625,48750,27375"
)
tg (CPTG
uid 1660,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1661,0
va (VaSet
font "courier,8,0"
)
xt "41500,26550,47000,27450"
st "data_valid"
ju 2
blo "47000,27250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_valid"
t "std_logic"
o 11
)
)
)
*24 (CptPort
uid 1662,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1663,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,30625,48750,31375"
)
tg (CPTG
uid 1664,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1665,0
va (VaSet
font "courier,8,0"
)
xt "38000,30550,47000,31450"
st "left_out : (15:0)"
ju 2
blo "47000,31250"
)
)
thePort (LogicalPort
decl (Decl
n "left_out"
t "std_logic_vector"
b "(15 downto 0)"
o 12
)
)
)
*25 (CptPort
uid 1666,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1667,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,28625,48750,29375"
)
tg (CPTG
uid 1668,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1669,0
va (VaSet
font "courier,8,0"
)
xt "37500,28550,47000,29450"
st "right_out : (15:0)"
ju 2
blo "47000,29250"
)
)
thePort (LogicalPort
decl (Decl
n "right_out"
t "std_logic_vector"
b "(15 downto 0)"
o 13
)
)
)
*26 (CptPort
uid 1670,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1671,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,32625,48750,33375"
)
tg (CPTG
uid 1672,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1673,0
va (VaSet
font "courier,8,0"
)
xt "41500,32550,47000,33450"
st "data_ready"
ju 2
blo "47000,33250"
)
)
thePort (LogicalPort
decl (Decl
n "data_ready"
t "std_logic"
o 14
)
)
)
]
shape (Rectangle
uid 1675,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "26000,22000,48000,39000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1676,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*27 (Text
uid 1677,0
va (VaSet
font "courier,8,1"
)
xt "35000,32000,39000,32900"
st "echo_lib"
blo "35000,32700"
tm "BdLibraryNameMgr"
)
*28 (Text
uid 1678,0
va (VaSet
font "courier,8,1"
)
xt "35000,32900,39000,33800"
st "audio_io"
blo "35000,33600"
tm "CptNameMgr"
)
*29 (Text
uid 1679,0
va (VaSet
font "courier,8,1"
)
xt "35000,33800,36500,34700"
st "U_5"
blo "35000,34500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1680,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1681,0
text (MLText
uid 1682,0
va (VaSet
font "courier,8,0"
)
xt "37000,22000,37000,22000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1683,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "26250,37250,27750,38750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*30 (SaComponent
uid 1704,0
optionalChildren [
*31 (CptPort
uid 1684,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1685,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,82625,26000,83375"
)
tg (CPTG
uid 1686,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1687,0
va (VaSet
font "courier,8,0"
)
xt "27000,82550,30000,83450"
st "kb_clk"
blo "27000,83250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "kb_clk"
t "std_logic"
o 2
suid 378,0
)
)
)
*32 (CptPort
uid 1688,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1689,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,84625,26000,85375"
)
tg (CPTG
uid 1690,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1691,0
va (VaSet
font "courier,8,0"
)
xt "27000,84550,30500,85450"
st "kb_data"
blo "27000,85250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "kb_data"
t "std_logic"
o 3
suid 379,0
)
)
)
*33 (CptPort
uid 1692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1693,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,80625,39750,81375"
)
tg (CPTG
uid 1694,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1695,0
va (VaSet
font "courier,8,0"
)
xt "33500,80550,38000,81450"
st "scan_code"
ju 2
blo "38000,81250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "scan_code"
t "std_logic_vector"
b "(7 downto 0)"
o 4
suid 380,0
)
)
)
*34 (CptPort
uid 1696,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1697,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,82625,39750,83375"
)
tg (CPTG
uid 1698,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1699,0
va (VaSet
font "courier,8,0"
)
xt "32500,82550,38000,83450"
st "scan_ready"
ju 2
blo "38000,83250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "scan_ready"
t "std_logic"
o 5
suid 381,0
)
)
)
*35 (CptPort
uid 1700,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1701,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,80625,26000,81375"
)
tg (CPTG
uid 1702,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1703,0
va (VaSet
font "courier,8,0"
)
xt "27000,80550,30500,81450"
st "sys_clk"
blo "27000,81250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sys_clk"
t "std_logic"
o 1
suid 382,0
)
)
)
]
shape (Rectangle
uid 1705,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "26000,80000,39000,88000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 1706,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*36 (Text
uid 1707,0
va (VaSet
font "courier,8,1"
)
xt "32250,84100,36250,85000"
st "echo_lib"
blo "32250,84800"
tm "BdLibraryNameMgr"
)
*37 (Text
uid 1708,0
va (VaSet
font "courier,8,1"
)
xt "32250,85000,37750,85900"
st "kb_decoder"
blo "32250,85700"
tm "CptNameMgr"
)
*38 (Text
uid 1709,0
va (VaSet
font "courier,8,1"
)
xt "32250,85900,33750,86800"
st "U_4"
blo "32250,86600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1710,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1711,0
text (MLText
uid 1712,0
va (VaSet
font "courier,8,0"
)
xt "3000,81000,3000,81000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1713,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "26250,86250,27750,87750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*39 (SaComponent
uid 1860,0
optionalChildren [
*40 (CptPort
uid 1780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1781,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,24625,108000,25375"
)
tg (CPTG
uid 1782,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1783,0
va (VaSet
font "courier,8,0"
)
xt "109000,24550,114500,25450"
st "audio_in_L"
blo "109000,25250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audio_in_L"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 3
suid 199,0
)
)
)
*41 (CptPort
uid 1784,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1785,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,22625,108000,23375"
)
tg (CPTG
uid 1786,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1787,0
va (VaSet
font "courier,8,0"
)
xt "109000,22550,114500,23450"
st "audio_in_R"
blo "109000,23250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audio_in_R"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 4
suid 200,0
)
)
)
*42 (CptPort
uid 1788,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1789,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,35625,108000,36375"
)
tg (CPTG
uid 1790,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1791,0
va (VaSet
font "courier,8,0"
)
xt "109000,35550,116500,36450"
st "audio_in_ready"
blo "109000,36250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audio_in_ready"
t "std_logic"
o 13
suid 201,0
)
)
)
*43 (CptPort
uid 1792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1793,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,26625,108000,27375"
)
tg (CPTG
uid 1794,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1795,0
va (VaSet
font "courier,8,0"
)
xt "109000,26550,116500,27450"
st "audio_in_valid"
blo "109000,27250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audio_in_valid"
t "std_logic"
o 5
suid 202,0
)
)
)
*44 (CptPort
uid 1796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1797,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,30625,108000,31375"
)
tg (CPTG
uid 1798,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1799,0
va (VaSet
font "courier,8,0"
)
xt "109000,30550,115000,31450"
st "audio_out_L"
blo "109000,31250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audio_out_L"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 14
suid 203,0
)
)
)
*45 (CptPort
uid 1800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1801,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,28625,108000,29375"
)
tg (CPTG
uid 1802,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1803,0
va (VaSet
font "courier,8,0"
)
xt "109000,28550,115000,29450"
st "audio_out_R"
blo "109000,29250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audio_out_R"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 15
suid 204,0
)
)
)
*46 (CptPort
uid 1804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1805,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,32625,108000,33375"
)
tg (CPTG
uid 1806,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1807,0
va (VaSet
font "courier,8,0"
)
xt "109000,32550,117000,33450"
st "audio_out_valid"
blo "109000,33250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audio_out_valid"
t "std_logic"
o 16
suid 205,0
)
)
)
*47 (CptPort
uid 1808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1809,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,16625,108000,17375"
)
tg (CPTG
uid 1810,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1811,0
va (VaSet
font "courier,8,0"
)
xt "109000,16550,110500,17450"
st "clk"
blo "109000,17250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
o 6
suid 206,0
)
)
)
*48 (CptPort
uid 1812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1813,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123625,41000,124375,41750"
)
tg (CPTG
uid 1814,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1815,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "123550,33000,124450,40000"
st "delay_samples"
blo "124250,40000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "delay_samples"
t "std_logic_vector"
b "(18 DOWNTO 0)"
o 17
suid 207,0
)
)
)
*49 (CptPort
uid 1816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1817,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "121625,41000,122375,41750"
)
tg (CPTG
uid 1818,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1819,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "121550,32500,122450,40000"
st "g_feedback_q15"
blo "122250,40000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "g_feedback_q15"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 18
suid 208,0
)
)
)
*50 (CptPort
uid 1820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1821,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117625,41000,118375,41750"
)
tg (CPTG
uid 1822,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1823,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "117550,33500,118450,40000"
st "KB_SCAN_CODE"
blo "118250,40000"
)
)
thePort (LogicalPort
decl (Decl
n "KB_SCAN_CODE"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 1
suid 209,0
)
)
)
*51 (CptPort
uid 1828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107250,18625,108000,19375"
)
tg (CPTG
uid 1830,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1831,0
va (VaSet
font "courier,8,0"
)
xt "109000,18550,112500,19450"
st "RESET_N"
blo "109000,19250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "RESET_N"
t "std_logic"
o 2
suid 211,0
)
)
)
*52 (CptPort
uid 1832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1833,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,22625,132750,23375"
)
tg (CPTG
uid 1834,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1835,0
va (VaSet
font "courier,8,0"
)
xt "126500,22550,131000,23450"
st "SRAM_ADDR"
ju 2
blo "131000,23250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_ADDR"
t "std_logic_vector"
b "(G_ADDR_WIDTH-1 DOWNTO 0)"
o 7
suid 212,0
)
)
)
*53 (CptPort
uid 1836,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1837,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,23625,132750,24375"
)
tg (CPTG
uid 1838,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1839,0
va (VaSet
font "courier,8,0"
)
xt "126500,23550,131000,24450"
st "SRAM_CE_N"
ju 2
blo "131000,24250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_CE_N"
t "std_logic"
o 8
suid 213,0
)
)
)
*54 (CptPort
uid 1840,0
ps "OnEdgeStrategy"
shape (Diamond
uid 4227,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,24625,132750,25375"
)
tg (CPTG
uid 1842,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1843,0
va (VaSet
font "courier,8,0"
)
xt "127500,24550,131000,25450"
st "SRAM_DQ"
ju 2
blo "131000,25250"
)
)
thePort (LogicalPort
lang 11
m 2
decl (Decl
n "SRAM_DQ"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 19
suid 214,0
)
)
)
*55 (CptPort
uid 1844,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1845,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,25625,132750,26375"
)
tg (CPTG
uid 1846,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1847,0
va (VaSet
font "courier,8,0"
)
xt "126500,25550,131000,26450"
st "SRAM_LB_N"
ju 2
blo "131000,26250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_LB_N"
t "std_logic"
o 9
suid 215,0
)
)
)
*56 (CptPort
uid 1848,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1849,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,26625,132750,27375"
)
tg (CPTG
uid 1850,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1851,0
va (VaSet
font "courier,8,0"
)
xt "126500,26550,131000,27450"
st "SRAM_OE_N"
ju 2
blo "131000,27250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_OE_N"
t "std_logic"
o 10
suid 216,0
)
)
)
*57 (CptPort
uid 1852,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1853,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,27625,132750,28375"
)
tg (CPTG
uid 1854,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1855,0
va (VaSet
font "courier,8,0"
)
xt "126500,27550,131000,28450"
st "SRAM_UB_N"
ju 2
blo "131000,28250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_UB_N"
t "std_logic"
o 11
suid 217,0
)
)
)
*58 (CptPort
uid 1856,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1857,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "132000,28625,132750,29375"
)
tg (CPTG
uid 1858,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1859,0
va (VaSet
font "courier,8,0"
)
xt "126500,28550,131000,29450"
st "SRAM_WE_N"
ju 2
blo "131000,29250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_WE_N"
t "std_logic"
o 12
suid 218,0
)
)
)
]
shape (Rectangle
uid 1861,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "108000,16000,132000,41000"
)
oxt "15000,6000,23000,20000"
ttg (MlTextGroup
uid 1862,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*59 (Text
uid 1863,0
va (VaSet
font "courier,8,1"
)
xt "118000,22100,122000,23000"
st "echo_lib"
blo "118000,22800"
tm "BdLibraryNameMgr"
)
*60 (Text
uid 1864,0
va (VaSet
font "courier,8,1"
)
xt "118000,23000,120000,23900"
st "echo"
blo "118000,23700"
tm "CptNameMgr"
)
*61 (Text
uid 1865,0
va (VaSet
font "courier,8,1"
)
xt "118000,23900,119500,24800"
st "U_1"
blo "118000,24600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1866,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1867,0
text (MLText
uid 1868,0
va (VaSet
font "courier,8,0"
)
xt "54000,16000,88500,22300"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1869,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "108250,39250,109750,40750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*62 (SaComponent
uid 2006,0
optionalChildren [
*63 (CptPort
uid 1990,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1991,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,10625,32000,11375"
)
tg (CPTG
uid 1992,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1993,0
va (VaSet
font "courier,8,0"
)
xt "33000,10550,36000,11450"
st "areset"
blo "33000,11250"
)
)
thePort (LogicalPort
decl (Decl
n "areset"
t "STD_LOGIC"
o 1
i "'0'"
)
)
)
*64 (CptPort
uid 1994,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1995,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,12625,32000,13375"
)
tg (CPTG
uid 1996,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1997,0
va (VaSet
font "courier,8,0"
)
xt "33000,12550,36000,13450"
st "inclk0"
blo "33000,13250"
)
)
thePort (LogicalPort
decl (Decl
n "inclk0"
t "STD_LOGIC"
o 2
i "'0'"
)
)
)
*65 (CptPort
uid 1998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1999,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,10625,52750,11375"
)
tg (CPTG
uid 2000,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2001,0
va (VaSet
font "courier,8,0"
)
xt "50000,10550,51000,11450"
st "c0"
ju 2
blo "51000,11250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "c0"
t "STD_LOGIC"
o 3
)
)
)
*66 (CptPort
uid 2002,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2003,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,12625,52750,13375"
)
tg (CPTG
uid 2004,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2005,0
va (VaSet
font "courier,8,0"
)
xt "48000,12550,51000,13450"
st "locked"
ju 2
blo "51000,13250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "locked"
t "STD_LOGIC"
o 4
)
)
)
]
shape (Rectangle
uid 2007,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "32000,10000,52000,15000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2008,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*67 (Text
uid 2009,0
va (VaSet
font "courier,8,1"
)
xt "40500,11000,44500,11900"
st "echo_lib"
blo "40500,11700"
tm "BdLibraryNameMgr"
)
*68 (Text
uid 2010,0
va (VaSet
font "courier,8,1"
)
xt "40500,11900,43500,12800"
st "PLL65M"
blo "40500,12600"
tm "CptNameMgr"
)
*69 (Text
uid 2011,0
va (VaSet
font "courier,8,1"
)
xt "40500,12800,42000,13700"
st "U_6"
blo "40500,13500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2012,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2013,0
text (MLText
uid 2014,0
va (VaSet
font "courier,8,0"
)
xt "36500,10000,36500,10000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2015,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "32250,13250,33750,14750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*70 (PortIoIn
uid 2016,0
shape (CompositeShape
uid 2017,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2018,0
sl 0
ro 270
xt "10000,10625,11500,11375"
)
(Line
uid 2019,0
sl 0
ro 270
xt "11500,11000,12000,11000"
pts [
"11500,11000"
"12000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2020,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2021,0
va (VaSet
font "courier,8,0"
)
xt "2500,10550,9000,11450"
st "fpga_reset_n"
ju 2
blo "9000,11250"
tm "WireNameMgr"
)
)
)
*71 (PortIoIn
uid 2022,0
shape (CompositeShape
uid 2023,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2024,0
sl 0
ro 270
xt "10000,13625,11500,14375"
)
(Line
uid 2025,0
sl 0
ro 270
xt "11500,14000,12000,14000"
pts [
"11500,14000"
"12000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2026,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2027,0
va (VaSet
font "courier,8,0"
)
xt "5000,13550,9000,14450"
st "fpga_clk"
ju 2
blo "9000,14250"
tm "WireNameMgr"
)
)
)
*72 (Net
uid 2034,0
decl (Decl
n "fpga_clk"
t "STD_LOGIC"
o 5
suid 56,0
i "'0'"
)
declText (MLText
uid 2035,0
va (VaSet
font "courier,8,0"
)
xt "201000,-22200,220200,-21300"
st "fpga_clk           : STD_LOGIC := '0'"
)
)
*73 (Net
uid 2054,0
lang 11
decl (Decl
n "fpga_reset"
t "std_logic"
o 6
suid 59,0
)
declText (MLText
uid 2055,0
va (VaSet
font "courier,8,0"
)
xt "201000,66900,220000,67800"
st "SIGNAL fpga_reset         : std_logic"
)
)
*74 (Net
uid 2070,0
decl (Decl
n "c0"
t "STD_LOGIC"
o 36
suid 61,0
)
declText (MLText
uid 2071,0
va (VaSet
font "courier,8,0"
)
xt "201000,63300,220000,64200"
st "SIGNAL c0                 : STD_LOGIC"
)
)
*75 (Net
uid 2130,0
lang 11
decl (Decl
n "scan_code"
t "std_logic_vector"
b "(7 downto 0)"
o 44
suid 63,0
)
declText (MLText
uid 2131,0
va (VaSet
font "courier,8,0"
)
xt "201000,-5100,226000,-4200"
st "scan_code          : std_logic_vector(7 downto 0)"
)
)
*76 (PortIoOut
uid 2152,0
shape (CompositeShape
uid 2153,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2154,0
sl 0
ro 90
xt "10000,36625,11500,37375"
)
(Line
uid 2155,0
sl 0
ro 90
xt "11500,37000,12000,37000"
pts [
"12000,37000"
"11500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2156,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2157,0
va (VaSet
font "courier,8,0"
)
xt "3000,36550,9000,37450"
st "AUD_ADCLRCK"
ju 2
blo "9000,37250"
tm "WireNameMgr"
)
)
)
*77 (PortIoOut
uid 2158,0
shape (CompositeShape
uid 2159,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2160,0
sl 0
ro 90
xt "10000,30625,11500,31375"
)
(Line
uid 2161,0
sl 0
ro 90
xt "11500,31000,12000,31000"
pts [
"12000,31000"
"11500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2162,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2163,0
va (VaSet
font "courier,8,0"
)
xt "3500,30550,9000,31450"
st "AUD_DACDAT"
ju 2
blo "9000,31250"
tm "WireNameMgr"
)
)
)
*78 (PortIoIn
uid 2194,0
shape (CompositeShape
uid 2195,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2196,0
sl 0
ro 270
xt "10000,34625,11500,35375"
)
(Line
uid 2197,0
sl 0
ro 270
xt "11500,35000,12000,35000"
pts [
"11500,35000"
"12000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2198,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2199,0
va (VaSet
font "courier,8,0"
)
xt "3500,34550,9000,35450"
st "AUD_ADCDAT"
ju 2
blo "9000,35250"
tm "WireNameMgr"
)
)
)
*79 (Net
uid 2242,0
decl (Decl
n "AUD_XCK"
t "std_logic"
o 4
suid 71,0
)
declText (MLText
uid 2243,0
va (VaSet
font "courier,8,0"
)
xt "201000,-23100,216500,-22200"
st "AUD_XCK            : std_logic"
)
)
*80 (Net
uid 2244,0
decl (Decl
n "AUD_BCLK"
t "std_logic"
o 2
suid 72,0
)
declText (MLText
uid 2245,0
va (VaSet
font "courier,8,0"
)
xt "201000,-24900,216500,-24000"
st "AUD_BCLK           : std_logic"
)
)
*81 (Net
uid 2246,0
decl (Decl
n "AUD_DACDAT"
t "std_logic"
o 10
suid 73,0
)
declText (MLText
uid 2247,0
va (VaSet
font "courier,8,0"
)
xt "201000,-17700,216500,-16800"
st "AUD_DACDAT         : std_logic"
)
)
*82 (Net
uid 2248,0
decl (Decl
n "AUD_DACLRCK"
t "std_logic"
o 3
suid 74,0
)
declText (MLText
uid 2249,0
va (VaSet
font "courier,8,0"
)
xt "201000,-24000,216500,-23100"
st "AUD_DACLRCK        : std_logic"
)
)
*83 (Net
uid 2250,0
decl (Decl
n "AUD_ADCDAT"
t "std_logic"
o 1
suid 75,0
)
declText (MLText
uid 2251,0
va (VaSet
font "courier,8,0"
)
xt "201000,-25800,216500,-24900"
st "AUD_ADCDAT         : std_logic"
)
)
*84 (Net
uid 2252,0
decl (Decl
n "AUD_ADCLRCK"
t "std_logic"
o 9
suid 76,0
)
declText (MLText
uid 2253,0
va (VaSet
font "courier,8,0"
)
xt "201000,-18600,216500,-17700"
st "AUD_ADCLRCK        : std_logic"
)
)
*85 (Net
uid 2331,0
decl (Decl
n "data_valid"
t "std_logic"
o 37
suid 77,0
)
declText (MLText
uid 2332,0
va (VaSet
font "courier,8,0"
)
xt "201000,64200,220000,65100"
st "SIGNAL data_valid         : std_logic"
)
)
*86 (Net
uid 2337,0
decl (Decl
n "right_in"
t "std_logic_vector"
b "(15 downto 0)"
o 43
suid 78,0
)
declText (MLText
uid 2338,0
va (VaSet
font "courier,8,0"
)
xt "201000,72300,230000,73200"
st "SIGNAL right_in           : std_logic_vector(15 downto 0)"
)
)
*87 (Net
uid 2343,0
decl (Decl
n "left_in"
t "std_logic_vector"
b "(15 downto 0)"
o 41
suid 79,0
)
declText (MLText
uid 2344,0
va (VaSet
font "courier,8,0"
)
xt "201000,69600,230000,70500"
st "SIGNAL left_in            : std_logic_vector(15 downto 0)"
)
)
*88 (PortIoOut
uid 2379,0
shape (CompositeShape
uid 2380,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2381,0
sl 0
ro 270
xt "139500,55625,141000,56375"
)
(Line
uid 2382,0
sl 0
ro 270
xt "139000,56000,139500,56000"
pts [
"139000,56000"
"139500,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2383,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2384,0
va (VaSet
font "courier,8,0"
)
xt "142000,55550,145500,56450"
st "vga_clk"
blo "142000,56250"
tm "WireNameMgr"
)
)
)
*89 (PortIoOut
uid 2385,0
shape (CompositeShape
uid 2386,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2387,0
sl 0
ro 270
xt "139500,57625,141000,58375"
)
(Line
uid 2388,0
sl 0
ro 270
xt "139000,58000,139500,58000"
pts [
"139000,58000"
"139500,58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2389,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2390,0
va (VaSet
font "courier,8,0"
)
xt "142000,57550,146000,58450"
st "vga_sync"
blo "142000,58250"
tm "WireNameMgr"
)
)
)
*90 (PortIoOut
uid 2391,0
shape (CompositeShape
uid 2392,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2393,0
sl 0
ro 270
xt "139500,59625,141000,60375"
)
(Line
uid 2394,0
sl 0
ro 270
xt "139000,60000,139500,60000"
pts [
"139000,60000"
"139500,60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2395,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2396,0
va (VaSet
font "courier,8,0"
)
xt "142000,59550,148000,60450"
st "vga_blank_n"
blo "142000,60250"
tm "WireNameMgr"
)
)
)
*91 (PortIoOut
uid 2397,0
shape (CompositeShape
uid 2398,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2399,0
sl 0
ro 270
xt "139500,61625,141000,62375"
)
(Line
uid 2400,0
sl 0
ro 270
xt "139000,62000,139500,62000"
pts [
"139000,62000"
"139500,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2401,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2402,0
va (VaSet
font "courier,8,0"
)
xt "142000,61550,148000,62450"
st "vga_hsync_n"
blo "142000,62250"
tm "WireNameMgr"
)
)
)
*92 (PortIoOut
uid 2403,0
shape (CompositeShape
uid 2404,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2405,0
sl 0
ro 270
xt "139500,63625,141000,64375"
)
(Line
uid 2406,0
sl 0
ro 270
xt "139000,64000,139500,64000"
pts [
"139000,64000"
"139500,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2407,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2408,0
va (VaSet
font "courier,8,0"
)
xt "142000,63550,148000,64450"
st "vga_vsync_n"
blo "142000,64250"
tm "WireNameMgr"
)
)
)
*93 (PortIoOut
uid 2409,0
shape (CompositeShape
uid 2410,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2411,0
sl 0
ro 270
xt "139500,65625,141000,66375"
)
(Line
uid 2412,0
sl 0
ro 270
xt "139000,66000,139500,66000"
pts [
"139000,66000"
"139500,66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2413,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2414,0
va (VaSet
font "courier,8,0"
)
xt "142000,65550,144500,66450"
st "vga_r"
blo "142000,66250"
tm "WireNameMgr"
)
)
)
*94 (PortIoOut
uid 2415,0
shape (CompositeShape
uid 2416,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2417,0
sl 0
ro 270
xt "139500,67625,141000,68375"
)
(Line
uid 2418,0
sl 0
ro 270
xt "139000,68000,139500,68000"
pts [
"139000,68000"
"139500,68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2419,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2420,0
va (VaSet
font "courier,8,0"
)
xt "142000,67550,144500,68450"
st "vga_g"
blo "142000,68250"
tm "WireNameMgr"
)
)
)
*95 (PortIoOut
uid 2421,0
shape (CompositeShape
uid 2422,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2423,0
sl 0
ro 270
xt "139500,69625,141000,70375"
)
(Line
uid 2424,0
sl 0
ro 270
xt "139000,70000,139500,70000"
pts [
"139000,70000"
"139500,70000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2425,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2426,0
va (VaSet
font "courier,8,0"
)
xt "142000,69550,144500,70450"
st "vga_b"
blo "142000,70250"
tm "WireNameMgr"
)
)
)
*96 (Net
uid 2427,0
lang 11
decl (Decl
n "vga_clk"
t "std_logic"
o 23
suid 83,0
)
declText (MLText
uid 2428,0
va (VaSet
font "courier,8,0"
)
xt "201000,-2400,216500,-1500"
st "vga_clk            : std_logic"
)
)
*97 (Net
uid 2433,0
lang 11
decl (Decl
n "vga_sync"
t "std_logic"
o 27
suid 84,0
)
declText (MLText
uid 2434,0
va (VaSet
font "courier,8,0"
)
xt "201000,1200,216500,2100"
st "vga_sync           : std_logic"
)
)
*98 (Net
uid 2439,0
lang 11
decl (Decl
n "vga_blank_n"
t "std_logic"
o 22
suid 85,0
)
declText (MLText
uid 2440,0
va (VaSet
font "courier,8,0"
)
xt "201000,-3300,216500,-2400"
st "vga_blank_n        : std_logic"
)
)
*99 (Net
uid 2445,0
lang 11
decl (Decl
n "vga_hsync_n"
t "std_logic"
o 25
suid 86,0
)
declText (MLText
uid 2446,0
va (VaSet
font "courier,8,0"
)
xt "201000,-600,216500,300"
st "vga_hsync_n        : std_logic"
)
)
*100 (Net
uid 2451,0
lang 11
decl (Decl
n "vga_vsync_n"
t "std_logic"
o 28
suid 87,0
)
declText (MLText
uid 2452,0
va (VaSet
font "courier,8,0"
)
xt "201000,2100,216500,3000"
st "vga_vsync_n        : std_logic"
)
)
*101 (Net
uid 2457,0
lang 11
decl (Decl
n "vga_r"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 26
suid 88,0
)
declText (MLText
uid 2458,0
va (VaSet
font "courier,8,0"
)
xt "201000,300,226000,1200"
st "vga_r              : std_logic_vector(7 DOWNTO 0)"
)
)
*102 (Net
uid 2463,0
lang 11
decl (Decl
n "vga_g"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 24
suid 89,0
)
declText (MLText
uid 2464,0
va (VaSet
font "courier,8,0"
)
xt "201000,-1500,226000,-600"
st "vga_g              : std_logic_vector(7 DOWNTO 0)"
)
)
*103 (Net
uid 2469,0
lang 11
decl (Decl
n "vga_b"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 21
suid 90,0
)
declText (MLText
uid 2470,0
va (VaSet
font "courier,8,0"
)
xt "201000,-4200,226000,-3300"
st "vga_b              : std_logic_vector(7 DOWNTO 0)"
)
)
*104 (PortIoIn
uid 2553,0
shape (CompositeShape
uid 2554,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2555,0
sl 0
ro 270
xt "17000,82625,18500,83375"
)
(Line
uid 2556,0
sl 0
ro 270
xt "18500,83000,19000,83000"
pts [
"18500,83000"
"19000,83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2557,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2558,0
va (VaSet
font "courier,8,0"
)
xt "13000,82550,16000,83450"
st "kb_clk"
ju 2
blo "16000,83250"
tm "WireNameMgr"
)
)
)
*105 (PortIoIn
uid 2559,0
shape (CompositeShape
uid 2560,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2561,0
sl 0
ro 270
xt "17000,84625,18500,85375"
)
(Line
uid 2562,0
sl 0
ro 270
xt "18500,85000,19000,85000"
pts [
"18500,85000"
"19000,85000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2563,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2564,0
va (VaSet
font "courier,8,0"
)
xt "12500,84550,16000,85450"
st "kb_data"
ju 2
blo "16000,85250"
tm "WireNameMgr"
)
)
)
*106 (Net
uid 2573,0
lang 11
decl (Decl
n "kb_clk"
t "std_logic"
o 7
suid 95,0
)
declText (MLText
uid 2574,0
va (VaSet
font "courier,8,0"
)
xt "201000,-20400,216500,-19500"
st "kb_clk             : std_logic"
)
)
*107 (Net
uid 2579,0
lang 11
decl (Decl
n "kb_data"
t "std_logic"
o 8
suid 96,0
)
declText (MLText
uid 2580,0
va (VaSet
font "courier,8,0"
)
xt "201000,-19500,216500,-18600"
st "kb_data            : std_logic"
)
)
*108 (PortIoOut
uid 2605,0
shape (CompositeShape
uid 2606,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2607,0
sl 0
ro 270
xt "139500,22625,141000,23375"
)
(Line
uid 2608,0
sl 0
ro 270
xt "139000,23000,139500,23000"
pts [
"139000,23000"
"139500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2609,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2610,0
va (VaSet
font "courier,8,0"
)
xt "142000,22550,146500,23450"
st "SRAM_ADDR"
blo "142000,23250"
tm "WireNameMgr"
)
)
)
*109 (PortIoOut
uid 2611,0
shape (CompositeShape
uid 2612,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2613,0
sl 0
ro 270
xt "139500,23625,141000,24375"
)
(Line
uid 2614,0
sl 0
ro 270
xt "139000,24000,139500,24000"
pts [
"139000,24000"
"139500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2615,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2616,0
va (VaSet
font "courier,8,0"
)
xt "142000,23550,146500,24450"
st "SRAM_CE_N"
blo "142000,24250"
tm "WireNameMgr"
)
)
)
*110 (PortIoOut
uid 2623,0
shape (CompositeShape
uid 2624,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2625,0
sl 0
ro 270
xt "139500,25625,141000,26375"
)
(Line
uid 2626,0
sl 0
ro 270
xt "139000,26000,139500,26000"
pts [
"139000,26000"
"139500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2627,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2628,0
va (VaSet
font "courier,8,0"
)
xt "142000,25550,146500,26450"
st "SRAM_LB_N"
blo "142000,26250"
tm "WireNameMgr"
)
)
)
*111 (PortIoInOut
uid 2629,0
shape (CompositeShape
uid 2630,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 2631,0
sl 0
xt "139500,24625,141000,25375"
)
(Line
uid 2632,0
sl 0
xt "139000,25000,139500,25000"
pts [
"139000,25000"
"139500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2633,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2634,0
va (VaSet
font "courier,8,0"
)
xt "142000,24550,145500,25450"
st "SRAM_DQ"
blo "142000,25250"
tm "WireNameMgr"
)
)
)
*112 (PortIoOut
uid 2635,0
shape (CompositeShape
uid 2636,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2637,0
sl 0
ro 270
xt "139500,26625,141000,27375"
)
(Line
uid 2638,0
sl 0
ro 270
xt "139000,27000,139500,27000"
pts [
"139000,27000"
"139500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2639,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2640,0
va (VaSet
font "courier,8,0"
)
xt "142000,26550,146500,27450"
st "SRAM_OE_N"
blo "142000,27250"
tm "WireNameMgr"
)
)
)
*113 (PortIoOut
uid 2641,0
shape (CompositeShape
uid 2642,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2643,0
sl 0
ro 270
xt "139500,27625,141000,28375"
)
(Line
uid 2644,0
sl 0
ro 270
xt "139000,28000,139500,28000"
pts [
"139000,28000"
"139500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2645,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2646,0
va (VaSet
font "courier,8,0"
)
xt "142000,27550,146500,28450"
st "SRAM_UB_N"
blo "142000,28250"
tm "WireNameMgr"
)
)
)
*114 (PortIoOut
uid 2647,0
shape (CompositeShape
uid 2648,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2649,0
sl 0
ro 270
xt "139500,28625,141000,29375"
)
(Line
uid 2650,0
sl 0
ro 270
xt "139000,29000,139500,29000"
pts [
"139000,29000"
"139500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2651,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2652,0
va (VaSet
font "courier,8,0"
)
xt "142000,28550,146500,29450"
st "SRAM_WE_N"
blo "142000,29250"
tm "WireNameMgr"
)
)
)
*115 (Net
uid 2653,0
lang 11
decl (Decl
n "SRAM_ADDR"
t "std_logic_vector"
b "(G_ADDR_WIDTH-1 DOWNTO 0)"
o 15
suid 97,0
)
declText (MLText
uid 2654,0
va (VaSet
font "courier,8,0"
)
xt "201000,-13200,232500,-12300"
st "SRAM_ADDR          : std_logic_vector(G_ADDR_WIDTH-1 DOWNTO 0)"
)
)
*116 (Net
uid 2659,0
lang 11
decl (Decl
n "SRAM_CE_N"
t "std_logic"
o 16
suid 98,0
)
declText (MLText
uid 2660,0
va (VaSet
font "courier,8,0"
)
xt "201000,-12300,216500,-11400"
st "SRAM_CE_N          : std_logic"
)
)
*117 (Net
uid 2665,0
lang 11
decl (Decl
n "SRAM_OE_N"
t "std_logic"
o 18
suid 99,0
)
declText (MLText
uid 2666,0
va (VaSet
font "courier,8,0"
)
xt "201000,-10500,216500,-9600"
st "SRAM_OE_N          : std_logic"
)
)
*118 (Net
uid 2671,0
lang 11
decl (Decl
n "SRAM_LB_N"
t "std_logic"
o 17
suid 100,0
)
declText (MLText
uid 2672,0
va (VaSet
font "courier,8,0"
)
xt "201000,-11400,216500,-10500"
st "SRAM_LB_N          : std_logic"
)
)
*119 (Net
uid 2677,0
lang 11
decl (Decl
n "SRAM_DQ"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 29
suid 101,0
)
declText (MLText
uid 2678,0
va (VaSet
font "courier,8,0"
)
xt "201000,3000,232500,3900"
st "SRAM_DQ            : std_logic_vector(G_DATA_WIDTH-1 DOWNTO 0)"
)
)
*120 (Net
uid 2683,0
lang 11
decl (Decl
n "SRAM_UB_N"
t "std_logic"
o 19
suid 102,0
)
declText (MLText
uid 2684,0
va (VaSet
font "courier,8,0"
)
xt "201000,-9600,216500,-8700"
st "SRAM_UB_N          : std_logic"
)
)
*121 (Net
uid 2689,0
lang 11
decl (Decl
n "SRAM_WE_N"
t "std_logic"
o 20
suid 103,0
)
declText (MLText
uid 2690,0
va (VaSet
font "courier,8,0"
)
xt "201000,-8700,216500,-7800"
st "SRAM_WE_N          : std_logic"
)
)
*122 (PortIoIn
uid 2855,0
shape (CompositeShape
uid 2856,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2857,0
sl 0
ro 270
xt "10000,26625,11500,27375"
)
(Line
uid 2858,0
sl 0
ro 270
xt "11500,27000,12000,27000"
pts [
"11500,27000"
"12000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2859,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2860,0
va (VaSet
font "courier,8,0"
)
xt "5500,26550,9000,27450"
st "AUD_XCK"
ju 2
blo "9000,27250"
tm "WireNameMgr"
)
)
)
*123 (PortIoIn
uid 2861,0
shape (CompositeShape
uid 2862,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2863,0
sl 0
ro 270
xt "10000,28625,11500,29375"
)
(Line
uid 2864,0
sl 0
ro 270
xt "11500,29000,12000,29000"
pts [
"11500,29000"
"12000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2865,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2866,0
va (VaSet
font "courier,8,0"
)
xt "5000,28550,9000,29450"
st "AUD_BCLK"
ju 2
blo "9000,29250"
tm "WireNameMgr"
)
)
)
*124 (PortIoIn
uid 2867,0
shape (CompositeShape
uid 2868,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2869,0
sl 0
ro 270
xt "10000,32625,11500,33375"
)
(Line
uid 2870,0
sl 0
ro 270
xt "11500,33000,12000,33000"
pts [
"11500,33000"
"12000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2871,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2872,0
va (VaSet
font "courier,8,0"
)
xt "3000,32550,9000,33450"
st "AUD_DACLRCK"
ju 2
blo "9000,33250"
tm "WireNameMgr"
)
)
)
*125 (MWC
uid 2918,0
optionalChildren [
*126 (CptPort
uid 2927,0
optionalChildren [
*127 (Line
uid 2932,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91000,59000,93000,59000"
pts [
"93000,59000"
"91000,59000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2928,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "93000,58625,93750,59375"
)
tg (CPTG
uid 2929,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2930,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "93964,58595,95964,59495"
st "dout"
ju 2
blo "95964,59295"
)
s (Text
uid 2931,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "95964,59495,95964,59495"
ju 2
blo "95964,59495"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "unsigned"
b "(7 DOWNTO 0)"
o 45
)
)
)
*128 (CommentGraphic
uid 2933,0
shape (PolyLine2D
pts [
"91000,59000"
"91000,60000"
]
uid 2934,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "91000,59000,91000,60000"
)
oxt "7000,7000,7000,8000"
)
*129 (CommentGraphic
uid 2935,0
shape (CustomPolygon
pts [
"90000,60000"
"92000,60000"
"91000,61000"
"90000,60000"
]
uid 2936,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "32768,32768,32768"
bg "0,0,0"
lineWidth -1
)
xt "90000,60000,92000,61000"
)
oxt "6000,8000,8000,9000"
)
]
shape (Rectangle
uid 2919,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "90000,58000,93000,61000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,9000"
ttg (MlTextGroup
uid 2920,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*130 (Text
uid 2921,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "92450,58795,97950,59695"
st "moduleware"
blo "92450,59495"
)
*131 (Text
uid 2922,0
va (VaSet
font "courier,8,0"
)
xt "92450,59695,93950,60595"
st "gnd"
blo "92450,60395"
)
*132 (Text
uid 2923,0
va (VaSet
font "courier,8,0"
)
xt "92450,60595,93950,61495"
st "U_8"
blo "92450,61295"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2924,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2925,0
text (MLText
uid 2926,0
va (VaSet
font "courier,8,0"
)
xt "85000,38300,85000,38300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*133 (MWC
uid 3339,0
optionalChildren [
*134 (CptPort
uid 3348,0
optionalChildren [
*135 (Line
uid 3353,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91000,61000,93000,61000"
pts [
"93000,61000"
"91000,61000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3349,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "93000,60625,93750,61375"
)
tg (CPTG
uid 3350,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3351,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "93964,60595,95964,61495"
st "dout"
ju 2
blo "95964,61295"
)
s (Text
uid 3352,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "95964,61495,95964,61495"
ju 2
blo "95964,61495"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "unsigned"
b "(7 DOWNTO 0)"
o 46
)
)
)
*136 (CommentGraphic
uid 3354,0
shape (PolyLine2D
pts [
"91000,61000"
"91000,62000"
]
uid 3355,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "91000,61000,91000,62000"
)
oxt "7000,7000,7000,8000"
)
*137 (CommentGraphic
uid 3356,0
shape (CustomPolygon
pts [
"90000,62000"
"92000,62000"
"91000,63000"
"90000,62000"
]
uid 3357,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "32768,32768,32768"
bg "0,0,0"
lineWidth -1
)
xt "90000,62000,92000,63000"
)
oxt "6000,8000,8000,9000"
)
]
shape (Rectangle
uid 3340,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "90000,60000,93000,63000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,9000"
ttg (MlTextGroup
uid 3341,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*138 (Text
uid 3342,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "92450,60795,97950,61695"
st "moduleware"
blo "92450,61495"
)
*139 (Text
uid 3343,0
va (VaSet
font "courier,8,0"
)
xt "92450,61695,93950,62595"
st "gnd"
blo "92450,62395"
)
*140 (Text
uid 3344,0
va (VaSet
font "courier,8,0"
)
xt "92450,62595,94450,63495"
st "U_12"
blo "92450,63295"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3345,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3346,0
text (MLText
uid 3347,0
va (VaSet
font "courier,8,0"
)
xt "85000,40300,85000,40300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*141 (MWC
uid 3358,0
optionalChildren [
*142 (CptPort
uid 3367,0
optionalChildren [
*143 (Line
uid 3372,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91000,63000,93000,63000"
pts [
"93000,63000"
"91000,63000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3368,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "93000,62625,93750,63375"
)
tg (CPTG
uid 3369,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3370,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "93964,62595,95964,63495"
st "dout"
ju 2
blo "95964,63295"
)
s (Text
uid 3371,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "95964,63495,95964,63495"
ju 2
blo "95964,63495"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "unsigned"
b "(7 DOWNTO 0)"
o 47
)
)
)
*144 (CommentGraphic
uid 3373,0
shape (PolyLine2D
pts [
"91000,63000"
"91000,64000"
]
uid 3374,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "91000,63000,91000,64000"
)
oxt "7000,7000,7000,8000"
)
*145 (CommentGraphic
uid 3375,0
shape (CustomPolygon
pts [
"90000,64000"
"92000,64000"
"91000,65000"
"90000,64000"
]
uid 3376,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "32768,32768,32768"
bg "0,0,0"
lineWidth -1
)
xt "90000,64000,92000,65000"
)
oxt "6000,8000,8000,9000"
)
]
shape (Rectangle
uid 3359,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "90000,62000,93000,65000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,9000"
ttg (MlTextGroup
uid 3360,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
uid 3361,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "92450,62795,97950,63695"
st "moduleware"
blo "92450,63495"
)
*147 (Text
uid 3362,0
va (VaSet
font "courier,8,0"
)
xt "92450,63695,93950,64595"
st "gnd"
blo "92450,64395"
)
*148 (Text
uid 3363,0
va (VaSet
font "courier,8,0"
)
xt "92450,64595,94450,65495"
st "U_13"
blo "92450,65295"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3364,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3365,0
text (MLText
uid 3366,0
va (VaSet
font "courier,8,0"
)
xt "85000,42300,85000,42300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*149 (MWC
uid 3377,0
optionalChildren [
*150 (CptPort
uid 3386,0
optionalChildren [
*151 (Line
uid 3391,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91000,65000,93000,65000"
pts [
"93000,65000"
"91000,65000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3387,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "93000,64625,93750,65375"
)
tg (CPTG
uid 3388,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3389,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "93964,64595,95964,65495"
st "dout"
ju 2
blo "95964,65295"
)
s (Text
uid 3390,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "95964,65495,95964,65495"
ju 2
blo "95964,65495"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "unsigned"
b "(7 DOWNTO 0)"
o 48
)
)
)
*152 (CommentGraphic
uid 3392,0
shape (PolyLine2D
pts [
"91000,65000"
"91000,66000"
]
uid 3393,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "91000,65000,91000,66000"
)
oxt "7000,7000,7000,8000"
)
*153 (CommentGraphic
uid 3394,0
shape (CustomPolygon
pts [
"90000,66000"
"92000,66000"
"91000,67000"
"90000,66000"
]
uid 3395,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "32768,32768,32768"
bg "0,0,0"
lineWidth -1
)
xt "90000,66000,92000,67000"
)
oxt "6000,8000,8000,9000"
)
]
shape (Rectangle
uid 3378,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "90000,64000,93000,67000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,9000"
ttg (MlTextGroup
uid 3379,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*154 (Text
uid 3380,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "92450,64795,97950,65695"
st "moduleware"
blo "92450,65495"
)
*155 (Text
uid 3381,0
va (VaSet
font "courier,8,0"
)
xt "92450,65695,93950,66595"
st "gnd"
blo "92450,66395"
)
*156 (Text
uid 3382,0
va (VaSet
font "courier,8,0"
)
xt "92450,66595,94450,67495"
st "U_14"
blo "92450,67295"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3383,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3384,0
text (MLText
uid 3385,0
va (VaSet
font "courier,8,0"
)
xt "85000,44300,85000,44300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*157 (Net
uid 3396,0
lang 11
decl (Decl
n "master_volume_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 45
suid 116,0
)
declText (MLText
uid 3397,0
va (VaSet
font "courier,8,0"
)
xt "201000,70500,225500,71400"
st "SIGNAL master_volume_d    : unsigned(7 DOWNTO 0)"
)
)
*158 (Net
uid 3404,0
lang 11
decl (Decl
n "balance_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 46
suid 117,0
)
declText (MLText
uid 3405,0
va (VaSet
font "courier,8,0"
)
xt "201000,62400,225500,63300"
st "SIGNAL balance_d          : unsigned(7 DOWNTO 0)"
)
)
*159 (Net
uid 3410,0
lang 11
decl (Decl
n "right_ear_volume_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 47
suid 118,0
)
declText (MLText
uid 3411,0
va (VaSet
font "courier,8,0"
)
xt "201000,71400,225500,72300"
st "SIGNAL right_ear_volume_d : unsigned(7 DOWNTO 0)"
)
)
*160 (Net
uid 3416,0
lang 11
decl (Decl
n "left_ear_volume_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 48
suid 119,0
)
declText (MLText
uid 3417,0
va (VaSet
font "courier,8,0"
)
xt "201000,68700,225500,69600"
st "SIGNAL left_ear_volume_d  : unsigned(7 DOWNTO 0)"
)
)
*161 (MWC
uid 3757,0
optionalChildren [
*162 (CptPort
uid 3740,0
optionalChildren [
*163 (Line
uid 3744,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "108000,51000,109000,51000"
pts [
"109000,51000"
"108000,51000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3741,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "109000,50625,109750,51375"
)
tg (CPTG
uid 3742,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3743,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "301750,50500,303250,51400"
st "din"
ju 2
blo "303250,51200"
)
s (Text
uid 3766,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "303250,51400,303250,51400"
ju 2
blo "303250,51400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "din"
t "std_logic_vector"
b "(18 DOWNTO 0)"
o 47
suid 1,0
)
)
)
*164 (CptPort
uid 3745,0
optionalChildren [
*165 (Line
uid 3749,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "104000,51000,105000,51000"
pts [
"104000,51000"
"105000,51000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3746,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "103250,50625,104000,51375"
)
tg (CPTG
uid 3747,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3748,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "299250,50500,301250,51400"
st "dout"
blo "299250,51200"
)
s (Text
uid 3767,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "299250,51400,299250,51400"
blo "299250,51400"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "unsigned"
b "(18 DOWNTO 0)"
o 48
suid 2,0
)
)
)
*166 (Grouping
uid 3750,0
optionalChildren [
*167 (CommentGraphic
uid 3752,0
shape (CustomPolygon
pts [
"108000,49000"
"108000,53000"
"105000,51000"
"108000,49000"
]
uid 3753,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "105000,49000,108000,53000"
)
oxt "7000,6000,10000,10000"
)
*168 (CommentText
uid 3754,0
shape (Rectangle
uid 3755,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "105750,50000,108000,52000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 3756,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "105875,50550,107875,51450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 3751,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "105000,49000,108000,53000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 3758,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "104000,49000,109000,53000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 3759,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*169 (Text
uid 3760,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "106350,51200,111850,52100"
st "moduleware"
blo "106350,51900"
)
*170 (Text
uid 3761,0
va (VaSet
font "courier,8,0"
)
xt "106350,52100,108350,53000"
st "buff"
blo "106350,52800"
)
*171 (Text
uid 3762,0
va (VaSet
font "courier,8,0"
)
xt "106350,53000,108350,53900"
st "U_15"
blo "106350,53700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3763,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3764,0
text (MLText
uid 3765,0
va (VaSet
font "courier,8,0"
)
xt "101000,30300,101000,30300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*172 (Net
uid 3776,0
lang 11
decl (Decl
n "delay_samples"
t "std_logic_vector"
b "(18 DOWNTO 0)"
o 47
suid 121,0
)
declText (MLText
uid 3777,0
va (VaSet
font "courier,8,0"
)
xt "201000,65100,230000,66000"
st "SIGNAL delay_samples      : std_logic_vector(18 DOWNTO 0)"
)
)
*173 (MWC
uid 3851,0
optionalChildren [
*174 (CptPort
uid 3860,0
optionalChildren [
*175 (Line
uid 3865,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "103000,48000,104000,48000"
pts [
"104000,48000"
"103000,48000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3861,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "104000,47625,104750,48375"
)
tg (CPTG
uid 3862,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3863,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "296750,47500,298250,48400"
st "din"
ju 2
blo "298250,48200"
)
s (Text
uid 3864,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "298250,48400,298250,48400"
ju 2
blo "298250,48400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 49
)
)
)
*176 (CptPort
uid 3866,0
optionalChildren [
*177 (Line
uid 3871,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "99000,48000,100000,48000"
pts [
"99000,48000"
"100000,48000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3867,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "98250,47625,99000,48375"
)
tg (CPTG
uid 3868,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3869,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "294250,47500,296250,48400"
st "dout"
blo "294250,48200"
)
s (Text
uid 3870,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "294250,48400,294250,48400"
blo "294250,48400"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "unsigned"
b "(15 DOWNTO 0)"
o 50
)
)
)
*178 (Grouping
uid 3872,0
optionalChildren [
*179 (CommentGraphic
uid 3874,0
shape (CustomPolygon
pts [
"103000,46000"
"103000,50000"
"100000,48000"
"103000,46000"
]
uid 3875,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "100000,46000,103000,50000"
)
oxt "7000,6000,10000,10000"
)
*180 (CommentText
uid 3876,0
shape (Rectangle
uid 3877,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "100750,47000,103000,49000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 3878,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "100875,47550,102875,48450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 3873,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "100000,46000,103000,50000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 3852,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "99000,46000,104000,50000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 3853,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*181 (Text
uid 3854,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "101350,48200,106850,49100"
st "moduleware"
blo "101350,48900"
)
*182 (Text
uid 3855,0
va (VaSet
font "courier,8,0"
)
xt "101350,49100,103350,50000"
st "buff"
blo "101350,49800"
)
*183 (Text
uid 3856,0
va (VaSet
font "courier,8,0"
)
xt "101350,50000,103350,50900"
st "U_16"
blo "101350,50700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3857,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3858,0
text (MLText
uid 3859,0
va (VaSet
font "courier,8,0"
)
xt "96000,27300,96000,27300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*184 (Net
uid 3879,0
lang 11
decl (Decl
n "g_feedback_q16"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 49
suid 123,0
)
declText (MLText
uid 3880,0
va (VaSet
font "courier,8,0"
)
xt "201000,67800,230000,68700"
st "SIGNAL g_feedback_q16     : std_logic_vector(15 DOWNTO 0)"
)
)
*185 (Net
uid 3897,0
lang 11
decl (Decl
n "u_delay_samples"
t "unsigned"
b "(18 DOWNTO 0)"
o 48
suid 125,0
)
declText (MLText
uid 3898,0
va (VaSet
font "courier,8,0"
)
xt "201000,73200,226000,74100"
st "SIGNAL u_delay_samples    : unsigned(18 DOWNTO 0)"
)
)
*186 (Net
uid 3901,0
lang 11
decl (Decl
n "u_g_feedback_q16"
t "unsigned"
b "(15 DOWNTO 0)"
o 50
suid 126,0
)
declText (MLText
uid 3902,0
va (VaSet
font "courier,8,0"
)
xt "201000,74100,226000,75000"
st "SIGNAL u_g_feedback_q16   : unsigned(15 DOWNTO 0)"
)
)
*187 (SaComponent
uid 4085,0
optionalChildren [
*188 (CptPort
uid 4045,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4046,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,52625,51000,53375"
)
tg (CPTG
uid 4047,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4048,0
va (VaSet
font "courier,8,0"
)
xt "52000,52550,54500,53450"
st "Reset"
blo "52000,53250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Reset"
t "std_logic"
o 3
suid 7,0
)
)
)
*189 (CptPort
uid 4049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4050,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,46625,51000,47375"
)
tg (CPTG
uid 4051,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4052,0
va (VaSet
font "courier,8,0"
)
xt "52000,46550,58500,47450"
st "signal_ready"
blo "52000,47250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "signal_ready"
t "std_logic"
o 10
suid 8,0
)
)
)
*190 (CptPort
uid 4053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4054,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67000,46625,67750,47375"
)
tg (CPTG
uid 4055,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4056,0
va (VaSet
font "courier,8,0"
)
xt "63000,46550,66000,47450"
st "Enable"
ju 2
blo "66000,47250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Enable"
t "std_logic"
o 1
suid 15,0
)
)
)
*191 (CptPort
uid 4057,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4058,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67000,44625,67750,45375"
)
tg (CPTG
uid 4059,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4060,0
va (VaSet
font "courier,8,0"
)
xt "60500,44550,66000,45450"
st "Left_Audio"
ju 2
blo "66000,45250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Left_Audio"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
suid 16,0
)
)
)
*192 (CptPort
uid 4061,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4062,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67000,42625,67750,43375"
)
tg (CPTG
uid 4063,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4064,0
va (VaSet
font "courier,8,0"
)
xt "60000,42550,66000,43450"
st "Right_Audio"
ju 2
blo "66000,43250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Right_Audio"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 17,0
)
)
)
*193 (CptPort
uid 4065,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4066,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,54625,51000,55375"
)
tg (CPTG
uid 4067,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4068,0
va (VaSet
font "courier,8,0"
)
xt "52000,54550,53000,55450"
st "c0"
blo "52000,55250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "c0"
t "std_logic"
o 5
suid 18,0
)
)
)
*194 (CptPort
uid 4069,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4070,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67000,54625,67750,55375"
)
tg (CPTG
uid 4071,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4072,0
va (VaSet
font "courier,8,0"
)
xt "63500,54550,66000,55450"
st "lrsel"
ju 2
blo "66000,55250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "lrsel"
t "std_logic"
o 6
suid 19,0
)
)
)
*195 (CptPort
uid 4073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4074,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58625,57000,59375,57750"
)
tg (CPTG
uid 4075,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4076,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "58550,52000,59450,56000"
st "scancode"
blo "59250,56000"
)
)
thePort (LogicalPort
decl (Decl
n "scancode"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
suid 20,0
)
)
)
*196 (CptPort
uid 4077,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4078,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,44625,51000,45375"
)
tg (CPTG
uid 4079,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4080,0
va (VaSet
font "courier,8,0"
)
xt "52000,44550,56000,45450"
st "Left_Dac"
blo "52000,45250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Left_Dac"
t "std_logic_vector"
b "(15 downto 0)"
o 8
suid 21,0
)
)
)
*197 (CptPort
uid 4081,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4082,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,42625,51000,43375"
)
tg (CPTG
uid 4083,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4084,0
va (VaSet
font "courier,8,0"
)
xt "52000,42550,56500,43450"
st "Right_Dac"
blo "52000,43250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Right_Dac"
t "std_logic_vector"
b "(15 downto 0)"
o 9
suid 22,0
)
)
)
]
shape (Rectangle
uid 4086,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "51000,42000,67000,57000"
)
oxt "15000,6000,31000,21000"
ttg (MlTextGroup
uid 4087,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*198 (Text
uid 4088,0
va (VaSet
font "courier,8,1"
)
xt "60000,47100,64000,48000"
st "echo_lib"
blo "60000,47800"
tm "BdLibraryNameMgr"
)
*199 (Text
uid 4089,0
va (VaSet
font "courier,8,1"
)
xt "60000,48000,63500,48900"
st "Vol_BAl"
blo "60000,48700"
tm "CptNameMgr"
)
*200 (Text
uid 4090,0
va (VaSet
font "courier,8,1"
)
xt "60000,48900,61500,49800"
st "U_2"
blo "60000,49600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4091,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4092,0
text (MLText
uid 4093,0
va (VaSet
font "courier,8,0"
)
xt "28000,43000,28000,43000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 4094,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "51250,55250,52750,56750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*201 (PortIoOut
uid 4375,0
shape (CompositeShape
uid 4376,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4377,0
sl 0
ro 270
xt "134500,10625,136000,11375"
)
(Line
uid 4378,0
sl 0
ro 270
xt "134000,11000,134500,11000"
pts [
"134000,11000"
"134500,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4379,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4380,0
va (VaSet
font "courier,8,0"
)
xt "137000,10550,141500,11450"
st "reset_led"
blo "137000,11250"
tm "WireNameMgr"
)
)
)
*202 (MWC
uid 4389,0
optionalChildren [
*203 (CptPort
uid 4398,0
optionalChildren [
*204 (Line
uid 4403,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "125000,11000,126000,11000"
pts [
"125000,11000"
"126000,11000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4399,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "124250,10625,125000,11375"
)
tg (CPTG
uid 4400,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4401,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "566000,10500,567500,11400"
st "din"
blo "566000,11200"
)
s (Text
uid 4402,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "566000,11400,566000,11400"
blo "566000,11400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "din"
t "std_logic"
o 6
)
)
)
*205 (CptPort
uid 4404,0
optionalChildren [
*206 (Line
uid 4409,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "129000,11000,130000,11000"
pts [
"130000,11000"
"129000,11000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4405,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "130000,10625,130750,11375"
)
tg (CPTG
uid 4406,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4407,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "575000,10500,577000,11400"
st "dout"
ju 2
blo "577000,11200"
)
s (Text
uid 4408,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "577000,11400,577000,11400"
ju 2
blo "577000,11400"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "std_logic"
o 49
)
)
)
*207 (Grouping
uid 4410,0
optionalChildren [
*208 (CommentGraphic
uid 4412,0
shape (CustomPolygon
pts [
"126000,9000"
"129000,11000"
"126000,13000"
"126000,9000"
]
uid 4413,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "126000,9000,129000,13000"
)
oxt "7000,6000,10000,10000"
)
*209 (CommentText
uid 4414,0
shape (Rectangle
uid 4415,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "126000,10000,128250,12000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 4416,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "126125,10550,128125,11450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 4411,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "126000,9000,129000,13000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 4390,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "125000,9000,130000,13000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 4391,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*210 (Text
uid 4392,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "127350,11200,132850,12100"
st "moduleware"
blo "127350,11900"
)
*211 (Text
uid 4393,0
va (VaSet
font "courier,8,0"
)
xt "127350,12100,129350,13000"
st "buff"
blo "127350,12800"
)
*212 (Text
uid 4394,0
va (VaSet
font "courier,8,0"
)
xt "127350,13000,129350,13900"
st "U_17"
blo "127350,13700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4395,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4396,0
text (MLText
uid 4397,0
va (VaSet
font "courier,8,0"
)
xt "122000,-9700,122000,-9700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*213 (Net
uid 4423,0
lang 11
decl (Decl
n "reset_led"
t "std_logic"
o 49
suid 138,0
)
declText (MLText
uid 4424,0
va (VaSet
font "courier,8,0"
)
xt "201000,-6000,216500,-5100"
st "reset_led          : std_logic"
)
)
*214 (Blk
uid 4461,0
shape (Rectangle
uid 4462,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "70000,5000,78000,15000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 4463,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*215 (Text
uid 4464,0
va (VaSet
font "courier,8,1"
)
xt "72000,8650,76000,9550"
st "echo_lib"
blo "72000,9350"
tm "BdLibraryNameMgr"
)
*216 (Text
uid 4465,0
va (VaSet
font "courier,8,1"
)
xt "72000,9550,77500,10450"
st "clock_view"
blo "72000,10250"
tm "BlkNameMgr"
)
*217 (Text
uid 4466,0
va (VaSet
font "courier,8,1"
)
xt "72000,10450,73500,11350"
st "U_7"
blo "72000,11150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4467,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4468,0
text (MLText
uid 4469,0
va (VaSet
font "courier,8,0"
)
xt "72000,18650,72000,18650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 4470,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "70250,13250,71750,14750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*218 (PortIoOut
uid 4479,0
shape (CompositeShape
uid 4480,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4481,0
sl 0
ro 270
xt "83500,7625,85000,8375"
)
(Line
uid 4482,0
sl 0
ro 270
xt "83000,8000,83500,8000"
pts [
"83000,8000"
"83500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4483,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4484,0
va (VaSet
font "courier,8,0"
)
xt "86000,7550,93000,8450"
st "reduced_clock"
blo "86000,8250"
tm "WireNameMgr"
)
)
)
*219 (Net
uid 4493,0
lang 11
decl (Decl
n "reduced_clock"
t "std_logic"
o 51
suid 142,0
)
declText (MLText
uid 4494,0
va (VaSet
font "courier,8,0"
)
xt "201000,-6900,216500,-6000"
st "reduced_clock      : std_logic"
)
)
*220 (PortIoOut
uid 4497,0
shape (CompositeShape
uid 4498,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4499,0
sl 0
ro 270
xt "84500,80625,86000,81375"
)
(Line
uid 4500,0
sl 0
ro 270
xt "84000,81000,84500,81000"
pts [
"84000,81000"
"84500,81000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4501,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4502,0
va (VaSet
font "courier,8,0"
)
xt "87000,80550,91500,81450"
st "scan_code"
blo "87000,81250"
tm "WireNameMgr"
)
)
)
*221 (Net
uid 4515,0
decl (Decl
n "fpga_reset_n"
t "std_logic"
o 51
suid 144,0
i "'0'"
)
declText (MLText
uid 4516,0
va (VaSet
font "courier,8,0"
)
xt "201000,-21300,220200,-20400"
st "fpga_reset_n       : std_logic := '0'"
)
)
*222 (MWC
uid 4532,0
optionalChildren [
*223 (CptPort
uid 4519,0
optionalChildren [
*224 (Line
uid 4523,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "18000,11000,19000,11000"
pts [
"18000,11000"
"19000,11000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4520,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "17250,10625,18000,11375"
)
tg (CPTG
uid 4521,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4522,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "15000,10500,16500,11400"
st "din"
blo "15000,11200"
)
s (Text
uid 4541,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "15000,11400,15000,11400"
blo "15000,11400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 51
suid 1,0
i "'0'"
)
)
)
*225 (CptPort
uid 4524,0
optionalChildren [
*226 (Line
uid 4528,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "22750,11000,23000,11000"
pts [
"23000,11000"
"22750,11000"
]
)
*227 (Circle
uid 4529,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "22000,10625,22750,11375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4525,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "23000,10625,23750,11375"
)
tg (CPTG
uid 4526,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4527,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "24750,10500,26750,11400"
st "dout"
ju 2
blo "26750,11200"
)
s (Text
uid 4542,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "26750,11400,26750,11400"
ju 2
blo "26750,11400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 52
suid 2,0
i "'0'"
)
)
)
*228 (CommentGraphic
uid 4530,0
shape (CustomPolygon
pts [
"19000,9000"
"22000,11000"
"19000,13000"
"19000,9000"
]
uid 4531,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "19000,9000,22000,13000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 4533,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "18000,9000,23000,13000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 4534,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*229 (Text
uid 4535,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20350,11200,25850,12100"
st "moduleware"
blo "20350,11900"
)
*230 (Text
uid 4536,0
va (VaSet
font "courier,8,0"
)
xt "20350,12100,21850,13000"
st "inv"
blo "20350,12800"
)
*231 (Text
uid 4537,0
va (VaSet
font "courier,8,0"
)
xt "20350,13000,21850,13900"
st "U_0"
blo "20350,13700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4538,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4539,0
text (MLText
uid 4540,0
va (VaSet
font "courier,8,0"
)
xt "15000,-9700,15000,-9700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*232 (Net
uid 4543,0
decl (Decl
n "dout"
t "std_logic"
o 52
suid 145,0
i "'0'"
)
declText (MLText
uid 4544,0
va (VaSet
font "courier,8,0"
)
xt "201000,66000,223700,66900"
st "SIGNAL dout               : std_logic := '0'"
)
)
*233 (MWC
uid 4599,0
optionalChildren [
*234 (CptPort
uid 4608,0
optionalChildren [
*235 (Line
uid 4613,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "82000,17000,83000,17000"
pts [
"82000,17000"
"83000,17000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4609,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "81250,16625,82000,17375"
)
tg (CPTG
uid 4610,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4611,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "443000,16500,444500,17400"
st "din"
blo "443000,17200"
)
s (Text
uid 4612,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "443000,17400,443000,17400"
blo "443000,17400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 43
)
)
)
*236 (CptPort
uid 4614,0
optionalChildren [
*237 (Line
uid 4619,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,17000,87000,17000"
pts [
"87000,17000"
"86000,17000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4615,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "87000,16625,87750,17375"
)
tg (CPTG
uid 4616,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4617,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "452000,16500,454000,17400"
st "dout"
ju 2
blo "454000,17200"
)
s (Text
uid 4618,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "454000,17400,454000,17400"
ju 2
blo "454000,17400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 53
)
)
)
*238 (Grouping
uid 4620,0
optionalChildren [
*239 (CommentGraphic
uid 4622,0
shape (CustomPolygon
pts [
"83000,15000"
"86000,17000"
"83000,19000"
"83000,15000"
]
uid 4623,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "83000,15000,86000,19000"
)
oxt "7000,6000,10000,10000"
)
*240 (CommentText
uid 4624,0
shape (Rectangle
uid 4625,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "83000,16000,85250,18000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 4626,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "83125,16550,85125,17450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 4621,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "83000,15000,86000,19000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 4600,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "82000,15000,87000,19000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 4601,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*241 (Text
uid 4602,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "84350,17200,89850,18100"
st "moduleware"
blo "84350,17900"
)
*242 (Text
uid 4603,0
va (VaSet
font "courier,8,0"
)
xt "84350,18100,86350,19000"
st "buff"
blo "84350,18800"
)
*243 (Text
uid 4604,0
va (VaSet
font "courier,8,0"
)
xt "84350,19000,86350,19900"
st "U_20"
blo "84350,19700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4605,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4606,0
text (MLText
uid 4607,0
va (VaSet
font "courier,8,0"
)
xt "79000,-3700,79000,-3700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*244 (Net
uid 4627,0
lang 11
decl (Decl
n "audio_out_R"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 47
suid 147,0
)
declText (MLText
uid 4628,0
va (VaSet
font "courier,8,0"
)
xt "201000,60600,236000,61500"
st "SIGNAL audio_out_R        : std_logic_vector(G_DATA_WIDTH-1 DOWNTO 0)"
)
)
*245 (Net
uid 4633,0
lang 11
decl (Decl
n "audio_out_L"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 48
suid 148,0
)
declText (MLText
uid 4634,0
va (VaSet
font "courier,8,0"
)
xt "201000,59700,236000,60600"
st "SIGNAL audio_out_L        : std_logic_vector(G_DATA_WIDTH-1 DOWNTO 0)"
)
)
*246 (Net
uid 4639,0
lang 11
decl (Decl
n "audio_out_valid"
t "std_logic"
o 49
suid 149,0
)
declText (MLText
uid 4640,0
va (VaSet
font "courier,8,0"
)
xt "201000,61500,220000,62400"
st "SIGNAL audio_out_valid    : std_logic"
)
)
*247 (PortIoOut
uid 4665,0
shape (CompositeShape
uid 4666,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4667,0
sl 0
ro 270
xt "95500,11625,97000,12375"
)
(Line
uid 4668,0
sl 0
ro 270
xt "95000,12000,95500,12000"
pts [
"95000,12000"
"95500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4669,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4670,0
va (VaSet
font "courier,8,0"
)
xt "98000,11550,104000,12450"
st "audio_debug"
blo "98000,12250"
tm "WireNameMgr"
)
)
)
*248 (MWC
uid 4692,0
optionalChildren [
*249 (CptPort
uid 4683,0
optionalChildren [
*250 (Line
uid 4687,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70000,43000,72000,43000"
pts [
"70000,43000"
"72000,43000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4684,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "69250,42625,70000,43375"
)
tg (CPTG
uid 4685,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4686,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "229214,42595,231214,43495"
st "dout"
blo "229214,43295"
)
s (Text
uid 4701,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "229214,43495,229214,43495"
blo "229214,43495"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 51
suid 1,0
)
)
)
*251 (CommentGraphic
uid 4688,0
shape (PolyLine2D
pts [
"72000,43000"
"72000,44000"
]
uid 4689,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "72000,43000,72000,44000"
)
oxt "8000,7000,8000,8000"
)
*252 (CommentGraphic
uid 4690,0
shape (CustomPolygon
pts [
"73000,44000"
"72000,45000"
"71000,44000"
"73000,44000"
]
uid 4691,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "32768,32768,32768"
bg "0,0,0"
lineWidth -1
)
xt "71000,44000,73000,45000"
)
oxt "7000,8000,9000,9000"
)
]
shape (Rectangle
uid 4693,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "70000,42000,73000,45000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,9000"
ttg (MlTextGroup
uid 4694,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*253 (Text
uid 4695,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "72450,42795,77950,43695"
st "moduleware"
blo "72450,43495"
)
*254 (Text
uid 4696,0
va (VaSet
font "courier,8,0"
)
xt "72450,43695,73950,44595"
st "gnd"
blo "72450,44395"
)
*255 (Text
uid 4697,0
va (VaSet
font "courier,8,0"
)
xt "72450,44595,73950,45495"
st "U_9"
blo "72450,45295"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4698,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4699,0
text (MLText
uid 4700,0
va (VaSet
font "courier,8,0"
)
xt "65000,22300,65000,22300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*256 (MWC
uid 4711,0
optionalChildren [
*257 (CptPort
uid 4702,0
optionalChildren [
*258 (Line
uid 4706,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70000,45000,72000,45000"
pts [
"70000,45000"
"72000,45000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4703,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "69250,44625,70000,45375"
)
tg (CPTG
uid 4704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4705,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "229214,44595,231214,45495"
st "dout"
blo "229214,45295"
)
s (Text
uid 4720,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "229214,45495,229214,45495"
blo "229214,45495"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 52
suid 1,0
)
)
)
*259 (CommentGraphic
uid 4707,0
shape (PolyLine2D
pts [
"72000,45000"
"72000,46000"
]
uid 4708,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "72000,45000,72000,46000"
)
oxt "8000,7000,8000,8000"
)
*260 (CommentGraphic
uid 4709,0
shape (CustomPolygon
pts [
"73000,46000"
"72000,47000"
"71000,46000"
"73000,46000"
]
uid 4710,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "32768,32768,32768"
bg "0,0,0"
lineWidth -1
)
xt "71000,46000,73000,47000"
)
oxt "7000,8000,9000,9000"
)
]
shape (Rectangle
uid 4712,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "70000,44000,73000,47000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,9000"
ttg (MlTextGroup
uid 4713,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*261 (Text
uid 4714,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "72450,44795,77950,45695"
st "moduleware"
blo "72450,45495"
)
*262 (Text
uid 4715,0
va (VaSet
font "courier,8,0"
)
xt "72450,45695,73950,46595"
st "gnd"
blo "72450,46395"
)
*263 (Text
uid 4716,0
va (VaSet
font "courier,8,0"
)
xt "72450,46595,74450,47495"
st "U_10"
blo "72450,47295"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4717,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4718,0
text (MLText
uid 4719,0
va (VaSet
font "courier,8,0"
)
xt "65000,24300,65000,24300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*264 (MWC
uid 4730,0
optionalChildren [
*265 (CptPort
uid 4721,0
optionalChildren [
*266 (Line
uid 4725,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "70000,47000,72000,47000"
pts [
"70000,47000"
"72000,47000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4722,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "69250,46625,70000,47375"
)
tg (CPTG
uid 4723,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4724,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "229214,46595,231214,47495"
st "dout"
blo "229214,47295"
)
s (Text
uid 4739,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "229214,47495,229214,47495"
blo "229214,47495"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "std_logic"
o 53
suid 1,0
)
)
)
*267 (CommentGraphic
uid 4726,0
shape (PolyLine2D
pts [
"72000,47000"
"72000,48000"
]
uid 4727,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "72000,47000,72000,48000"
)
oxt "8000,7000,8000,8000"
)
*268 (CommentGraphic
uid 4728,0
shape (CustomPolygon
pts [
"73000,48000"
"72000,49000"
"71000,48000"
"73000,48000"
]
uid 4729,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "32768,32768,32768"
bg "0,0,0"
lineWidth -1
)
xt "71000,48000,73000,49000"
)
oxt "7000,8000,9000,9000"
)
]
shape (Rectangle
uid 4731,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "70000,46000,73000,49000"
fos 1
)
showPorts 0
oxt "6000,6000,9000,9000"
ttg (MlTextGroup
uid 4732,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*269 (Text
uid 4733,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "72450,46795,77950,47695"
st "moduleware"
blo "72450,47495"
)
*270 (Text
uid 4734,0
va (VaSet
font "courier,8,0"
)
xt "72450,47695,73950,48595"
st "gnd"
blo "72450,48395"
)
*271 (Text
uid 4735,0
va (VaSet
font "courier,8,0"
)
xt "72450,48595,74450,49495"
st "U_11"
blo "72450,49295"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4736,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4737,0
text (MLText
uid 4738,0
va (VaSet
font "courier,8,0"
)
xt "65000,26300,65000,26300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*272 (Net
uid 4752,0
lang 11
decl (Decl
n "Right_Audio"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 51
suid 154,0
)
declText (MLText
uid 4753,0
va (VaSet
font "courier,8,0"
)
xt "201000,58800,230000,59700"
st "SIGNAL Right_Audio        : std_logic_vector(15 DOWNTO 0)"
)
)
*273 (Net
uid 4758,0
lang 11
decl (Decl
n "Left_Audio"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 52
suid 155,0
)
declText (MLText
uid 4759,0
va (VaSet
font "courier,8,0"
)
xt "201000,57900,230000,58800"
st "SIGNAL Left_Audio         : std_logic_vector(15 DOWNTO 0)"
)
)
*274 (Net
uid 4764,0
lang 11
decl (Decl
n "Enable"
t "std_logic"
o 53
suid 156,0
)
declText (MLText
uid 4765,0
va (VaSet
font "courier,8,0"
)
xt "201000,57000,220000,57900"
st "SIGNAL Enable             : std_logic"
)
)
*275 (Net
uid 4788,0
decl (Decl
n "audio_debug"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 53
suid 158,0
)
declText (MLText
uid 4789,0
va (VaSet
font "courier,8,0"
)
xt "201000,-7800,226000,-6900"
st "audio_debug        : std_logic_vector(7 DOWNTO 0)"
)
)
*276 (SaComponent
uid 5002,0
optionalChildren [
*277 (CptPort
uid 4978,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4979,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130250,78625,131000,79375"
)
tg (CPTG
uid 4980,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4981,0
va (VaSet
font "courier,8,0"
)
xt "132000,78550,134500,79450"
st "Reset"
blo "132000,79250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Reset"
t "std_logic"
o 3
suid 178,0
)
)
)
*278 (CptPort
uid 4982,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4983,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "139000,78625,139750,79375"
)
tg (CPTG
uid 4984,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4985,0
va (VaSet
font "courier,8,0"
)
xt "136500,78550,138000,79450"
st "SCL"
ju 2
blo "138000,79250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SCL"
t "std_logic"
o 2
suid 179,0
)
)
)
*279 (CptPort
uid 4986,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4987,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "139000,76625,139750,77375"
)
tg (CPTG
uid 4988,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4989,0
va (VaSet
font "courier,8,0"
)
xt "136500,76550,138000,77450"
st "SDA"
ju 2
blo "138000,77250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SDA"
t "std_logic"
o 1
suid 180,0
)
)
)
*280 (CptPort
uid 4990,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4991,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "139000,83625,139750,84375"
)
tg (CPTG
uid 4992,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4993,0
va (VaSet
font "courier,8,0"
)
xt "136000,83550,138000,84450"
st "HEX6"
ju 2
blo "138000,84250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "HEX6"
t "std_logic_vector"
b "(0 to 6)"
o 4
suid 183,0
)
)
)
*281 (CptPort
uid 4994,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4995,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "139000,84625,139750,85375"
)
tg (CPTG
uid 4996,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4997,0
va (VaSet
font "courier,8,0"
)
xt "136000,84550,138000,85450"
st "HEX7"
ju 2
blo "138000,85250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "HEX7"
t "std_logic_vector"
b "(0 to 6)"
o 5
suid 184,0
)
)
)
*282 (CptPort
uid 4998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4999,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130250,79625,131000,80375"
)
tg (CPTG
uid 5000,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5001,0
va (VaSet
font "courier,8,0"
)
xt "132000,79550,133000,80450"
st "c0"
blo "132000,80250"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "c0"
t "std_logic"
o 6
suid 185,0
)
)
)
]
shape (Rectangle
uid 5003,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "131000,75000,139000,86000"
)
oxt "15000,6000,23000,17000"
ttg (MlTextGroup
uid 5004,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*283 (Text
uid 5005,0
va (VaSet
font "courier,8,1"
)
xt "133000,79600,137000,80500"
st "echo_lib"
blo "133000,80300"
tm "BdLibraryNameMgr"
)
*284 (Text
uid 5006,0
va (VaSet
font "courier,8,1"
)
xt "133000,80500,134500,81400"
st "i2c"
blo "133000,81200"
tm "CptNameMgr"
)
*285 (Text
uid 5007,0
va (VaSet
font "courier,8,1"
)
xt "133000,81400,134500,82300"
st "U_3"
blo "133000,82100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5008,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5009,0
text (MLText
uid 5010,0
va (VaSet
font "courier,8,0"
)
xt "100000,76500,100000,76500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 5011,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "131250,84250,132750,85750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*286 (PortIoOut
uid 5042,0
shape (CompositeShape
uid 5043,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5044,0
sl 0
ro 270
xt "141500,78625,143000,79375"
)
(Line
uid 5045,0
sl 0
ro 270
xt "141000,79000,141500,79000"
pts [
"141000,79000"
"141500,79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5046,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5047,0
va (VaSet
font "courier,8,0"
)
xt "144000,78550,145500,79450"
st "SCL"
blo "144000,79250"
tm "WireNameMgr"
)
)
)
*287 (PortIoOut
uid 5048,0
shape (CompositeShape
uid 5049,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5050,0
sl 0
ro 270
xt "141500,76625,143000,77375"
)
(Line
uid 5051,0
sl 0
ro 270
xt "141000,77000,141500,77000"
pts [
"141000,77000"
"141500,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5052,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5053,0
va (VaSet
font "courier,8,0"
)
xt "144000,76550,145500,77450"
st "SDA"
blo "144000,77250"
tm "WireNameMgr"
)
)
)
*288 (PortIoOut
uid 5054,0
shape (CompositeShape
uid 5055,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5056,0
sl 0
ro 270
xt "142500,83625,144000,84375"
)
(Line
uid 5057,0
sl 0
ro 270
xt "142000,84000,142500,84000"
pts [
"142000,84000"
"142500,84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5058,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5059,0
va (VaSet
font "courier,8,0"
)
xt "145000,83550,147000,84450"
st "HEX6"
blo "145000,84250"
tm "WireNameMgr"
)
)
)
*289 (PortIoOut
uid 5060,0
shape (CompositeShape
uid 5061,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5062,0
sl 0
ro 270
xt "142500,84625,144000,85375"
)
(Line
uid 5063,0
sl 0
ro 270
xt "142000,85000,142500,85000"
pts [
"142000,85000"
"142500,85000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5064,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5065,0
va (VaSet
font "courier,8,0"
)
xt "145000,84550,147000,85450"
st "HEX7"
blo "145000,85250"
tm "WireNameMgr"
)
)
)
*290 (Net
uid 5066,0
lang 11
decl (Decl
n "SDA"
t "std_logic"
o 50
suid 159,0
)
declText (MLText
uid 5067,0
va (VaSet
font "courier,8,0"
)
xt "201000,-14100,216500,-13200"
st "SDA                : std_logic"
)
)
*291 (Net
uid 5072,0
lang 11
decl (Decl
n "SCL"
t "std_logic"
o 51
suid 160,0
)
declText (MLText
uid 5073,0
va (VaSet
font "courier,8,0"
)
xt "201000,-15000,216500,-14100"
st "SCL                : std_logic"
)
)
*292 (Net
uid 5078,0
lang 11
decl (Decl
n "HEX6"
t "std_logic_vector"
b "(0 to 6)"
o 52
suid 161,0
)
declText (MLText
uid 5079,0
va (VaSet
font "courier,8,0"
)
xt "201000,-16800,224000,-15900"
st "HEX6               : std_logic_vector(0 to 6)"
)
)
*293 (Net
uid 5084,0
lang 11
decl (Decl
n "HEX7"
t "std_logic_vector"
b "(0 to 6)"
o 53
suid 162,0
)
declText (MLText
uid 5085,0
va (VaSet
font "courier,8,0"
)
xt "201000,-15900,224000,-15000"
st "HEX7               : std_logic_vector(0 to 6)"
)
)
*294 (Wire
uid 2030,0
shape (OrthoPolyLine
uid 2031,0
va (VaSet
vasetType 3
)
xt "12000,13000,31250,14000"
pts [
"12000,14000"
"23000,14000"
"23000,13000"
"31250,13000"
]
)
start &71
end &64
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2032,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2033,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14000,13100,18000,14000"
st "fpga_clk"
blo "14000,13800"
tm "WireNameMgr"
)
)
on &72
)
*295 (Wire
uid 2048,0
shape (OrthoPolyLine
uid 2049,0
va (VaSet
vasetType 3
)
xt "52750,13000,60000,13000"
pts [
"60000,13000"
"52750,13000"
]
)
end &66
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2053,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "57000,12100,62500,13000"
st "fpga_reset"
blo "57000,12800"
tm "WireNameMgr"
)
)
on &73
)
*296 (Wire
uid 2072,0
shape (OrthoPolyLine
uid 2073,0
va (VaSet
vasetType 3
)
xt "52750,11000,60000,11000"
pts [
"52750,11000"
"60000,11000"
]
)
start &65
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2076,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2077,0
va (VaSet
font "courier,8,0"
)
xt "54750,10100,55750,11000"
st "c0"
blo "54750,10800"
tm "WireNameMgr"
)
)
on &74
)
*297 (Wire
uid 2088,0
shape (OrthoPolyLine
uid 2089,0
va (VaSet
vasetType 3
)
xt "124000,80000,130250,80000"
pts [
"124000,80000"
"130250,80000"
]
)
end &282
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2095,0
va (VaSet
font "courier,8,0"
)
xt "125750,79100,126750,80000"
st "c0"
blo "125750,79800"
tm "WireNameMgr"
)
)
on &74
)
*298 (Wire
uid 2122,0
shape (OrthoPolyLine
uid 2123,0
va (VaSet
vasetType 3
)
xt "124000,79000,130250,79000"
pts [
"124000,79000"
"130250,79000"
]
)
end &277
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2128,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2129,0
va (VaSet
font "courier,8,0"
)
xt "125000,78100,130500,79000"
st "fpga_reset"
blo "125000,78800"
tm "WireNameMgr"
)
)
on &73
)
*299 (Wire
uid 2132,0
optionalChildren [
*300 (BdJunction
uid 2751,0
ps "OnConnectorStrategy"
shape (Circle
uid 2752,0
va (VaSet
vasetType 1
)
xt "58600,80600,59400,81400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2133,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "39750,57750,59000,81000"
pts [
"39750,81000"
"59000,81000"
"59000,57750"
]
)
start &33
end &195
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2135,0
va (VaSet
font "courier,8,0"
)
xt "41750,80100,46250,81000"
st "scan_code"
blo "41750,80800"
tm "WireNameMgr"
)
)
on &75
)
*301 (Wire
uid 2190,0
shape (OrthoPolyLine
uid 2191,0
va (VaSet
vasetType 3
)
xt "12000,29000,25250,29000"
pts [
"25250,29000"
"12000,29000"
]
)
start &15
end &123
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2192,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2193,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20250,28100,24250,29000"
st "AUD_BCLK"
blo "20250,28800"
tm "WireNameMgr"
)
)
on &80
)
*302 (Wire
uid 2202,0
shape (OrthoPolyLine
uid 2203,0
va (VaSet
vasetType 3
)
xt "12000,35000,25250,35000"
pts [
"25250,35000"
"12000,35000"
]
)
start &17
end &78
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2205,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "18250,34100,23750,35000"
st "AUD_ADCDAT"
blo "18250,34800"
tm "WireNameMgr"
)
)
on &83
)
*303 (Wire
uid 2208,0
shape (OrthoPolyLine
uid 2209,0
va (VaSet
vasetType 3
)
xt "12000,33000,25250,33000"
pts [
"25250,33000"
"12000,33000"
]
)
start &16
end &124
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2211,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "19250,32100,25250,33000"
st "AUD_DACLRCK"
blo "19250,32800"
tm "WireNameMgr"
)
)
on &82
)
*304 (Wire
uid 2220,0
shape (OrthoPolyLine
uid 2221,0
va (VaSet
vasetType 3
)
xt "12000,27000,25250,27000"
pts [
"25250,27000"
"12000,27000"
]
)
start &19
end &122
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2222,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2223,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20250,26100,23750,27000"
st "AUD_XCK"
blo "20250,26800"
tm "WireNameMgr"
)
)
on &79
)
*305 (Wire
uid 2228,0
shape (OrthoPolyLine
uid 2229,0
va (VaSet
vasetType 3
)
xt "12000,31000,25250,31000"
pts [
"25250,31000"
"12000,31000"
]
)
start &18
end &77
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2231,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "18250,30100,23750,31000"
st "AUD_DACDAT"
blo "18250,30800"
tm "WireNameMgr"
)
)
on &81
)
*306 (Wire
uid 2236,0
shape (OrthoPolyLine
uid 2237,0
va (VaSet
vasetType 3
)
xt "12000,37000,25250,37000"
pts [
"25250,37000"
"12000,37000"
]
)
start &20
end &76
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2239,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "22250,36100,28250,37000"
st "AUD_ADCLRCK"
blo "22250,36800"
tm "WireNameMgr"
)
)
on &84
)
*307 (Wire
uid 2299,0
shape (OrthoPolyLine
uid 2300,0
va (VaSet
vasetType 3
)
xt "19000,23000,25250,23000"
pts [
"19000,23000"
"25250,23000"
]
)
end &13
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2306,0
va (VaSet
font "courier,8,0"
)
xt "21000,22100,22000,23000"
st "c0"
blo "21000,22800"
tm "WireNameMgr"
)
)
on &74
)
*308 (Wire
uid 2307,0
shape (OrthoPolyLine
uid 2308,0
va (VaSet
vasetType 3
)
xt "19000,25000,25250,25000"
pts [
"19000,25000"
"25250,25000"
]
)
end &14
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2314,0
va (VaSet
font "courier,8,0"
)
xt "20000,24100,25500,25000"
st "fpga_reset"
blo "20000,24800"
tm "WireNameMgr"
)
)
on &73
)
*309 (Wire
uid 2315,0
shape (OrthoPolyLine
uid 2316,0
va (VaSet
vasetType 3
)
xt "47000,55000,50250,55000"
pts [
"47000,55000"
"50250,55000"
]
)
end &193
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2322,0
va (VaSet
font "courier,8,0"
)
xt "48750,54100,49750,55000"
st "c0"
blo "48750,54800"
tm "WireNameMgr"
)
)
on &74
)
*310 (Wire
uid 2323,0
shape (OrthoPolyLine
uid 2324,0
va (VaSet
vasetType 3
)
xt "47000,53000,50250,53000"
pts [
"47000,53000"
"50250,53000"
]
)
end &188
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2330,0
va (VaSet
font "courier,8,0"
)
xt "45000,52100,50500,53000"
st "fpga_reset"
blo "45000,52800"
tm "WireNameMgr"
)
)
on &73
)
*311 (Wire
uid 2333,0
shape (OrthoPolyLine
uid 2334,0
va (VaSet
vasetType 3
)
xt "48750,27000,107250,27000"
pts [
"48750,27000"
"107250,27000"
]
)
start &23
end &43
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2336,0
va (VaSet
font "courier,8,0"
)
xt "50750,26100,56250,27000"
st "data_valid"
blo "50750,26800"
tm "WireNameMgr"
)
)
on &85
)
*312 (Wire
uid 2339,0
optionalChildren [
*313 (Ripper
uid 4780,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"74000,23000"
"75000,22000"
]
uid 4781,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "74000,22000,75000,23000"
)
)
]
shape (OrthoPolyLine
uid 2340,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,23000,107250,23000"
pts [
"48750,23000"
"107250,23000"
]
)
start &22
end &41
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2342,0
va (VaSet
font "courier,8,0"
)
xt "50750,22100,59750,23000"
st "right_in : (15:0)"
blo "50750,22800"
tm "WireNameMgr"
)
)
on &86
)
*314 (Wire
uid 2345,0
shape (OrthoPolyLine
uid 2346,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,25000,107250,25000"
pts [
"48750,25000"
"107250,25000"
]
)
start &21
end &40
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2347,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2348,0
va (VaSet
font "courier,8,0"
)
xt "50750,24100,59250,25000"
st "left_in : (15:0)"
blo "50750,24800"
tm "WireNameMgr"
)
)
on &87
)
*315 (Wire
uid 2429,0
shape (OrthoPolyLine
uid 2430,0
va (VaSet
vasetType 3
)
xt "132750,56000,139000,56000"
pts [
"132750,56000"
"139000,56000"
]
)
end &88
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2432,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,55100,138250,56000"
st "vga_clk"
blo "134750,55800"
tm "WireNameMgr"
)
)
on &96
)
*316 (Wire
uid 2435,0
shape (OrthoPolyLine
uid 2436,0
va (VaSet
vasetType 3
)
xt "132750,58000,139000,58000"
pts [
"132750,58000"
"139000,58000"
]
)
end &89
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2438,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,57100,138750,58000"
st "vga_sync"
blo "134750,57800"
tm "WireNameMgr"
)
)
on &97
)
*317 (Wire
uid 2441,0
shape (OrthoPolyLine
uid 2442,0
va (VaSet
vasetType 3
)
xt "132750,60000,139000,60000"
pts [
"132750,60000"
"139000,60000"
]
)
end &90
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2443,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2444,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,59100,140750,60000"
st "vga_blank_n"
blo "134750,59800"
tm "WireNameMgr"
)
)
on &98
)
*318 (Wire
uid 2447,0
shape (OrthoPolyLine
uid 2448,0
va (VaSet
vasetType 3
)
xt "132750,62000,139000,62000"
pts [
"132750,62000"
"139000,62000"
]
)
end &91
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2450,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,61100,140750,62000"
st "vga_hsync_n"
blo "134750,61800"
tm "WireNameMgr"
)
)
on &99
)
*319 (Wire
uid 2453,0
shape (OrthoPolyLine
uid 2454,0
va (VaSet
vasetType 3
)
xt "132750,64000,139000,64000"
pts [
"132750,64000"
"139000,64000"
]
)
end &92
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2456,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,63100,140750,64000"
st "vga_vsync_n"
blo "134750,63800"
tm "WireNameMgr"
)
)
on &100
)
*320 (Wire
uid 2459,0
shape (OrthoPolyLine
uid 2460,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132750,66000,139000,66000"
pts [
"132750,66000"
"139000,66000"
]
)
end &93
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2461,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2462,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,65100,137250,66000"
st "vga_r"
blo "134750,65800"
tm "WireNameMgr"
)
)
on &101
)
*321 (Wire
uid 2465,0
shape (OrthoPolyLine
uid 2466,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132750,68000,139000,68000"
pts [
"132750,68000"
"139000,68000"
]
)
end &94
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2468,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,67100,137250,68000"
st "vga_g"
blo "134750,67800"
tm "WireNameMgr"
)
)
on &102
)
*322 (Wire
uid 2471,0
shape (OrthoPolyLine
uid 2472,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132750,70000,139000,70000"
pts [
"132750,70000"
"139000,70000"
]
)
end &95
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2474,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,69100,137250,70000"
st "vga_b"
blo "134750,69800"
tm "WireNameMgr"
)
)
on &103
)
*323 (Wire
uid 2565,0
shape (OrthoPolyLine
uid 2566,0
va (VaSet
vasetType 3
)
xt "18000,81000,25250,81000"
pts [
"18000,81000"
"25250,81000"
]
)
end &35
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2572,0
va (VaSet
font "courier,8,0"
)
xt "19750,80100,20750,81000"
st "c0"
blo "19750,80800"
tm "WireNameMgr"
)
)
on &74
)
*324 (Wire
uid 2575,0
shape (OrthoPolyLine
uid 2576,0
va (VaSet
vasetType 3
)
xt "19000,83000,25250,83000"
pts [
"25250,83000"
"19000,83000"
]
)
start &31
end &104
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2578,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "21250,82100,24250,83000"
st "kb_clk"
blo "21250,82800"
tm "WireNameMgr"
)
)
on &106
)
*325 (Wire
uid 2581,0
shape (OrthoPolyLine
uid 2582,0
va (VaSet
vasetType 3
)
xt "19000,85000,25250,85000"
pts [
"25250,85000"
"19000,85000"
]
)
start &32
end &105
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2584,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20250,84100,23750,85000"
st "kb_data"
blo "20250,84800"
tm "WireNameMgr"
)
)
on &107
)
*326 (Wire
uid 2589,0
shape (OrthoPolyLine
uid 2590,0
va (VaSet
vasetType 3
)
xt "100000,19000,107250,19000"
pts [
"100000,19000"
"107250,19000"
]
)
end &51
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2596,0
va (VaSet
font "courier,8,0"
)
xt "101000,18100,106500,19000"
st "fpga_reset"
blo "101000,18800"
tm "WireNameMgr"
)
)
on &73
)
*327 (Wire
uid 2597,0
shape (OrthoPolyLine
uid 2598,0
va (VaSet
vasetType 3
)
xt "100000,17000,107250,17000"
pts [
"100000,17000"
"107250,17000"
]
)
end &47
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2604,0
va (VaSet
font "courier,8,0"
)
xt "101750,16100,102750,17000"
st "c0"
blo "101750,16800"
tm "WireNameMgr"
)
)
on &74
)
*328 (Wire
uid 2655,0
shape (OrthoPolyLine
uid 2656,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132750,23000,139000,23000"
pts [
"132750,23000"
"139000,23000"
]
)
start &52
end &108
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2658,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,22100,139250,23000"
st "SRAM_ADDR"
blo "134750,22800"
tm "WireNameMgr"
)
)
on &115
)
*329 (Wire
uid 2661,0
shape (OrthoPolyLine
uid 2662,0
va (VaSet
vasetType 3
)
xt "132750,24000,139000,24000"
pts [
"132750,24000"
"139000,24000"
]
)
start &53
end &109
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2663,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2664,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,23100,139250,24000"
st "SRAM_CE_N"
blo "134750,23800"
tm "WireNameMgr"
)
)
on &116
)
*330 (Wire
uid 2667,0
shape (OrthoPolyLine
uid 2668,0
va (VaSet
vasetType 3
)
xt "132750,27000,139000,27000"
pts [
"132750,27000"
"139000,27000"
]
)
start &56
end &112
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2669,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2670,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,26100,139250,27000"
st "SRAM_OE_N"
blo "134750,26800"
tm "WireNameMgr"
)
)
on &117
)
*331 (Wire
uid 2673,0
shape (OrthoPolyLine
uid 2674,0
va (VaSet
vasetType 3
)
xt "132750,26000,139000,26000"
pts [
"132750,26000"
"139000,26000"
]
)
start &55
end &110
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2675,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2676,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,25100,139250,26000"
st "SRAM_LB_N"
blo "134750,25800"
tm "WireNameMgr"
)
)
on &118
)
*332 (Wire
uid 2679,0
shape (OrthoPolyLine
uid 2680,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132750,25000,139000,25000"
pts [
"132750,25000"
"139000,25000"
]
)
start &54
end &111
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2681,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2682,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,24100,138250,25000"
st "SRAM_DQ"
blo "134750,24800"
tm "WireNameMgr"
)
)
on &119
)
*333 (Wire
uid 2685,0
shape (OrthoPolyLine
uid 2686,0
va (VaSet
vasetType 3
)
xt "132750,28000,139000,28000"
pts [
"132750,28000"
"139000,28000"
]
)
start &57
end &113
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2687,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2688,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,27100,139250,28000"
st "SRAM_UB_N"
blo "134750,27800"
tm "WireNameMgr"
)
)
on &120
)
*334 (Wire
uid 2691,0
shape (OrthoPolyLine
uid 2692,0
va (VaSet
vasetType 3
)
xt "132750,29000,139000,29000"
pts [
"132750,29000"
"139000,29000"
]
)
start &58
end &114
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2694,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "134750,28100,139250,29000"
st "SRAM_WE_N"
blo "134750,28800"
tm "WireNameMgr"
)
)
on &121
)
*335 (Wire
uid 2747,0
optionalChildren [
*336 (BdJunction
uid 4507,0
ps "OnConnectorStrategy"
shape (Circle
uid 4508,0
va (VaSet
vasetType 1
)
xt "80600,80600,81400,81400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2748,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "59000,41750,118000,81000"
pts [
"59000,81000"
"81000,81000"
"81000,45000"
"118000,45000"
"118000,41750"
]
)
start &300
end &50
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2750,0
va (VaSet
font "courier,8,0"
)
xt "113000,44100,117500,45000"
st "scan_code"
blo "113000,44800"
tm "WireNameMgr"
)
)
on &75
)
*337 (Wire
uid 3398,0
shape (OrthoPolyLine
uid 3399,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93000,59000,102250,60000"
pts [
"102250,60000"
"98000,60000"
"98000,59000"
"93000,59000"
]
)
end &126
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3403,0
va (VaSet
font "courier,8,0"
)
xt "93250,59100,101250,60000"
st "master_volume_d"
blo "93250,59800"
tm "WireNameMgr"
)
)
on &157
)
*338 (Wire
uid 3406,0
shape (OrthoPolyLine
uid 3407,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93000,61000,102250,62000"
pts [
"102250,62000"
"97000,62000"
"97000,61000"
"93000,61000"
]
)
end &134
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3408,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3409,0
va (VaSet
font "courier,8,0"
)
xt "96250,61100,100750,62000"
st "balance_d"
blo "96250,61800"
tm "WireNameMgr"
)
)
on &158
)
*339 (Wire
uid 3412,0
shape (OrthoPolyLine
uid 3413,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93000,63000,102250,64000"
pts [
"102250,64000"
"96000,64000"
"96000,63000"
"93000,63000"
]
)
end &142
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3415,0
va (VaSet
font "courier,8,0"
)
xt "91250,63100,100750,64000"
st "right_ear_volume_d"
blo "91250,63800"
tm "WireNameMgr"
)
)
on &159
)
*340 (Wire
uid 3418,0
shape (OrthoPolyLine
uid 3419,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93000,65000,102250,66000"
pts [
"102250,66000"
"95000,66000"
"95000,65000"
"93000,65000"
]
)
end &150
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3420,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3421,0
va (VaSet
font "courier,8,0"
)
xt "92250,65100,101250,66000"
st "left_ear_volume_d"
blo "92250,65800"
tm "WireNameMgr"
)
)
on &160
)
*341 (Wire
uid 3778,0
shape (OrthoPolyLine
uid 3779,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "109000,41750,124000,51000"
pts [
"124000,41750"
"124000,51000"
"109000,51000"
]
)
start &48
end &162
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3781,0
va (VaSet
font "courier,8,0"
)
xt "113000,50100,120000,51000"
st "delay_samples"
blo "113000,50800"
tm "WireNameMgr"
)
)
on &172
)
*342 (Wire
uid 3784,0
optionalChildren [
*343 (Ripper
uid 3798,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"89000,67000"
"90000,68000"
]
uid 3799,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "89000,67000,90000,68000"
)
)
]
shape (OrthoPolyLine
uid 3785,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88000,51000,104000,67000"
pts [
"104000,51000"
"88000,51000"
"88000,67000"
"92000,67000"
]
)
start &164
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3788,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3789,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "103000,50100,111000,51000"
st "u_delay_samples"
blo "103000,50800"
tm "WireNameMgr"
)
)
on &185
)
*344 (Wire
uid 3794,0
shape (OrthoPolyLine
uid 3795,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,68000,102250,68000"
pts [
"90000,68000"
"102250,68000"
]
)
start &343
sat 32
eat 16
sty 1
sl "(18 DOWNTO 11)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3796,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3797,0
va (VaSet
font "courier,8,0"
)
xt "93000,67100,104500,68000"
st "u_delay_samples(18:11)"
blo "93000,67800"
tm "WireNameMgr"
)
)
on &185
)
*345 (Wire
uid 3881,0
shape (OrthoPolyLine
uid 3882,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "104000,41750,122000,48000"
pts [
"122000,41750"
"122000,48000"
"104000,48000"
]
)
start &49
end &174
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3884,0
va (VaSet
font "courier,8,0"
)
xt "113000,47100,120500,48000"
st "g_feedback_q16"
blo "113000,47800"
tm "WireNameMgr"
)
)
on &184
)
*346 (Wire
uid 3887,0
optionalChildren [
*347 (Ripper
uid 3909,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"90000,69000"
"91000,70000"
]
uid 3910,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,69000,91000,70000"
)
)
]
shape (OrthoPolyLine
uid 3888,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "85000,48000,99000,69000"
pts [
"99000,48000"
"85000,48000"
"85000,69000"
"92000,69000"
]
)
start &176
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3891,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3892,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "98000,47100,106500,48000"
st "u_g_feedback_q16"
blo "98000,47800"
tm "WireNameMgr"
)
)
on &186
)
*348 (Wire
uid 3905,0
shape (OrthoPolyLine
uid 3906,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91000,70000,102250,70000"
pts [
"91000,70000"
"102250,70000"
]
)
start &347
sat 32
eat 16
sty 1
sl "(15 DOWNTO 8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3908,0
va (VaSet
font "courier,8,0"
)
xt "92000,69100,103500,70000"
st "u_g_feedback_q16(15:8)"
blo "92000,69800"
tm "WireNameMgr"
)
)
on &186
)
*349 (Wire
uid 4131,0
shape (OrthoPolyLine
uid 4132,0
va (VaSet
vasetType 3
)
xt "67750,55000,72000,55000"
pts [
"72000,55000"
"67750,55000"
]
)
end &194
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4138,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "64250,54100,70250,55000"
st "AUD_DACLRCK"
blo "64250,54800"
tm "WireNameMgr"
)
)
on &82
)
*350 (Wire
uid 4381,0
shape (OrthoPolyLine
uid 4382,0
va (VaSet
vasetType 3
)
xt "113000,11000,125000,11000"
pts [
"113000,11000"
"125000,11000"
]
)
end &203
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4388,0
va (VaSet
font "courier,8,0"
)
xt "119000,10100,124500,11000"
st "fpga_reset"
blo "119000,10800"
tm "WireNameMgr"
)
)
on &73
)
*351 (Wire
uid 4419,0
shape (OrthoPolyLine
uid 4420,0
va (VaSet
vasetType 3
)
xt "130000,11000,134000,11000"
pts [
"130000,11000"
"134000,11000"
]
)
start &205
end &201
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4421,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4422,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "132000,10100,136500,11000"
st "reset_led"
blo "132000,10800"
tm "WireNameMgr"
)
)
on &213
)
*352 (Wire
uid 4471,0
shape (OrthoPolyLine
uid 4472,0
va (VaSet
vasetType 3
)
xt "58750,8000,70000,8000"
pts [
"58750,8000"
"70000,8000"
]
)
end &214
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 4477,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4478,0
va (VaSet
font "courier,8,0"
)
xt "60750,7100,61750,8000"
st "c0"
blo "60750,7800"
tm "WireNameMgr"
)
)
on &74
)
*353 (Wire
uid 4487,0
shape (OrthoPolyLine
uid 4488,0
va (VaSet
vasetType 3
)
xt "78000,8000,83000,8000"
pts [
"83000,8000"
"78000,8000"
]
)
start &218
end &214
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4491,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4492,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "80000,7100,87000,8000"
st "reduced_clock"
blo "80000,7800"
tm "WireNameMgr"
)
)
on &219
)
*354 (Wire
uid 4503,0
shape (OrthoPolyLine
uid 4504,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "81000,81000,84000,81000"
pts [
"81000,81000"
"84000,81000"
]
)
start &336
end &220
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4506,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "78000,80100,82500,81000"
st "scan_code"
blo "78000,80800"
tm "WireNameMgr"
)
)
on &75
)
*355 (Wire
uid 4511,0
shape (OrthoPolyLine
uid 4512,0
va (VaSet
vasetType 3
)
xt "12000,11000,18000,11000"
pts [
"18000,11000"
"12000,11000"
]
)
start &223
end &70
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4513,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4514,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "14250,10100,20750,11000"
st "fpga_reset_n"
blo "14250,10800"
tm "WireNameMgr"
)
)
on &221
)
*356 (Wire
uid 4545,0
shape (OrthoPolyLine
uid 4546,0
va (VaSet
vasetType 3
)
xt "23000,11000,31250,11000"
pts [
"23000,11000"
"31250,11000"
]
)
start &225
end &63
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4547,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4548,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "25000,10100,27000,11000"
st "dout"
blo "25000,10800"
tm "WireNameMgr"
)
)
on &232
)
*357 (Wire
uid 4629,0
shape (OrthoPolyLine
uid 4630,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,29000,107250,29000"
pts [
"107250,29000"
"48750,29000"
]
)
start &45
end &25
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4631,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4632,0
va (VaSet
font "courier,8,0"
)
xt "100250,28100,106250,29000"
st "audio_out_R"
blo "100250,28800"
tm "WireNameMgr"
)
)
on &244
)
*358 (Wire
uid 4635,0
shape (OrthoPolyLine
uid 4636,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48750,31000,107250,31000"
pts [
"107250,31000"
"48750,31000"
]
)
start &44
end &24
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4638,0
va (VaSet
font "courier,8,0"
)
xt "100250,30100,106250,31000"
st "audio_out_L"
blo "100250,30800"
tm "WireNameMgr"
)
)
on &245
)
*359 (Wire
uid 4641,0
shape (OrthoPolyLine
uid 4642,0
va (VaSet
vasetType 3
)
xt "48750,33000,107250,33000"
pts [
"107250,33000"
"48750,33000"
]
)
start &46
end &26
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4643,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4644,0
va (VaSet
font "courier,8,0"
)
xt "98250,32100,106250,33000"
st "audio_out_valid"
blo "98250,32800"
tm "WireNameMgr"
)
)
on &246
)
*360 (Wire
uid 4754,0
shape (OrthoPolyLine
uid 4755,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "67750,43000,70000,43000"
pts [
"67750,43000"
"70000,43000"
]
)
start &192
end &249
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4757,0
va (VaSet
font "courier,8,0"
)
xt "69750,42100,75750,43000"
st "Right_Audio"
blo "69750,42800"
tm "WireNameMgr"
)
)
on &272
)
*361 (Wire
uid 4760,0
shape (OrthoPolyLine
uid 4761,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "67750,45000,70000,45000"
pts [
"67750,45000"
"70000,45000"
]
)
start &191
end &257
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4762,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4763,0
va (VaSet
font "courier,8,0"
)
xt "69750,44100,75250,45000"
st "Left_Audio"
blo "69750,44800"
tm "WireNameMgr"
)
)
on &273
)
*362 (Wire
uid 4766,0
shape (OrthoPolyLine
uid 4767,0
va (VaSet
vasetType 3
)
xt "67750,47000,70000,47000"
pts [
"67750,47000"
"70000,47000"
]
)
start &190
end &265
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4769,0
va (VaSet
font "courier,8,0"
)
xt "69750,46100,72750,47000"
st "Enable"
blo "69750,46800"
tm "WireNameMgr"
)
)
on &274
)
*363 (Wire
uid 4776,0
shape (OrthoPolyLine
uid 4777,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75000,17000,82000,22000"
pts [
"75000,22000"
"75000,17000"
"82000,17000"
]
)
start &313
end &234
sat 32
eat 32
sty 1
sl "(15 DOWNTO 8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4778,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4779,0
va (VaSet
font "courier,8,0"
)
xt "73000,16100,80500,17000"
st "right_in(15:8)"
blo "73000,16800"
tm "WireNameMgr"
)
)
on &86
)
*364 (Wire
uid 4784,0
shape (OrthoPolyLine
uid 4785,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,12000,95000,17000"
pts [
"87000,17000"
"91000,17000"
"91000,12000"
"95000,12000"
]
)
start &236
end &247
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4786,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4787,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "89000,16100,95000,17000"
st "audio_debug"
blo "89000,16800"
tm "WireNameMgr"
)
)
on &275
)
*365 (Wire
uid 5068,0
shape (OrthoPolyLine
uid 5069,0
va (VaSet
vasetType 3
)
xt "139750,77000,141000,77000"
pts [
"139750,77000"
"141000,77000"
]
)
start &279
end &287
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5070,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5071,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "141750,76100,143250,77000"
st "SDA"
blo "141750,76800"
tm "WireNameMgr"
)
)
on &290
)
*366 (Wire
uid 5074,0
shape (OrthoPolyLine
uid 5075,0
va (VaSet
vasetType 3
)
xt "139750,79000,141000,79000"
pts [
"139750,79000"
"141000,79000"
]
)
start &278
end &286
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5076,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5077,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "141750,78100,143250,79000"
st "SCL"
blo "141750,78800"
tm "WireNameMgr"
)
)
on &291
)
*367 (Wire
uid 5080,0
shape (OrthoPolyLine
uid 5081,0
va (VaSet
vasetType 3
)
xt "139750,84000,142000,84000"
pts [
"139750,84000"
"142000,84000"
]
)
start &280
end &288
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5082,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5083,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "141750,83100,143750,84000"
st "HEX6"
blo "141750,83800"
tm "WireNameMgr"
)
)
on &292
)
*368 (Wire
uid 5086,0
shape (OrthoPolyLine
uid 5087,0
va (VaSet
vasetType 3
)
xt "139750,85000,142000,85000"
pts [
"139750,85000"
"142000,85000"
]
)
start &281
end &289
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5088,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5089,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "141750,84100,143750,85000"
st "HEX7"
blo "141750,84800"
tm "WireNameMgr"
)
)
on &293
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *369 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*370 (Text
uid 42,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*371 (MLText
uid 43,0
va (VaSet
font "courier,8,0"
)
xt "0,900,14500,3600"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*372 (Text
uid 45,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,30000,900"
st "Compiler Directives"
blo "20000,700"
)
*373 (Text
uid 46,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,900,31500,1800"
st "Pre-module directives:"
blo "20000,1600"
)
*374 (MLText
uid 47,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,1800,30100,3600"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*375 (Text
uid 48,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,3600,32000,4500"
st "Post-module directives:"
blo "20000,4300"
)
*376 (MLText
uid 49,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*377 (Text
uid 50,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,4500,31500,5400"
st "End-module directives:"
blo "20000,5200"
)
*378 (MLText
uid 51,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,5400,20000,5400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,41,1928,1170"
viewArea "51551,30787,176916,102947"
cachedDiagramExtent "0,-27600,577000,102000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 5097,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*379 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,3650,6250,4550"
st "<library>"
blo "1750,4350"
tm "BdLibraryNameMgr"
)
*380 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,4550,5250,5450"
st "<block>"
blo "1750,5250"
tm "BlkNameMgr"
)
*381 (Text
va (VaSet
font "courier,8,1"
)
xt "1750,5450,3250,6350"
st "U_0"
blo "1750,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "1750,13650,1750,13650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*382 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
)
*383 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "MWComponent"
blo "1000,5250"
)
*384 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*385 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,3650,4500,4550"
st "Library"
blo "1000,4350"
tm "BdLibraryNameMgr"
)
*386 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,4550,7000,5450"
st "SaComponent"
blo "1000,5250"
tm "CptNameMgr"
)
*387 (Text
va (VaSet
font "courier,8,1"
)
xt "1000,5450,2500,6350"
st "U_0"
blo "1000,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*388 (Text
va (VaSet
font "courier,8,1"
)
xt "500,3650,4000,4550"
st "Library"
blo "500,4350"
)
*389 (Text
va (VaSet
font "courier,8,1"
)
xt "500,4550,7500,5450"
st "VhdlComponent"
blo "500,5250"
)
*390 (Text
va (VaSet
font "courier,8,1"
)
xt "500,5450,2000,6350"
st "U_0"
blo "500,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6500,1650,-6500,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-750,0,8750,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*391 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,3650,3250,4550"
st "Library"
blo "-250,4350"
)
*392 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,4550,8250,5450"
st "VerilogComponent"
blo "-250,5250"
)
*393 (Text
va (VaSet
font "courier,8,1"
)
xt "-250,5450,1250,6350"
st "U_0"
blo "-250,6150"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-7250,1650,-7250,1650"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*394 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,4100,4750,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*395 (Text
va (VaSet
font "courier,8,1"
)
xt "3250,5000,3750,5900"
st "1"
blo "3250,5700"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,8,1"
)
xt "-250,-450,250,450"
st "G"
blo "-250,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2000,900"
st "sig0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,2500,900"
st "dbus0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,0"
)
xt "0,0,3500,900"
st "bundle0"
blo "0,700"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,8,0"
)
xt "0,900,1000,1800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,8,0"
)
)
second (MLText
va (VaSet
font "courier,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,14500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*396 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*397 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,-1000,9000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "300,250,800,1150"
st "1"
blo "300,950"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*398 (Text
va (VaSet
font "courier,8,1"
)
xt "12500,20000,22000,20900"
st "Frame Declarations"
blo "12500,20700"
)
*399 (MLText
va (VaSet
font "courier,8,0"
)
xt "12500,20900,12500,20900"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2000,1650"
st "Port"
blo "0,1450"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "courier,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "199000,-27600,205500,-26700"
st "Declarations"
blo "199000,-26900"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "199000,-26700,202000,-25800"
st "Ports:"
blo "199000,-26000"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "courier,8,1"
)
xt "199000,3900,203500,4800"
st "Pre User:"
blo "199000,4600"
)
preUserText (MLText
uid 5,0
va (VaSet
font "courier,8,0"
)
xt "201000,4800,300000,56100"
st "type exemplar_string_array is array (natural range <>, natural range <>) of character;
attribute pin_number : string;
attribute array_pin_number : exemplar_string_array;

-- VGA
attribute pin_number of fpga_clk : signal is \"Y2\";
attribute pin_number of fpga_reset_n: signal is \"M23\";
attribute pin_number of vga_clk: signal is \"A12\";
attribute pin_number of vga_sync: signal is \"C10\";
attribute pin_number of vga_blank_n: signal is \"F11\";
attribute pin_number of vga_hsync_n: signal is \"G13\";
attribute pin_number of vga_vsync_n: signal is \"C13\";
attribute array_pin_number of vga_r : signal is (\"H10\", \"H8 \", \"J12\", \"G10\", \"F12\", \"D10\", \"E11\", \"E12\");
attribute array_pin_number of vga_g : signal is (\"C9 \", \"F10\", \"B8 \", \"C8 \", \"H12\", \"F8 \", \"G11\", \"G8 \");
attribute array_pin_number of vga_b : signal is (\"D12\", \"D11\", \"C12\", \"A11\", \"B11\", \"C11\", \"A10\", \"B10\");

-- Switches
-- attribute array_pin_number of left_ear_volume_d : signal is (\"AB28\", \"AC28\", \"AC27\");
-- attribute array_pin_number of right_ear_volume_d : signal is (\"AD27\", \"AB27\", \"AC26\");
-- attribute array_pin_number of balance_d : signal is (\"AD26\", \"AB26\", \"AC25\");
-- attribute array_pin_number of master_volume_d : signal is (\"AB25\", \"AC24\", \"AB24\");
-- attribute array_pin_number of echo_intensity_d : signal is (\"AB23\", \"AA24\", \"AA23\");
-- attribute array_pin_number of echo_duration_d : signal is (\"AA22\", \"Y24 \", \"Y23 \");

-- SRAM
attribute array_pin_number of SRAM_ADDR : signal is (\"T8  \",\"AB8 \",\"AB9 \",\"AC11\",\"AB11\",\"AA4 \",\"AC3 \",\"AB4 \",\"AD3 \",\"AF2 \",\"T7  \",\"AF5 \",\"AC5 \",\"AB5 \", \"AE6 \",\"AB6 \", \"AC7 \", \"AE7 \",\"AD7 \",\"AB7 \");
attribute array_pin_number of SRAM_DQ : signal is (\"AG3 \",\"AF3 \",\"AE4 \",\"AE3 \",\"AE1 \",\"AE2 \",\"AD2 \",\"AD1 \",\"AF7 \",\"AH6 \",\"AG6 \",\"AF6 \",\"AH4 \",\"AG4 \",\"AF4 \",\"AH3 \");
attribute pin_number of SRAM_CE_N : signal is \"AF8\";
attribute pin_number of SRAM_UB_N : signal is \"AC4\";
attribute pin_number of SRAM_LB_N : signal is \"AD4\";
attribute pin_number of SRAM_OE_N : signal is \"AD5\";
attribute pin_number of SRAM_WE_N : signal is \"AE8\";

-- Audio Codec
attribute pin_number of AUD_ADCLRCK : signal is \"C2\";
attribute pin_number of AUD_ADCDAT: signal is \"D2\";
attribute pin_number of AUD_DACLRCK: signal is \"E3\";
attribute pin_number of AUD_DACDAT: signal is \"D1\";
attribute pin_number of AUD_XCK: signal is \"E1\";
attribute pin_number of AUD_BCLK: signal is \"F2\";
attribute pin_number of SCL: signal is \"B7\";
attribute pin_number of SDA: signal is \"A8\";

-- Keyboard
attribute pin_number of kb_clk : signal is \"G6\";
attribute pin_number of kb_data : signal is \"H5\";

-- Seven egment Display
attribute array_pin_number of hex6 : signal is (\"AC17\", \"AA15\", \"AB15\", \"AB17\", \"AA16\", \"AB16\", \"AA17\");
attribute array_pin_number of hex7 : signal is (\"AA14\", \"AG18\", \"AF17\", \"AH17\", \"AG17\", \"AE17\", \"AD17\");

attribute pin_number of reset_led : signal is \"E21\";
attribute pin_number of reduced_clock : signal is \"E22\";


attribute array_pin_number of scan_code : signal is (\"G19\", \"F19\", \"E19\", \"F21\", \"F18\", \"E18\", \"J19\", \"H19\");
attribute array_pin_number of audio_debug : signal is (\"J17\", \"G17\", \"J15\", \"H16\", \"J16\", \"H17\", \"F15\", \"G15\");"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "199000,56100,207500,57000"
st "Diagram Signals:"
blo "199000,56800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "199000,-27600,204500,-26700"
st "Post User:"
blo "199000,-26900"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "199000,-27600,199000,-27600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 162,0
usingSuid 1
emptyRow *400 (LEmptyRow
)
uid 54,0
optionalChildren [
*401 (RefLabelRowHdr
)
*402 (TitleRowHdr
)
*403 (FilterRowHdr
)
*404 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*405 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*406 (GroupColHdr
tm "GroupColHdrMgr"
)
*407 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*408 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*409 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*410 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*411 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*412 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*413 (LeafLogPort
port (LogicalPort
decl (Decl
n "fpga_clk"
t "STD_LOGIC"
o 5
suid 56,0
i "'0'"
)
)
uid 2056,0
)
*414 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "fpga_reset"
t "std_logic"
o 6
suid 59,0
)
)
uid 2058,0
)
*415 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "c0"
t "STD_LOGIC"
o 36
suid 61,0
)
)
uid 2078,0
)
*416 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "scan_code"
t "std_logic_vector"
b "(7 downto 0)"
o 44
suid 63,0
)
)
uid 2142,0
)
*417 (LeafLogPort
port (LogicalPort
decl (Decl
n "AUD_XCK"
t "std_logic"
o 4
suid 71,0
)
)
uid 2254,0
)
*418 (LeafLogPort
port (LogicalPort
decl (Decl
n "AUD_BCLK"
t "std_logic"
o 2
suid 72,0
)
)
uid 2256,0
)
*419 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "AUD_DACDAT"
t "std_logic"
o 10
suid 73,0
)
)
uid 2258,0
)
*420 (LeafLogPort
port (LogicalPort
decl (Decl
n "AUD_DACLRCK"
t "std_logic"
o 3
suid 74,0
)
)
uid 2260,0
)
*421 (LeafLogPort
port (LogicalPort
decl (Decl
n "AUD_ADCDAT"
t "std_logic"
o 1
suid 75,0
)
)
uid 2262,0
)
*422 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "AUD_ADCLRCK"
t "std_logic"
o 9
suid 76,0
)
)
uid 2264,0
)
*423 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_valid"
t "std_logic"
o 37
suid 77,0
)
)
uid 2367,0
)
*424 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "right_in"
t "std_logic_vector"
b "(15 downto 0)"
o 43
suid 78,0
)
)
uid 2369,0
)
*425 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "left_in"
t "std_logic_vector"
b "(15 downto 0)"
o 41
suid 79,0
)
)
uid 2371,0
)
*426 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_clk"
t "std_logic"
o 23
suid 83,0
)
)
uid 2475,0
)
*427 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_sync"
t "std_logic"
o 27
suid 84,0
)
)
uid 2477,0
)
*428 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_blank_n"
t "std_logic"
o 22
suid 85,0
)
)
uid 2479,0
)
*429 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_hsync_n"
t "std_logic"
o 25
suid 86,0
)
)
uid 2481,0
)
*430 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_vsync_n"
t "std_logic"
o 28
suid 87,0
)
)
uid 2483,0
)
*431 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_r"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 26
suid 88,0
)
)
uid 2485,0
)
*432 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_g"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 24
suid 89,0
)
)
uid 2487,0
)
*433 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "vga_b"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 21
suid 90,0
)
)
uid 2489,0
)
*434 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "kb_clk"
t "std_logic"
o 7
suid 95,0
)
)
uid 2585,0
)
*435 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "kb_data"
t "std_logic"
o 8
suid 96,0
)
)
uid 2587,0
)
*436 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_ADDR"
t "std_logic_vector"
b "(G_ADDR_WIDTH-1 DOWNTO 0)"
o 15
suid 97,0
)
)
uid 2695,0
)
*437 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_CE_N"
t "std_logic"
o 16
suid 98,0
)
)
uid 2697,0
)
*438 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_OE_N"
t "std_logic"
o 18
suid 99,0
)
)
uid 2699,0
)
*439 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_LB_N"
t "std_logic"
o 17
suid 100,0
)
)
uid 2701,0
)
*440 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "SRAM_DQ"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 29
suid 101,0
)
)
uid 2703,0
)
*441 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_UB_N"
t "std_logic"
o 19
suid 102,0
)
)
uid 2705,0
)
*442 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SRAM_WE_N"
t "std_logic"
o 20
suid 103,0
)
)
uid 2707,0
)
*443 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "master_volume_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 45
suid 116,0
)
)
uid 3422,0
)
*444 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "balance_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 46
suid 117,0
)
)
uid 3424,0
)
*445 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "right_ear_volume_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 47
suid 118,0
)
)
uid 3426,0
)
*446 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "left_ear_volume_d"
t "unsigned"
b "(7 DOWNTO 0)"
o 48
suid 119,0
)
)
uid 3428,0
)
*447 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "delay_samples"
t "std_logic_vector"
b "(18 DOWNTO 0)"
o 47
suid 121,0
)
)
uid 3790,0
)
*448 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "g_feedback_q16"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 49
suid 123,0
)
)
uid 3893,0
)
*449 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "u_delay_samples"
t "unsigned"
b "(18 DOWNTO 0)"
o 48
suid 125,0
)
)
uid 3899,0
)
*450 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "u_g_feedback_q16"
t "unsigned"
b "(15 DOWNTO 0)"
o 50
suid 126,0
)
)
uid 3903,0
)
*451 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "reset_led"
t "std_logic"
o 49
suid 138,0
)
)
uid 4425,0
)
*452 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "reduced_clock"
t "std_logic"
o 51
suid 142,0
)
)
uid 4495,0
)
*453 (LeafLogPort
port (LogicalPort
decl (Decl
n "fpga_reset_n"
t "std_logic"
o 51
suid 144,0
i "'0'"
)
)
uid 4517,0
)
*454 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout"
t "std_logic"
o 52
suid 145,0
i "'0'"
)
)
uid 4549,0
)
*455 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audio_out_R"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 47
suid 147,0
)
)
uid 4651,0
)
*456 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audio_out_L"
t "std_logic_vector"
b "(G_DATA_WIDTH-1 DOWNTO 0)"
o 48
suid 148,0
)
)
uid 4653,0
)
*457 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audio_out_valid"
t "std_logic"
o 49
suid 149,0
)
)
uid 4655,0
)
*458 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Right_Audio"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 51
suid 154,0
)
)
uid 4770,0
)
*459 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Left_Audio"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 52
suid 155,0
)
)
uid 4772,0
)
*460 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Enable"
t "std_logic"
o 53
suid 156,0
)
)
uid 4774,0
)
*461 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "audio_debug"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 53
suid 158,0
)
)
uid 4790,0
)
*462 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SDA"
t "std_logic"
o 50
suid 159,0
)
)
uid 5090,0
)
*463 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SCL"
t "std_logic"
o 51
suid 160,0
)
)
uid 5092,0
)
*464 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "HEX6"
t "std_logic_vector"
b "(0 to 6)"
o 52
suid 161,0
)
)
uid 5094,0
)
*465 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "HEX7"
t "std_logic_vector"
b "(0 to 6)"
o 53
suid 162,0
)
)
uid 5096,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*466 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *467 (MRCItem
litem &400
pos 53
dimension 20
)
uid 69,0
optionalChildren [
*468 (MRCItem
litem &401
pos 0
dimension 20
uid 70,0
)
*469 (MRCItem
litem &402
pos 1
dimension 23
uid 71,0
)
*470 (MRCItem
litem &403
pos 2
hidden 1
dimension 20
uid 72,0
)
*471 (MRCItem
litem &413
pos 0
dimension 20
uid 2057,0
)
*472 (MRCItem
litem &414
pos 1
dimension 20
uid 2059,0
)
*473 (MRCItem
litem &415
pos 25
dimension 20
uid 2079,0
)
*474 (MRCItem
litem &416
pos 26
dimension 20
uid 2143,0
)
*475 (MRCItem
litem &417
pos 2
dimension 20
uid 2255,0
)
*476 (MRCItem
litem &418
pos 3
dimension 20
uid 2257,0
)
*477 (MRCItem
litem &419
pos 4
dimension 20
uid 2259,0
)
*478 (MRCItem
litem &420
pos 5
dimension 20
uid 2261,0
)
*479 (MRCItem
litem &421
pos 6
dimension 20
uid 2263,0
)
*480 (MRCItem
litem &422
pos 7
dimension 20
uid 2265,0
)
*481 (MRCItem
litem &423
pos 27
dimension 20
uid 2368,0
)
*482 (MRCItem
litem &424
pos 28
dimension 20
uid 2370,0
)
*483 (MRCItem
litem &425
pos 29
dimension 20
uid 2372,0
)
*484 (MRCItem
litem &426
pos 8
dimension 20
uid 2476,0
)
*485 (MRCItem
litem &427
pos 9
dimension 20
uid 2478,0
)
*486 (MRCItem
litem &428
pos 10
dimension 20
uid 2480,0
)
*487 (MRCItem
litem &429
pos 11
dimension 20
uid 2482,0
)
*488 (MRCItem
litem &430
pos 12
dimension 20
uid 2484,0
)
*489 (MRCItem
litem &431
pos 13
dimension 20
uid 2486,0
)
*490 (MRCItem
litem &432
pos 14
dimension 20
uid 2488,0
)
*491 (MRCItem
litem &433
pos 15
dimension 20
uid 2490,0
)
*492 (MRCItem
litem &434
pos 16
dimension 20
uid 2586,0
)
*493 (MRCItem
litem &435
pos 17
dimension 20
uid 2588,0
)
*494 (MRCItem
litem &436
pos 18
dimension 20
uid 2696,0
)
*495 (MRCItem
litem &437
pos 19
dimension 20
uid 2698,0
)
*496 (MRCItem
litem &438
pos 20
dimension 20
uid 2700,0
)
*497 (MRCItem
litem &439
pos 21
dimension 20
uid 2702,0
)
*498 (MRCItem
litem &440
pos 22
dimension 20
uid 2704,0
)
*499 (MRCItem
litem &441
pos 23
dimension 20
uid 2706,0
)
*500 (MRCItem
litem &442
pos 24
dimension 20
uid 2708,0
)
*501 (MRCItem
litem &443
pos 30
dimension 20
uid 3423,0
)
*502 (MRCItem
litem &444
pos 31
dimension 20
uid 3425,0
)
*503 (MRCItem
litem &445
pos 32
dimension 20
uid 3427,0
)
*504 (MRCItem
litem &446
pos 33
dimension 20
uid 3429,0
)
*505 (MRCItem
litem &447
pos 34
dimension 20
uid 3791,0
)
*506 (MRCItem
litem &448
pos 35
dimension 20
uid 3894,0
)
*507 (MRCItem
litem &449
pos 36
dimension 20
uid 3900,0
)
*508 (MRCItem
litem &450
pos 37
dimension 20
uid 3904,0
)
*509 (MRCItem
litem &451
pos 38
dimension 20
uid 4426,0
)
*510 (MRCItem
litem &452
pos 39
dimension 20
uid 4496,0
)
*511 (MRCItem
litem &453
pos 40
dimension 20
uid 4518,0
)
*512 (MRCItem
litem &454
pos 41
dimension 20
uid 4550,0
)
*513 (MRCItem
litem &455
pos 42
dimension 20
uid 4652,0
)
*514 (MRCItem
litem &456
pos 43
dimension 20
uid 4654,0
)
*515 (MRCItem
litem &457
pos 44
dimension 20
uid 4656,0
)
*516 (MRCItem
litem &458
pos 45
dimension 20
uid 4771,0
)
*517 (MRCItem
litem &459
pos 46
dimension 20
uid 4773,0
)
*518 (MRCItem
litem &460
pos 47
dimension 20
uid 4775,0
)
*519 (MRCItem
litem &461
pos 48
dimension 20
uid 4791,0
)
*520 (MRCItem
litem &462
pos 49
dimension 20
uid 5091,0
)
*521 (MRCItem
litem &463
pos 50
dimension 20
uid 5093,0
)
*522 (MRCItem
litem &464
pos 51
dimension 20
uid 5095,0
)
*523 (MRCItem
litem &465
pos 52
dimension 20
uid 5097,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*524 (MRCItem
litem &404
pos 0
dimension 20
uid 74,0
)
*525 (MRCItem
litem &406
pos 1
dimension 50
uid 75,0
)
*526 (MRCItem
litem &407
pos 2
dimension 100
uid 76,0
)
*527 (MRCItem
litem &408
pos 3
dimension 50
uid 77,0
)
*528 (MRCItem
litem &409
pos 4
dimension 100
uid 78,0
)
*529 (MRCItem
litem &410
pos 5
dimension 100
uid 79,0
)
*530 (MRCItem
litem &411
pos 6
dimension 50
uid 80,0
)
*531 (MRCItem
litem &412
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *532 (LEmptyRow
)
uid 83,0
optionalChildren [
*533 (RefLabelRowHdr
)
*534 (TitleRowHdr
)
*535 (FilterRowHdr
)
*536 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*537 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*538 (GroupColHdr
tm "GroupColHdrMgr"
)
*539 (NameColHdr
tm "GenericNameColHdrMgr"
)
*540 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*541 (InitColHdr
tm "GenericValueColHdrMgr"
)
*542 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*543 (EolColHdr
tm "GenericEolColHdrMgr"
)
*544 (LogGeneric
generic (GiElement
name "G_ADDR_WIDTH"
type "natural"
value "20"
e "2^20 x 16 = 2 MB"
)
uid 3020,0
)
*545 (LogGeneric
generic (GiElement
name "G_DATA_WIDTH"
type "natural"
value "16"
e "Audio 16-bit"
)
uid 3264,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*546 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *547 (MRCItem
litem &532
pos 2
dimension 20
)
uid 97,0
optionalChildren [
*548 (MRCItem
litem &533
pos 0
dimension 20
uid 98,0
)
*549 (MRCItem
litem &534
pos 1
dimension 23
uid 99,0
)
*550 (MRCItem
litem &535
pos 2
hidden 1
dimension 20
uid 100,0
)
*551 (MRCItem
litem &544
pos 0
dimension 20
uid 3021,0
)
*552 (MRCItem
litem &545
pos 1
dimension 20
uid 3265,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*553 (MRCItem
litem &536
pos 0
dimension 20
uid 102,0
)
*554 (MRCItem
litem &538
pos 1
dimension 50
uid 103,0
)
*555 (MRCItem
litem &539
pos 2
dimension 100
uid 104,0
)
*556 (MRCItem
litem &540
pos 3
dimension 100
uid 105,0
)
*557 (MRCItem
litem &541
pos 4
dimension 50
uid 106,0
)
*558 (MRCItem
litem &542
pos 5
dimension 50
uid 107,0
)
*559 (MRCItem
litem &543
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
