--------------- Build Started: 06/18/2018 16:45:18 Project: Frequenzaehler, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\urdjt\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "E:\Praktikum adaptive Sensorelektronik\PSoC Creator\Versuch 5\555_Timer\Workspace01\Frequenzaehler.cydsn\Frequenzaehler.cyprj" -d CY8C5868AXI-LP035 -s "E:\Praktikum adaptive Sensorelektronik\PSoC Creator\Versuch 5\555_Timer\Workspace01\Frequenzaehler.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: Rx_1(0), Tx_1(0)
Analog Placement...
Log: apr.M0058: The analog placement iterative improvement is 55% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 06/18/2018 16:45:41 ---------------
