// Seed: 822116106
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  assign module_1.id_1 = 0;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  id_9 :
  assert property (@(-1'b0 or posedge 1'b0 or posedge id_7) 1);
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    input  uwire id_2,
    output logic id_3,
    input  uwire id_4,
    output tri0  id_5
);
  wire [-1 : 1] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire [-1 : 1] id_8;
  always if (1'b0 + -1) id_3 = -1;
  wire id_9;
  wire id_10;
endmodule
