{"sha": "003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MDAzYmI3ZjMwNmY2ZmQxYjE4NDQ0NzdjMGQ2OWZjMDlkY2YwYjhjYg==", "commit": {"author": {"name": "James Greenhalgh", "email": "james.greenhalgh@arm.com", "date": "2013-09-05T09:29:27Z"}, "committer": {"name": "James Greenhalgh", "email": "jgreenhalgh@gcc.gnu.org", "date": "2013-09-05T09:29:27Z"}, "message": "[AArch64, AArch32][Insn classification refactoring 6/N] Remove \"neon_type\" attribute\n\ngcc/\n\t* config/aarch64/aarch64.md: Rename r_2_f and f_2_r where appropriate.\n\t* config/arm/arm.md (attribute \"neon_type\"): Delete.  Move attribute\n\tvalues to config/arm/types.md.  Update patterns where appropriate.\n\t* config/arm/types.md (type): Add Neon types.\n\t* config/arm/neon.md: Remove \"neon_type\" attribute,\n\tuse \"type\" attribute everywhere appropriate.\n\t* doc/md.texi: Change references to neon_type to refer to type.\n\t* config/arm/vfp.md: Update patterns for attribute changes.\n\t* config/arm/arm.c (cortexa7_older_only): Update for attribute change.\n\t* config/arm/arm1020e.md: Update for attribute change.\n\t* config/arm/cortex-a15-neon.md: Update for attribute change.\n\t* config/arm/cortex-a15.md: Update for attribute change.\n\t* config/arm/cortex-a5.md: Update for attribute change.\n\t* config/arm/cortex-a53.md: Update for attribute change.\n\t* config/arm/cortex-a7.md: Update for attribute change.\n\t* config/arm/cortex-a8-neon.md: Update for attribute change.\n\t* config/arm/cortex-a8.md: Update for attribute change.\n\t* config/arm/cortex-a9-neon.md: Update for attribute change.\n\t* config/arm/cortex-a9.md: Update for attribute change.\n\t* config/arm/cortex-m4-fpu.md: Update for attribute change.\n\t* config/arm/cortex-r4f.md: Update for attribute change.\n\t* config/arm/iterators.md: Update comment referring to neon_type.\n\t* config/arm/iwmmxt.md: Update for attribute change.\n\t* config/arm/marvell-pj4.md: Update for attribute change.\n\t* config/arm/neon-schedgen.ml (emit_insn_reservations): Update for\n\tattribute change.\n\t* config/arm/vfp11.md: Update for attribute change.\n\n\nCo-Authored-By: Sofiane Naci <sofiane.naci@arm.com>\n\nFrom-SVN: r202272", "tree": {"sha": "b20c5875fd522deeb6025893e67a54d42f16ad95", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/b20c5875fd522deeb6025893e67a54d42f16ad95"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "html_url": "https://github.com/Rust-GCC/gccrs/commit/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/comments", "author": {"login": "jgreenhalgh-arm", "id": 6104025, "node_id": "MDQ6VXNlcjYxMDQwMjU=", "avatar_url": "https://avatars.githubusercontent.com/u/6104025?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jgreenhalgh-arm", "html_url": "https://github.com/jgreenhalgh-arm", "followers_url": "https://api.github.com/users/jgreenhalgh-arm/followers", "following_url": "https://api.github.com/users/jgreenhalgh-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jgreenhalgh-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jgreenhalgh-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jgreenhalgh-arm/subscriptions", "organizations_url": "https://api.github.com/users/jgreenhalgh-arm/orgs", "repos_url": "https://api.github.com/users/jgreenhalgh-arm/repos", "events_url": "https://api.github.com/users/jgreenhalgh-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jgreenhalgh-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "fbe0dc787b6e7ebe615879fc1e93f97d481d2765", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fbe0dc787b6e7ebe615879fc1e93f97d481d2765", "html_url": "https://github.com/Rust-GCC/gccrs/commit/fbe0dc787b6e7ebe615879fc1e93f97d481d2765"}], "stats": {"total": 1942, "additions": 1221, "deletions": 721}, "files": [{"sha": "43e777049feb5b6b37374c9db3027c79a9add535", "filename": "gcc/ChangeLog", "status": "modified", "additions": 511, "deletions": 0, "changes": 511, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -1,3 +1,514 @@\n+2013-09-05  James Greenhalgh  <james.greenhalgh@arm.com>\n+\t    Sofiane Naci <sofiane.naci@arm.com>\n+\n+\t* config/aarch64/aarch64.md\n+\t(*movti_aarch64): Rename r_2_f and f_2_r.\n+\t(*movsf_aarch64): Likewise.\n+\t(*movdf_aarch64): Likewise.\n+\t(*movtf_aarch64): Likewise.\n+\t(aarch64_movdi_<mode>low): Likewise.\n+\t(aarch64_movdi_<mode>high): Likewise.\n+\t(aarch64_mov<mode>high_di): Likewise.\n+\t(aarch64_mov<mode>low_di): Likewise.\n+\t(aarch64_movtilow_tilow): Likewise.\n+\t* config/arm/arm.md (attribute \"neon_type\"): Delete.  Move attribute\n+\tvalues to config/arm/types.md\n+\t(attribute \"conds\"): Update for attribute change.\n+\t(anddi3_insn): Likewise.\n+\t(iordi3_insn): Likewise.\n+\t(xordi3_insn): Likewise.\n+\t(one_cmpldi2): Likewise.\n+\t* config/arm/types.md (type): Add Neon types.\n+\t* config/arm/neon.md (neon_mov<mode>): Remove \"neon_type\" attribute,\n+\tuse \"type\" attribute.\n+\t(movmisalign<mode>_neon_store): Likewise.\n+\t(movmisalign<mode>_neon_load): Likewise.\n+\t(vec_set<mode>_internal): Likewise.\n+\t(vec_setv2di_internal): Likewise.\n+\t(vec_extract<mode>): Likewise.\n+\t(vec_extractv2di): Likewise.\n+\t(add<mode>3_neon): Likewise.\n+\t(adddi3_neon): Likewise.\n+\t(sub<mode>3_neon): Likewise.\n+\t(subdi3_neon): Likewise.\n+\t(mul<mode>3_neon): Likewise.\n+\t(mul<mode>3add<mode>_neon): Likewise.\n+\t(mul<mode>3neg<mode>add<mode>_neon): Likewise.\n+\t(fma<VCVTF:mode>4)): Likewise.\n+\t(fma<VCVTF:mode>4_intrinsic): Likewise.\n+\t(fmsub<VCVTF:mode>4)): Likewise.\n+\t(fmsub<VCVTF:mode>4_intrinsic): Likewise.\n+\t(neon_vrint<NEON_VRINT:nvrint_variant><VCVTF:mode>): Likewise.\n+\t(ior<mode>3): Likewise.\n+\t(and<mode>3): Likewise.\n+\t(anddi3_neon): Likewise.\n+\t(orn<mode>3_neon): Likewise.\n+\t(orndi3_neon): Likewise.\n+\t(bic<mode>3_neon): Likewise.\n+\t(bicdi3_neon): Likewise.\n+\t(xor<mode>3): Likewise.\n+\t(one_cmpl<mode>2): Likewise.\n+\t(abs<mode>2): Likewise.\n+\t(neg<mode>2): Likewise.\n+\t(umin<mode>3_neon): Likewise.\n+\t(umax<mode>3_neon): Likewise.\n+\t(smin<mode>3_neon): Likewise.\n+\t(smax<mode>3_neon): Likewise.\n+\t(vashl<mode>3): Likewise.\n+\t(vashr<mode>3_imm): Likewise.\n+\t(vlshr<mode>3_imm): Likewise.\n+\t(ashl<mode>3_signed): Likewise.\n+\t(ashl<mode>3_unsigned): Likewise.\n+\t(neon_load_count): Likewise.\n+\t(ashldi3_neon_noclobber): Likewise.\n+\t(signed_shift_di3_neon): Likewise.\n+\t(unsigned_shift_di3_neon): Likewise.\n+\t(ashrdi3_neon_imm_noclobber): Likewise.\n+\t(lshrdi3_neon_imm_noclobber): Likewise.\n+\t(widen_ssum<mode>3): Likewise.\n+\t(widen_usum<mode>3): Likewise.\n+\t(quad_halves_<code>v4si): Likewise.\n+\t(quad_halves_<code>v4sf): Likewise.\n+\t(quad_halves_<code>v8hi): Likewise.\n+\t(quad_halves_<code>v16qi): Likewise.\n+\t(reduc_splus_v2di): Likewise.\n+\t(neon_vpadd_internal<mode>): Likewise.\n+\t(neon_vpsmin<mode>): Likewise.\n+\t(neon_vpsmax<mode>): Likewise.\n+\t(neon_vpumin<mode>): Likewise.\n+\t(neon_vpumax<mode>): Likewise.\n+\t(ss_add<mode>_neon): Likewise.\n+\t(us_add<mode>_neon): Likewise.\n+\t(ss_sub<mode>_neon): Likewise.\n+\t(us_sub<mode>_neon): Likewise.\n+\t(neon_vadd<mode>_unspec): Likewise.\n+\t(neon_vaddl<mode>): Likewise.\n+\t(neon_vaddw<mode>): Likewise.\n+\t(neon_vhadd<mode>): Likewise.\n+\t(neon_vqadd<mode>): Likewise.\n+\t(neon_vaddhn<mode>): Likewise.\n+\t(neon_vmul<mode>): Likewise.\n+\t(neon_vmla<mode>): Likewise.\n+\t(neon_vmlal<mode>): Likewise.\n+\t(neon_vmls<mode>): Likewise.\n+\t(neon_vmlsl<mode>): Likewise.\n+\t(neon_vqdmulh<mode>): Likewise.\n+\t(neon_vqdmlal<mode>): Likewise.\n+\t(neon_vqdmlsl<mode>): Likewise.\n+\t(neon_vmull<mode>): Likewise.\n+\t(neon_vqdmull<mode>): Likewise.\n+\t(neon_vsub<mode>_unspec): Likewise.\n+\t(neon_vsubl<mode>): Likewise.\n+\t(neon_vsubw<mode>): Likewise.\n+\t(neon_vqsub<mode>): Likewise.\n+\t(neon_vhsub<mode>): Likewise.\n+\t(neon_vsubhn<mode>): Likewise.\n+\t(neon_vceq<mode>): Likewise.\n+\t(neon_vcge<mode>): Likewise.\n+\t(neon_vcgeu<mode>): Likewise.\n+\t(neon_vcgt<mode>): Likewise.\n+\t(neon_vcgtu<mode>): Likewise.\n+\t(neon_vcle<mode>): Likewise.\n+\t(neon_vclt<mode>): Likewise.\n+\t(neon_vcage<mode>): Likewise.\n+\t(neon_vcagt<mode>): Likewise.\n+\t(neon_vtst<mode>): Likewise.\n+\t(neon_vabd<mode>): Likewise.\n+\t(neon_vabdl<mode>): Likewise.\n+\t(neon_vaba<mode>): Likewise.\n+\t(neon_vabal<mode>): Likewise.\n+\t(neon_vmax<mode>): Likewise.\n+\t(neon_vmin<mode>): Likewise.\n+\t(neon_vpaddl<mode>): Likewise.\n+\t(neon_vpadal<mode>): Likewise.\n+\t(neon_vpmax<mode>): Likewise.\n+\t(neon_vpmin<mode>): Likewise.\n+\t(neon_vrecps<mode>): Likewise.\n+\t(neon_vrsqrts<mode>): Likewise.\n+\t(neon_vqabs<mode>): Likewise.\n+\t(neon_vqneg<mode>): Likewise.\n+\t(neon_vcls<mode>): Likewise.\n+\t(clz<mode>2): Likewise.\n+\t(popcount<mode>2): Likewise.\n+\t(neon_vrecpe): Likewise.\n+\t(neon_vrsqrte): Likewise.\n+\t(neon_vget_lane<mode>_sext_internal): Likewise.\n+\t(neon_vget_lane<mode>_zext_internal): Likewise.\n+\t(neon_vdup_n<mode>): Likewise.\n+\t(neon_vdup_nv2di): Likewise.\n+\t(neon_vdpu_lane<mode>_internal): Likewise.\n+\t(neon_vswp<mode>): Likewise.\n+\t(float<mode><V_cvtto>2): Likewise.\n+\t(floatuns<mode><V_cvtto>2): Likewise.\n+\t(fix_trunc<mode><V_cvtto>)2): Likewise\n+\t(fixuns_trunc<mode><V_cvtto)2): Likewise.\n+\t(neon_vcvt<mode>): Likewise.\n+\t(neon_vcvtv4sfv4hf): Likewise.\n+\t(neon_vcvtv4hfv4sf): Likewise.\n+\t(neon_vcvt_n<mode>): Likewise.\n+\t(neon_vmovn<mode>): Likewise.\n+\t(neon_vqmovn<mode>): Likewise.\n+\t(neon_vqmovun<mode>): Likewise.\n+\t(neon_vmovl<mode>): Likewise.\n+\t(neon_vmul_lane<mode>): Likewise.\n+\t(neon_vmull_lane<mode>): Likewise.\n+\t(neon_vqdmull_lane<mode>): Likewise.\n+\t(neon_vqdmulh_lane<mode>): Likewise.\n+\t(neon_vmla_lane<mode>): Likewise.\n+\t(neon_vmlal_lane<mode>): Likewise.\n+\t(neon_vqdmlal_lane<mode>): Likewise.\n+\t(neon_vmls_lane<mode>): Likewise.\n+\t(neon_vmlsl_lane<mode>): Likewise.\n+\t(neon_vqdmlsl_lane<mode>): Likewise.\n+\t(neon_vext<mode>): Likewise.\n+\t(neon_vrev64<mode>): Likewise.\n+\t(neon_vrev32<mode>): Likewise.\n+\t(neon_vrev16<mode>): Likewise.\n+\t(neon_vbsl<mode>_internal): Likewise.\n+\t(neon_vshl<mode>): Likewise.\n+\t(neon_vqshl<mode>): Likewise.\n+\t(neon_vshr_n<mode>): Likewise.\n+\t(neon_vshrn_n<mode>): Likewise.\n+\t(neon_vqshrn_n<mode>): Likewise.\n+\t(neon_vqshrun_n<mode>): Likewise.\n+\t(neon_vshl_n<mode>): Likewise.\n+\t(neon_vqshl_n<mode>): Likewise.\n+\t(neon_vqshlu_n<mode>): Likewise.\n+\t(neon_vshll_n<mode>): Likewise.\n+\t(neon_vsra_n<mode>): Likewise.\n+\t(neon_vsri_n<mode>): Likewise.\n+\t(neon_vsli_n<mode>): Likewise.\n+\t(neon_vtbl1v8qi): Likewise.\n+\t(neon_vtbl2v8qi): Likewise.\n+\t(neon_vtbl3v8qi): Likewise.\n+\t(neon_vtbl4v8qi): Likewise.\n+\t(neon_vtbx1v8qi): Likewise.\n+\t(neon_vtbx2v8qi): Likewise.\n+\t(neon_vtbx3v8qi): Likewise.\n+\t(neon_vtbx4v8qi): Likewise.\n+\t(neon_vtrn<mode>_internal): Likewise.\n+\t(neon_vzip<mode>_internal): Likewise.\n+\t(neon_vuzp<mode>_internal): Likewise.\n+\t(neon_vld1<mode>): Likewise.\n+\t(neon_vld1_lane<mode>): Likewise.\n+\t(neon_vld1_dup<mode>): Likewise.\n+\t(neon_vld1_dupv2di): Likewise.\n+\t(neon_vst1<mode>): Likewise.\n+\t(neon_vst1_lane<mode>): Likewise.\n+\t(neon_vld2<mode>): Likewise.\n+\t(neon_vld2_lane<mode>): Likewise.\n+\t(neon_vld2_dup<mode>): Likewise.\n+\t(neon_vst2<mode>): Likewise.\n+\t(neon_vst2_lane<mode>): Likewise.\n+\t(neon_vld3<mode>): Likewise.\n+\t(neon_vld3qa<mode>): Likewise.\n+\t(neon_vld3qb<mode>): Likewise.\n+\t(neon_vld3_lane<mode>): Likewise.\n+\t(neon_vld3_dup<mode>): Likewise.\n+\t(neon_vst3<mode>): Likewise.\n+\t(neon_vst3qa<mode>): Likewise.\n+\t(neon_vst3qb<mode>): Likewise.\n+\t(neon_vst3_lane<mode>): Likewise.\n+\t(neon_vld4<mode>): Likewise.\n+\t(neon_vld4qa<mode>): Likewise.\n+\t(neon_vld4qb<mode>): Likewise.\n+\t(neon_vld4_lane<mode>): Likewise.\n+\t(neon_vld4_dup<mode>): Likewise.\n+\t(neon_vst4<mode>): Likewise.\n+\t(neon_vst4qa<mode>): Likewise.\n+\t(neon_vst4qb<mode>): Likewise.\n+\t(neon_vst4_lane<mode>): Likewise.\n+\t(neon_vec_unpack<US>_lo_<mode>): Likewise.\n+\t(neon_vec_unpack<US>_hi_<mode>): Likewise.\n+\t(neon_vec_<US>mult_lo_<mode>): Likewise.\n+\t(neon_vec_<US>mult_hi_<mode>): Likewise.\n+\t(neon_vec_<US>shiftl_<mode>): Likewise.\n+\t(neon_unpack<US>_<mode>): Likewise.\n+\t(neon_vec_<US>mult_<mode>): Likewise.\n+\t(vec_pack_trunc_<mode>): Likewise.\n+\t(neon_vec_pack_trunk_<mode>): Likewise.\n+\t(neon_vabd<mode>_2): Likewise.\n+\t(neon_vabd<mode>_3): Likewise.\n+\t* config/arm/vfp.md (arm_movsi_vfp): Update for attribute changes.\n+\t(thumb2_movsi_vfp): Likewise.\n+\t(movdi_vfp): Likewise.\n+\t(movdi_vfp_cortexa8): Likewise.\n+\t(movhf_vfp_neon): Likewise.\n+\t(movhf_vfp): Likewiwse.\n+\t(movsf_vfp): Likewiwse.\n+\t(thumb2_movsf_vfp): Likewiwse.\n+\t(movdf_vfp): Likewise.\n+\t(thumb2_movdf_vfp): Likewise.\n+\t(movsfcc_vfp): Likewise.\n+\t(thumb2_movsfcc_vfp): Likewise.\n+\t(movdfcc_vfp): Likewise.\n+\t(thumb2_movdfcc_vfp): Likewise.\n+\t* config/arm/arm.c (cortexa7_older_only): Update for attribute change.\n+\t* config/arm/arm1020e.md (v10_c2v): Update for attribute change.\n+\t(v10_v2c): Likewise.\n+\t* config/arm/cortex-a15-neon.md (cortex_a15_neon_int_1): Update for\n+\tattribute change.\n+\t(cortex_a15_neon_int_2): Likewise.\n+\t(cortex_a15_neon_int_3): Likewise.\n+\t(cortex_a15_neon_int_4): Likewise.\n+\t(cortex_a15_neon_int_5): Likewise.\n+\t(cortex_a15_neon_vqneg_vqabs): Likewise.\n+\t(cortex_a15_neon_vmov): Likewise.\n+\t(cortex_a15_neon_vaba): Likewise.\n+\t(cortex_a15_neon_vaba_qqq): Likewise.\n+\t(cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long): Likewise.\n+\t(cortex_a15_neon_mul_qqq_8_16_32_ddd_32): Likewise.\n+\t(cortex_a15_neon_mul_qdd_64_32_long_qqd_16_ddd_32_\\\n+\tscalar_64_32_long_scalar): Likewise.\n+\t(cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long): Likewise.\n+\t(cortex_a15_neon_mla_qqq_8_16): Likewise.\n+\t(cortex_a15_neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_\\\n+\tlotype_qdd_64_32_long): Likewise.\n+\t(cortex_a15_neon_mla_qqq_32_qqd_32_scalar): Likewise.\n+\t(cortex_a15_neon_mul_ddd_16_scalar_32_16_long_scalar): Likewise.\n+\t(cortex_a15_neon_mul_qqd_32_scalar): Likewise.\n+\t(cortex_a15_neon_mla_ddd_16_scalar_qdd_32_16_long_scalar): Likewise.\n+\t(cortex_a15_neon_shift_1): Likewise.\n+\t(cortex_a15_neon_shift_2): Likewise.\n+\t(cortex_a15_neon_shift_3): Likewise.\n+\t(cortex_a15_neon_vshl_ddd): Likewise.\n+\t(cortex_a15_neon_vqshl_vrshl_vqrshl_qqq): Likewise.\n+\t(cortex_a15_neon_vsra_vrsra): Likewise.\n+\t(cortex_a15_neon_fp_vadd_ddd_vabs_dd): Likewise.\n+\t(cortex_a15_neon_fp_vadd_qqq_vabs_qq): Likewise.\n+\t(cortex_a15_neon_fp_vmul_ddd): Likewise.\n+\t(cortex_a15_neon_fp_vmul_qqd): Likewise.\n+\t(cortex_a15_neon_fp_vmla_ddd): Likewise.\n+\t(cortex_a15_neon_fp_vmla_qqq): Likewise.\n+\t(cortex_a15_neon_fp_vmla_ddd_scalar): Likewise.\n+\t(cortex_a15_neon_fp_vmla_qqq_scalar): Likewise.\n+\t(cortex_a15_neon_fp_vrecps_vrsqrts_ddd): Likewise.\n+\t(cortex_a15_neon_fp_vrecps_vrsqrts_qqq): Likewise.\n+\t(cortex_a15_neon_bp_simple): Likewise.\n+\t(cortex_a15_neon_bp_2cycle): Likewise.\n+\t(cortex_a15_neon_bp_3cycle): Likewise.\n+\t(cortex_a15_neon_vld1_1_2_regs): Likewise.\n+\t(cortex_a15_neon_vld1_3_4_regs): Likewise.\n+\t(cortex_a15_neon_vld2_2_regs_vld1_vld2_all_lanes): Likewise.\n+\t(cortex_a15_neon_vld2_4_regs): Likewise.\n+\t(cortex_a15_neon_vld3_vld4): Likewise.\n+\t(cortex_a15_neon_vst1_1_2_regs_vst2_2_regs): Likewise.\n+\t(cortex_a15_neon_vst1_3_4_regs): Likewise.\n+\t(cortex_a15_neon_vst2_4_regs_vst3_vst4): Likewise.\n+\t(cortex_a15_neon_vst3_vst4): Likewise.\n+\t(cortex_a15_neon_vld1_vld2_lane): Likewise.\n+\t(cortex_a15_neon_vld3_vld4_lane\" 10\n+\t(cortex_a15_neon_vst1_vst2_lane): Likewise.\n+\t(cortex_a15_neon_vst3_vst4_lane): Likewise.\n+\t(cortex_a15_neon_vld3_vld4_all_lanes): Likewise.\n+\t(cortex_a15_neon_ldm_2): Likewise.0\n+\t(cortex_a15_neon_stm_2): Likewise.\n+\t(cortex_a15_neon_mcr): Likewise.\n+\t(cortex_a15_neon_mcr_2_mcrr): Likewise.\n+\t(cortex_a15_neon_mrc): Likewise.\n+\t(cortex_a15_neon_mrrc): Likewise.\n+\t* config/arm/cortex-a15.md (cortex_a15_alu): Update for attribute\n+\tchange.\n+\t(cortex_a15_alu_shift): Likewise.\n+\t(cortex_a15_alu_shift_reg): Likewise.\n+\t(cortex_a15_mult32): Likewise.\n+\t(cortex_a15_mult64): Likewise.\n+\t(cortex_a15_block): Likewise.\n+\t(cortex_a15_branch): Likewise.\n+\t(cortex_a15_load1): Likewise.\n+\t(cortex_a15_load3): Likewise.\n+\t(cortex_a15_store1): Likewise.\n+\t(cortex_a15_store3): Likewise.\n+\t(cortex_a15_call): Likewise.\n+\t* config/arm/cortex-a5.md (cortex_a5_r2f): Update for attribute\n+\tchange.\n+\t(cortex_a5_f2r): Likewise.\n+\t* config/arm/cortex-a53.md (cortex_a53_r2f): Update for attribute\n+\tchange.\n+\t(cortex_a53_f2r): Likewise.\n+\t* config/arm/cortex-a7.md\n+\t(cortex_a7_branch): Update for attribute change.\n+\t(cortex_a7_call): Likewise.\n+\t(cortex_a7_alu_imm): Likewise.\n+\t(cortex_a7_alu_reg): Likewise.\n+\t(cortex_a7_alu_shift): Likewise.\n+\t(cortex_a7_mul): Likewise.\n+\t(cortex_a7_load1): Likewise.\n+\t(cortex_a7_store1): Likewise.\n+\t(cortex_a7_load2): Likewise.\n+\t(cortex_a7_store2): Likewise.\n+\t(cortex_a7_load3): Likewise.\n+\t(cortex_a7_store3): Likewise.\n+\t(cortex_a7_load4): Likewise.\n+\t(cortex_a7_store4): Likewise.\n+\t(cortex_a7_fpalu): Likewise.\n+\t(cortex_a7_fconst): Likewise.\n+\t(cortex_a7_fpmuls): Likewise.\n+\t(cortex_a7_neon_mul): Likewise.\n+\t(cortex_a7_fpmacs): Likewise.\n+\t(cortex_a7_neon_mla: Likewise.\n+\t(cortex_a7_fpmuld: Likewise.\n+\t(cortex_a7_fpmacd: Likewise.\n+\t(cortex_a7_fpfmad: Likewise.\n+\t(cortex_a7_fdivs: Likewise.\n+\t(cortex_a7_fdivd: Likewise.\n+\t(cortex_a7_r2f: Likewise.\n+\t(cortex_a7_f2r: Likewise.\n+\t(cortex_a7_f_flags: Likewise.\n+\t(cortex_a7_f_loads: Likewise.\n+\t(cortex_a7_f_loadd: Likewise.\n+\t(cortex_a7_f_stores: Likewise.\n+\t(cortex_a7_f_stored: Likewise.\n+\t(cortex_a7_neon): Likewise.\n+\t* config/arm/cortex-a8-neon.md\n+\t(cortex_a8_neon_mrc): Update for attribute change.\n+\t(cortex_a8_neon_mrrc): Likewise.\n+\t(cortex_a8_neon_int_1): Likewise.\n+\t(cortex_a8_neon_int_2): Likewise.\n+\t(cortex_a8_neon_int_3): Likewise.\n+\t(cortex_a8_neon_int_4): Likewise.\n+\t(cortex_a8_neon_int_5): Likewise.\n+\t(cortex_a8_neon_vqneg_vqabs): Likewise.\n+\t(cortex_a8_neon_vmov): Likewise.\n+\t(cortex_a8_neon_vaba): Likewise.\n+\t(cortex_a8_neon_vaba_qqq): Likewise.\n+\t(cortex_a8_neon_vsma): Likewise.\n+\t(cortex_a8_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long): Likewise.\n+\t(cortex_a8_neon_mul_qqq_8_16_32_ddd_32): Likewise.\n+\t(cortex_a8_neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar):\n+\tLikewise.\n+\t(cortex_a8_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long): Likewise.\n+\t(cortex_a8_neon_mla_qqq_8_16): Likewise.\n+\t(cortex_a8_neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_\\\n+\tlong_scalar_qdd_64_32_long): Likewise.\n+\t(cortex_a8_neon_mla_qqq_32_qqd_32_scalar): Likewise.\n+\t(cortex_a8_neon_mul_ddd_16_scalar_32_16_long_scalar): Likewise.\n+\t(cortex_a8_neon_mul_qqd_32_scalar): Likewise.\n+\t(cortex_a8_neon_mla_ddd_16_scalar_qdd_32_16_long_scalar): Likewise.\n+\t(cortex_a8_neon_shift_1): Likewise.\n+\t(cortex_a8_neon_shift_2): Likewise.\n+\t(cortex_a8_neon_shift_3): Likewise.\n+\t(cortex_a8_neon_vshl_ddd): Likewise.\n+\t(cortex_a8_neon_vqshl_vrshl_vqrshl_qqq): Likewise.\n+\t(cortex_a8_neon_vsra_vrsra): Likewise.\n+\t(cortex_a8_neon_fp_vadd_ddd_vabs_dd): Likewise.\n+\t(cortex_a8_neon_fp_vadd_qqq_vabs_qq): Likewise.\n+\t(cortex_a8_neon_fp_vsum): Likewise.\n+\t(cortex_a8_neon_fp_vmul_ddd): Likewise.\n+\t(cortex_a8_neon_fp_vmul_qqd): Likewise.\n+\t(cortex_a8_neon_fp_vmla_ddd): Likewise.\n+\t(cortex_a8_neon_fp_vmla_qqq): Likewise.\n+\t(cortex_a8_neon_fp_vmla_ddd_scalar): Likewise.\n+\t(cortex_a8_neon_fp_vmla_qqq_scalar): Likewise.\n+\t(cortex_a8_neon_fp_vrecps_vrsqrts_ddd): Likewise.\n+\t(cortex_a8_neon_fp_vrecps_vrsqrts_qqq): Likewise.\n+\t(cortex_a8_neon_bp_simple): Likewise.\n+\t(cortex_a8_neon_bp_2cycle): Likewise.\n+\t(cortex_a8_neon_bp_3cycle): Likewise.\n+\t(cortex_a8_neon_ldr): Likewise.\n+\t(cortex_a8_neon_str): Likewise.\n+\t(cortex_a8_neon_vld1_1_2_regs): Likewise.\n+\t(cortex_a8_neon_vld1_3_4_regs): Likewise.\n+\t(cortex_a8_neon_vld2_2_regs_vld1_vld2_all_lanes): Likewise.\n+\t(cortex_a8_neon_vld2_4_regs): Likewise.\n+\t(cortex_a8_neon_vld3_vld4): Likewise.\n+\t(cortex_a8_neon_vst1_1_2_regs_vst2_2_regs): Likewise.\n+\t(cortex_a8_neon_vst1_3_4_regs): Likewise.\n+\t(cortex_a8_neon_vst2_4_regs_vst3_vst4): Likewise.\n+\t(cortex_a8_neon_vst3_vst4): Likewise.\n+\t(cortex_a8_neon_vld1_vld2_lane): Likewise.\n+\t(cortex_a8_neon_vld3_vld4_lane): Likewise.\n+\t(cortex_a8_neon_vst1_vst2_lane): Likewise.\n+\t(cortex_a8_neon_vst3_vst4_lane): Likewise.\n+\t(cortex_a8_neon_vld3_vld4_all_lanes): Likewise.\n+\t(cortex_a8_neon_mcr): Likewise.\n+\t(cortex_a8_neon_mcr_2_mcrr): Likewise.\n+\t* config/arm/cortex-a8.md (cortex_a8_alu): Update for attribute\n+\tchange.\n+\t* config/arm/cortex-a9-neon.md (ca9_neon_mrc): Update for attribute\n+\tchange.\n+\t(ca9_neon_mrrc): Likewise.\n+\t(cortex_a9_neon_int_1): Likewise.\n+\t(cortex_a9_neon_int_2): Likewise.\n+\t(cortex_a9_neon_int_3): Likewise.\n+\t(cortex_a9_neon_int_4): Likewise.\n+\t(cortex_a9_neon_int_5): Likewise.\n+\t(cortex_a9_neon_vqneg_vqabs): Likewise.\n+\t(cortex_a9_neon_vmov): Likewise.\n+\t(cortex_a9_neon_vaba): Likewise.\n+\t(cortex_a9_neon_vaba_qqq): Likewise.\n+\t(cortex_a9_neon_vsma): Likewise.\n+\t(cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long): Likewise.\n+\t(cortex_a9_neon_mul_qqq_8_16_32_ddd_32): Likewise.\n+\t(cortex_a9_neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar):\n+\tLikewise.\n+\t(cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long): Likewise.\n+\t(cortex_a9_neon_mla_qqq_8_16): Likewise.\n+\t(cortex_a9_neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_\\\n+\tlong_scalar_qdd_64_32_long): Likewise.\n+\t(cortex_a9_neon_mla_qqq_32_qqd_32_scalar): Likewise.\n+\t(cortex_a9_neon_mul_ddd_16_scalar_32_16_long_scalar): Likewise.\n+\t(cortex_a9_neon_mul_qqd_32_scalar): Likewise.\n+\t(cortex_a9_neon_mla_ddd_16_scalar_qdd_32_16_long_scalar): Likewise.\n+\t(cortex_a9_neon_shift_1): Likewise.\n+\t(cortex_a9_neon_shift_2): Likewise.\n+\t(cortex_a9_neon_shift_3): Likewise.\n+\t(cortex_a9_neon_vshl_ddd): Likewise.\n+\t(cortex_a9_neon_vqshl_vrshl_vqrshl_qqq): Likewise.\n+\t(cortex_a9_neon_vsra_vrsra): Likewise.\n+\t(cortex_a9_neon_fp_vadd_ddd_vabs_dd): Likewise.\n+\t(cortex_a9_neon_fp_vadd_qqq_vabs_qq): Likewise.\n+\t(cortex_a9_neon_fp_vsum): Likewise.\n+\t(cortex_a9_neon_fp_vmul_ddd): Likewise.\n+\t(cortex_a9_neon_fp_vmul_qqd): Likewise.\n+\t(cortex_a9_neon_fp_vmla_ddd): Likewise.\n+\t(cortex_a9_neon_fp_vmla_qqq): Likewise.\n+\t(cortex_a9_neon_fp_vmla_ddd_scalar): Likewise.\n+\t(cortex_a9_neon_fp_vmla_qqq_scalar): Likewise.\n+\t(cortex_a9_neon_fp_vrecps_vrsqrts_ddd): Likewise.\n+\t(cortex_a9_neon_fp_vrecps_vrsqrts_qqq): Likewise.\n+\t(cortex_a9_neon_bp_simple): Likewise.\n+\t(cortex_a9_neon_bp_2cycle): Likewise.\n+\t(cortex_a9_neon_bp_3cycle): Likewise.\n+\t(cortex_a9_neon_ldr): Likewise.\n+\t(cortex_a9_neon_str): Likewise.\n+\t(cortex_a9_neon_vld1_1_2_regs): Likewise.\n+\t(cortex_a9_neon_vld1_3_4_regs): Likewise.\n+\t(cortex_a9_neon_vld2_2_regs_vld1_vld2_all_lanes): Likewise.\n+\t(cortex_a9_neon_vld2_4_regs): Likewise.\n+\t(cortex_a9_neon_vld3_vld4): Likewise.\n+\t(cortex_a9_neon_vst1_1_2_regs_vst2_2_regs): Likewise.\n+\t(cortex_a9_neon_vst1_3_4_regs): Likewise.\n+\t(cortex_a9_neon_vst2_4_regs_vst3_vst4): Likewise.\n+\t(cortex_a9_neon_vst3_vst4): Likewise.\n+\t(cortex_a9_neon_vld1_vld2_lane): Likewise.\n+\t(cortex_a9_neon_vld3_vld4_lane): Likewise.\n+\t(cortex_a9_neon_vst1_vst2_lane): Likewise.\n+\t(cortex_a9_neon_vst3_vst4_lane): Likewise.\n+\t(cortex_a9_neon_vld3_vld4_all_lanes): Likewise.\n+\t(cortex_a9_neon_mcr): Likewise.\n+\t(cortex_a9_neon_mcr_2_mcrr): Likewise.\n+\t* config/arm/cortex-a9.md (cortex_a9_dp): Update for attribute change.\n+\t(cortex_a9_fps): Likewise.\n+\t* config/arm/cortex-m4-fpu.md (cortex_m4_vmov_2): Update for attribute\n+\tchange.\n+\t(cortex_m4_fmuls): Likewise.\n+\t* config/arm/cortex-r4f.md (cortex_r4_mcr): Update for attribute\n+\tchange.\n+\t(cortex_r4_mrc): Likewise.\n+\t* config/arm/iterators.md: Update comment referring to neon_type.\n+\t* config/arm/iwmmxt.md\n+\t(iwmmxt_arm_movdi): Update for attribute change.\n+\t(iwmmxt_movsi_insn): Likewise.\n+\t* config/arm/marvell-pj4.md\n+\t(pj4_vfp_to_core): Update for attribute change.\n+\t(pj4_core_to_vfp): Likewise.\n+\t* config/arm/neon-schedgen.ml (emit_insn_reservations): Update for\n+\tattribute change.\n+\t* config/arm/vfp11.md (vfp_fload): Update for attribute change.\n+\t(vfp_fstore): Likewise.\n+\t* doc/md.texi: Change references to neon_type to refer to type.\n+\n 2013-09-04  Dodji Seketeli  <dodji@redhat.com>\n \n \t* tree.h (DECL_BUILT_IN): Fix typo in comment."}, {"sha": "d0321b3ef73f521294975e6d353a89c766ce001a", "filename": "gcc/config/aarch64/aarch64.md", "status": "modified", "additions": 9, "deletions": 9, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Faarch64%2Faarch64.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Faarch64%2Faarch64.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -909,7 +909,7 @@\n    str\\\\t%q1, %0\"\n   [(set_attr \"v8type\" \"move2,fmovi2f,fmovf2i,*, \\\n \t\t       load2,store2,store2,fpsimd_load,fpsimd_store\")\n-   (set_attr \"type\" \"mov_reg,r_2_f,f_2_r,*, \\\n+   (set_attr \"type\" \"mov_reg,f_mcr,f_mrc,*, \\\n \t\t             load2,store2,store2,f_loadd,f_stored\")\n    (set_attr \"simd_type\" \"*,*,*,simd_move,*,*,*,*,*\")\n    (set_attr \"mode\" \"DI,DI,DI,TI,DI,DI,DI,TI,TI\")\n@@ -964,7 +964,7 @@\n   [(set_attr \"v8type\" \"fmovi2f,fmovf2i,\\\n \t\t       fmov,fconst,fpsimd_load,\\\n \t\t       fpsimd_store,fpsimd_load,fpsimd_store,fmov\")\n-   (set_attr \"type\" \"r_2_f,f_2_r,mov_reg,fconsts,\\\n+   (set_attr \"type\" \"f_mcr,f_mrc,mov_reg,fconsts,\\\n                      f_loads,f_stores,f_loads,f_stores,mov_reg\")\n    (set_attr \"mode\" \"SF\")]\n )\n@@ -987,7 +987,7 @@\n   [(set_attr \"v8type\" \"fmovi2f,fmovf2i,\\\n \t\t       fmov,fconst,fpsimd_load,\\\n \t\t       fpsimd_store,fpsimd_load,fpsimd_store,move\")\n-   (set_attr \"type\" \"r_2_f,f_2_r,mov_reg,fconstd,\\\n+   (set_attr \"type\" \"f_mcr,f_mrc,mov_reg,fconstd,\\\n                      f_loadd,f_stored,f_loadd,f_stored,mov_reg\")\n    (set_attr \"mode\" \"DF\")]\n )\n@@ -1027,7 +1027,7 @@\n    ldp\\\\t%0, %H0, %1\n    stp\\\\t%1, %H1, %0\"\n   [(set_attr \"v8type\" \"logic,move2,fmovi2f,fmovf2i,fconst,fconst,fpsimd_load,fpsimd_store,fpsimd_load2,fpsimd_store2\")\n-   (set_attr \"type\" \"arlo_reg,mov_reg,r_2_f,f_2_r,fconstd,fconstd,\\\n+   (set_attr \"type\" \"arlo_reg,mov_reg,f_mcr,f_mrc,fconstd,fconstd,\\\n                      f_loadd,f_stored,f_loadd,f_stored\")\n    (set_attr \"mode\" \"DF,DF,DF,DF,DF,DF,TF,TF,DF,DF\")\n    (set_attr \"length\" \"4,8,8,8,4,4,4,4,4,4\")\n@@ -4031,7 +4031,7 @@\n   \"reload_completed || reload_in_progress\"\n   \"fmov\\\\t%x0, %d1\"\n   [(set_attr \"v8type\" \"fmovf2i\")\n-   (set_attr \"type\" \"f_2_r\")\n+   (set_attr \"type\" \"f_mrc\")\n    (set_attr \"mode\"   \"DI\")\n    (set_attr \"length\" \"4\")\n   ])\n@@ -4044,7 +4044,7 @@\n   \"reload_completed || reload_in_progress\"\n   \"fmov\\\\t%x0, %1.d[1]\"\n   [(set_attr \"v8type\" \"fmovf2i\")\n-   (set_attr \"type\" \"f_2_r\")\n+   (set_attr \"type\" \"f_mrc\")\n    (set_attr \"mode\"   \"DI\")\n    (set_attr \"length\" \"4\")\n   ])\n@@ -4056,7 +4056,7 @@\n   \"reload_completed || reload_in_progress\"\n   \"fmov\\\\t%0.d[1], %x1\"\n   [(set_attr \"v8type\" \"fmovi2f\")\n-   (set_attr \"type\" \"r_2_f\")\n+   (set_attr \"type\" \"f_mcr\")\n    (set_attr \"mode\"   \"DI\")\n    (set_attr \"length\" \"4\")\n   ])\n@@ -4067,7 +4067,7 @@\n   \"reload_completed || reload_in_progress\"\n   \"fmov\\\\t%d0, %x1\"\n   [(set_attr \"v8type\" \"fmovi2f\")\n-   (set_attr \"type\" \"r_2_f\")\n+   (set_attr \"type\" \"f_mcr\")\n    (set_attr \"mode\"   \"DI\")\n    (set_attr \"length\" \"4\")\n   ])\n@@ -4079,7 +4079,7 @@\n   \"reload_completed || reload_in_progress\"\n   \"fmov\\\\t%d0, %d1\"\n   [(set_attr \"v8type\" \"fmovi2f\")\n-   (set_attr \"type\" \"r_2_f\")\n+   (set_attr \"type\" \"f_mcr\")\n    (set_attr \"mode\"   \"DI\")\n    (set_attr \"length\" \"4\")\n   ])"}, {"sha": "d310a7c2e169bffe9fc3b93cc3c41eafec0a906f", "filename": "gcc/config/arm/arm.c", "status": "modified", "additions": 2, "deletions": 1, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Farm.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Farm.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm.c?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -8975,7 +8975,8 @@ cortexa7_older_only (rtx insn)\n     case TYPE_FMACD:\n     case TYPE_FDIVS:\n     case TYPE_FDIVD:\n-    case TYPE_F_2_R:\n+    case TYPE_F_MRC:\n+    case TYPE_F_MRRC:\n     case TYPE_F_FLAG:\n     case TYPE_F_LOADS:\n     case TYPE_F_STORES:"}, {"sha": "744f60607cbb4d31c82e81f8de2d78af97e05086", "filename": "gcc/config/arm/arm.md", "status": "modified", "additions": 32, "deletions": 74, "changes": 106, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Farm.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Farm.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -252,73 +252,6 @@\n ; initialized by arm_option_override()\n (define_attr \"ldsched\" \"no,yes\" (const (symbol_ref \"arm_ld_sched\")))\n \n-;; Classification of NEON instructions for scheduling purposes.\n-(define_attr \"neon_type\"\n-   \"neon_int_1,\\\n-   neon_int_2,\\\n-   neon_int_3,\\\n-   neon_int_4,\\\n-   neon_int_5,\\\n-   neon_vqneg_vqabs,\\\n-   neon_vmov,\\\n-   neon_vaba,\\\n-   neon_vsma,\\\n-   neon_vaba_qqq,\\\n-   neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-   neon_mul_qqq_8_16_32_ddd_32,\\\n-   neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar,\\\n-   neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-   neon_mla_qqq_8_16,\\\n-   neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long,\\\n-   neon_mla_qqq_32_qqd_32_scalar,\\\n-   neon_mul_ddd_16_scalar_32_16_long_scalar,\\\n-   neon_mul_qqd_32_scalar,\\\n-   neon_mla_ddd_16_scalar_qdd_32_16_long_scalar,\\\n-   neon_shift_1,\\\n-   neon_shift_2,\\\n-   neon_shift_3,\\\n-   neon_vshl_ddd,\\\n-   neon_vqshl_vrshl_vqrshl_qqq,\\\n-   neon_vsra_vrsra,\\\n-   neon_fp_vadd_ddd_vabs_dd,\\\n-   neon_fp_vadd_qqq_vabs_qq,\\\n-   neon_fp_vsum,\\\n-   neon_fp_vmul_ddd,\\\n-   neon_fp_vmul_qqd,\\\n-   neon_fp_vmla_ddd,\\\n-   neon_fp_vmla_qqq,\\\n-   neon_fp_vmla_ddd_scalar,\\\n-   neon_fp_vmla_qqq_scalar,\\\n-   neon_fp_vrecps_vrsqrts_ddd,\\\n-   neon_fp_vrecps_vrsqrts_qqq,\\\n-   neon_bp_simple,\\\n-   neon_bp_2cycle,\\\n-   neon_bp_3cycle,\\\n-   neon_ldr,\\\n-   neon_str,\\\n-   neon_vld1_1_2_regs,\\\n-   neon_vld1_3_4_regs,\\\n-   neon_vld2_2_regs_vld1_vld2_all_lanes,\\\n-   neon_vld2_4_regs,\\\n-   neon_vld3_vld4,\\\n-   neon_vst1_1_2_regs_vst2_2_regs,\\\n-   neon_vst1_3_4_regs,\\\n-   neon_vst2_4_regs_vst3_vst4,\\\n-   neon_vst3_vst4,\\\n-   neon_vld1_vld2_lane,\\\n-   neon_vld3_vld4_lane,\\\n-   neon_vst1_vst2_lane,\\\n-   neon_vst3_vst4_lane,\\\n-   neon_vld3_vld4_all_lanes,\\\n-   neon_mcr,\\\n-   neon_mcr_2_mcrr,\\\n-   neon_mrc,\\\n-   neon_mrrc,\\\n-   neon_ldm_2,\\\n-   neon_stm_2,\\\n-   none\"\n- (const_string \"none\"))\n-\n ; condition codes: this one is used by final_prescan_insn to speed up\n ; conditionalizing instructions.  It saves having to scan the rtl to see if\n ; it uses or alters the condition codes.\n@@ -344,9 +277,34 @@\n \t (ior (eq_attr \"is_thumb1\" \"yes\")\n \t      (eq_attr \"type\" \"call\"))\n \t (const_string \"clob\")\n-\t (if_then_else (eq_attr \"neon_type\" \"none\")\n-\t  (const_string \"nocond\")\n-\t  (const_string \"unconditional\"))))\n+\t (if_then_else (eq_attr \"type\" \n+\t \"!neon_int_1, neon_int_2, neon_int_3, neon_int_4, neon_int_5,\\\n+\t  neon_vqneg_vqabs, neon_vmov, neon_vaba, neon_vsma, neon_vaba_qqq,\\\n+\t  neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+\t  neon_mul_qqq_8_16_32_ddd_32,\\\n+\t  neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar,\\\n+\t  neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+\t  neon_mla_qqq_8_16,\\\n+\t  neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long,\\\n+\t  neon_mla_qqq_32_qqd_32_scalar,\\\n+\t  neon_mul_ddd_16_scalar_32_16_long_scalar, neon_mul_qqd_32_scalar,\\\n+\t  neon_mla_ddd_16_scalar_qdd_32_16_long_scalar, neon_shift_1,\\\n+\t  neon_shift_2, neon_shift_3, neon_vshl_ddd,\\\n+\t  neon_vqshl_vrshl_vqrshl_qqq, neon_vsra_vrsra,\\\n+\t  neon_fp_vadd_ddd_vabs_dd, neon_fp_vadd_qqq_vabs_qq, neon_fp_vsum,\\\n+\t  neon_fp_vmul_ddd, neon_fp_vmul_qqd, neon_fp_vmla_ddd,\\\n+\t  neon_fp_vmla_qqq, neon_fp_vmla_ddd_scalar, neon_fp_vmla_qqq_scalar,\\\n+\t  neon_fp_vrecps_vrsqrts_ddd, neon_fp_vrecps_vrsqrts_qqq,\\\n+\t  neon_bp_simple, neon_bp_2cycle, neon_bp_3cycle, neon_ldr, neon_str,\\\n+\t  neon_vld1_1_2_regs, neon_vld1_3_4_regs,\\\n+\t  neon_vld2_2_regs_vld1_vld2_all_lanes, neon_vld2_4_regs,\\\n+\t  neon_vld3_vld4, neon_vst1_1_2_regs_vst2_2_regs, neon_vst1_3_4_regs,\\\n+\t  neon_vst2_4_regs_vst3_vst4, neon_vst3_vst4, neon_vld1_vld2_lane,\\\n+\t  neon_vld3_vld4_lane, neon_vst1_vst2_lane, neon_vst3_vst4_lane,\\\n+\t  neon_vld3_vld4_all_lanes, neon_mcr, neon_mcr_2_mcrr, neon_mrc,\\\n+\t  neon_mrrc, neon_ldm_2, neon_stm_2\")\n+\t (const_string \"nocond\")\n+\t (const_string \"unconditional\"))))\n \n ; Predicable means that the insn can be conditionally executed based on\n ; an automatically added predicate (additional patterns are generated by \n@@ -2179,7 +2137,7 @@\n                                            gen_highpart_mode (SImode, DImode, operands[2]));\n \n   }\"\n-  [(set_attr \"neon_type\" \"neon_int_1,neon_int_1,*,*,*,*,neon_int_1,neon_int_1\")\n+  [(set_attr \"type\" \"neon_int_1,neon_int_1,*,*,*,*,neon_int_1,neon_int_1\")\n    (set_attr \"arch\" \"neon_for_64bits,neon_for_64bits,*,*,*,*,\n                      avoid_neon_for_64bits,avoid_neon_for_64bits\")\n    (set_attr \"length\" \"*,*,8,8,8,8,*,*\")\n@@ -3014,7 +2972,7 @@\n                                            gen_highpart_mode (SImode, DImode, operands[2]));\n \n   }\"\n-  [(set_attr \"neon_type\" \"neon_int_1,neon_int_1,*,*,*,*,neon_int_1,neon_int_1\")\n+  [(set_attr \"type\" \"neon_int_1,neon_int_1,*,*,*,*,neon_int_1,neon_int_1\")\n    (set_attr \"length\" \"*,*,8,8,8,8,*,*\")\n    (set_attr \"arch\" \"neon_for_64bits,neon_for_64bits,*,*,*,*,avoid_neon_for_64bits,avoid_neon_for_64bits\")]\n )\n@@ -3193,7 +3151,7 @@\n \n   }\"\n   [(set_attr \"length\" \"*,8,8,8,8,*\")\n-   (set_attr \"neon_type\" \"neon_int_1,*,*,*,*,neon_int_1\")\n+   (set_attr \"type\" \"neon_int_1,*,*,*,*,neon_int_1\")\n    (set_attr \"arch\" \"neon_for_64bits,*,*,*,*,avoid_neon_for_64bits\")]\n )\n \n@@ -4960,7 +4918,7 @@\n   }\"\n   [(set_attr \"length\" \"*,8,8,*\")\n    (set_attr \"predicable\" \"no,yes,yes,no\")\n-   (set_attr \"neon_type\" \"neon_int_1,*,*,neon_int_1\")\n+   (set_attr \"type\" \"neon_int_1,*,*,neon_int_1\")\n    (set_attr \"arch\" \"neon_for_64bits,*,*,avoid_neon_for_64bits\")]\n )\n "}, {"sha": "3a5e08fb7e5c079afa6e769e11d569bef30784ce", "filename": "gcc/config/arm/arm1020e.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Farm1020e.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Farm1020e.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm1020e.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -316,7 +316,7 @@\n \n (define_insn_reservation \"v10_c2v\" 4\n  (and (eq_attr \"vfp10\" \"yes\")\n-      (eq_attr \"type\" \"r_2_f\"))\n+      (eq_attr \"type\" \"f_mcr,f_mcrr\"))\n  \"1020a_e+1020l_e+v10_ls1,v10_ls2\")\n \n (define_insn_reservation \"v10_fstores\" 1\n@@ -331,7 +331,7 @@\n \n (define_insn_reservation \"v10_v2c\" 1\n  (and (eq_attr \"vfp10\" \"yes\")\n-      (eq_attr \"type\" \"f_2_r\"))\n+      (eq_attr \"type\" \"f_mrc,f_mrrc\"))\n  \"1020a_e+1020l_e,1020l_m,1020l_w\")\n \n (define_insn_reservation \"v10_to_cpsr\" 2"}, {"sha": "f1cac9e1af88bd5e3f0d87ff50c44376ad82d441", "filename": "gcc/config/arm/cortex-a15-neon.md", "status": "modified", "additions": 59, "deletions": 103, "changes": 162, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-a15-neon.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-a15-neon.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a15-neon.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -93,389 +93,345 @@\n \n (define_insn_reservation  \"cortex_a15_neon_int_1\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\" \"neon_int_1\"))\n+       (eq_attr \"type\" \"neon_int_1\"))\n   \"ca15_issue1,ca15_cx_ialu\")\n \n (define_insn_reservation  \"cortex_a15_neon_int_2\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\" \"neon_int_2\"))\n+       (eq_attr \"type\" \"neon_int_2\"))\n   \"ca15_issue1,ca15_cx_ialu\")\n \n (define_insn_reservation  \"cortex_a15_neon_int_3\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\" \"neon_int_3\"))\n+       (eq_attr \"type\" \"neon_int_3\"))\n   \"ca15_issue1,ca15_cx_ialu\")\n \n (define_insn_reservation  \"cortex_a15_neon_int_4\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\" \"neon_int_4\"))\n+       (eq_attr \"type\" \"neon_int_4\"))\n   \"ca15_issue1,ca15_cx_ialu\")\n \n (define_insn_reservation  \"cortex_a15_neon_int_5\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\" \"neon_int_5\"))\n+       (eq_attr \"type\" \"neon_int_5\"))\n   \"ca15_issue1,ca15_cx_ialu\")\n \n (define_insn_reservation  \"cortex_a15_neon_vqneg_vqabs\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\" \"neon_vqneg_vqabs\"))\n+       (eq_attr \"type\" \"neon_vqneg_vqabs\"))\n   \"ca15_issue1,ca15_cx_ialu\")\n \n (define_insn_reservation  \"cortex_a15_neon_vmov\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\" \"neon_vmov\"))\n+       (eq_attr \"type\" \"neon_vmov\"))\n   \"ca15_issue1,ca15_cx_ialu\")\n \n (define_insn_reservation  \"cortex_a15_neon_vaba\" 7\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\" \"neon_vaba\"))\n+       (eq_attr \"type\" \"neon_vaba\"))\n   \"ca15_issue1,ca15_cx_ialu_with_acc\")\n \n (define_insn_reservation  \"cortex_a15_neon_vaba_qqq\" 8\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\" \"neon_vaba_qqq\"))\n+       (eq_attr \"type\" \"neon_vaba_qqq\"))\n   \"ca15_issue2,ca15_cx_ialu_with_acc*2\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\" 6\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\" \"neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\"))\n+       (eq_attr \"type\" \"neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\"))\n   \"ca15_issue1,ca15_cx_imac\")\n \n (define_insn_reservation \"cortex_a15_neon_mul_qqq_8_16_32_ddd_32\" 7\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\" \"neon_mul_qqq_8_16_32_ddd_32\"))\n+       (eq_attr \"type\" \"neon_mul_qqq_8_16_32_ddd_32\"))\n   \"ca15_issue1,ca15_cx_imac*2\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\" 7\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n+       (eq_attr \"type\"\n               \"neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\"))\n   \"ca15_issue1,ca15_cx_imac*2\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\" 6\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n+       (eq_attr \"type\"\n               \"neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\"))\n   \"ca15_issue1,ca15_cx_imac\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_mla_qqq_8_16\" 7\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n+       (eq_attr \"type\"\n               \"neon_mla_qqq_8_16\"))\n   \"ca15_issue1,ca15_cx_imac*2\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_mla_ddd_32_qqd_16_ddd_32_scalar_\\\n-     qdd_64_32_long_scalar_qdd_64_32_long\" 7\n+     qdd_64_32_lotype_qdd_64_32_long\" 7\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-  \"neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\"))\n+       (eq_attr \"type\"  \"neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\"))\n   \"ca15_issue1,ca15_cx_imac\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_mla_qqq_32_qqd_32_scalar\" 7\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_mla_qqq_32_qqd_32_scalar\"))\n+       (eq_attr \"type\" \"neon_mla_qqq_32_qqd_32_scalar\"))\n   \"ca15_issue1,ca15_cx_imac*2\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_mul_ddd_16_scalar_32_16_long_scalar\" 6\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_mul_ddd_16_scalar_32_16_long_scalar\"))\n+       (eq_attr \"type\" \"neon_mul_ddd_16_scalar_32_16_long_scalar\"))\n   \"ca15_issue1,ca15_cx_imac\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_mul_qqd_32_scalar\" 7\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_mul_qqd_32_scalar\"))\n+       (eq_attr \"type\" \"neon_mul_qqd_32_scalar\"))\n   \"ca15_issue1,ca15_cx_imac*2\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\" 6\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\"))\n+       (eq_attr \"type\" \"neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\"))\n   \"ca15_issue1,ca15_cx_imac\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_shift_1\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_shift_1\"))\n+       (eq_attr \"type\" \"neon_shift_1\"))\n   \"ca15_issue1,ca15_cx_ik+ca15_cx_ishf\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_shift_2\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_shift_2\"))\n+       (eq_attr \"type\" \"neon_shift_2\"))\n   \"ca15_issue1,ca15_cx_ik+ca15_cx_ishf\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_shift_3\" 6\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_shift_3\"))\n+       (eq_attr \"type\" \"neon_shift_3\"))\n   \"ca15_issue2,(ca15_cx_ik+ca15_cx_ishf)*2\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_vshl_ddd\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_vshl_ddd\"))\n+       (eq_attr \"type\" \"neon_vshl_ddd\"))\n   \"ca15_issue1,ca15_cx_ik+ca15_cx_ishf\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_vqshl_vrshl_vqrshl_qqq\" 6\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_vqshl_vrshl_vqrshl_qqq\"))\n+       (eq_attr \"type\" \"neon_vqshl_vrshl_vqrshl_qqq\"))\n   \"ca15_issue2,(ca15_cx_ik+ca15_cx_ishf)*2\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_vsra_vrsra\" 7\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_vsra_vrsra\"))\n+       (eq_attr \"type\" \"neon_vsra_vrsra\"))\n   \"ca15_issue1,ca15_cx_ishf_with_acc\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_fp_vadd_ddd_vabs_dd\" 6\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_fp_vadd_ddd_vabs_dd\"))\n+       (eq_attr \"type\" \"neon_fp_vadd_ddd_vabs_dd\"))\n   \"ca15_issue1,ca15_cx_falu\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_fp_vadd_qqq_vabs_qq\" 7\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_fp_vadd_qqq_vabs_qq\"))\n+       (eq_attr \"type\" \"neon_fp_vadd_qqq_vabs_qq\"))\n   \"ca15_issue2,ca15_cx_falu_2\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_fp_vmul_ddd\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_fp_vmul_ddd\"))\n+       (eq_attr \"type\" \"neon_fp_vmul_ddd\"))\n   \"ca15_issue1,ca15_cx_fmul\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_fp_vmul_qqd\" 6\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_fp_vmul_qqd\"))\n+       (eq_attr \"type\" \"neon_fp_vmul_qqd\"))\n   \"ca15_issue2,ca15_cx_fmul_2\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_fp_vmla_ddd\" 9\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_fp_vmla_ddd\"))\n+       (eq_attr \"type\" \"neon_fp_vmla_ddd\"))\n   \"ca15_issue1,ca15_cx_fmac\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_fp_vmla_qqq\" 11\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_fp_vmla_qqq\"))\n+       (eq_attr \"type\" \"neon_fp_vmla_qqq\"))\n   \"ca15_issue2,ca15_cx_fmac_2\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_fp_vmla_ddd_scalar\" 9\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_fp_vmla_ddd_scalar\"))\n+       (eq_attr \"type\" \"neon_fp_vmla_ddd_scalar\"))\n   \"ca15_issue1,ca15_cx_fmac\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_fp_vmla_qqq_scalar\" 11\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_fp_vmla_qqq_scalar\"))\n+       (eq_attr \"type\" \"neon_fp_vmla_qqq_scalar\"))\n   \"ca15_issue2,ca15_cx_fmac_2\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_fp_vrecps_vrsqrts_ddd\" 9\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_fp_vrecps_vrsqrts_ddd\"))\n+       (eq_attr \"type\" \"neon_fp_vrecps_vrsqrts_ddd\"))\n   \"ca15_issue1,ca15_cx_fmac\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_fp_vrecps_vrsqrts_qqq\" 11\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_fp_vrecps_vrsqrts_qqq\"))\n+       (eq_attr \"type\" \"neon_fp_vrecps_vrsqrts_qqq\"))\n   \"ca15_issue2,ca15_cx_fmac_2\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_bp_simple\" 4\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_bp_simple\"))\n+       (eq_attr \"type\" \"neon_bp_simple\"))\n   \"ca15_issue3,ca15_ls+ca15_cx_perm_2,ca15_cx_perm\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_bp_2cycle\" 4\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_bp_2cycle\"))\n+       (eq_attr \"type\" \"neon_bp_2cycle\"))\n   \"ca15_issue1,ca15_cx_perm\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_bp_3cycle\" 7\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_bp_3cycle\"))\n+       (eq_attr \"type\" \"neon_bp_3cycle\"))\n   \"ca15_issue3,ca15_cx_ialu+ca15_cx_perm_2,ca15_cx_perm\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_vld1_1_2_regs\" 7\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_vld1_1_2_regs\"))\n+       (eq_attr \"type\" \"neon_vld1_1_2_regs\"))\n   \"ca15_issue2,ca15_ls,ca15_ldr\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_vld1_3_4_regs\" 8\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_vld1_3_4_regs\"))\n+       (eq_attr \"type\" \"neon_vld1_3_4_regs\"))\n   \"ca15_issue3,ca15_ls1+ca15_ls2,ca15_ldr,ca15_ldr\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_vld2_2_regs_vld1_vld2_all_lanes\" 9\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_vld2_2_regs_vld1_vld2_all_lanes\"))\n+       (eq_attr \"type\" \"neon_vld2_2_regs_vld1_vld2_all_lanes\"))\n   \"ca15_issue3,ca15_ls,ca15_ldr\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_vld2_4_regs\" 12\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_vld2_4_regs\"))\n+       (eq_attr \"type\" \"neon_vld2_4_regs\"))\n   \"ca15_issue3,ca15_issue3+ca15_ls1+ca15_ls2,ca15_ldr*2\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_vld3_vld4\" 12\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_vld3_vld4\"))\n+       (eq_attr \"type\" \"neon_vld3_vld4\"))\n   \"ca15_issue3,ca15_issue3+ca15_ls1+ca15_ls2,ca15_ldr*2\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_vst1_1_2_regs_vst2_2_regs\" 0\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_vst1_1_2_regs_vst2_2_regs\"))\n+       (eq_attr \"type\" \"neon_vst1_1_2_regs_vst2_2_regs\"))\n   \"ca15_issue3,ca15_issue3+ca15_cx_perm+ca15_ls1+ca15_ls2,ca15_str*2\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_vst1_3_4_regs\" 0\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_vst1_3_4_regs\"))\n+       (eq_attr \"type\" \"neon_vst1_3_4_regs\"))\n   \"ca15_issue3,ca15_issue3+ca15_ls1+ca15_ls2,ca15_str*3\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_vst2_4_regs_vst3_vst4\" 0\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_vst2_4_regs_vst3_vst4\"))\n+       (eq_attr \"type\" \"neon_vst2_4_regs_vst3_vst4\"))\n   \"ca15_issue3,ca15_issue3+ca15_cx_perm_2+ca15_ls1+ca15_ls2,\\\n    ca15_issue3+ca15_str,ca15_str*3\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_vst3_vst4\" 0\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_vst3_vst4\"))\n+       (eq_attr \"type\" \"neon_vst3_vst4\"))\n   \"ca15_issue3,ca15_issue3+ca15_cx_perm_2+ca15_ls1+ca15_ls2,ca15_str*4\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_vld1_vld2_lane\" 9\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_vld1_vld2_lane\"))\n+       (eq_attr \"type\" \"neon_vld1_vld2_lane\"))\n   \"ca15_issue3,ca15_ls,ca15_ldr\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_vld3_vld4_lane\" 10\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_vld3_vld4_lane\"))\n+       (eq_attr \"type\" \"neon_vld3_vld4_lane\"))\n   \"ca15_issue3,ca15_issue3+ca15_ls,ca15_issue3+ca15_ldr\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_vst1_vst2_lane\" 0\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_vst1_vst2_lane\"))\n+       (eq_attr \"type\" \"neon_vst1_vst2_lane\"))\n   \"ca15_issue3,ca15_cx_perm+ca15_ls,ca15_str\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_vst3_vst4_lane\" 0\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_vst3_vst4_lane\"))\n+       (eq_attr \"type\" \"neon_vst3_vst4_lane\"))\n   \"ca15_issue3,ca15_issue3+ca15_cx_perm+ca15_ls1+ca15_ls2,ca15_str*2\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_vld3_vld4_all_lanes\" 11\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_vld3_vld4_all_lanes\"))\n+       (eq_attr \"type\" \"neon_vld3_vld4_all_lanes\"))\n   \"ca15_issue3,ca15_issue3+ca15_ls,ca15_ldr\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_ldm_2\" 20\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_ldm_2\"))\n+       (eq_attr \"type\" \"neon_ldm_2\"))\n   \"ca15_issue3*6\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_stm_2\" 0\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_stm_2\"))\n+       (eq_attr \"type\" \"neon_stm_2\"))\n   \"ca15_issue3*6\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_mcr\" 6\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_mcr\"))\n+       (eq_attr \"type\" \"neon_mcr\"))\n   \"ca15_issue2,ca15_ls,ca15_cx_perm\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_mcr_2_mcrr\" 6\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_mcr_2_mcrr\"))\n+       (eq_attr \"type\" \"neon_mcr_2_mcrr\"))\n   \"ca15_issue2,ca15_ls1+ca15_ls2\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_mrc\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_mrc\"))\n+       (eq_attr \"type\" \"neon_mrc\"))\n   \"ca15_issue1,ca15_ls\")\n \n (define_insn_reservation\n   \"cortex_a15_neon_mrrc\" 6\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"neon_type\"\n-              \"neon_mrrc\"))\n+       (eq_attr \"type\" \"neon_mrrc\"))\n   \"ca15_issue2,ca15_ls1+ca15_ls2\")\n \n (define_insn_reservation \"cortex_a15_vfp_const\" 4"}, {"sha": "a816e29a3cbde6eb1859f266bf662a5d71584ec1", "filename": "gcc/config/arm/cortex-a15.md", "status": "modified", "additions": 13, "deletions": 25, "changes": 38, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-a15.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-a15.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a15.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -61,25 +61,22 @@\n ;; Simple ALU without shift\n (define_insn_reservation \"cortex_a15_alu\" 2\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (and (eq_attr \"type\" \"arlo_imm,arlo_reg,shift,shift_reg,\\\n+       (eq_attr \"type\" \"arlo_imm,arlo_reg,shift,shift_reg,\\\n                              mov_imm,mov_reg,\\\n-                             mvn_imm,mvn_reg\")\n-            (eq_attr \"neon_type\" \"none\")))\n+                             mvn_imm,mvn_reg\"))\n   \"ca15_issue1,(ca15_sx1,ca15_sx1_alu)|(ca15_sx2,ca15_sx2_alu)\")\n \n ;; ALU ops with immediate shift\n (define_insn_reservation \"cortex_a15_alu_shift\" 3\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (and (eq_attr \"type\" \"extend,arlo_shift,,mov_shift,mvn_shift\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"extend,arlo_shift,,mov_shift,mvn_shift\"))\n   \"ca15_issue1,(ca15_sx1,ca15_sx1+ca15_sx1_shf,ca15_sx1_alu)\\\n \t       |(ca15_sx2,ca15_sx2+ca15_sx2_shf,ca15_sx2_alu)\")\n \n ;; ALU ops with register controlled shift\n (define_insn_reservation \"cortex_a15_alu_shift_reg\" 3\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (and (eq_attr \"type\" \"arlo_shift_reg,mov_shift_reg,mvn_shift_reg\")\n-\t    (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"arlo_shift_reg,mov_shift_reg,mvn_shift_reg\"))\n   \"(ca15_issue2,ca15_sx1+ca15_sx2,ca15_sx1_shf,ca15_sx2_alu)\\\n    |(ca15_issue1,(ca15_issue1+ca15_sx2,ca15_sx1+ca15_sx2_shf)\\\n    |(ca15_issue1+ca15_sx1,ca15_sx1+ca15_sx1_shf),ca15_sx1_alu)\")\n@@ -89,15 +86,13 @@\n ;; 32-bit multiplies\n (define_insn_reservation \"cortex_a15_mult32\" 3\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (and (eq_attr \"mul32\" \"yes\")\n-\t    (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"mul32\" \"yes\"))\n   \"ca15_issue1,ca15_mx\")\n \n ;; 64-bit multiplies\n (define_insn_reservation \"cortex_a15_mult64\" 4\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (and (eq_attr \"mul64\" \"yes\")\n-\t    (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"mul64\" \"yes\"))\n   \"ca15_issue1,ca15_mx*2\")\n \n ;; Integer divide\n@@ -114,8 +109,7 @@\n ;; Block all issue pipes for a cycle\n (define_insn_reservation \"cortex_a15_block\" 1\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (and (eq_attr \"type\" \"block\")\n-\t    (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"block\"))\n   \"ca15_issue3\")\n \n ;; Branch execution Unit\n@@ -124,38 +118,33 @@\n ;; No latency as there is no result\n (define_insn_reservation \"cortex_a15_branch\" 0\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (and (eq_attr \"type\" \"branch\")\n-\t    (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"branch\"))\n   \"ca15_issue1,ca15_bx\")\n \n ;; Load-store execution Unit\n ;;\n ;; Loads of up to two words.\n (define_insn_reservation \"cortex_a15_load1\" 4\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (and (eq_attr \"type\" \"load_byte,load1,load2\")\n-\t    (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"load_byte,load1,load2\"))\n   \"ca15_issue1,ca15_ls,ca15_ldr,nothing\")\n \n ;; Loads of three or four words.\n (define_insn_reservation \"cortex_a15_load3\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (and (eq_attr \"type\" \"load3,load4\")\n-\t    (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"load3,load4\"))\n   \"ca15_issue2,ca15_ls1+ca15_ls2,ca15_ldr,ca15_ldr,nothing\")\n \n ;; Stores of up to two words.\n (define_insn_reservation \"cortex_a15_store1\" 0\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (and (eq_attr \"type\" \"store1,store2\")\n-\t    (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"store1,store2\"))\n   \"ca15_issue1,ca15_ls,ca15_str\")\n \n ;; Stores of three or four words.\n (define_insn_reservation \"cortex_a15_store3\" 0\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (and (eq_attr \"type\" \"store3,store4\")\n-\t    (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"store3,store4\"))\n   \"ca15_issue2,ca15_ls1+ca15_ls2,ca15_str,ca15_str\")\n \n ;; We include Neon.md here to ensure that the branch can block the Neon units.\n@@ -165,8 +154,7 @@\n ;; pipeline.  The result however is available the next cycle.\n (define_insn_reservation \"cortex_a15_call\" 1\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (and (eq_attr \"type\" \"call\")\n-\t    (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"call\"))\n   \"ca15_issue3,\\\n    ca15_sx1+ca15_sx2+ca15_bx+ca15_mx+ca15_cx_ij+ca15_cx_ik+ca15_ls1+ca15_ls2+\\\n    ca15_cx_imac1+ca15_cx_ialu1+ca15_cx_ialu2+ca15_cx_ishf+\\"}, {"sha": "67f641c174bc9e3f4379f0b0709ce6ddafab2378", "filename": "gcc/config/arm/cortex-a5.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-a5.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-a5.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a5.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -243,12 +243,12 @@\n \n (define_insn_reservation \"cortex_a5_r2f\" 4\n   (and (eq_attr \"tune\" \"cortexa5\")\n-       (eq_attr \"type\" \"r_2_f\"))\n+       (eq_attr \"type\" \"f_mcr,f_mcrr\"))\n   \"cortex_a5_ex1\")\n \n (define_insn_reservation \"cortex_a5_f2r\" 2\n   (and (eq_attr \"tune\" \"cortexa5\")\n-       (eq_attr \"type\" \"f_2_r\"))\n+       (eq_attr \"type\" \"f_mrc,f_mrrc\"))\n   \"cortex_a5_ex1\")\n \n ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;"}, {"sha": "5bb8ab02a331eff598bb1debc28d1f389a593d1c", "filename": "gcc/config/arm/cortex-a53.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-a53.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-a53.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a53.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -244,12 +244,12 @@\n \n (define_insn_reservation \"cortex_a53_r2f\" 4\n   (and (eq_attr \"tune\" \"cortexa53\")\n-       (eq_attr \"type\" \"r_2_f\"))\n+       (eq_attr \"type\" \"f_mcr,f_mcrr\"))\n   \"cortex_a53_slot0\")\n \n (define_insn_reservation \"cortex_a53_f2r\" 2\n   (and (eq_attr \"tune\" \"cortexa53\")\n-       (eq_attr \"type\" \"f_2_r\"))\n+       (eq_attr \"type\" \"f_mrc,f_mrrc\"))\n   \"cortex_a53_slot0\")\n \n ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;"}, {"sha": "cb1f7cff2642e83d058ee75d6b67461982523c45", "filename": "gcc/config/arm/cortex-a7.md", "status": "modified", "additions": 55, "deletions": 87, "changes": 142, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-a7.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-a7.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a7.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -67,8 +67,7 @@\n \n (define_insn_reservation \"cortex_a7_branch\" 0\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"branch\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"branch\"))\n   \"(cortex_a7_ex2|cortex_a7_ex1)+cortex_a7_branch\")\n \n ;; Call cannot dual-issue as an older instruction. It can dual-issue\n@@ -77,8 +76,7 @@\n ;; cycle.\n (define_insn_reservation \"cortex_a7_call\" 1\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"call\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"call\"))\n   \"(cortex_a7_ex2|cortex_a7_both)+cortex_a7_branch\")\n \n ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;\n@@ -88,27 +86,23 @@\n ;; ALU instruction with an immediate operand can dual-issue.\n (define_insn_reservation \"cortex_a7_alu_imm\" 2\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (ior (eq_attr \"type\" \"arlo_imm,mov_imm,mvn_imm\")\n-                 (ior (eq_attr \"type\" \"extend\")\n-                      (and (eq_attr \"type\" \"mov_reg,mov_shift,mov_shift_reg\")\n-                           (not (eq_attr \"length\" \"8\")))))\n-            (eq_attr \"neon_type\" \"none\")))\n+       (ior (eq_attr \"type\" \"arlo_imm,mov_imm,mvn_imm,extend\")\n+            (and (eq_attr \"type\" \"mov_reg,mov_shift,mov_shift_reg\")\n+                 (not (eq_attr \"length\" \"8\")))))\n   \"cortex_a7_ex2|cortex_a7_ex1\")\n \n ;; ALU instruction with register operands can dual-issue\n ;; with a younger immediate-based instruction.\n (define_insn_reservation \"cortex_a7_alu_reg\" 2\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"arlo_reg,shift,shift_reg,mov_reg,mvn_reg\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"arlo_reg,shift,shift_reg,mov_reg,mvn_reg\"))\n   \"cortex_a7_ex1\")\n \n (define_insn_reservation \"cortex_a7_alu_shift\" 2\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"arlo_shift,arlo_shift_reg,\\\n-                             mov_shift,mov_shift_reg,\\\n-                             mvn_shift,mvn_shift_reg\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"arlo_shift,arlo_shift_reg,\\\n+                        mov_shift,mov_shift_reg,\\\n+                        mvn_shift,mvn_shift_reg\"))\n   \"cortex_a7_ex1\")\n \n ;; Forwarding path for unshifted operands.\n@@ -129,9 +123,8 @@\n \n (define_insn_reservation \"cortex_a7_mul\" 2\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"neon_type\" \"none\")\n-            (ior (eq_attr \"mul32\" \"yes\")\n-                 (eq_attr \"mul64\" \"yes\"))))\n+       (ior (eq_attr \"mul32\" \"yes\")\n+            (eq_attr \"mul64\" \"yes\")))\n   \"cortex_a7_both\")\n \n ;; Forward the result of a multiply operation to the accumulator \n@@ -156,50 +149,42 @@\n \n (define_insn_reservation \"cortex_a7_load1\" 2\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"load_byte,load1\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"load_byte,load1\"))\n   \"cortex_a7_ex1\")\n \n (define_insn_reservation \"cortex_a7_store1\" 0\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"store1\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"store1\"))\n   \"cortex_a7_ex1\")\n \n (define_insn_reservation \"cortex_a7_load2\" 2\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"load2\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"load2\"))\n   \"cortex_a7_both\")\n \n (define_insn_reservation \"cortex_a7_store2\" 0\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"store2\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"store2\"))\n   \"cortex_a7_both\")\n \n (define_insn_reservation \"cortex_a7_load3\" 3\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"load3\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"load3\"))\n   \"cortex_a7_both, cortex_a7_ex1\")\n \n (define_insn_reservation \"cortex_a7_store3\" 0\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"store4\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"store4\"))\n   \"cortex_a7_both, cortex_a7_ex1\")\n \n (define_insn_reservation \"cortex_a7_load4\" 3\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"load4\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"load4\"))\n   \"cortex_a7_both, cortex_a7_both\")\n \n (define_insn_reservation \"cortex_a7_store4\" 0\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"store3\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"store3\"))\n   \"cortex_a7_both, cortex_a7_both\")\n \n ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;\n@@ -211,18 +196,16 @@\n \n (define_insn_reservation \"cortex_a7_fpalu\" 4\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"ffariths, fadds, ffarithd, faddd, fcpys,\\\n-                             f_cvt, fcmps, fcmpd\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"ffariths, fadds, ffarithd, faddd, fcpys,\\\n+                        f_cvt, fcmps, fcmpd\"))\n   \"cortex_a7_ex1+cortex_a7_fpadd_pipe\")\n \n ;; For fconsts and fconstd, 8-bit immediate data is passed directly from\n ;; f1 to f3 (which I think reduces the latency by one cycle).\n \n (define_insn_reservation \"cortex_a7_fconst\" 3\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"fconsts,fconstd\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"fconsts,fconstd\"))\n   \"cortex_a7_ex1+cortex_a7_fpadd_pipe\")\n \n ;; We should try not to attempt to issue a single-precision multiplication in\n@@ -231,13 +214,12 @@\n \n (define_insn_reservation \"cortex_a7_fpmuls\" 4\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"fmuls\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"fmuls\"))\n   \"cortex_a7_ex1+cortex_a7_fpmul_pipe\")\n \n (define_insn_reservation \"cortex_a7_neon_mul\" 4\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (eq_attr \"neon_type\"\n+       (eq_attr \"type\"\n                 \"neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n                  neon_mul_qqq_8_16_32_ddd_32,\\\n                  neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar,\\\n@@ -249,13 +231,12 @@\n \n (define_insn_reservation \"cortex_a7_fpmacs\" 8\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"fmacs,ffmas\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"fmacs,ffmas\"))\n   \"cortex_a7_ex1+cortex_a7_fpmul_pipe\")\n \n (define_insn_reservation \"cortex_a7_neon_mla\" 8\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (eq_attr \"neon_type\"\n+       (eq_attr \"type\"\n                 \"neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n                  neon_mla_qqq_8_16,\\\n                  neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long,\\\n@@ -276,20 +257,17 @@\n \n (define_insn_reservation \"cortex_a7_fpmuld\" 7\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"fmuld\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"fmuld\"))\n   \"cortex_a7_ex1+cortex_a7_fpmul_pipe, cortex_a7_fpmul_pipe*3\")\n \n (define_insn_reservation \"cortex_a7_fpmacd\" 11\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"fmacd\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"fmacd\"))\n   \"cortex_a7_ex1+cortex_a7_fpmul_pipe, cortex_a7_fpmul_pipe*3\")\n \n (define_insn_reservation \"cortex_a7_fpfmad\" 8\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"ffmad\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"ffmad\"))\n   \"cortex_a7_ex1+cortex_a7_fpmul_pipe, cortex_a7_fpmul_pipe*4\")\n \n (define_bypass 7 \"cortex_a7_fpmacd\"\n@@ -302,14 +280,12 @@\n \n (define_insn_reservation \"cortex_a7_fdivs\" 16\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"fdivs\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"fdivs\"))\n   \"cortex_a7_ex1+cortex_a7_fp_div_sqrt, cortex_a7_fp_div_sqrt * 13\")\n \n (define_insn_reservation \"cortex_a7_fdivd\" 31\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"fdivd\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"fdivd\"))\n   \"cortex_a7_ex1+cortex_a7_fp_div_sqrt, cortex_a7_fp_div_sqrt * 28\")\n \n ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;\n@@ -320,14 +296,12 @@\n \n (define_insn_reservation \"cortex_a7_r2f\" 4\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"r_2_f\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"f_mcr,f_mcrr\"))\n   \"cortex_a7_both\")\n \n (define_insn_reservation \"cortex_a7_f2r\" 2\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"f_2_r\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"f_mrc,f_mrrc\"))\n   \"cortex_a7_ex1\")\n \n ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;\n@@ -339,8 +313,7 @@\n \n (define_insn_reservation \"cortex_a7_f_flags\" 4\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"f_flag\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"f_flag\"))\n   \"cortex_a7_ex1\")\n \n ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;\n@@ -349,26 +322,22 @@\n \n (define_insn_reservation \"cortex_a7_f_loads\" 4\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"f_loads\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"f_loads\"))\n   \"cortex_a7_ex1\")\n \n (define_insn_reservation \"cortex_a7_f_loadd\" 4\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"f_loadd\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"f_loadd\"))\n   \"cortex_a7_both\")\n \n (define_insn_reservation \"cortex_a7_f_stores\" 0\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"f_stores\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"f_stores\"))\n   \"cortex_a7_ex1\")\n \n (define_insn_reservation \"cortex_a7_f_stored\" 0\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (and (eq_attr \"type\" \"f_stored\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"f_stored\"))\n   \"cortex_a7_both\")\n \n ;; Load-to-use for floating-point values has a penalty of one cycle,\n@@ -389,22 +358,21 @@\n \n (define_insn_reservation \"cortex_a7_neon\" 4\n   (and (eq_attr \"tune\" \"cortexa7\")\n-       (eq_attr \"neon_type\"\n-                \"!none,\\\n-                  neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-                  neon_mul_qqq_8_16_32_ddd_32,\\\n-                  neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar,\\\n-                  neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-                  neon_mla_qqq_8_16,\\\n-                  neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long,\\\n-                  neon_mla_qqq_32_qqd_32_scalar,\\\n-                  neon_mul_ddd_16_scalar_32_16_long_scalar,\\\n-                  neon_mul_qqd_32_scalar,\\\n-                  neon_mla_ddd_16_scalar_qdd_32_16_long_scalar,\\\n-                  neon_fp_vmul_ddd,\\\n-                  neon_fp_vmul_qqd,\\\n-                  neon_fp_vmla_ddd,\\\n-                  neon_fp_vmla_qqq,\\\n-                  neon_fp_vmla_ddd_scalar,\\\n-                  neon_fp_vmla_qqq_scalar\"))\n+       (eq_attr \"type\"\n+                \"neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+                 neon_mul_qqq_8_16_32_ddd_32,\\\n+                 neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar,\\\n+                 neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+                 neon_mla_qqq_8_16,\\\n+                 neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long,\\\n+                 neon_mla_qqq_32_qqd_32_scalar,\\\n+                 neon_mul_ddd_16_scalar_32_16_long_scalar,\\\n+                 neon_mul_qqd_32_scalar,\\\n+                 neon_mla_ddd_16_scalar_qdd_32_16_long_scalar,\\\n+                 neon_fp_vmul_ddd,\\\n+                 neon_fp_vmul_qqd,\\\n+                 neon_fp_vmla_ddd,\\\n+                 neon_fp_vmla_qqq,\\\n+                 neon_fp_vmla_ddd_scalar,\\\n+                 neon_fp_vmla_qqq_scalar\"))\n   \"cortex_a7_both*2\")"}, {"sha": "57a81142a18f0c4381c13fecab07da49290b3fad", "filename": "gcc/config/arm/cortex-a8-neon.md", "status": "modified", "additions": 60, "deletions": 60, "changes": 120, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-a8-neon.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-a8-neon.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a8-neon.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -184,12 +184,12 @@\n \n (define_insn_reservation \"cortex_a8_neon_mrc\" 20\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_mrc\"))\n+       (eq_attr \"type\" \"neon_mrc\"))\n   \"cortex_a8_neon_ls\")\n \n (define_insn_reservation \"cortex_a8_neon_mrrc\" 21\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_mrrc\"))\n+       (eq_attr \"type\" \"neon_mrrc\"))\n   \"cortex_a8_neon_ls_2\")\n \n ;; The remainder of this file is auto-generated by neon-schedgen.\n@@ -198,400 +198,400 @@\n ;; produce a result at N3.\n (define_insn_reservation \"cortex_a8_neon_int_1\" 3\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_int_1\"))\n+       (eq_attr \"type\" \"neon_int_1\"))\n   \"cortex_a8_neon_dp\")\n \n ;; Instructions using this reservation read their (D|Q)m operands at N1,\n ;; their (D|Q)n operands at N2, and produce a result at N3.\n (define_insn_reservation \"cortex_a8_neon_int_2\" 3\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_int_2\"))\n+       (eq_attr \"type\" \"neon_int_2\"))\n   \"cortex_a8_neon_dp\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N3.\n (define_insn_reservation \"cortex_a8_neon_int_3\" 3\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_int_3\"))\n+       (eq_attr \"type\" \"neon_int_3\"))\n   \"cortex_a8_neon_dp\")\n \n ;; Instructions using this reservation read their source operands at N2, and\n ;; produce a result at N4.\n (define_insn_reservation \"cortex_a8_neon_int_4\" 4\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_int_4\"))\n+       (eq_attr \"type\" \"neon_int_4\"))\n   \"cortex_a8_neon_dp\")\n \n ;; Instructions using this reservation read their (D|Q)m operands at N1,\n ;; their (D|Q)n operands at N2, and produce a result at N4.\n (define_insn_reservation \"cortex_a8_neon_int_5\" 4\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_int_5\"))\n+       (eq_attr \"type\" \"neon_int_5\"))\n   \"cortex_a8_neon_dp\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N4.\n (define_insn_reservation \"cortex_a8_neon_vqneg_vqabs\" 4\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vqneg_vqabs\"))\n+       (eq_attr \"type\" \"neon_vqneg_vqabs\"))\n   \"cortex_a8_neon_dp\")\n \n ;; Instructions using this reservation produce a result at N3.\n (define_insn_reservation \"cortex_a8_neon_vmov\" 3\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vmov\"))\n+       (eq_attr \"type\" \"neon_vmov\"))\n   \"cortex_a8_neon_dp\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n ;; produce a result at N6.\n (define_insn_reservation \"cortex_a8_neon_vaba\" 6\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vaba\"))\n+       (eq_attr \"type\" \"neon_vaba\"))\n   \"cortex_a8_neon_dp\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n ;; produce a result at N6 on cycle 2.\n (define_insn_reservation \"cortex_a8_neon_vaba_qqq\" 7\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vaba_qqq\"))\n+       (eq_attr \"type\" \"neon_vaba_qqq\"))\n   \"cortex_a8_neon_dp_2\")\n \n ;; Instructions using this reservation read their (D|Q)m operands at N1,\n ;; their (D|Q)d operands at N3, and produce a result at N6.\n (define_insn_reservation \"cortex_a8_neon_vsma\" 6\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vsma\"))\n+       (eq_attr \"type\" \"neon_vsma\"))\n   \"cortex_a8_neon_dp\")\n \n ;; Instructions using this reservation read their source operands at N2, and\n ;; produce a result at N6.\n (define_insn_reservation \"cortex_a8_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\" 6\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\"))\n+       (eq_attr \"type\" \"neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\"))\n   \"cortex_a8_neon_dp\")\n \n ;; Instructions using this reservation read their source operands at N2, and\n ;; produce a result at N6 on cycle 2.\n (define_insn_reservation \"cortex_a8_neon_mul_qqq_8_16_32_ddd_32\" 7\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_mul_qqq_8_16_32_ddd_32\"))\n+       (eq_attr \"type\" \"neon_mul_qqq_8_16_32_ddd_32\"))\n   \"cortex_a8_neon_dp_2\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, and produce a result at N6 on cycle 2.\n (define_insn_reservation \"cortex_a8_neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\" 7\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\"))\n+       (eq_attr \"type\" \"neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\"))\n   \"cortex_a8_neon_dp_2\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N2, their (D|Q)d operands at N3, and\n ;; produce a result at N6.\n (define_insn_reservation \"cortex_a8_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\" 6\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\"))\n+       (eq_attr \"type\" \"neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\"))\n   \"cortex_a8_neon_dp\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N2, their (D|Q)d operands at N3, and\n ;; produce a result at N6 on cycle 2.\n (define_insn_reservation \"cortex_a8_neon_mla_qqq_8_16\" 7\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_mla_qqq_8_16\"))\n+       (eq_attr \"type\" \"neon_mla_qqq_8_16\"))\n   \"cortex_a8_neon_dp_2\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n ;; produce a result at N6 on cycle 2.\n (define_insn_reservation \"cortex_a8_neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\" 7\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\"))\n+       (eq_attr \"type\" \"neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\"))\n   \"cortex_a8_neon_dp_2\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n ;; produce a result at N6 on cycle 4.\n (define_insn_reservation \"cortex_a8_neon_mla_qqq_32_qqd_32_scalar\" 9\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_mla_qqq_32_qqd_32_scalar\"))\n+       (eq_attr \"type\" \"neon_mla_qqq_32_qqd_32_scalar\"))\n   \"cortex_a8_neon_dp_4\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, and produce a result at N6.\n (define_insn_reservation \"cortex_a8_neon_mul_ddd_16_scalar_32_16_long_scalar\" 6\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_mul_ddd_16_scalar_32_16_long_scalar\"))\n+       (eq_attr \"type\" \"neon_mul_ddd_16_scalar_32_16_long_scalar\"))\n   \"cortex_a8_neon_dp\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, and produce a result at N6 on cycle 4.\n (define_insn_reservation \"cortex_a8_neon_mul_qqd_32_scalar\" 9\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_mul_qqd_32_scalar\"))\n+       (eq_attr \"type\" \"neon_mul_qqd_32_scalar\"))\n   \"cortex_a8_neon_dp_4\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n ;; produce a result at N6.\n (define_insn_reservation \"cortex_a8_neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\" 6\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\"))\n+       (eq_attr \"type\" \"neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\"))\n   \"cortex_a8_neon_dp\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N3.\n (define_insn_reservation \"cortex_a8_neon_shift_1\" 3\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_shift_1\"))\n+       (eq_attr \"type\" \"neon_shift_1\"))\n   \"cortex_a8_neon_dp\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N4.\n (define_insn_reservation \"cortex_a8_neon_shift_2\" 4\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_shift_2\"))\n+       (eq_attr \"type\" \"neon_shift_2\"))\n   \"cortex_a8_neon_dp\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N3 on cycle 2.\n (define_insn_reservation \"cortex_a8_neon_shift_3\" 4\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_shift_3\"))\n+       (eq_attr \"type\" \"neon_shift_3\"))\n   \"cortex_a8_neon_dp_2\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N1.\n (define_insn_reservation \"cortex_a8_neon_vshl_ddd\" 1\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vshl_ddd\"))\n+       (eq_attr \"type\" \"neon_vshl_ddd\"))\n   \"cortex_a8_neon_dp\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N4 on cycle 2.\n (define_insn_reservation \"cortex_a8_neon_vqshl_vrshl_vqrshl_qqq\" 5\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vqshl_vrshl_vqrshl_qqq\"))\n+       (eq_attr \"type\" \"neon_vqshl_vrshl_vqrshl_qqq\"))\n   \"cortex_a8_neon_dp_2\")\n \n ;; Instructions using this reservation read their (D|Q)m operands at N1,\n ;; their (D|Q)d operands at N3, and produce a result at N6.\n (define_insn_reservation \"cortex_a8_neon_vsra_vrsra\" 6\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vsra_vrsra\"))\n+       (eq_attr \"type\" \"neon_vsra_vrsra\"))\n   \"cortex_a8_neon_dp\")\n \n ;; Instructions using this reservation read their source operands at N2, and\n ;; produce a result at N5.\n (define_insn_reservation \"cortex_a8_neon_fp_vadd_ddd_vabs_dd\" 5\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_fp_vadd_ddd_vabs_dd\"))\n+       (eq_attr \"type\" \"neon_fp_vadd_ddd_vabs_dd\"))\n   \"cortex_a8_neon_fadd\")\n \n ;; Instructions using this reservation read their source operands at N2, and\n ;; produce a result at N5 on cycle 2.\n (define_insn_reservation \"cortex_a8_neon_fp_vadd_qqq_vabs_qq\" 6\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_fp_vadd_qqq_vabs_qq\"))\n+       (eq_attr \"type\" \"neon_fp_vadd_qqq_vabs_qq\"))\n   \"cortex_a8_neon_fadd_2\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N5.\n (define_insn_reservation \"cortex_a8_neon_fp_vsum\" 5\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_fp_vsum\"))\n+       (eq_attr \"type\" \"neon_fp_vsum\"))\n   \"cortex_a8_neon_fadd\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, and produce a result at N5.\n (define_insn_reservation \"cortex_a8_neon_fp_vmul_ddd\" 5\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_fp_vmul_ddd\"))\n+       (eq_attr \"type\" \"neon_fp_vmul_ddd\"))\n   \"cortex_a8_neon_dp\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, and produce a result at N5 on cycle 2.\n (define_insn_reservation \"cortex_a8_neon_fp_vmul_qqd\" 6\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_fp_vmul_qqd\"))\n+       (eq_attr \"type\" \"neon_fp_vmul_qqd\"))\n   \"cortex_a8_neon_dp_2\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N2, their (D|Q)d operands at N3, and\n ;; produce a result at N9.\n (define_insn_reservation \"cortex_a8_neon_fp_vmla_ddd\" 9\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_fp_vmla_ddd\"))\n+       (eq_attr \"type\" \"neon_fp_vmla_ddd\"))\n   \"cortex_a8_neon_fmul_then_fadd\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N2, their (D|Q)d operands at N3, and\n ;; produce a result at N9 on cycle 2.\n (define_insn_reservation \"cortex_a8_neon_fp_vmla_qqq\" 10\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_fp_vmla_qqq\"))\n+       (eq_attr \"type\" \"neon_fp_vmla_qqq\"))\n   \"cortex_a8_neon_fmul_then_fadd_2\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n ;; produce a result at N9.\n (define_insn_reservation \"cortex_a8_neon_fp_vmla_ddd_scalar\" 9\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_fp_vmla_ddd_scalar\"))\n+       (eq_attr \"type\" \"neon_fp_vmla_ddd_scalar\"))\n   \"cortex_a8_neon_fmul_then_fadd\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n ;; produce a result at N9 on cycle 2.\n (define_insn_reservation \"cortex_a8_neon_fp_vmla_qqq_scalar\" 10\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_fp_vmla_qqq_scalar\"))\n+       (eq_attr \"type\" \"neon_fp_vmla_qqq_scalar\"))\n   \"cortex_a8_neon_fmul_then_fadd_2\")\n \n ;; Instructions using this reservation read their source operands at N2, and\n ;; produce a result at N9.\n (define_insn_reservation \"cortex_a8_neon_fp_vrecps_vrsqrts_ddd\" 9\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_fp_vrecps_vrsqrts_ddd\"))\n+       (eq_attr \"type\" \"neon_fp_vrecps_vrsqrts_ddd\"))\n   \"cortex_a8_neon_fmul_then_fadd\")\n \n ;; Instructions using this reservation read their source operands at N2, and\n ;; produce a result at N9 on cycle 2.\n (define_insn_reservation \"cortex_a8_neon_fp_vrecps_vrsqrts_qqq\" 10\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_fp_vrecps_vrsqrts_qqq\"))\n+       (eq_attr \"type\" \"neon_fp_vrecps_vrsqrts_qqq\"))\n   \"cortex_a8_neon_fmul_then_fadd_2\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N2.\n (define_insn_reservation \"cortex_a8_neon_bp_simple\" 2\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_bp_simple\"))\n+       (eq_attr \"type\" \"neon_bp_simple\"))\n   \"cortex_a8_neon_perm\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N2 on cycle 2.\n (define_insn_reservation \"cortex_a8_neon_bp_2cycle\" 3\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_bp_2cycle\"))\n+       (eq_attr \"type\" \"neon_bp_2cycle\"))\n   \"cortex_a8_neon_perm_2\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N2 on cycle 3.\n (define_insn_reservation \"cortex_a8_neon_bp_3cycle\" 4\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_bp_3cycle\"))\n+       (eq_attr \"type\" \"neon_bp_3cycle\"))\n   \"cortex_a8_neon_perm_3\")\n \n ;; Instructions using this reservation produce a result at N1.\n (define_insn_reservation \"cortex_a8_neon_ldr\" 1\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_ldr\"))\n+       (eq_attr \"type\" \"neon_ldr\"))\n   \"cortex_a8_neon_ls\")\n \n ;; Instructions using this reservation read their source operands at N1.\n (define_insn_reservation \"cortex_a8_neon_str\" 0\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_str\"))\n+       (eq_attr \"type\" \"neon_str\"))\n   \"cortex_a8_neon_ls\")\n \n ;; Instructions using this reservation produce a result at N1 on cycle 2.\n (define_insn_reservation \"cortex_a8_neon_vld1_1_2_regs\" 2\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vld1_1_2_regs\"))\n+       (eq_attr \"type\" \"neon_vld1_1_2_regs\"))\n   \"cortex_a8_neon_ls_2\")\n \n ;; Instructions using this reservation produce a result at N1 on cycle 3.\n (define_insn_reservation \"cortex_a8_neon_vld1_3_4_regs\" 3\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vld1_3_4_regs\"))\n+       (eq_attr \"type\" \"neon_vld1_3_4_regs\"))\n   \"cortex_a8_neon_ls_3\")\n \n ;; Instructions using this reservation produce a result at N2 on cycle 2.\n (define_insn_reservation \"cortex_a8_neon_vld2_2_regs_vld1_vld2_all_lanes\" 3\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vld2_2_regs_vld1_vld2_all_lanes\"))\n+       (eq_attr \"type\" \"neon_vld2_2_regs_vld1_vld2_all_lanes\"))\n   \"cortex_a8_neon_ls_2\")\n \n ;; Instructions using this reservation produce a result at N2 on cycle 3.\n (define_insn_reservation \"cortex_a8_neon_vld2_4_regs\" 4\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vld2_4_regs\"))\n+       (eq_attr \"type\" \"neon_vld2_4_regs\"))\n   \"cortex_a8_neon_ls_3\")\n \n ;; Instructions using this reservation produce a result at N2 on cycle 4.\n (define_insn_reservation \"cortex_a8_neon_vld3_vld4\" 5\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vld3_vld4\"))\n+       (eq_attr \"type\" \"neon_vld3_vld4\"))\n   \"cortex_a8_neon_ls_4\")\n \n ;; Instructions using this reservation read their source operands at N1.\n (define_insn_reservation \"cortex_a8_neon_vst1_1_2_regs_vst2_2_regs\" 0\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vst1_1_2_regs_vst2_2_regs\"))\n+       (eq_attr \"type\" \"neon_vst1_1_2_regs_vst2_2_regs\"))\n   \"cortex_a8_neon_ls_2\")\n \n ;; Instructions using this reservation read their source operands at N1.\n (define_insn_reservation \"cortex_a8_neon_vst1_3_4_regs\" 0\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vst1_3_4_regs\"))\n+       (eq_attr \"type\" \"neon_vst1_3_4_regs\"))\n   \"cortex_a8_neon_ls_3\")\n \n ;; Instructions using this reservation read their source operands at N1.\n (define_insn_reservation \"cortex_a8_neon_vst2_4_regs_vst3_vst4\" 0\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vst2_4_regs_vst3_vst4\"))\n+       (eq_attr \"type\" \"neon_vst2_4_regs_vst3_vst4\"))\n   \"cortex_a8_neon_ls_4\")\n \n ;; Instructions using this reservation read their source operands at N1.\n (define_insn_reservation \"cortex_a8_neon_vst3_vst4\" 0\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vst3_vst4\"))\n+       (eq_attr \"type\" \"neon_vst3_vst4\"))\n   \"cortex_a8_neon_ls_4\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N2 on cycle 3.\n (define_insn_reservation \"cortex_a8_neon_vld1_vld2_lane\" 4\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vld1_vld2_lane\"))\n+       (eq_attr \"type\" \"neon_vld1_vld2_lane\"))\n   \"cortex_a8_neon_ls_3\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N2 on cycle 5.\n (define_insn_reservation \"cortex_a8_neon_vld3_vld4_lane\" 6\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vld3_vld4_lane\"))\n+       (eq_attr \"type\" \"neon_vld3_vld4_lane\"))\n   \"cortex_a8_neon_ls_5\")\n \n ;; Instructions using this reservation read their source operands at N1.\n (define_insn_reservation \"cortex_a8_neon_vst1_vst2_lane\" 0\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vst1_vst2_lane\"))\n+       (eq_attr \"type\" \"neon_vst1_vst2_lane\"))\n   \"cortex_a8_neon_ls_2\")\n \n ;; Instructions using this reservation read their source operands at N1.\n (define_insn_reservation \"cortex_a8_neon_vst3_vst4_lane\" 0\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vst3_vst4_lane\"))\n+       (eq_attr \"type\" \"neon_vst3_vst4_lane\"))\n   \"cortex_a8_neon_ls_3\")\n \n ;; Instructions using this reservation produce a result at N2 on cycle 2.\n (define_insn_reservation \"cortex_a8_neon_vld3_vld4_all_lanes\" 3\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_vld3_vld4_all_lanes\"))\n+       (eq_attr \"type\" \"neon_vld3_vld4_all_lanes\"))\n   \"cortex_a8_neon_ls_3\")\n \n ;; Instructions using this reservation produce a result at N2.\n (define_insn_reservation \"cortex_a8_neon_mcr\" 2\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_mcr\"))\n+       (eq_attr \"type\" \"neon_mcr\"))\n   \"cortex_a8_neon_perm\")\n \n ;; Instructions using this reservation produce a result at N2.\n (define_insn_reservation \"cortex_a8_neon_mcr_2_mcrr\" 2\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (eq_attr \"neon_type\" \"neon_mcr_2_mcrr\"))\n+       (eq_attr \"type\" \"neon_mcr_2_mcrr\"))\n   \"cortex_a8_neon_perm_2\")\n \n ;; Exceptions to the default latencies."}, {"sha": "acbfef587b0c98a33a089ef70dc77ee1c76d825f", "filename": "gcc/config/arm/cortex-a8.md", "status": "modified", "additions": 1, "deletions": 3, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-a8.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-a8.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a8.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -85,9 +85,7 @@\n ;; (source read in E2 and destination available at the end of that cycle).\n (define_insn_reservation \"cortex_a8_alu\" 2\n   (and (eq_attr \"tune\" \"cortexa8\")\n-       (ior (and (eq_attr \"type\" \"arlo_imm,arlo_reg,shift,shift_reg\")\n-                 (eq_attr \"neon_type\" \"none\"))\n-            (eq_attr \"type\" \"clz\")))\n+       (eq_attr \"type\" \"arlo_imm,arlo_reg,shift,shift_reg,clz\"))\n   \"cortex_a8_default\")\n \n (define_insn_reservation \"cortex_a8_alu_shift\" 2"}, {"sha": "2c9d5db5bd8ea4eaf6bcbf49bc04bc955febb21d", "filename": "gcc/config/arm/cortex-a9-neon.md", "status": "modified", "additions": 60, "deletions": 60, "changes": 120, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-a9-neon.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-a9-neon.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a9-neon.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -109,12 +109,12 @@\n ;; NEON -> core transfers.\n (define_insn_reservation \"ca9_neon_mrc\" 1\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_mrc\"))\n+       (eq_attr \"type\" \"neon_mrc\"))\n   \"ca9_issue_vfp_neon + cortex_a9_neon_mcr\")\n \n (define_insn_reservation \"ca9_neon_mrrc\" 1\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_mrrc\"))\n+       (eq_attr \"type\" \"neon_mrrc\"))\n   \"ca9_issue_vfp_neon + cortex_a9_neon_mcr\")\n \n ;; The remainder of this file is auto-generated by neon-schedgen.\n@@ -123,400 +123,400 @@\n ;; produce a result at N3.\n (define_insn_reservation \"cortex_a9_neon_int_1\" 3\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_int_1\"))\n+       (eq_attr \"type\" \"neon_int_1\"))\n   \"cortex_a9_neon_dp\")\n \n ;; Instructions using this reservation read their (D|Q)m operands at N1,\n ;; their (D|Q)n operands at N2, and produce a result at N3.\n (define_insn_reservation \"cortex_a9_neon_int_2\" 3\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_int_2\"))\n+       (eq_attr \"type\" \"neon_int_2\"))\n   \"cortex_a9_neon_dp\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N3.\n (define_insn_reservation \"cortex_a9_neon_int_3\" 3\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_int_3\"))\n+       (eq_attr \"type\" \"neon_int_3\"))\n   \"cortex_a9_neon_dp\")\n \n ;; Instructions using this reservation read their source operands at N2, and\n ;; produce a result at N4.\n (define_insn_reservation \"cortex_a9_neon_int_4\" 4\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_int_4\"))\n+       (eq_attr \"type\" \"neon_int_4\"))\n   \"cortex_a9_neon_dp\")\n \n ;; Instructions using this reservation read their (D|Q)m operands at N1,\n ;; their (D|Q)n operands at N2, and produce a result at N4.\n (define_insn_reservation \"cortex_a9_neon_int_5\" 4\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_int_5\"))\n+       (eq_attr \"type\" \"neon_int_5\"))\n   \"cortex_a9_neon_dp\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N4.\n (define_insn_reservation \"cortex_a9_neon_vqneg_vqabs\" 4\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vqneg_vqabs\"))\n+       (eq_attr \"type\" \"neon_vqneg_vqabs\"))\n   \"cortex_a9_neon_dp\")\n \n ;; Instructions using this reservation produce a result at N3.\n (define_insn_reservation \"cortex_a9_neon_vmov\" 3\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vmov\"))\n+       (eq_attr \"type\" \"neon_vmov\"))\n   \"cortex_a9_neon_dp\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n ;; produce a result at N6.\n (define_insn_reservation \"cortex_a9_neon_vaba\" 6\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vaba\"))\n+       (eq_attr \"type\" \"neon_vaba\"))\n   \"cortex_a9_neon_dp\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n ;; produce a result at N6 on cycle 2.\n (define_insn_reservation \"cortex_a9_neon_vaba_qqq\" 7\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vaba_qqq\"))\n+       (eq_attr \"type\" \"neon_vaba_qqq\"))\n   \"cortex_a9_neon_dp_2\")\n \n ;; Instructions using this reservation read their (D|Q)m operands at N1,\n ;; their (D|Q)d operands at N3, and produce a result at N6.\n (define_insn_reservation \"cortex_a9_neon_vsma\" 6\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vsma\"))\n+       (eq_attr \"type\" \"neon_vsma\"))\n   \"cortex_a9_neon_dp\")\n \n ;; Instructions using this reservation read their source operands at N2, and\n ;; produce a result at N6.\n (define_insn_reservation \"cortex_a9_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\" 6\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\"))\n+       (eq_attr \"type\" \"neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\"))\n   \"cortex_a9_neon_dp\")\n \n ;; Instructions using this reservation read their source operands at N2, and\n ;; produce a result at N6 on cycle 2.\n (define_insn_reservation \"cortex_a9_neon_mul_qqq_8_16_32_ddd_32\" 7\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_mul_qqq_8_16_32_ddd_32\"))\n+       (eq_attr \"type\" \"neon_mul_qqq_8_16_32_ddd_32\"))\n   \"cortex_a9_neon_dp_2\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, and produce a result at N6 on cycle 2.\n (define_insn_reservation \"cortex_a9_neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\" 7\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\"))\n+       (eq_attr \"type\" \"neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\"))\n   \"cortex_a9_neon_dp_2\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N2, their (D|Q)d operands at N3, and\n ;; produce a result at N6.\n (define_insn_reservation \"cortex_a9_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\" 6\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\"))\n+       (eq_attr \"type\" \"neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\"))\n   \"cortex_a9_neon_dp\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N2, their (D|Q)d operands at N3, and\n ;; produce a result at N6 on cycle 2.\n (define_insn_reservation \"cortex_a9_neon_mla_qqq_8_16\" 7\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_mla_qqq_8_16\"))\n+       (eq_attr \"type\" \"neon_mla_qqq_8_16\"))\n   \"cortex_a9_neon_dp_2\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n ;; produce a result at N6 on cycle 2.\n (define_insn_reservation \"cortex_a9_neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\" 7\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\"))\n+       (eq_attr \"type\" \"neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\"))\n   \"cortex_a9_neon_dp_2\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n ;; produce a result at N6 on cycle 4.\n (define_insn_reservation \"cortex_a9_neon_mla_qqq_32_qqd_32_scalar\" 9\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_mla_qqq_32_qqd_32_scalar\"))\n+       (eq_attr \"type\" \"neon_mla_qqq_32_qqd_32_scalar\"))\n   \"cortex_a9_neon_dp_4\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, and produce a result at N6.\n (define_insn_reservation \"cortex_a9_neon_mul_ddd_16_scalar_32_16_long_scalar\" 6\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_mul_ddd_16_scalar_32_16_long_scalar\"))\n+       (eq_attr \"type\" \"neon_mul_ddd_16_scalar_32_16_long_scalar\"))\n   \"cortex_a9_neon_dp\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, and produce a result at N6 on cycle 4.\n (define_insn_reservation \"cortex_a9_neon_mul_qqd_32_scalar\" 9\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_mul_qqd_32_scalar\"))\n+       (eq_attr \"type\" \"neon_mul_qqd_32_scalar\"))\n   \"cortex_a9_neon_dp_4\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n ;; produce a result at N6.\n (define_insn_reservation \"cortex_a9_neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\" 6\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\"))\n+       (eq_attr \"type\" \"neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\"))\n   \"cortex_a9_neon_dp\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N3.\n (define_insn_reservation \"cortex_a9_neon_shift_1\" 3\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_shift_1\"))\n+       (eq_attr \"type\" \"neon_shift_1\"))\n   \"cortex_a9_neon_dp\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N4.\n (define_insn_reservation \"cortex_a9_neon_shift_2\" 4\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_shift_2\"))\n+       (eq_attr \"type\" \"neon_shift_2\"))\n   \"cortex_a9_neon_dp\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N3 on cycle 2.\n (define_insn_reservation \"cortex_a9_neon_shift_3\" 4\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_shift_3\"))\n+       (eq_attr \"type\" \"neon_shift_3\"))\n   \"cortex_a9_neon_dp_2\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N1.\n (define_insn_reservation \"cortex_a9_neon_vshl_ddd\" 1\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vshl_ddd\"))\n+       (eq_attr \"type\" \"neon_vshl_ddd\"))\n   \"cortex_a9_neon_dp\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N4 on cycle 2.\n (define_insn_reservation \"cortex_a9_neon_vqshl_vrshl_vqrshl_qqq\" 5\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vqshl_vrshl_vqrshl_qqq\"))\n+       (eq_attr \"type\" \"neon_vqshl_vrshl_vqrshl_qqq\"))\n   \"cortex_a9_neon_dp_2\")\n \n ;; Instructions using this reservation read their (D|Q)m operands at N1,\n ;; their (D|Q)d operands at N3, and produce a result at N6.\n (define_insn_reservation \"cortex_a9_neon_vsra_vrsra\" 6\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vsra_vrsra\"))\n+       (eq_attr \"type\" \"neon_vsra_vrsra\"))\n   \"cortex_a9_neon_dp\")\n \n ;; Instructions using this reservation read their source operands at N2, and\n ;; produce a result at N5.\n (define_insn_reservation \"cortex_a9_neon_fp_vadd_ddd_vabs_dd\" 5\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_fp_vadd_ddd_vabs_dd\"))\n+       (eq_attr \"type\" \"neon_fp_vadd_ddd_vabs_dd\"))\n   \"cortex_a9_neon_fadd\")\n \n ;; Instructions using this reservation read their source operands at N2, and\n ;; produce a result at N5 on cycle 2.\n (define_insn_reservation \"cortex_a9_neon_fp_vadd_qqq_vabs_qq\" 6\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_fp_vadd_qqq_vabs_qq\"))\n+       (eq_attr \"type\" \"neon_fp_vadd_qqq_vabs_qq\"))\n   \"cortex_a9_neon_fadd_2\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N5.\n (define_insn_reservation \"cortex_a9_neon_fp_vsum\" 5\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_fp_vsum\"))\n+       (eq_attr \"type\" \"neon_fp_vsum\"))\n   \"cortex_a9_neon_fadd\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, and produce a result at N5.\n (define_insn_reservation \"cortex_a9_neon_fp_vmul_ddd\" 5\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_fp_vmul_ddd\"))\n+       (eq_attr \"type\" \"neon_fp_vmul_ddd\"))\n   \"cortex_a9_neon_dp\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, and produce a result at N5 on cycle 2.\n (define_insn_reservation \"cortex_a9_neon_fp_vmul_qqd\" 6\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_fp_vmul_qqd\"))\n+       (eq_attr \"type\" \"neon_fp_vmul_qqd\"))\n   \"cortex_a9_neon_dp_2\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N2, their (D|Q)d operands at N3, and\n ;; produce a result at N9.\n (define_insn_reservation \"cortex_a9_neon_fp_vmla_ddd\" 9\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_fp_vmla_ddd\"))\n+       (eq_attr \"type\" \"neon_fp_vmla_ddd\"))\n   \"cortex_a9_neon_fmul_then_fadd\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N2, their (D|Q)d operands at N3, and\n ;; produce a result at N9 on cycle 2.\n (define_insn_reservation \"cortex_a9_neon_fp_vmla_qqq\" 10\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_fp_vmla_qqq\"))\n+       (eq_attr \"type\" \"neon_fp_vmla_qqq\"))\n   \"cortex_a9_neon_fmul_then_fadd_2\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n ;; produce a result at N9.\n (define_insn_reservation \"cortex_a9_neon_fp_vmla_ddd_scalar\" 9\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_fp_vmla_ddd_scalar\"))\n+       (eq_attr \"type\" \"neon_fp_vmla_ddd_scalar\"))\n   \"cortex_a9_neon_fmul_then_fadd\")\n \n ;; Instructions using this reservation read their (D|Q)n operands at N2,\n ;; their (D|Q)m operands at N1, their (D|Q)d operands at N3, and\n ;; produce a result at N9 on cycle 2.\n (define_insn_reservation \"cortex_a9_neon_fp_vmla_qqq_scalar\" 10\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_fp_vmla_qqq_scalar\"))\n+       (eq_attr \"type\" \"neon_fp_vmla_qqq_scalar\"))\n   \"cortex_a9_neon_fmul_then_fadd_2\")\n \n ;; Instructions using this reservation read their source operands at N2, and\n ;; produce a result at N9.\n (define_insn_reservation \"cortex_a9_neon_fp_vrecps_vrsqrts_ddd\" 9\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_fp_vrecps_vrsqrts_ddd\"))\n+       (eq_attr \"type\" \"neon_fp_vrecps_vrsqrts_ddd\"))\n   \"cortex_a9_neon_fmul_then_fadd\")\n \n ;; Instructions using this reservation read their source operands at N2, and\n ;; produce a result at N9 on cycle 2.\n (define_insn_reservation \"cortex_a9_neon_fp_vrecps_vrsqrts_qqq\" 10\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_fp_vrecps_vrsqrts_qqq\"))\n+       (eq_attr \"type\" \"neon_fp_vrecps_vrsqrts_qqq\"))\n   \"cortex_a9_neon_fmul_then_fadd_2\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N2.\n (define_insn_reservation \"cortex_a9_neon_bp_simple\" 2\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_bp_simple\"))\n+       (eq_attr \"type\" \"neon_bp_simple\"))\n   \"cortex_a9_neon_perm\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N2 on cycle 2.\n (define_insn_reservation \"cortex_a9_neon_bp_2cycle\" 3\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_bp_2cycle\"))\n+       (eq_attr \"type\" \"neon_bp_2cycle\"))\n   \"cortex_a9_neon_perm_2\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N2 on cycle 3.\n (define_insn_reservation \"cortex_a9_neon_bp_3cycle\" 4\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_bp_3cycle\"))\n+       (eq_attr \"type\" \"neon_bp_3cycle\"))\n   \"cortex_a9_neon_perm_3\")\n \n ;; Instructions using this reservation produce a result at N1.\n (define_insn_reservation \"cortex_a9_neon_ldr\" 1\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_ldr\"))\n+       (eq_attr \"type\" \"neon_ldr\"))\n   \"cortex_a9_neon_ls\")\n \n ;; Instructions using this reservation read their source operands at N1.\n (define_insn_reservation \"cortex_a9_neon_str\" 0\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_str\"))\n+       (eq_attr \"type\" \"neon_str\"))\n   \"cortex_a9_neon_ls\")\n \n ;; Instructions using this reservation produce a result at N1 on cycle 2.\n (define_insn_reservation \"cortex_a9_neon_vld1_1_2_regs\" 2\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vld1_1_2_regs\"))\n+       (eq_attr \"type\" \"neon_vld1_1_2_regs\"))\n   \"cortex_a9_neon_ls_2\")\n \n ;; Instructions using this reservation produce a result at N1 on cycle 3.\n (define_insn_reservation \"cortex_a9_neon_vld1_3_4_regs\" 3\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vld1_3_4_regs\"))\n+       (eq_attr \"type\" \"neon_vld1_3_4_regs\"))\n   \"cortex_a9_neon_ls_3\")\n \n ;; Instructions using this reservation produce a result at N2 on cycle 2.\n (define_insn_reservation \"cortex_a9_neon_vld2_2_regs_vld1_vld2_all_lanes\" 3\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vld2_2_regs_vld1_vld2_all_lanes\"))\n+       (eq_attr \"type\" \"neon_vld2_2_regs_vld1_vld2_all_lanes\"))\n   \"cortex_a9_neon_ls_2\")\n \n ;; Instructions using this reservation produce a result at N2 on cycle 3.\n (define_insn_reservation \"cortex_a9_neon_vld2_4_regs\" 4\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vld2_4_regs\"))\n+       (eq_attr \"type\" \"neon_vld2_4_regs\"))\n   \"cortex_a9_neon_ls_3\")\n \n ;; Instructions using this reservation produce a result at N2 on cycle 4.\n (define_insn_reservation \"cortex_a9_neon_vld3_vld4\" 5\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vld3_vld4\"))\n+       (eq_attr \"type\" \"neon_vld3_vld4\"))\n   \"cortex_a9_neon_ls_4\")\n \n ;; Instructions using this reservation read their source operands at N1.\n (define_insn_reservation \"cortex_a9_neon_vst1_1_2_regs_vst2_2_regs\" 0\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vst1_1_2_regs_vst2_2_regs\"))\n+       (eq_attr \"type\" \"neon_vst1_1_2_regs_vst2_2_regs\"))\n   \"cortex_a9_neon_ls_2\")\n \n ;; Instructions using this reservation read their source operands at N1.\n (define_insn_reservation \"cortex_a9_neon_vst1_3_4_regs\" 0\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vst1_3_4_regs\"))\n+       (eq_attr \"type\" \"neon_vst1_3_4_regs\"))\n   \"cortex_a9_neon_ls_3\")\n \n ;; Instructions using this reservation read their source operands at N1.\n (define_insn_reservation \"cortex_a9_neon_vst2_4_regs_vst3_vst4\" 0\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vst2_4_regs_vst3_vst4\"))\n+       (eq_attr \"type\" \"neon_vst2_4_regs_vst3_vst4\"))\n   \"cortex_a9_neon_ls_4\")\n \n ;; Instructions using this reservation read their source operands at N1.\n (define_insn_reservation \"cortex_a9_neon_vst3_vst4\" 0\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vst3_vst4\"))\n+       (eq_attr \"type\" \"neon_vst3_vst4\"))\n   \"cortex_a9_neon_ls_4\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N2 on cycle 3.\n (define_insn_reservation \"cortex_a9_neon_vld1_vld2_lane\" 4\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vld1_vld2_lane\"))\n+       (eq_attr \"type\" \"neon_vld1_vld2_lane\"))\n   \"cortex_a9_neon_ls_3\")\n \n ;; Instructions using this reservation read their source operands at N1, and\n ;; produce a result at N2 on cycle 5.\n (define_insn_reservation \"cortex_a9_neon_vld3_vld4_lane\" 6\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vld3_vld4_lane\"))\n+       (eq_attr \"type\" \"neon_vld3_vld4_lane\"))\n   \"cortex_a9_neon_ls_5\")\n \n ;; Instructions using this reservation read their source operands at N1.\n (define_insn_reservation \"cortex_a9_neon_vst1_vst2_lane\" 0\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vst1_vst2_lane\"))\n+       (eq_attr \"type\" \"neon_vst1_vst2_lane\"))\n   \"cortex_a9_neon_ls_2\")\n \n ;; Instructions using this reservation read their source operands at N1.\n (define_insn_reservation \"cortex_a9_neon_vst3_vst4_lane\" 0\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vst3_vst4_lane\"))\n+       (eq_attr \"type\" \"neon_vst3_vst4_lane\"))\n   \"cortex_a9_neon_ls_3\")\n \n ;; Instructions using this reservation produce a result at N2 on cycle 2.\n (define_insn_reservation \"cortex_a9_neon_vld3_vld4_all_lanes\" 3\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_vld3_vld4_all_lanes\"))\n+       (eq_attr \"type\" \"neon_vld3_vld4_all_lanes\"))\n   \"cortex_a9_neon_ls_3\")\n \n ;; Instructions using this reservation produce a result at N2.\n (define_insn_reservation \"cortex_a9_neon_mcr\" 2\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_mcr\"))\n+       (eq_attr \"type\" \"neon_mcr\"))\n   \"cortex_a9_neon_perm\")\n \n ;; Instructions using this reservation produce a result at N2.\n (define_insn_reservation \"cortex_a9_neon_mcr_2_mcrr\" 2\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (eq_attr \"neon_type\" \"neon_mcr_2_mcrr\"))\n+       (eq_attr \"type\" \"neon_mcr_2_mcrr\"))\n   \"cortex_a9_neon_perm_2\")\n \n ;; Exceptions to the default latencies."}, {"sha": "198e8de80cfe46dff253bf720812b41bb1446c54", "filename": "gcc/config/arm/cortex-a9.md", "status": "modified", "additions": 6, "deletions": 6, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-a9.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-a9.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a9.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -80,10 +80,9 @@ cortex_a9_p1_e2 + cortex_a9_p0_e1 + cortex_a9_p1_e1\")\n ;; which can go down E2 without any problem.\n (define_insn_reservation \"cortex_a9_dp\" 2\n   (and (eq_attr \"tune\" \"cortexa9\")\n-       (and (eq_attr \"type\" \"arlo_imm,arlo_reg,shift,shift_reg,\\\n-                             mov_imm,mov_reg,mvn_imm,mvn_reg,\\\n-                             mov_shift_reg,mov_shift\")\n-            (eq_attr \"neon_type\" \"none\")))\n+       (eq_attr \"type\" \"arlo_imm,arlo_reg,shift,shift_reg,\\\n+                        mov_imm,mov_reg,mvn_imm,mvn_reg,\\\n+                        mov_shift_reg,mov_shift\"))\n   \"cortex_a9_p0_default|cortex_a9_p1_default\")\n \n ;; An instruction using the shifter will go down E1.\n@@ -200,7 +199,7 @@ cortex_a9_store3_4, cortex_a9_store1_2,  cortex_a9_load3_4\")\n ;; Pipelining for VFP instructions.\n ;; Issue happens either along load store unit or the VFP / Neon unit.\n ;; Pipeline   Instruction Classification.\n-;; FPS - fcpys, ffariths, ffarithd,r_2_f,f_2_r\n+;; FPS - fcpys, ffariths, ffarithd,f_mcr,f_mcrr,f_mrc,f_mrrc\n ;; FP_ADD   - fadds, faddd, fcmps (1)\n ;; FPMUL   - fmul{s,d}, fmac{s,d}, ffma{s,d}\n ;; FPDIV - fdiv{s,d}\n@@ -213,7 +212,8 @@ cortex_a9_store3_4, cortex_a9_store1_2,  cortex_a9_load3_4\")\n ;; fmrs, fmrrd, fmstat and fmrx - The data is available after 1 cycle.\n (define_insn_reservation \"cortex_a9_fps\" 2\n  (and (eq_attr \"tune\" \"cortexa9\")\n-      (eq_attr \"type\" \"fcpys, fconsts, fconstd, ffariths, ffarithd, r_2_f, f_2_r, f_flag\"))\n+      (eq_attr \"type\" \"fcpys, fconsts, fconstd, ffariths, ffarithd,\\\n+                       f_mcr, f_mcrr, f_mrc, f_mrrc, f_flag\"))\n  \"ca9_issue_vfp_neon + ca9fps\")\n \n (define_bypass 1"}, {"sha": "f148e9dba798177a105df6a36e188d3dff7b890e", "filename": "gcc/config/arm/cortex-m4-fpu.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-m4-fpu.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-m4-fpu.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-m4-fpu.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -40,7 +40,7 @@\n \n (define_insn_reservation \"cortex_m4_vmov_2\" 2\n   (and (eq_attr \"tune\" \"cortexm4\")\n-       (eq_attr \"type\" \"f_2_r,r_2_f\"))\n+       (eq_attr \"type\" \"f_mrc,f_mrrc,f_mcr,f_mcrr\"))\n   \"cortex_m4_ex_v*2\")\n \n (define_insn_reservation \"cortex_m4_fmuls\" 2"}, {"sha": "8262ccd5b659a64c2dcf7b02e277188657c5164e", "filename": "gcc/config/arm/cortex-r4f.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-r4f.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fcortex-r4f.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-r4f.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -83,12 +83,12 @@\n \n (define_insn_reservation \"cortex_r4_mcr\" 2\n  (and (eq_attr \"tune_cortexr4\" \"yes\")\n-      (eq_attr \"type\" \"r_2_f\"))\n+      (eq_attr \"type\" \"f_mcr,f_mcrr\"))\n  \"cortex_r4_issue_ab\")\n \n (define_insn_reservation \"cortex_r4_mrc\" 3\n  (and (eq_attr \"tune_cortexr4\" \"yes\")\n-      (eq_attr \"type\" \"f_2_r\"))\n+      (eq_attr \"type\" \"f_mrc,f_mrrc\"))\n  \"cortex_r4_issue_ab\")\n \n ;; Bypasses for normal (not early) regs."}, {"sha": "c7d7079b9de69d42d2659864f90dd50f1c6add72", "filename": "gcc/config/arm/iterators.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fiterators.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fiterators.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fiterators.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -391,7 +391,7 @@\n (define_mode_attr scalar_mul_constraint [(V4HI \"x\") (V2SI \"t\") (V2SF \"t\")\n                                          (V8HI \"x\") (V4SI \"t\") (V4SF \"t\")])\n \n-;; Predicates used for setting neon_type\n+;; Predicates used for setting type for neon instructions\n \n (define_mode_attr Is_float_mode [(V8QI \"false\") (V16QI \"false\")\n                  (V4HI \"false\") (V8HI \"false\")"}, {"sha": "3966715d4732b1e20fe6ddfbc4071e415292c410", "filename": "gcc/config/arm/iwmmxt.md", "status": "modified", "additions": 4, "deletions": 2, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fiwmmxt.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fiwmmxt.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fiwmmxt.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -155,7 +155,8 @@\n                                  (const_int 8)\n                                  (const_int 4))]\n                               (const_int 4)))\n-   (set_attr \"type\" \"*,*,*,load2,store2,wmmx_wmov,wmmx_tmcrr,wmmx_tmrrc,wmmx_wldr,wmmx_wstr,r_2_f,f_2_r,ffarithd,f_loadd,f_stored\")\n+   (set_attr \"type\" \"*,*,*,load2,store2,*,*,*,*,*,f_mcrr,f_mrrc,\\\n+                     ffarithd,f_loadd,f_stored\")\n    (set_attr \"arm_pool_range\" \"*,*,*,1020,*,*,*,*,*,*,*,*,*,1020,*\")\n    (set_attr \"arm_neg_pool_range\" \"*,*,*,1008,*,*,*,*,*,*,*,*,*,1008,*\")]\n )\n@@ -187,7 +188,8 @@\n      default:\n        gcc_unreachable ();\n      }\"\n-  [(set_attr \"type\"           \"*,*,*,*,load1,store1,wmmx_tmcr,wmmx_tmrc,wmmx_wldr,wmmx_wstr,r_2_f,f_2_r,fcpys,f_loads,f_stores\")\n+  [(set_attr \"type\"           \"*,*,*,*,load1,store1,*,*,*,*,f_mcr,f_mrc,\\\n+                               fcpys,f_loads,f_stores\")\n    (set_attr \"length\"         \"*,*,*,*,*,        *,*,*,  16,     *,*,*,*,*,*\")\n    (set_attr \"pool_range\"     \"*,*,*,*,4096,     *,*,*,1024,     *,*,*,*,1020,*\")\n    (set_attr \"neg_pool_range\" \"*,*,*,*,4084,     *,*,*,   *,  1012,*,*,*,1008,*\")"}, {"sha": "3d1bf596f86cff31f3b24f3df587095e0963a400", "filename": "gcc/config/arm/marvell-pj4.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fmarvell-pj4.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fmarvell-pj4.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fmarvell-pj4.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -201,9 +201,9 @@\n \n (define_insn_reservation \"pj4_vfp_to_core\" 7\n   (and (eq_attr \"tune\" \"marvell_pj4\")\n-       (eq_attr \"type\" \"f_2_r,f_flag\"))       \"pj4_isb,nothing,nothing,vissue,vfast,nothing*2\")\n+       (eq_attr \"type\" \"f_mrc,f_mrrc,f_flag\")) \"pj4_isb,nothing,nothing,vissue,vfast,nothing*2\")\n \n (define_insn_reservation \"pj4_core_to_vfp\" 2\n   (and (eq_attr \"tune\" \"marvell_pj4\")\n-       (eq_attr \"type\" \"r_2_f\"))              \"pj4_isb,pj4_alu1,pj4_w1,vissue,pj4_cp\")\n+       (eq_attr \"type\" \"f_mcr,f_mcrr\")) \"pj4_isb,pj4_alu1,pj4_w1,vissue,pj4_cp\")\n "}, {"sha": "b3699563d48881b7ab988d9eea389444f3a3d1d6", "filename": "gcc/config/arm/neon-schedgen.ml", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fneon-schedgen.ml", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fneon-schedgen.ml", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fneon-schedgen.ml?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -480,7 +480,7 @@ let emit_insn_reservations core =\n         Printf.printf \"(define_insn_reservation \\\"%s_%s\\\" %d\\n\" \n             corestring producer latency;\n             Printf.printf \"  (and (eq_attr \\\"tune\\\" \\\"%s\\\")\\n\" tunestring;\n-        Printf.printf \"       (eq_attr \\\"neon_type\\\" \\\"%s\\\"))\\n\" producer;\n+        Printf.printf \"       (eq_attr \\\"type\\\" \\\"%s\\\"))\\n\" producer;\n         let str =\n           match reservation with\n \t    Mul -> \"dp\" | Mul_2cycle -> \"dp_2\" | Mul_4cycle -> \"dp_4\""}, {"sha": "ae83dba5f895276800a0973498530e1c0c8d1196", "filename": "gcc/config/arm/neon.md", "status": "modified", "additions": 237, "deletions": 238, "changes": 475, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fneon.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fneon.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fneon.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -20,7 +20,7 @@\n \n \n ;; Attribute used to permit string comparisons against <VQH_mnem> in\n-;; neon_type attribute definitions.\n+;; type attribute definitions.\n (define_attr \"vqh_mnem\" \"vadd,vmin,vmax\" (const_string \"vadd\"))\n \n (define_insn \"*neon_mov<mode>\"\n@@ -60,8 +60,8 @@\n     default: return output_move_double (operands, true, NULL);\n     }\n }\n- [(set_attr \"neon_type\" \"neon_int_1,*,neon_vmov,*,neon_mrrc,neon_mcr_2_mcrr,*,*,*\")\n-  (set_attr \"type\" \"*,f_stored,*,f_loadd,*,*,mov_reg,load2,store2\")\n+ [(set_attr \"type\" \"neon_int_1,f_stored,neon_vmov,f_loadd,neon_mrrc,\\\n+                    neon_mcr_2_mcrr,mov_reg,load2,store2\")\n   (set_attr \"length\" \"4,4,4,4,4,4,8,8,8\")\n   (set_attr \"arm_pool_range\"     \"*,*,*,1020,*,*,*,1020,*\")\n   (set_attr \"thumb2_pool_range\"     \"*,*,*,1018,*,*,*,1018,*\")\n@@ -104,9 +104,8 @@\n     default: return output_move_quad (operands);\n     }\n }\n-  [(set_attr \"neon_type\" \"neon_int_1,neon_stm_2,neon_vmov,neon_ldm_2,\\\n-                          neon_mrrc,neon_mcr_2_mcrr,*,*,*\")\n-   (set_attr \"type\" \"*,*,*,*,*,*,mov_reg,load4,store4\")\n+  [(set_attr \"type\" \"neon_int_1,neon_stm_2,neon_vmov,neon_ldm_2,\\\n+                     neon_mrrc,neon_mcr_2_mcrr,mov_reg,load4,store4\")\n    (set_attr \"length\" \"4,8,4,8,8,8,16,8,16\")\n    (set_attr \"arm_pool_range\" \"*,*,*,1020,*,*,*,1020,*\")\n    (set_attr \"thumb2_pool_range\" \"*,*,*,1018,*,*,*,1018,*\")\n@@ -150,7 +149,7 @@\n     default: gcc_unreachable ();\n     }\n }\n-  [(set_attr \"neon_type\" \"neon_int_1,neon_stm_2,neon_ldm_2\")\n+  [(set_attr \"type\" \"neon_int_1,neon_stm_2,neon_ldm_2\")\n    (set (attr \"length\") (symbol_ref \"arm_attr_length_move_neon (insn)\"))])\n \n (define_split\n@@ -258,7 +257,7 @@\n \t\t    UNSPEC_MISALIGNED_ACCESS))]\n   \"TARGET_NEON && !BYTES_BIG_ENDIAN && unaligned_access\"\n   \"vst1.<V_sz_elem>\\t{%P1}, %A0\"\n-  [(set_attr \"neon_type\" \"neon_vst1_1_2_regs_vst2_2_regs\")])\n+  [(set_attr \"type\" \"neon_vst1_1_2_regs_vst2_2_regs\")])\n \n (define_insn \"*movmisalign<mode>_neon_load\"\n   [(set (match_operand:VDX 0 \"s_register_operand\"\t\t\t\"=w\")\n@@ -267,15 +266,15 @@\n \t\t    UNSPEC_MISALIGNED_ACCESS))]\n   \"TARGET_NEON && !BYTES_BIG_ENDIAN && unaligned_access\"\n   \"vld1.<V_sz_elem>\\t{%P0}, %A1\"\n-  [(set_attr \"neon_type\" \"neon_vld1_1_2_regs\")])\n+  [(set_attr \"type\" \"neon_vld1_1_2_regs\")])\n \n (define_insn \"*movmisalign<mode>_neon_store\"\n   [(set (match_operand:VQX 0 \"neon_permissive_struct_operand\"  \"=Um\")\n \t(unspec:VQX [(match_operand:VQX 1 \"s_register_operand\" \" w\")]\n \t\t    UNSPEC_MISALIGNED_ACCESS))]\n   \"TARGET_NEON && !BYTES_BIG_ENDIAN && unaligned_access\"\n   \"vst1.<V_sz_elem>\\t{%q1}, %A0\"\n-  [(set_attr \"neon_type\" \"neon_vst1_1_2_regs_vst2_2_regs\")])\n+  [(set_attr \"type\" \"neon_vst1_1_2_regs_vst2_2_regs\")])\n \n (define_insn \"*movmisalign<mode>_neon_load\"\n   [(set (match_operand:VQX 0 \"s_register_operand\"\t\t\t\"=w\")\n@@ -284,7 +283,7 @@\n \t\t    UNSPEC_MISALIGNED_ACCESS))]\n   \"TARGET_NEON && !BYTES_BIG_ENDIAN && unaligned_access\"\n   \"vld1.<V_sz_elem>\\t{%q0}, %A1\"\n-  [(set_attr \"neon_type\" \"neon_vld1_1_2_regs\")])\n+  [(set_attr \"type\" \"neon_vld1_1_2_regs\")])\n \n (define_insn \"vec_set<mode>_internal\"\n   [(set (match_operand:VD 0 \"s_register_operand\" \"=w,w\")\n@@ -305,7 +304,7 @@\n   else\n     return \"vmov.<V_sz_elem>\\t%P0[%c2], %1\";\n }\n-  [(set_attr \"neon_type\" \"neon_vld1_vld2_lane,neon_mcr\")])\n+  [(set_attr \"type\" \"neon_vld1_vld2_lane,neon_mcr\")])\n \n (define_insn \"vec_set<mode>_internal\"\n   [(set (match_operand:VQ 0 \"s_register_operand\" \"=w,w\")\n@@ -333,7 +332,7 @@\n   else\n     return \"vmov.<V_sz_elem>\\t%P0[%c2], %1\";\n }\n-  [(set_attr \"neon_type\" \"neon_vld1_vld2_lane,neon_mcr\")]\n+  [(set_attr \"type\" \"neon_vld1_vld2_lane,neon_mcr\")]\n )\n \n (define_insn \"vec_setv2di_internal\"\n@@ -355,7 +354,7 @@\n   else\n     return \"vmov\\t%P0, %Q1, %R1\";\n }\n-  [(set_attr \"neon_type\" \"neon_vld1_1_2_regs,neon_mcr_2_mcrr\")]\n+  [(set_attr \"type\" \"neon_vld1_1_2_regs,neon_mcr_2_mcrr\")]\n )\n \n (define_expand \"vec_set<mode>\"\n@@ -389,7 +388,7 @@\n   else\n     return \"vmov.<V_uf_sclr>\\t%0, %P1[%c2]\";\n }\n-  [(set_attr \"neon_type\" \"neon_vst1_vst2_lane,neon_bp_simple\")]\n+  [(set_attr \"type\" \"neon_vst1_vst2_lane,neon_bp_simple\")]\n )\n \n (define_insn \"vec_extract<mode>\"\n@@ -415,7 +414,7 @@\n   else\n     return \"vmov.<V_uf_sclr>\\t%0, %P1[%c2]\";\n }\n-  [(set_attr \"neon_type\" \"neon_vst1_vst2_lane,neon_bp_simple\")]\n+  [(set_attr \"type\" \"neon_vst1_vst2_lane,neon_bp_simple\")]\n )\n \n (define_insn \"vec_extractv2di\"\n@@ -434,7 +433,7 @@\n   else\n     return \"vmov\\t%Q0, %R0, %P1  @ v2di\";\n }\n-  [(set_attr \"neon_type\" \"neon_vst1_vst2_lane,neon_int_1\")]\n+  [(set_attr \"type\" \"neon_vst1_vst2_lane,neon_int_1\")]\n )\n \n (define_expand \"vec_init<mode>\"\n@@ -457,7 +456,7 @@\n \t\t  (match_operand:VDQ 2 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON && (!<Is_float_mode> || flag_unsafe_math_optimizations)\"\n   \"vadd.<V_if_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_float_mode>\")\n                     (if_then_else (match_test \"<Is_d_reg>\")\n                                   (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n@@ -484,7 +483,7 @@\n     default: gcc_unreachable ();\n     }\n }\n-  [(set_attr \"neon_type\" \"neon_int_1,*,*,neon_int_1,*,*,*\")\n+  [(set_attr \"type\" \"neon_int_1,*,*,neon_int_1,*,*,*\")\n    (set_attr \"conds\" \"*,clob,clob,*,clob,clob,clob\")\n    (set_attr \"length\" \"*,8,8,*,8,8,8\")\n    (set_attr \"arch\" \"neon_for_64bits,*,*,avoid_neon_for_64bits,*,*,*\")]\n@@ -496,7 +495,7 @@\n                    (match_operand:VDQ 2 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON && (!<Is_float_mode> || flag_unsafe_math_optimizations)\"\n   \"vsub.<V_if_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_float_mode>\")\n                     (if_then_else (match_test \"<Is_d_reg>\")\n                                   (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n@@ -521,7 +520,7 @@\n     default: gcc_unreachable ();\n     }\n }\n-  [(set_attr \"neon_type\" \"neon_int_2,*,*,*,neon_int_2\")\n+  [(set_attr \"type\" \"neon_int_2,*,*,*,neon_int_2\")\n    (set_attr \"conds\" \"*,clob,clob,clob,*\")\n    (set_attr \"length\" \"*,8,8,8,*\")\n    (set_attr \"arch\" \"neon_for_64bits,*,*,*,avoid_neon_for_64bits\")]\n@@ -533,7 +532,7 @@\n                   (match_operand:VDQ 2 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON && (!<Is_float_mode> || flag_unsafe_math_optimizations)\"\n   \"vmul.<V_if_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_float_mode>\")\n                     (if_then_else (match_test \"<Is_d_reg>\")\n                                   (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n@@ -555,7 +554,7 @@\n \t\t  (match_operand:VDQ 1 \"s_register_operand\" \"0\")))]\n   \"TARGET_NEON && (!<Is_float_mode> || flag_unsafe_math_optimizations)\"\n   \"vmla.<V_if_elem>\\t%<V_reg>0, %<V_reg>2, %<V_reg>3\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_float_mode>\")\n                     (if_then_else (match_test \"<Is_d_reg>\")\n                                   (const_string \"neon_fp_vmla_ddd\")\n@@ -577,7 +576,7 @@\n                              (match_operand:VDQ 3 \"s_register_operand\" \"w\"))))]\n   \"TARGET_NEON && (!<Is_float_mode> || flag_unsafe_math_optimizations)\"\n   \"vmls.<V_if_elem>\\t%<V_reg>0, %<V_reg>2, %<V_reg>3\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_float_mode>\")\n                     (if_then_else (match_test \"<Is_d_reg>\")\n                                   (const_string \"neon_fp_vmla_ddd\")\n@@ -604,7 +603,7 @@\n \t\t (match_operand:VCVTF 3 \"register_operand\" \"0\")))]\n   \"TARGET_NEON && TARGET_FMA && flag_unsafe_math_optimizations\"\n   \"vfma%?.<V_if_elem>\\\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n \t(if_then_else (match_test \"<Is_d_reg>\")\n \t\t      (const_string \"neon_fp_vmla_ddd\")\n \t\t      (const_string \"neon_fp_vmla_qqq\")))]\n@@ -617,7 +616,7 @@\n \t\t (match_operand:VCVTF 3 \"register_operand\" \"0\")))]\n   \"TARGET_NEON && TARGET_FMA\"\n   \"vfma%?.<V_if_elem>\\\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n \t(if_then_else (match_test \"<Is_d_reg>\")\n \t\t      (const_string \"neon_fp_vmla_ddd\")\n \t\t      (const_string \"neon_fp_vmla_qqq\")))]\n@@ -630,7 +629,7 @@\n \t\t   (match_operand:VCVTF 3 \"register_operand\" \"0\")))]\n   \"TARGET_NEON && TARGET_FMA && flag_unsafe_math_optimizations\"\n   \"vfms%?.<V_if_elem>\\\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n \t(if_then_else (match_test \"<Is_d_reg>\")\n \t\t      (const_string \"neon_fp_vmla_ddd\")\n \t\t      (const_string \"neon_fp_vmla_qqq\")))]\n@@ -643,7 +642,7 @@\n \t\t   (match_operand:VCVTF 3 \"register_operand\" \"0\")))]\n   \"TARGET_NEON && TARGET_FMA\"\n   \"vfms%?.<V_if_elem>\\\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n \t(if_then_else (match_test \"<Is_d_reg>\")\n \t\t      (const_string \"neon_fp_vmla_ddd\")\n \t\t      (const_string \"neon_fp_vmla_qqq\")))]\n@@ -656,7 +655,7 @@\n \t\tNEON_VRINT))]\n   \"TARGET_NEON && TARGET_FPU_ARMV8\"\n   \"vrint<nvrint_variant>%?.f32\\\\t%<V_reg>0, %<V_reg>1\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n \t(if_then_else (match_test \"<Is_d_reg>\")\n \t\t(const_string \"neon_fp_vadd_ddd_vabs_dd\")\n \t\t(const_string \"neon_fp_vadd_qqq_vabs_qq\")))]\n@@ -676,7 +675,7 @@\n     default: gcc_unreachable ();\n     }\n }\n-  [(set_attr \"neon_type\" \"neon_int_1\")]\n+  [(set_attr \"type\" \"neon_int_1\")]\n )\n \n ;; The concrete forms of the Neon immediate-logic instructions are vbic and\n@@ -698,7 +697,7 @@\n     default: gcc_unreachable ();\n     }\n }\n-  [(set_attr \"neon_type\" \"neon_int_1\")]\n+  [(set_attr \"type\" \"neon_int_1\")]\n )\n \n (define_insn \"orn<mode>3_neon\"\n@@ -707,7 +706,7 @@\n \t\t (match_operand:VDQ 1 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON\"\n   \"vorn\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set_attr \"neon_type\" \"neon_int_1\")]\n+  [(set_attr \"type\" \"neon_int_1\")]\n )\n \n ;; TODO: investigate whether we should disable \n@@ -745,7 +744,7 @@\n         DONE;\n       }\n   }\"\n-  [(set_attr \"neon_type\" \"neon_int_1,*,*,*\")\n+  [(set_attr \"type\" \"neon_int_1,*,*,*\")\n    (set_attr \"length\" \"*,16,8,8\")\n    (set_attr \"arch\" \"any,a,t2,t2\")]\n )\n@@ -756,7 +755,7 @@\n \t\t (match_operand:VDQ 1 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON\"\n   \"vbic\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set_attr \"neon_type\" \"neon_int_1\")]\n+  [(set_attr \"type\" \"neon_int_1\")]\n )\n \n ;; Compare to *anddi_notdi_di.\n@@ -769,7 +768,7 @@\n    vbic\\t%P0, %P1, %P2\n    #\n    #\"\n-  [(set_attr \"neon_type\" \"neon_int_1,*,*\")\n+  [(set_attr \"type\" \"neon_int_1,*,*\")\n    (set_attr \"length\" \"*,8,8\")]\n )\n \n@@ -779,23 +778,23 @@\n \t\t (match_operand:VDQ 2 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON\"\n   \"veor\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set_attr \"neon_type\" \"neon_int_1\")]\n+  [(set_attr \"type\" \"neon_int_1\")]\n )\n \n (define_insn \"one_cmpl<mode>2\"\n   [(set (match_operand:VDQ 0 \"s_register_operand\" \"=w\")\n         (not:VDQ (match_operand:VDQ 1 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON\"\n   \"vmvn\\t%<V_reg>0, %<V_reg>1\"\n-  [(set_attr \"neon_type\" \"neon_int_1\")]\n+  [(set_attr \"type\" \"neon_int_1\")]\n )\n \n (define_insn \"abs<mode>2\"\n   [(set (match_operand:VDQW 0 \"s_register_operand\" \"=w\")\n \t(abs:VDQW (match_operand:VDQW 1 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON\"\n   \"vabs.<V_s_elem>\\t%<V_reg>0, %<V_reg>1\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_float_mode>\")\n                     (if_then_else (match_test \"<Is_d_reg>\")\n                                   (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n@@ -808,7 +807,7 @@\n \t(neg:VDQW (match_operand:VDQW 1 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON\"\n   \"vneg.<V_s_elem>\\t%<V_reg>0, %<V_reg>1\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_float_mode>\")\n                     (if_then_else (match_test \"<Is_d_reg>\")\n                                   (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n@@ -861,7 +860,7 @@\n \t\t    (match_operand:VDQIW 2 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON\"\n   \"vmin.<V_u_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set_attr \"neon_type\" \"neon_int_5\")]\n+  [(set_attr \"type\" \"neon_int_5\")]\n )\n \n (define_insn \"*umax<mode>3_neon\"\n@@ -870,7 +869,7 @@\n \t\t    (match_operand:VDQIW 2 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON\"\n   \"vmax.<V_u_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set_attr \"neon_type\" \"neon_int_5\")]\n+  [(set_attr \"type\" \"neon_int_5\")]\n )\n \n (define_insn \"*smin<mode>3_neon\"\n@@ -879,7 +878,7 @@\n \t\t   (match_operand:VDQW 2 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON\"\n   \"vmin.<V_s_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_float_mode>\")\n                     (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n                     (const_string \"neon_int_5\")))]\n@@ -891,7 +890,7 @@\n \t\t   (match_operand:VDQW 2 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON\"\n   \"vmax.<V_s_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_float_mode>\")\n                     (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n                     (const_string \"neon_int_5\")))]\n@@ -917,7 +916,7 @@\n         default: gcc_unreachable ();\n       }\n   }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_d_reg>\")\n                     (const_string \"neon_vshl_ddd\")\n                     (const_string \"neon_shift_3\")))]\n@@ -933,7 +932,7 @@\n \t\t\t\t\t<MODE>mode, VALID_NEON_QREG_MODE (<MODE>mode),\n \t\t\t\t\tfalse);\n   }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_d_reg>\")\n                     (const_string \"neon_vshl_ddd\")\n                     (const_string \"neon_shift_3\")))]\n@@ -949,7 +948,7 @@\n \t\t\t\t\t<MODE>mode, VALID_NEON_QREG_MODE (<MODE>mode),\n \t\t\t\t\tfalse);\n   }              \n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n \t(if_then_else (match_test \"<Is_d_reg>\")\n \t\t      (const_string \"neon_vshl_ddd\")\n \t\t      (const_string \"neon_shift_3\")))]\n@@ -967,7 +966,7 @@\n \t\t     UNSPEC_ASHIFT_SIGNED))]\n   \"TARGET_NEON\"\n   \"vshl.<V_s_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_d_reg>\")\n                     (const_string \"neon_vshl_ddd\")\n                     (const_string \"neon_shift_3\")))]\n@@ -983,7 +982,7 @@\n \t\t     UNSPEC_ASHIFT_UNSIGNED))]\n   \"TARGET_NEON\"\n   \"vshl.<V_u_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_d_reg>\")\n                     (const_string \"neon_vshl_ddd\")\n                     (const_string \"neon_shift_3\")))]\n@@ -1038,7 +1037,7 @@\n   \"@\n    vld1.32\\t{%P0[0]}, %A1\n    vmov.32\\t%P0[0], %1\"\n-  [(set_attr \"neon_type\" \"neon_vld1_vld2_lane,neon_mcr\")]\n+  [(set_attr \"type\" \"neon_vld1_vld2_lane,neon_mcr\")]\n )\n \n (define_insn \"ashldi3_neon_noclobber\"\n@@ -1051,7 +1050,7 @@\n   \"@\n    vshl.u64\\t%P0, %P1, %2\n    vshl.u64\\t%P0, %P1, %P2\"\n-  [(set_attr \"neon_type\" \"neon_vshl_ddd,neon_vshl_ddd\")]\n+  [(set_attr \"type\" \"neon_vshl_ddd,neon_vshl_ddd\")]\n )\n \n (define_insn_and_split \"ashldi3_neon\"\n@@ -1113,7 +1112,7 @@\n \t\t   UNSPEC_ASHIFT_SIGNED))]\n   \"TARGET_NEON && reload_completed\"\n   \"vshl.s64\\t%P0, %P1, %P2\"\n-  [(set_attr \"neon_type\" \"neon_vshl_ddd\")]\n+  [(set_attr \"type\" \"neon_vshl_ddd\")]\n )\n \n ; The shift amount needs to be negated for right-shifts\n@@ -1124,7 +1123,7 @@\n \t\t   UNSPEC_ASHIFT_UNSIGNED))]\n   \"TARGET_NEON && reload_completed\"\n   \"vshl.u64\\t%P0, %P1, %P2\"\n-  [(set_attr \"neon_type\" \"neon_vshl_ddd\")]\n+  [(set_attr \"type\" \"neon_vshl_ddd\")]\n )\n \n (define_insn \"ashrdi3_neon_imm_noclobber\"\n@@ -1134,7 +1133,7 @@\n   \"TARGET_NEON && reload_completed\n    && INTVAL (operands[2]) > 0 && INTVAL (operands[2]) <= 64\"\n   \"vshr.s64\\t%P0, %P1, %2\"\n-  [(set_attr \"neon_type\" \"neon_vshl_ddd\")]\n+  [(set_attr \"type\" \"neon_vshl_ddd\")]\n )\n \n (define_insn \"lshrdi3_neon_imm_noclobber\"\n@@ -1144,7 +1143,7 @@\n   \"TARGET_NEON && reload_completed\n    && INTVAL (operands[2]) > 0 && INTVAL (operands[2]) <= 64\"\n   \"vshr.u64\\t%P0, %P1, %2\"\n-  [(set_attr \"neon_type\" \"neon_vshl_ddd\")]\n+  [(set_attr \"type\" \"neon_vshl_ddd\")]\n )\n \n ;; ashrdi3_neon\n@@ -1215,7 +1214,7 @@\n \t\t        (match_operand:<V_widen> 2 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON\"\n   \"vaddw.<V_s_elem>\\t%q0, %q2, %P1\"\n-  [(set_attr \"neon_type\" \"neon_int_3\")]\n+  [(set_attr \"type\" \"neon_int_3\")]\n )\n \n (define_insn \"widen_usum<mode>3\"\n@@ -1225,7 +1224,7 @@\n \t\t        (match_operand:<V_widen> 2 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON\"\n   \"vaddw.<V_u_elem>\\t%q0, %q2, %P1\"\n-  [(set_attr \"neon_type\" \"neon_int_3\")]\n+  [(set_attr \"type\" \"neon_int_3\")]\n )\n \n ;; VEXT can be used to synthesize coarse whole-vector shifts with 8-bit\n@@ -1309,7 +1308,7 @@\n   \"TARGET_NEON\"\n   \"<VQH_mnem>.<VQH_sign>32\\t%P0, %e1, %f1\"\n   [(set_attr \"vqh_mnem\" \"<VQH_mnem>\")\n-   (set (attr \"neon_type\")\n+   (set (attr \"type\")\n       (if_then_else (eq_attr \"vqh_mnem\" \"vadd\")\n                     (const_string \"neon_int_1\") (const_string \"neon_int_5\")))]\n )\n@@ -1324,7 +1323,7 @@\n   \"TARGET_NEON && flag_unsafe_math_optimizations\"\n   \"<VQH_mnem>.f32\\t%P0, %e1, %f1\"\n   [(set_attr \"vqh_mnem\" \"<VQH_mnem>\")\n-   (set (attr \"neon_type\")\n+   (set (attr \"type\")\n       (if_then_else (eq_attr \"vqh_mnem\" \"vadd\")\n                     (const_string \"neon_int_1\") (const_string \"neon_int_5\")))]\n )\n@@ -1341,7 +1340,7 @@\n   \"TARGET_NEON\"\n   \"<VQH_mnem>.<VQH_sign>16\\t%P0, %e1, %f1\"\n   [(set_attr \"vqh_mnem\" \"<VQH_mnem>\")\n-   (set (attr \"neon_type\")\n+   (set (attr \"type\")\n       (if_then_else (eq_attr \"vqh_mnem\" \"vadd\")\n                     (const_string \"neon_int_1\") (const_string \"neon_int_5\")))]\n )\n@@ -1362,7 +1361,7 @@\n   \"TARGET_NEON\"\n   \"<VQH_mnem>.<VQH_sign>8\\t%P0, %e1, %f1\"\n   [(set_attr \"vqh_mnem\" \"<VQH_mnem>\")\n-   (set (attr \"neon_type\")\n+   (set (attr \"type\")\n       (if_then_else (eq_attr \"vqh_mnem\" \"vadd\")\n                     (const_string \"neon_int_1\") (const_string \"neon_int_5\")))]\n )\n@@ -1423,7 +1422,7 @@\n \t\t     UNSPEC_VPADD))]\n   \"TARGET_NEON && !BYTES_BIG_ENDIAN\"\n   \"vadd.i64\\t%e0, %e1, %f1\"\n-  [(set_attr \"neon_type\" \"neon_int_1\")]\n+  [(set_attr \"type\" \"neon_int_1\")]\n )\n \n ;; NEON does not distinguish between signed and unsigned addition except on\n@@ -1547,7 +1546,7 @@\n   \"TARGET_NEON\"\n   \"vpadd.<V_if_elem>\\t%P0, %P1, %P2\"\n   ;; Assume this schedules like vadd.\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_float_mode>\")\n                     (if_then_else (match_test \"<Is_d_reg>\")\n                                   (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n@@ -1563,7 +1562,7 @@\n   \"TARGET_NEON\"\n   \"vpmin.<V_s_elem>\\t%P0, %P1, %P2\"\n   ;; Assume this schedules like vmin.\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_float_mode>\")\n                     (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n                     (const_string \"neon_int_5\")))]\n@@ -1577,7 +1576,7 @@\n   \"TARGET_NEON\"\n   \"vpmax.<V_s_elem>\\t%P0, %P1, %P2\"\n   ;; Assume this schedules like vmax.\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_float_mode>\")\n                     (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n                     (const_string \"neon_int_5\")))]\n@@ -1591,7 +1590,7 @@\n   \"TARGET_NEON\"\n   \"vpmin.<V_u_elem>\\t%P0, %P1, %P2\"\n   ;; Assume this schedules like umin.\n-  [(set_attr \"neon_type\" \"neon_int_5\")]\n+  [(set_attr \"type\" \"neon_int_5\")]\n )\n \n (define_insn \"neon_vpumax<mode>\"\n@@ -1602,7 +1601,7 @@\n   \"TARGET_NEON\"\n   \"vpmax.<V_u_elem>\\t%P0, %P1, %P2\"\n   ;; Assume this schedules like umax.\n-  [(set_attr \"neon_type\" \"neon_int_5\")]\n+  [(set_attr \"type\" \"neon_int_5\")]\n )\n \n ;; Saturating arithmetic\n@@ -1619,7 +1618,7 @@\n                    (match_operand:VD 2 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON\"\n   \"vqadd.<V_s_elem>\\t%P0, %P1, %P2\"\n-  [(set_attr \"neon_type\" \"neon_int_4\")]\n+  [(set_attr \"type\" \"neon_int_4\")]\n )\n \n (define_insn \"*us_add<mode>_neon\"\n@@ -1628,7 +1627,7 @@\n                    (match_operand:VD 2 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON\"\n   \"vqadd.<V_u_elem>\\t%P0, %P1, %P2\"\n-  [(set_attr \"neon_type\" \"neon_int_4\")]\n+  [(set_attr \"type\" \"neon_int_4\")]\n )\n \n (define_insn \"*ss_sub<mode>_neon\"\n@@ -1637,7 +1636,7 @@\n                     (match_operand:VD 2 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON\"\n   \"vqsub.<V_s_elem>\\t%P0, %P1, %P2\"\n-  [(set_attr \"neon_type\" \"neon_int_5\")]\n+  [(set_attr \"type\" \"neon_int_5\")]\n )\n \n (define_insn \"*us_sub<mode>_neon\"\n@@ -1646,7 +1645,7 @@\n                     (match_operand:VD 2 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON\"\n   \"vqsub.<V_u_elem>\\t%P0, %P1, %P2\"\n-  [(set_attr \"neon_type\" \"neon_int_5\")]\n+  [(set_attr \"type\" \"neon_int_5\")]\n )\n \n ;; Conditional instructions.  These are comparisons with conditional moves for\n@@ -1938,7 +1937,7 @@\n                      UNSPEC_VADD))]\n   \"TARGET_NEON\"\n   \"vadd.<V_if_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_float_mode>\")\n                     (if_then_else (match_test \"<Is_d_reg>\")\n                                   (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n@@ -1958,7 +1957,7 @@\n                           UNSPEC_VADDL))]\n   \"TARGET_NEON\"\n   \"vaddl.%T3%#<V_sz_elem>\\t%q0, %P1, %P2\"\n-  [(set_attr \"neon_type\" \"neon_int_3\")]\n+  [(set_attr \"type\" \"neon_int_3\")]\n )\n \n (define_insn \"neon_vaddw<mode>\"\n@@ -1969,7 +1968,7 @@\n                           UNSPEC_VADDW))]\n   \"TARGET_NEON\"\n   \"vaddw.%T3%#<V_sz_elem>\\t%q0, %q1, %P2\"\n-  [(set_attr \"neon_type\" \"neon_int_2\")]\n+  [(set_attr \"type\" \"neon_int_2\")]\n )\n \n ; vhadd and vrhadd.\n@@ -1982,7 +1981,7 @@\n \t\t      UNSPEC_VHADD))]\n   \"TARGET_NEON\"\n   \"v%O3hadd.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set_attr \"neon_type\" \"neon_int_4\")]\n+  [(set_attr \"type\" \"neon_int_4\")]\n )\n \n (define_insn \"neon_vqadd<mode>\"\n@@ -1993,7 +1992,7 @@\n                      UNSPEC_VQADD))]\n   \"TARGET_NEON\"\n   \"vqadd.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set_attr \"neon_type\" \"neon_int_4\")]\n+  [(set_attr \"type\" \"neon_int_4\")]\n )\n \n (define_insn \"neon_vaddhn<mode>\"\n@@ -2004,7 +2003,7 @@\n                            UNSPEC_VADDHN))]\n   \"TARGET_NEON\"\n   \"v%O3addhn.<V_if_elem>\\t%P0, %q1, %q2\"\n-  [(set_attr \"neon_type\" \"neon_int_4\")]\n+  [(set_attr \"type\" \"neon_int_4\")]\n )\n \n ;; We cannot replace this unspec with mul<mode>3 because of the odd \n@@ -2017,7 +2016,7 @@\n \t\t     UNSPEC_VMUL))]\n   \"TARGET_NEON\"\n   \"vmul.%F3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_float_mode>\")\n                     (if_then_else (match_test \"<Is_d_reg>\")\n                                   (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n@@ -2085,7 +2084,7 @@\n \t\t    UNSPEC_VMLA))]\n   \"TARGET_NEON\"\n   \"vmla.<V_if_elem>\\t%<V_reg>0, %<V_reg>2, %<V_reg>3\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_float_mode>\")\n                     (if_then_else (match_test \"<Is_d_reg>\")\n                                   (const_string \"neon_fp_vmla_ddd\")\n@@ -2109,7 +2108,7 @@\n                           UNSPEC_VMLAL))]\n   \"TARGET_NEON\"\n   \"vmlal.%T4%#<V_sz_elem>\\t%q0, %P2, %P3\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Scalar_mul_8_16>\")\n                    (const_string \"neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\")\n                    (const_string \"neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\")))]\n@@ -2142,7 +2141,7 @@\n \t\t    UNSPEC_VMLS))]\n   \"TARGET_NEON\"\n   \"vmls.<V_if_elem>\\t%<V_reg>0, %<V_reg>2, %<V_reg>3\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_float_mode>\")\n                     (if_then_else (match_test \"<Is_d_reg>\")\n                                   (const_string \"neon_fp_vmla_ddd\")\n@@ -2167,7 +2166,7 @@\n                           UNSPEC_VMLSL))]\n   \"TARGET_NEON\"\n   \"vmlsl.%T4%#<V_sz_elem>\\t%q0, %P2, %P3\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Scalar_mul_8_16>\")\n                    (const_string \"neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\")\n                    (const_string \"neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\")))]\n@@ -2181,7 +2180,7 @@\n                       UNSPEC_VQDMULH))]\n   \"TARGET_NEON\"\n   \"vq%O3dmulh.<V_s_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_d_reg>\")\n         (if_then_else (match_test \"<Scalar_mul_8_16>\")\n                       (const_string \"neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\")\n@@ -2200,7 +2199,7 @@\n                           UNSPEC_VQDMLAL))]\n   \"TARGET_NEON\"\n   \"vqdmlal.<V_s_elem>\\t%q0, %P2, %P3\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Scalar_mul_8_16>\")\n                    (const_string \"neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\")\n                    (const_string \"neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\")))]\n@@ -2215,7 +2214,7 @@\n                           UNSPEC_VQDMLSL))]\n   \"TARGET_NEON\"\n   \"vqdmlsl.<V_s_elem>\\t%q0, %P2, %P3\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Scalar_mul_8_16>\")\n                    (const_string \"neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\")\n                    (const_string \"neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\")))]\n@@ -2229,7 +2228,7 @@\n                           UNSPEC_VMULL))]\n   \"TARGET_NEON\"\n   \"vmull.%T3%#<V_sz_elem>\\t%q0, %P1, %P2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Scalar_mul_8_16>\")\n                    (const_string \"neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\")\n                    (const_string \"neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\")))]\n@@ -2243,7 +2242,7 @@\n                           UNSPEC_VQDMULL))]\n   \"TARGET_NEON\"\n   \"vqdmull.<V_s_elem>\\t%q0, %P1, %P2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Scalar_mul_8_16>\")\n                    (const_string \"neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\")\n                    (const_string \"neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\")))]\n@@ -2273,7 +2272,7 @@\n                      UNSPEC_VSUB))]\n   \"TARGET_NEON\"\n   \"vsub.<V_if_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_float_mode>\")\n                     (if_then_else (match_test \"<Is_d_reg>\")\n                                   (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n@@ -2289,7 +2288,7 @@\n                           UNSPEC_VSUBL))]\n   \"TARGET_NEON\"\n   \"vsubl.%T3%#<V_sz_elem>\\t%q0, %P1, %P2\"\n-  [(set_attr \"neon_type\" \"neon_int_2\")]\n+  [(set_attr \"type\" \"neon_int_2\")]\n )\n \n (define_insn \"neon_vsubw<mode>\"\n@@ -2300,7 +2299,7 @@\n \t\t\t  UNSPEC_VSUBW))]\n   \"TARGET_NEON\"\n   \"vsubw.%T3%#<V_sz_elem>\\t%q0, %q1, %P2\"\n-  [(set_attr \"neon_type\" \"neon_int_2\")]\n+  [(set_attr \"type\" \"neon_int_2\")]\n )\n \n (define_insn \"neon_vqsub<mode>\"\n@@ -2311,7 +2310,7 @@\n \t\t      UNSPEC_VQSUB))]\n   \"TARGET_NEON\"\n   \"vqsub.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set_attr \"neon_type\" \"neon_int_5\")]\n+  [(set_attr \"type\" \"neon_int_5\")]\n )\n \n (define_insn \"neon_vhsub<mode>\"\n@@ -2322,7 +2321,7 @@\n \t\t      UNSPEC_VHSUB))]\n   \"TARGET_NEON\"\n   \"vhsub.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set_attr \"neon_type\" \"neon_int_5\")]\n+  [(set_attr \"type\" \"neon_int_5\")]\n )\n \n (define_insn \"neon_vsubhn<mode>\"\n@@ -2333,7 +2332,7 @@\n                            UNSPEC_VSUBHN))]\n   \"TARGET_NEON\"\n   \"v%O3subhn.<V_if_elem>\\t%P0, %q1, %q2\"\n-  [(set_attr \"neon_type\" \"neon_int_4\")]\n+  [(set_attr \"type\" \"neon_int_4\")]\n )\n \n (define_insn \"neon_vceq<mode>\"\n@@ -2347,7 +2346,7 @@\n   \"@\n   vceq.<V_if_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\n   vceq.<V_if_elem>\\t%<V_reg>0, %<V_reg>1, #0\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_float_mode>\")\n                     (if_then_else (match_test \"<Is_d_reg>\")\n                                   (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n@@ -2366,7 +2365,7 @@\n   \"@\n   vcge.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\n   vcge.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, #0\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_float_mode>\")\n                    (if_then_else (match_test \"<Is_d_reg>\")\n                                  (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n@@ -2383,7 +2382,7 @@\n           UNSPEC_VCGEU))]\n   \"TARGET_NEON\"\n   \"vcge.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set_attr \"neon_type\" \"neon_int_5\")]\n+  [(set_attr \"type\" \"neon_int_5\")]\n )\n \n (define_insn \"neon_vcgt<mode>\"\n@@ -2397,7 +2396,7 @@\n   \"@\n   vcgt.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\n   vcgt.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, #0\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_float_mode>\")\n                    (if_then_else (match_test \"<Is_d_reg>\")\n                                  (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n@@ -2414,7 +2413,7 @@\n           UNSPEC_VCGTU))]\n   \"TARGET_NEON\"\n   \"vcgt.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set_attr \"neon_type\" \"neon_int_5\")]\n+  [(set_attr \"type\" \"neon_int_5\")]\n )\n \n ;; VCLE and VCLT only support comparisons with immediate zero (register\n@@ -2429,7 +2428,7 @@\n           UNSPEC_VCLE))]\n   \"TARGET_NEON\"\n   \"vcle.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, #0\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_float_mode>\")\n                     (if_then_else (match_test \"<Is_d_reg>\")\n                                   (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n@@ -2446,7 +2445,7 @@\n           UNSPEC_VCLT))]\n   \"TARGET_NEON\"\n   \"vclt.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, #0\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_float_mode>\")\n                     (if_then_else (match_test \"<Is_d_reg>\")\n                                   (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n@@ -2462,7 +2461,7 @@\n                                UNSPEC_VCAGE))]\n   \"TARGET_NEON\"\n   \"vacge.<V_if_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_d_reg>\")\n                    (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n                    (const_string \"neon_fp_vadd_qqq_vabs_qq\")))]\n@@ -2476,7 +2475,7 @@\n                                UNSPEC_VCAGT))]\n   \"TARGET_NEON\"\n   \"vacgt.<V_if_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_d_reg>\")\n                    (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n                    (const_string \"neon_fp_vadd_qqq_vabs_qq\")))]\n@@ -2490,7 +2489,7 @@\n \t\t      UNSPEC_VTST))]\n   \"TARGET_NEON\"\n   \"vtst.<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set_attr \"neon_type\" \"neon_int_4\")]\n+  [(set_attr \"type\" \"neon_int_4\")]\n )\n \n (define_insn \"neon_vabd<mode>\"\n@@ -2501,7 +2500,7 @@\n \t\t     UNSPEC_VABD))]\n   \"TARGET_NEON\"\n   \"vabd.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_float_mode>\")\n                    (if_then_else (match_test \"<Is_d_reg>\")\n                                  (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n@@ -2517,7 +2516,7 @@\n                           UNSPEC_VABDL))]\n   \"TARGET_NEON\"\n   \"vabdl.%T3%#<V_sz_elem>\\t%q0, %P1, %P2\"\n-  [(set_attr \"neon_type\" \"neon_int_5\")]\n+  [(set_attr \"type\" \"neon_int_5\")]\n )\n \n (define_insn \"neon_vaba<mode>\"\n@@ -2529,7 +2528,7 @@\n \t\t    (match_operand:VDQIW 1 \"s_register_operand\" \"0\")))]\n   \"TARGET_NEON\"\n   \"vaba.%T4%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>2, %<V_reg>3\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_d_reg>\")\n                    (const_string \"neon_vaba\") (const_string \"neon_vaba_qqq\")))]\n )\n@@ -2543,7 +2542,7 @@\n \t\t\t (match_operand:<V_widen> 1 \"s_register_operand\" \"0\")))]\n   \"TARGET_NEON\"\n   \"vabal.%T4%#<V_sz_elem>\\t%q0, %P2, %P3\"\n-  [(set_attr \"neon_type\" \"neon_vaba\")]\n+  [(set_attr \"type\" \"neon_vaba\")]\n )\n \n (define_insn \"neon_vmax<mode>\"\n@@ -2554,7 +2553,7 @@\n                      UNSPEC_VMAX))]\n   \"TARGET_NEON\"\n   \"vmax.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n     (if_then_else (match_test \"<Is_float_mode>\")\n                   (if_then_else (match_test \"<Is_d_reg>\")\n                                 (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n@@ -2570,7 +2569,7 @@\n                      UNSPEC_VMIN))]\n   \"TARGET_NEON\"\n   \"vmin.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n     (if_then_else (match_test \"<Is_float_mode>\")\n                   (if_then_else (match_test \"<Is_d_reg>\")\n                                 (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n@@ -2598,7 +2597,7 @@\n   \"TARGET_NEON\"\n   \"vpaddl.%T2%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1\"\n   ;; Assume this schedules like vaddl.\n-  [(set_attr \"neon_type\" \"neon_int_3\")]\n+  [(set_attr \"type\" \"neon_int_3\")]\n )\n \n (define_insn \"neon_vpadal<mode>\"\n@@ -2610,7 +2609,7 @@\n   \"TARGET_NEON\"\n   \"vpadal.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>2\"\n   ;; Assume this schedules like vpadd.\n-  [(set_attr \"neon_type\" \"neon_int_1\")]\n+  [(set_attr \"type\" \"neon_int_1\")]\n )\n \n (define_insn \"neon_vpmax<mode>\"\n@@ -2622,7 +2621,7 @@\n   \"TARGET_NEON\"\n   \"vpmax.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n   ;; Assume this schedules like vmax.\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n     (if_then_else (match_test \"<Is_float_mode>\")\n                   (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n                   (const_string \"neon_int_5\")))]\n@@ -2637,7 +2636,7 @@\n   \"TARGET_NEON\"\n   \"vpmin.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n   ;; Assume this schedules like vmin.\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n     (if_then_else (match_test \"<Is_float_mode>\")\n                   (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n                   (const_string \"neon_int_5\")))]\n@@ -2651,7 +2650,7 @@\n                       UNSPEC_VRECPS))]\n   \"TARGET_NEON\"\n   \"vrecps.<V_if_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_d_reg>\")\n                     (const_string \"neon_fp_vrecps_vrsqrts_ddd\")\n                     (const_string \"neon_fp_vrecps_vrsqrts_qqq\")))]\n@@ -2665,7 +2664,7 @@\n                       UNSPEC_VRSQRTS))]\n   \"TARGET_NEON\"\n   \"vrsqrts.<V_if_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_d_reg>\")\n                     (const_string \"neon_fp_vrecps_vrsqrts_ddd\")\n                     (const_string \"neon_fp_vrecps_vrsqrts_qqq\")))]\n@@ -2688,7 +2687,7 @@\n \t\t      UNSPEC_VQABS))]\n   \"TARGET_NEON\"\n   \"vqabs.<V_s_elem>\\t%<V_reg>0, %<V_reg>1\"\n-  [(set_attr \"neon_type\" \"neon_vqneg_vqabs\")]\n+  [(set_attr \"type\" \"neon_vqneg_vqabs\")]\n )\n \n (define_expand \"neon_vneg<mode>\"\n@@ -2708,7 +2707,7 @@\n \t\t      UNSPEC_VQNEG))]\n   \"TARGET_NEON\"\n   \"vqneg.<V_s_elem>\\t%<V_reg>0, %<V_reg>1\"\n-  [(set_attr \"neon_type\" \"neon_vqneg_vqabs\")]\n+  [(set_attr \"type\" \"neon_vqneg_vqabs\")]\n )\n \n (define_insn \"neon_vcls<mode>\"\n@@ -2718,15 +2717,15 @@\n \t\t      UNSPEC_VCLS))]\n   \"TARGET_NEON\"\n   \"vcls.<V_s_elem>\\t%<V_reg>0, %<V_reg>1\"\n-  [(set_attr \"neon_type\" \"neon_int_1\")]\n+  [(set_attr \"type\" \"neon_int_1\")]\n )\n \n (define_insn \"clz<mode>2\"\n   [(set (match_operand:VDQIW 0 \"s_register_operand\" \"=w\")\n         (clz:VDQIW (match_operand:VDQIW 1 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON\"\n   \"vclz.<V_if_elem>\\t%<V_reg>0, %<V_reg>1\"\n-  [(set_attr \"neon_type\" \"neon_int_1\")]\n+  [(set_attr \"type\" \"neon_int_1\")]\n )\n \n (define_expand \"neon_vclz<mode>\"\n@@ -2744,7 +2743,7 @@\n         (popcount:VE (match_operand:VE 1 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON\"\n   \"vcnt.<V_sz_elem>\\t%<V_reg>0, %<V_reg>1\"\n-  [(set_attr \"neon_type\" \"neon_int_1\")]\n+  [(set_attr \"type\" \"neon_int_1\")]\n )\n \n (define_expand \"neon_vcnt<mode>\"\n@@ -2764,7 +2763,7 @@\n                     UNSPEC_VRECPE))]\n   \"TARGET_NEON\"\n   \"vrecpe.<V_u_elem>\\t%<V_reg>0, %<V_reg>1\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_d_reg>\")\n                     (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n                     (const_string \"neon_fp_vadd_qqq_vabs_qq\")))]\n@@ -2777,7 +2776,7 @@\n                     UNSPEC_VRSQRTE))]\n   \"TARGET_NEON\"\n   \"vrsqrte.<V_u_elem>\\t%<V_reg>0, %<V_reg>1\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_d_reg>\")\n                     (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n                     (const_string \"neon_fp_vadd_qqq_vabs_qq\")))]\n@@ -2809,7 +2808,7 @@\n     }\n   return \"vmov.s<V_sz_elem>\\t%0, %P1[%c2]\";\n }\n-  [(set_attr \"neon_type\" \"neon_bp_simple\")]\n+  [(set_attr \"type\" \"neon_bp_simple\")]\n )\n \n (define_insn \"neon_vget_lane<mode>_zext_internal\"\n@@ -2828,7 +2827,7 @@\n     }\n   return \"vmov.u<V_sz_elem>\\t%0, %P1[%c2]\";\n }\n-  [(set_attr \"neon_type\" \"neon_bp_simple\")]\n+  [(set_attr \"type\" \"neon_bp_simple\")]\n )\n \n (define_insn \"neon_vget_lane<mode>_sext_internal\"\n@@ -2855,7 +2854,7 @@\n \n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_bp_simple\")]\n+  [(set_attr \"type\" \"neon_bp_simple\")]\n )\n \n (define_insn \"neon_vget_lane<mode>_zext_internal\"\n@@ -2882,7 +2881,7 @@\n \n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_bp_simple\")]\n+  [(set_attr \"type\" \"neon_bp_simple\")]\n )\n \n (define_expand \"neon_vget_lane<mode>\"\n@@ -3015,7 +3014,7 @@\n   \"TARGET_NEON\"\n   \"vdup.<V_sz_elem>\\t%<V_reg>0, %1\"\n   ;; Assume this schedules like vmov.\n-  [(set_attr \"neon_type\" \"neon_bp_simple\")]\n+  [(set_attr \"type\" \"neon_bp_simple\")]\n )\n \n (define_insn \"neon_vdup_n<mode>\"\n@@ -3026,7 +3025,7 @@\n   vdup.<V_sz_elem>\\t%<V_reg>0, %1\n   vdup.<V_sz_elem>\\t%<V_reg>0, %y1\"\n   ;; Assume this schedules like vmov.\n-  [(set_attr \"neon_type\" \"neon_bp_simple\")]\n+  [(set_attr \"type\" \"neon_bp_simple\")]\n )\n \n (define_expand \"neon_vdup_ndi\"\n@@ -3047,7 +3046,7 @@\n   vmov\\t%e0, %Q1, %R1\\;vmov\\t%f0, %Q1, %R1\n   vmov\\t%e0, %P1\\;vmov\\t%f0, %P1\"\n   [(set_attr \"length\" \"8\")\n-   (set_attr \"neon_type\" \"neon_bp_simple\")]\n+   (set_attr \"type\" \"neon_bp_simple\")]\n )\n \n (define_insn \"neon_vdup_lane<mode>_internal\"\n@@ -3070,7 +3069,7 @@\n     return \"vdup.<V_sz_elem>\\t%q0, %P1[%c2]\";\n }\n   ;; Assume this schedules like vmov.\n-  [(set_attr \"neon_type\" \"neon_bp_simple\")]\n+  [(set_attr \"type\" \"neon_bp_simple\")]\n )\n \n (define_expand \"neon_vdup_lane<mode>\"\n@@ -3125,7 +3124,7 @@\n    (set (match_dup 1) (match_dup 0))]\n   \"TARGET_NEON && reload_completed\"\n   \"vswp\\t%<V_reg>0, %<V_reg>1\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n \t(if_then_else (match_test \"<Is_d_reg>\")\n \t\t      (const_string \"neon_bp_simple\")\n \t\t      (const_string \"neon_bp_2cycle\")))]\n@@ -3179,7 +3178,7 @@\n         (float:<V_CVTTO> (match_operand:VCVTI 1 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON && !flag_rounding_math\"\n   \"vcvt.f32.s32\\t%<V_reg>0, %<V_reg>1\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_d_reg>\")\n                    (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n                    (const_string \"neon_fp_vadd_qqq_vabs_qq\")))]\n@@ -3190,7 +3189,7 @@\n         (unsigned_float:<V_CVTTO> (match_operand:VCVTI 1 \"s_register_operand\" \"w\")))] \n   \"TARGET_NEON && !flag_rounding_math\"\n   \"vcvt.f32.u32\\t%<V_reg>0, %<V_reg>1\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_d_reg>\")\n                    (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n                    (const_string \"neon_fp_vadd_qqq_vabs_qq\")))]\n@@ -3201,7 +3200,7 @@\n         (fix:<V_CVTTO> (match_operand:VCVTF 1 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON\"\n   \"vcvt.s32.f32\\t%<V_reg>0, %<V_reg>1\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_d_reg>\")\n                    (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n                    (const_string \"neon_fp_vadd_qqq_vabs_qq\")))]\n@@ -3212,7 +3211,7 @@\n         (unsigned_fix:<V_CVTTO> (match_operand:VCVTF 1 \"s_register_operand\" \"w\")))]\n   \"TARGET_NEON\"\n   \"vcvt.u32.f32\\t%<V_reg>0, %<V_reg>1\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_d_reg>\")\n                    (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n                    (const_string \"neon_fp_vadd_qqq_vabs_qq\")))]\n@@ -3225,7 +3224,7 @@\n \t\t\t  UNSPEC_VCVT))]\n   \"TARGET_NEON\"\n   \"vcvt.%T2%#32.f32\\t%<V_reg>0, %<V_reg>1\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_d_reg>\")\n                    (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n                    (const_string \"neon_fp_vadd_qqq_vabs_qq\")))]\n@@ -3238,7 +3237,7 @@\n \t\t\t  UNSPEC_VCVT))]\n   \"TARGET_NEON\"\n   \"vcvt.f32.%T2%#32\\t%<V_reg>0, %<V_reg>1\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_d_reg>\")\n                    (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n                    (const_string \"neon_fp_vadd_qqq_vabs_qq\")))]\n@@ -3250,7 +3249,7 @@\n \t\t\t  UNSPEC_VCVT))]\n   \"TARGET_NEON && TARGET_FP16\"\n   \"vcvt.f32.f16\\t%q0, %P1\"\n-  [(set_attr \"neon_type\" \"neon_fp_vadd_ddd_vabs_dd\")]\n+  [(set_attr \"type\" \"neon_fp_vadd_ddd_vabs_dd\")]\n )\n \n (define_insn \"neon_vcvtv4hfv4sf\"\n@@ -3259,7 +3258,7 @@\n \t\t\t  UNSPEC_VCVT))]\n   \"TARGET_NEON && TARGET_FP16\"\n   \"vcvt.f16.f32\\t%P0, %q1\"\n-  [(set_attr \"neon_type\" \"neon_fp_vadd_ddd_vabs_dd\")]\n+  [(set_attr \"type\" \"neon_fp_vadd_ddd_vabs_dd\")]\n )\n \n (define_insn \"neon_vcvt_n<mode>\"\n@@ -3273,7 +3272,7 @@\n   neon_const_bounds (operands[2], 1, 33);\n   return \"vcvt.%T3%#32.f32\\t%<V_reg>0, %<V_reg>1, %2\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_d_reg>\")\n                    (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n                    (const_string \"neon_fp_vadd_qqq_vabs_qq\")))]\n@@ -3290,7 +3289,7 @@\n   neon_const_bounds (operands[2], 1, 33);\n   return \"vcvt.f32.%T3%#32\\t%<V_reg>0, %<V_reg>1, %2\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_d_reg>\")\n                    (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n                    (const_string \"neon_fp_vadd_qqq_vabs_qq\")))]\n@@ -3303,7 +3302,7 @@\n                            UNSPEC_VMOVN))]\n   \"TARGET_NEON\"\n   \"vmovn.<V_if_elem>\\t%P0, %q1\"\n-  [(set_attr \"neon_type\" \"neon_bp_simple\")]\n+  [(set_attr \"type\" \"neon_bp_simple\")]\n )\n \n (define_insn \"neon_vqmovn<mode>\"\n@@ -3313,7 +3312,7 @@\n                            UNSPEC_VQMOVN))]\n   \"TARGET_NEON\"\n   \"vqmovn.%T2%#<V_sz_elem>\\t%P0, %q1\"\n-  [(set_attr \"neon_type\" \"neon_shift_2\")]\n+  [(set_attr \"type\" \"neon_shift_2\")]\n )\n \n (define_insn \"neon_vqmovun<mode>\"\n@@ -3323,7 +3322,7 @@\n                            UNSPEC_VQMOVUN))]\n   \"TARGET_NEON\"\n   \"vqmovun.<V_s_elem>\\t%P0, %q1\"\n-  [(set_attr \"neon_type\" \"neon_shift_2\")]\n+  [(set_attr \"type\" \"neon_shift_2\")]\n )\n \n (define_insn \"neon_vmovl<mode>\"\n@@ -3333,7 +3332,7 @@\n                           UNSPEC_VMOVL))]\n   \"TARGET_NEON\"\n   \"vmovl.%T2%#<V_sz_elem>\\t%q0, %P1\"\n-  [(set_attr \"neon_type\" \"neon_shift_1\")]\n+  [(set_attr \"type\" \"neon_shift_1\")]\n )\n \n (define_insn \"neon_vmul_lane<mode>\"\n@@ -3349,7 +3348,7 @@\n   neon_lane_bounds (operands[3], 0, GET_MODE_NUNITS (<MODE>mode));\n   return \"vmul.<V_if_elem>\\t%P0, %P1, %P2[%c3]\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_float_mode>\")\n                    (const_string \"neon_fp_vmul_ddd\")\n                    (if_then_else (match_test \"<Scalar_mul_8_16>\")\n@@ -3370,7 +3369,7 @@\n   neon_lane_bounds (operands[3], 0, GET_MODE_NUNITS (<V_HALF>mode));\n   return \"vmul.<V_if_elem>\\t%q0, %q1, %P2[%c3]\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_float_mode>\")\n                    (const_string \"neon_fp_vmul_qqd\")\n                    (if_then_else (match_test \"<Scalar_mul_8_16>\")\n@@ -3391,7 +3390,7 @@\n   neon_lane_bounds (operands[3], 0, GET_MODE_NUNITS (<MODE>mode));\n   return \"vmull.%T4%#<V_sz_elem>\\t%q0, %P1, %P2[%c3]\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Scalar_mul_8_16>\")\n                    (const_string \"neon_mul_ddd_16_scalar_32_16_long_scalar\")\n                    (const_string \"neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\")))]\n@@ -3410,7 +3409,7 @@\n   neon_lane_bounds (operands[3], 0, GET_MODE_NUNITS (<MODE>mode));\n   return \"vqdmull.<V_s_elem>\\t%q0, %P1, %P2[%c3]\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Scalar_mul_8_16>\")\n                    (const_string \"neon_mul_ddd_16_scalar_32_16_long_scalar\")\n                    (const_string \"neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\")))]\n@@ -3429,7 +3428,7 @@\n   neon_lane_bounds (operands[3], 0, GET_MODE_NUNITS (<MODE>mode));\n   return \"vq%O4dmulh.%T4%#<V_sz_elem>\\t%q0, %q1, %P2[%c3]\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Scalar_mul_8_16>\")\n                    (const_string \"neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\")\n                    (const_string \"neon_mul_qqd_32_scalar\")))]\n@@ -3448,7 +3447,7 @@\n   neon_lane_bounds (operands[3], 0, GET_MODE_NUNITS (<MODE>mode));\n   return \"vq%O4dmulh.%T4%#<V_sz_elem>\\t%P0, %P1, %P2[%c3]\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Scalar_mul_8_16>\")\n                    (const_string \"neon_mul_ddd_16_scalar_32_16_long_scalar\")\n                    (const_string \"neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\")))]\n@@ -3468,7 +3467,7 @@\n   neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (<MODE>mode));\n   return \"vmla.<V_if_elem>\\t%P0, %P2, %P3[%c4]\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_float_mode>\")\n                    (const_string \"neon_fp_vmla_ddd_scalar\")\n                    (if_then_else (match_test \"<Scalar_mul_8_16>\")\n@@ -3490,7 +3489,7 @@\n   neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (<MODE>mode));\n   return \"vmla.<V_if_elem>\\t%q0, %q2, %P3[%c4]\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_float_mode>\")\n                    (const_string \"neon_fp_vmla_qqq_scalar\")\n                    (if_then_else (match_test \"<Scalar_mul_8_16>\")\n@@ -3512,7 +3511,7 @@\n   neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (<MODE>mode));\n   return \"vmlal.%T5%#<V_sz_elem>\\t%q0, %P2, %P3[%c4]\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Scalar_mul_8_16>\")\n                    (const_string \"neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\")\n                    (const_string \"neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\")))]\n@@ -3532,7 +3531,7 @@\n   neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (<MODE>mode));\n   return \"vqdmlal.<V_s_elem>\\t%q0, %P2, %P3[%c4]\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Scalar_mul_8_16>\")\n                    (const_string \"neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\")\n                    (const_string \"neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\")))]\n@@ -3552,7 +3551,7 @@\n   neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (<MODE>mode));\n   return \"vmls.<V_if_elem>\\t%P0, %P2, %P3[%c4]\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_float_mode>\")\n                    (const_string \"neon_fp_vmla_ddd_scalar\")\n                    (if_then_else (match_test \"<Scalar_mul_8_16>\")\n@@ -3574,7 +3573,7 @@\n   neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (<MODE>mode));\n   return \"vmls.<V_if_elem>\\t%q0, %q2, %P3[%c4]\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Is_float_mode>\")\n                    (const_string \"neon_fp_vmla_qqq_scalar\")\n                    (if_then_else (match_test \"<Scalar_mul_8_16>\")\n@@ -3596,7 +3595,7 @@\n   neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (<MODE>mode));\n   return \"vmlsl.%T5%#<V_sz_elem>\\t%q0, %P2, %P3[%c4]\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Scalar_mul_8_16>\")\n                    (const_string \"neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\")\n                    (const_string \"neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\")))]\n@@ -3616,7 +3615,7 @@\n   neon_lane_bounds (operands[4], 0, GET_MODE_NUNITS (<MODE>mode));\n   return \"vqdmlsl.<V_s_elem>\\t%q0, %P2, %P3[%c4]\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n      (if_then_else (match_test \"<Scalar_mul_8_16>\")\n                    (const_string \"neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\")\n                    (const_string \"neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\")))]\n@@ -3844,7 +3843,7 @@\n   neon_const_bounds (operands[3], 0, GET_MODE_NUNITS (<MODE>mode));\n   return \"vext.<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2, %3\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_d_reg>\")\n                     (const_string \"neon_bp_simple\")\n                     (const_string \"neon_bp_2cycle\")))]\n@@ -3857,7 +3856,7 @@\n                     UNSPEC_VREV64))]\n   \"TARGET_NEON\"\n   \"vrev64.<V_sz_elem>\\t%<V_reg>0, %<V_reg>1\"\n-  [(set_attr \"neon_type\" \"neon_bp_simple\")]\n+  [(set_attr \"type\" \"neon_bp_simple\")]\n )\n \n (define_insn \"neon_vrev32<mode>\"\n@@ -3867,7 +3866,7 @@\n                    UNSPEC_VREV32))]\n   \"TARGET_NEON\"\n   \"vrev32.<V_sz_elem>\\t%<V_reg>0, %<V_reg>1\"\n-  [(set_attr \"neon_type\" \"neon_bp_simple\")]\n+  [(set_attr \"type\" \"neon_bp_simple\")]\n )\n \n (define_insn \"neon_vrev16<mode>\"\n@@ -3877,7 +3876,7 @@\n                    UNSPEC_VREV16))]\n   \"TARGET_NEON\"\n   \"vrev16.<V_sz_elem>\\t%<V_reg>0, %<V_reg>1\"\n-  [(set_attr \"neon_type\" \"neon_bp_simple\")]\n+  [(set_attr \"type\" \"neon_bp_simple\")]\n )\n \n ; vbsl_* intrinsics may compile to any of vbsl/vbif/vbit depending on register\n@@ -3899,7 +3898,7 @@\n   vbsl\\t%<V_reg>0, %<V_reg>2, %<V_reg>3\n   vbit\\t%<V_reg>0, %<V_reg>2, %<V_reg>1\n   vbif\\t%<V_reg>0, %<V_reg>3, %<V_reg>1\"\n-  [(set_attr \"neon_type\" \"neon_int_1\")]\n+  [(set_attr \"type\" \"neon_int_1\")]\n )\n \n (define_expand \"neon_vbsl<mode>\"\n@@ -3922,7 +3921,7 @@\n                       UNSPEC_VSHL))]\n   \"TARGET_NEON\"\n   \"v%O3shl.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_d_reg>\")\n                     (const_string \"neon_vshl_ddd\")\n                     (const_string \"neon_shift_3\")))]\n@@ -3936,7 +3935,7 @@\n                       UNSPEC_VQSHL))]\n   \"TARGET_NEON\"\n   \"vq%O3shl.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_d_reg>\")\n                     (const_string \"neon_shift_2\")\n                     (const_string \"neon_vqshl_vrshl_vqrshl_qqq\")))]\n@@ -3953,7 +3952,7 @@\n   neon_const_bounds (operands[2], 1, neon_element_bits (<MODE>mode) + 1);\n   return \"v%O3shr.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %2\";\n }\n-  [(set_attr \"neon_type\" \"neon_shift_1\")]\n+  [(set_attr \"type\" \"neon_shift_1\")]\n )\n \n (define_insn \"neon_vshrn_n<mode>\"\n@@ -3967,7 +3966,7 @@\n   neon_const_bounds (operands[2], 1, neon_element_bits (<MODE>mode) / 2 + 1);\n   return \"v%O3shrn.<V_if_elem>\\t%P0, %q1, %2\";\n }\n-  [(set_attr \"neon_type\" \"neon_shift_1\")]\n+  [(set_attr \"type\" \"neon_shift_1\")]\n )\n \n (define_insn \"neon_vqshrn_n<mode>\"\n@@ -3981,7 +3980,7 @@\n   neon_const_bounds (operands[2], 1, neon_element_bits (<MODE>mode) / 2 + 1);\n   return \"vq%O3shrn.%T3%#<V_sz_elem>\\t%P0, %q1, %2\";\n }\n-  [(set_attr \"neon_type\" \"neon_shift_2\")]\n+  [(set_attr \"type\" \"neon_shift_2\")]\n )\n \n (define_insn \"neon_vqshrun_n<mode>\"\n@@ -3995,7 +3994,7 @@\n   neon_const_bounds (operands[2], 1, neon_element_bits (<MODE>mode) / 2 + 1);\n   return \"vq%O3shrun.%T3%#<V_sz_elem>\\t%P0, %q1, %2\";\n }\n-  [(set_attr \"neon_type\" \"neon_shift_2\")]\n+  [(set_attr \"type\" \"neon_shift_2\")]\n )\n \n (define_insn \"neon_vshl_n<mode>\"\n@@ -4009,7 +4008,7 @@\n   neon_const_bounds (operands[2], 0, neon_element_bits (<MODE>mode));\n   return \"vshl.<V_if_elem>\\t%<V_reg>0, %<V_reg>1, %2\";\n }\n-  [(set_attr \"neon_type\" \"neon_shift_1\")]\n+  [(set_attr \"type\" \"neon_shift_1\")]\n )\n \n (define_insn \"neon_vqshl_n<mode>\"\n@@ -4023,7 +4022,7 @@\n   neon_const_bounds (operands[2], 0, neon_element_bits (<MODE>mode));\n   return \"vqshl.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %2\";\n }\n-  [(set_attr \"neon_type\" \"neon_shift_2\")]\n+  [(set_attr \"type\" \"neon_shift_2\")]\n )\n \n (define_insn \"neon_vqshlu_n<mode>\"\n@@ -4037,7 +4036,7 @@\n   neon_const_bounds (operands[2], 0, neon_element_bits (<MODE>mode));\n   return \"vqshlu.%T3%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>1, %2\";\n }\n-  [(set_attr \"neon_type\" \"neon_shift_2\")]\n+  [(set_attr \"type\" \"neon_shift_2\")]\n )\n \n (define_insn \"neon_vshll_n<mode>\"\n@@ -4052,7 +4051,7 @@\n   neon_const_bounds (operands[2], 0, neon_element_bits (<MODE>mode) + 1);\n   return \"vshll.%T3%#<V_sz_elem>\\t%q0, %P1, %2\";\n }\n-  [(set_attr \"neon_type\" \"neon_shift_1\")]\n+  [(set_attr \"type\" \"neon_shift_1\")]\n )\n \n (define_insn \"neon_vsra_n<mode>\"\n@@ -4067,7 +4066,7 @@\n   neon_const_bounds (operands[3], 1, neon_element_bits (<MODE>mode) + 1);\n   return \"v%O4sra.%T4%#<V_sz_elem>\\t%<V_reg>0, %<V_reg>2, %3\";\n }\n-  [(set_attr \"neon_type\" \"neon_vsra_vrsra\")]\n+  [(set_attr \"type\" \"neon_vsra_vrsra\")]\n )\n \n (define_insn \"neon_vsri_n<mode>\"\n@@ -4081,7 +4080,7 @@\n   neon_const_bounds (operands[3], 1, neon_element_bits (<MODE>mode) + 1);\n   return \"vsri.<V_sz_elem>\\t%<V_reg>0, %<V_reg>2, %3\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_d_reg>\")\n                     (const_string \"neon_shift_1\")\n                     (const_string \"neon_shift_3\")))]\n@@ -4098,7 +4097,7 @@\n   neon_const_bounds (operands[3], 0, neon_element_bits (<MODE>mode));\n   return \"vsli.<V_sz_elem>\\t%<V_reg>0, %<V_reg>2, %3\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_d_reg>\")\n                     (const_string \"neon_shift_1\")\n                     (const_string \"neon_shift_3\")))]\n@@ -4111,7 +4110,7 @@\n                      UNSPEC_VTBL))]\n   \"TARGET_NEON\"\n   \"vtbl.8\\t%P0, {%P1}, %P2\"\n-  [(set_attr \"neon_type\" \"neon_bp_2cycle\")]\n+  [(set_attr \"type\" \"neon_bp_2cycle\")]\n )\n \n (define_insn \"neon_vtbl2v8qi\"\n@@ -4132,7 +4131,7 @@\n \n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_bp_2cycle\")]\n+  [(set_attr \"type\" \"neon_bp_2cycle\")]\n )\n \n (define_insn \"neon_vtbl3v8qi\"\n@@ -4154,7 +4153,7 @@\n \n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_bp_3cycle\")]\n+  [(set_attr \"type\" \"neon_bp_3cycle\")]\n )\n \n (define_insn \"neon_vtbl4v8qi\"\n@@ -4177,7 +4176,7 @@\n \n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_bp_3cycle\")]\n+  [(set_attr \"type\" \"neon_bp_3cycle\")]\n )\n \n ;; These three are used by the vec_perm infrastructure for V16QImode.\n@@ -4265,7 +4264,7 @@\n                      UNSPEC_VTBX))]\n   \"TARGET_NEON\"\n   \"vtbx.8\\t%P0, {%P2}, %P3\"\n-  [(set_attr \"neon_type\" \"neon_bp_2cycle\")]\n+  [(set_attr \"type\" \"neon_bp_2cycle\")]\n )\n \n (define_insn \"neon_vtbx2v8qi\"\n@@ -4287,7 +4286,7 @@\n \n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_bp_2cycle\")]\n+  [(set_attr \"type\" \"neon_bp_2cycle\")]\n )\n \n (define_insn \"neon_vtbx3v8qi\"\n@@ -4310,7 +4309,7 @@\n \n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_bp_3cycle\")]\n+  [(set_attr \"type\" \"neon_bp_3cycle\")]\n )\n \n (define_insn \"neon_vtbx4v8qi\"\n@@ -4334,7 +4333,7 @@\n \n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_bp_3cycle\")]\n+  [(set_attr \"type\" \"neon_bp_3cycle\")]\n )\n \n (define_expand \"neon_vtrn<mode>_internal\"\n@@ -4360,7 +4359,7 @@\n                      UNSPEC_VTRN2))]\n   \"TARGET_NEON\"\n   \"vtrn.<V_sz_elem>\\t%<V_reg>0, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_d_reg>\")\n                     (const_string \"neon_bp_simple\")\n                     (const_string \"neon_bp_3cycle\")))]\n@@ -4400,7 +4399,7 @@\n                      UNSPEC_VZIP2))]\n   \"TARGET_NEON\"\n   \"vzip.<V_sz_elem>\\t%<V_reg>0, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_d_reg>\")\n                     (const_string \"neon_bp_simple\")\n                     (const_string \"neon_bp_3cycle\")))]\n@@ -4440,7 +4439,7 @@\n                      UNSPEC_VUZP2))]\n   \"TARGET_NEON\"\n   \"vuzp.<V_sz_elem>\\t%<V_reg>0, %<V_reg>2\"\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (match_test \"<Is_d_reg>\")\n                     (const_string \"neon_bp_simple\")\n                     (const_string \"neon_bp_3cycle\")))]\n@@ -4559,7 +4558,7 @@\n                     UNSPEC_VLD1))]\n   \"TARGET_NEON\"\n   \"vld1.<V_sz_elem>\\t%h0, %A1\"\n-  [(set_attr \"neon_type\" \"neon_vld1_1_2_regs\")]\n+  [(set_attr \"type\" \"neon_vld1_1_2_regs\")]\n )\n \n (define_insn \"neon_vld1_lane<mode>\"\n@@ -4579,7 +4578,7 @@\n   else\n     return \"vld1.<V_sz_elem>\\t{%P0[%c3]}, %A1\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (eq (const_string \"<V_mode_nunits>\") (const_int 2))\n                     (const_string \"neon_vld1_1_2_regs\")\n                     (const_string \"neon_vld1_vld2_lane\")))]\n@@ -4610,7 +4609,7 @@\n   else\n     return \"vld1.<V_sz_elem>\\t{%P0[%c3]}, %A1\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (eq (const_string \"<V_mode_nunits>\") (const_int 2))\n                     (const_string \"neon_vld1_1_2_regs\")\n                     (const_string \"neon_vld1_vld2_lane\")))]\n@@ -4621,7 +4620,7 @@\n         (vec_duplicate:VD (match_operand:<V_elem> 1 \"neon_struct_operand\" \"Um\")))]\n   \"TARGET_NEON\"\n   \"vld1.<V_sz_elem>\\t{%P0[]}, %A1\"\n-  [(set_attr \"neon_type\" \"neon_vld2_2_regs_vld1_vld2_all_lanes\")]\n+  [(set_attr \"type\" \"neon_vld2_2_regs_vld1_vld2_all_lanes\")]\n )\n \n ;; Special case for DImode.  Treat it exactly like a simple load.\n@@ -4640,7 +4639,7 @@\n {\n   return \"vld1.<V_sz_elem>\\t{%e0[], %f0[]}, %A1\";\n }\n-  [(set_attr \"neon_type\" \"neon_vld2_2_regs_vld1_vld2_all_lanes\")]\n+  [(set_attr \"type\" \"neon_vld2_2_regs_vld1_vld2_all_lanes\")]\n )\n \n (define_insn_and_split \"neon_vld1_dupv2di\"\n@@ -4657,7 +4656,7 @@\n     DONE;\n     }\n   [(set_attr \"length\" \"8\")\n-   (set_attr \"neon_type\" \"neon_vld2_2_regs_vld1_vld2_all_lanes\")]\n+   (set_attr \"type\" \"neon_vld2_2_regs_vld1_vld2_all_lanes\")]\n )\n \n (define_expand \"vec_store_lanes<mode><mode>\"\n@@ -4672,7 +4671,7 @@\n \t\t     UNSPEC_VST1))]\n   \"TARGET_NEON\"\n   \"vst1.<V_sz_elem>\\t%h1, %A0\"\n-  [(set_attr \"neon_type\" \"neon_vst1_1_2_regs_vst2_2_regs\")])\n+  [(set_attr \"type\" \"neon_vst1_1_2_regs_vst2_2_regs\")])\n \n (define_insn \"neon_vst1_lane<mode>\"\n   [(set (match_operand:<V_elem> 0 \"neon_struct_operand\" \"=Um\")\n@@ -4691,7 +4690,7 @@\n   else\n     return \"vst1.<V_sz_elem>\\t{%P1[%c2]}, %A0\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (eq (const_string \"<V_mode_nunits>\") (const_int 1))\n                     (const_string \"neon_vst1_1_2_regs_vst2_2_regs\")\n                     (const_string \"neon_vst1_vst2_lane\")))])\n@@ -4721,7 +4720,7 @@\n   else\n     return \"vst1.<V_sz_elem>\\t{%P1[%c2]}, %A0\";\n }\n-  [(set_attr \"neon_type\" \"neon_vst1_vst2_lane\")]\n+  [(set_attr \"type\" \"neon_vst1_vst2_lane\")]\n )\n \n (define_expand \"vec_load_lanesti<mode>\"\n@@ -4743,7 +4742,7 @@\n   else\n     return \"vld2.<V_sz_elem>\\t%h0, %A1\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (eq (const_string \"<V_sz_elem>\") (const_string \"64\"))\n                     (const_string \"neon_vld1_1_2_regs\")\n                     (const_string \"neon_vld2_2_regs_vld1_vld2_all_lanes\")))]\n@@ -4763,7 +4762,7 @@\n                    UNSPEC_VLD2))]\n   \"TARGET_NEON\"\n   \"vld2.<V_sz_elem>\\t%h0, %A1\"\n-  [(set_attr \"neon_type\" \"neon_vld2_2_regs_vld1_vld2_all_lanes\")])\n+  [(set_attr \"type\" \"neon_vld2_2_regs_vld1_vld2_all_lanes\")])\n \n (define_insn \"neon_vld2_lane<mode>\"\n   [(set (match_operand:TI 0 \"s_register_operand\" \"=w\")\n@@ -4787,7 +4786,7 @@\n   output_asm_insn (\"vld2.<V_sz_elem>\\t{%P0[%c3], %P1[%c3]}, %A2\", ops);\n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_vld1_vld2_lane\")]\n+  [(set_attr \"type\" \"neon_vld1_vld2_lane\")]\n )\n \n (define_insn \"neon_vld2_lane<mode>\"\n@@ -4817,7 +4816,7 @@\n   output_asm_insn (\"vld2.<V_sz_elem>\\t{%P0[%c3], %P1[%c3]}, %A2\", ops);\n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_vld1_vld2_lane\")]\n+  [(set_attr \"type\" \"neon_vld1_vld2_lane\")]\n )\n \n (define_insn \"neon_vld2_dup<mode>\"\n@@ -4832,7 +4831,7 @@\n   else\n     return \"vld1.<V_sz_elem>\\t%h0, %A1\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (gt (const_string \"<V_mode_nunits>\") (const_string \"1\"))\n                     (const_string \"neon_vld2_2_regs_vld1_vld2_all_lanes\")\n                     (const_string \"neon_vld1_1_2_regs\")))]\n@@ -4857,7 +4856,7 @@\n   else\n     return \"vst2.<V_sz_elem>\\t%h1, %A0\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (eq (const_string \"<V_sz_elem>\") (const_string \"64\"))\n                     (const_string \"neon_vst1_1_2_regs_vst2_2_regs\")\n                     (const_string \"neon_vst1_1_2_regs_vst2_2_regs\")))]\n@@ -4877,7 +4876,7 @@\n \t\t   UNSPEC_VST2))]\n   \"TARGET_NEON\"\n   \"vst2.<V_sz_elem>\\t%h1, %A0\"\n-  [(set_attr \"neon_type\" \"neon_vst1_1_2_regs_vst2_2_regs\")]\n+  [(set_attr \"type\" \"neon_vst1_1_2_regs_vst2_2_regs\")]\n )\n \n (define_insn \"neon_vst2_lane<mode>\"\n@@ -4902,7 +4901,7 @@\n   output_asm_insn (\"vst2.<V_sz_elem>\\t{%P1[%c3], %P2[%c3]}, %A0\", ops);\n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_vst1_vst2_lane\")]\n+  [(set_attr \"type\" \"neon_vst1_vst2_lane\")]\n )\n \n (define_insn \"neon_vst2_lane<mode>\"\n@@ -4932,7 +4931,7 @@\n   output_asm_insn (\"vst2.<V_sz_elem>\\t{%P1[%c3], %P2[%c3]}, %A0\", ops);\n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_vst1_vst2_lane\")]\n+  [(set_attr \"type\" \"neon_vst1_vst2_lane\")]\n )\n \n (define_expand \"vec_load_lanesei<mode>\"\n@@ -4954,7 +4953,7 @@\n   else\n     return \"vld3.<V_sz_elem>\\t%h0, %A1\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (eq (const_string \"<V_sz_elem>\") (const_string \"64\"))\n                     (const_string \"neon_vld1_1_2_regs\")\n                     (const_string \"neon_vld3_vld4\")))]\n@@ -5001,7 +5000,7 @@\n   output_asm_insn (\"vld3.<V_sz_elem>\\t{%P0, %P1, %P2}, %A3\", ops);\n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_vld3_vld4\")]\n+  [(set_attr \"type\" \"neon_vld3_vld4\")]\n )\n \n (define_insn \"neon_vld3qb<mode>\"\n@@ -5021,7 +5020,7 @@\n   output_asm_insn (\"vld3.<V_sz_elem>\\t{%P0, %P1, %P2}, %A3\", ops);\n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_vld3_vld4\")]\n+  [(set_attr \"type\" \"neon_vld3_vld4\")]\n )\n \n (define_insn \"neon_vld3_lane<mode>\"\n@@ -5048,7 +5047,7 @@\n                    ops);\n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_vld3_vld4_lane\")]\n+  [(set_attr \"type\" \"neon_vld3_vld4_lane\")]\n )\n \n (define_insn \"neon_vld3_lane<mode>\"\n@@ -5080,7 +5079,7 @@\n                    ops);\n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_vld3_vld4_lane\")]\n+  [(set_attr \"type\" \"neon_vld3_vld4_lane\")]\n )\n \n (define_insn \"neon_vld3_dup<mode>\"\n@@ -5104,7 +5103,7 @@\n   else\n     return \"vld1.<V_sz_elem>\\t%h0, %A1\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (gt (const_string \"<V_mode_nunits>\") (const_string \"1\"))\n                     (const_string \"neon_vld3_vld4_all_lanes\")\n                     (const_string \"neon_vld1_1_2_regs\")))])\n@@ -5128,7 +5127,7 @@\n   else\n     return \"vst3.<V_sz_elem>\\t%h1, %A0\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (eq (const_string \"<V_sz_elem>\") (const_string \"64\"))\n                     (const_string \"neon_vst1_1_2_regs_vst2_2_regs\")\n                     (const_string \"neon_vst2_4_regs_vst3_vst4\")))])\n@@ -5174,7 +5173,7 @@\n   output_asm_insn (\"vst3.<V_sz_elem>\\t{%P1, %P2, %P3}, %A0\", ops);\n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_vst2_4_regs_vst3_vst4\")]\n+  [(set_attr \"type\" \"neon_vst2_4_regs_vst3_vst4\")]\n )\n \n (define_insn \"neon_vst3qb<mode>\"\n@@ -5193,7 +5192,7 @@\n   output_asm_insn (\"vst3.<V_sz_elem>\\t{%P1, %P2, %P3}, %A0\", ops);\n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_vst2_4_regs_vst3_vst4\")]\n+  [(set_attr \"type\" \"neon_vst2_4_regs_vst3_vst4\")]\n )\n \n (define_insn \"neon_vst3_lane<mode>\"\n@@ -5220,7 +5219,7 @@\n                    ops);\n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_vst3_vst4_lane\")]\n+  [(set_attr \"type\" \"neon_vst3_vst4_lane\")]\n )\n \n (define_insn \"neon_vst3_lane<mode>\"\n@@ -5252,7 +5251,7 @@\n                    ops);\n   return \"\";\n }\n-[(set_attr \"neon_type\" \"neon_vst3_vst4_lane\")])\n+[(set_attr \"type\" \"neon_vst3_vst4_lane\")])\n \n (define_expand \"vec_load_lanesoi<mode>\"\n   [(set (match_operand:OI 0 \"s_register_operand\")\n@@ -5273,7 +5272,7 @@\n   else\n     return \"vld4.<V_sz_elem>\\t%h0, %A1\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (eq (const_string \"<V_sz_elem>\") (const_string \"64\"))\n                     (const_string \"neon_vld1_1_2_regs\")\n                     (const_string \"neon_vld3_vld4\")))]\n@@ -5321,7 +5320,7 @@\n   output_asm_insn (\"vld4.<V_sz_elem>\\t{%P0, %P1, %P2, %P3}, %A4\", ops);\n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_vld3_vld4\")]\n+  [(set_attr \"type\" \"neon_vld3_vld4\")]\n )\n \n (define_insn \"neon_vld4qb<mode>\"\n@@ -5342,7 +5341,7 @@\n   output_asm_insn (\"vld4.<V_sz_elem>\\t{%P0, %P1, %P2, %P3}, %A4\", ops);\n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_vld3_vld4\")]\n+  [(set_attr \"type\" \"neon_vld3_vld4\")]\n )\n \n (define_insn \"neon_vld4_lane<mode>\"\n@@ -5370,7 +5369,7 @@\n                    ops);\n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_vld3_vld4_lane\")]\n+  [(set_attr \"type\" \"neon_vld3_vld4_lane\")]\n )\n \n (define_insn \"neon_vld4_lane<mode>\"\n@@ -5403,7 +5402,7 @@\n                    ops);\n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_vld3_vld4_lane\")]\n+  [(set_attr \"type\" \"neon_vld3_vld4_lane\")]\n )\n \n (define_insn \"neon_vld4_dup<mode>\"\n@@ -5429,7 +5428,7 @@\n   else\n     return \"vld1.<V_sz_elem>\\t%h0, %A1\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (gt (const_string \"<V_mode_nunits>\") (const_string \"1\"))\n                     (const_string \"neon_vld3_vld4_all_lanes\")\n                     (const_string \"neon_vld1_1_2_regs\")))]\n@@ -5454,7 +5453,7 @@\n   else\n     return \"vst4.<V_sz_elem>\\t%h1, %A0\";\n }\n-  [(set (attr \"neon_type\")\n+  [(set (attr \"type\")\n       (if_then_else (eq (const_string \"<V_sz_elem>\") (const_string \"64\"))\n                     (const_string \"neon_vst1_1_2_regs_vst2_2_regs\")\n                     (const_string \"neon_vst2_4_regs_vst3_vst4\")))]\n@@ -5502,7 +5501,7 @@\n   output_asm_insn (\"vst4.<V_sz_elem>\\t{%P1, %P2, %P3, %P4}, %A0\", ops);\n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_vst2_4_regs_vst3_vst4\")]\n+  [(set_attr \"type\" \"neon_vst2_4_regs_vst3_vst4\")]\n )\n \n (define_insn \"neon_vst4qb<mode>\"\n@@ -5522,7 +5521,7 @@\n   output_asm_insn (\"vst4.<V_sz_elem>\\t{%P1, %P2, %P3, %P4}, %A0\", ops);\n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_vst2_4_regs_vst3_vst4\")]\n+  [(set_attr \"type\" \"neon_vst2_4_regs_vst3_vst4\")]\n )\n \n (define_insn \"neon_vst4_lane<mode>\"\n@@ -5550,7 +5549,7 @@\n                    ops);\n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_vst3_vst4_lane\")]\n+  [(set_attr \"type\" \"neon_vst3_vst4_lane\")]\n )\n \n (define_insn \"neon_vst4_lane<mode>\"\n@@ -5583,7 +5582,7 @@\n                    ops);\n   return \"\";\n }\n-  [(set_attr \"neon_type\" \"neon_vst3_vst4_lane\")]\n+  [(set_attr \"type\" \"neon_vst3_vst4_lane\")]\n )\n \n (define_expand \"neon_vand<mode>\"\n@@ -5648,7 +5647,7 @@\n \t\t\t  (match_operand:VU 2 \"vect_par_constant_low\" \"\"))))]\n   \"TARGET_NEON && !BYTES_BIG_ENDIAN\"\n   \"vmovl.<US><V_sz_elem> %q0, %e1\"\n-  [(set_attr \"neon_type\" \"neon_shift_1\")]\n+  [(set_attr \"type\" \"neon_shift_1\")]\n )\n \n (define_insn \"neon_vec_unpack<US>_hi_<mode>\"\n@@ -5658,7 +5657,7 @@\n \t\t\t  (match_operand:VU 2 \"vect_par_constant_high\" \"\"))))]\n   \"TARGET_NEON && !BYTES_BIG_ENDIAN\"\n   \"vmovl.<US><V_sz_elem> %q0, %f1\"\n-  [(set_attr \"neon_type\" \"neon_shift_1\")]\n+  [(set_attr \"type\" \"neon_shift_1\")]\n )\n \n (define_expand \"vec_unpack<US>_hi_<mode>\"\n@@ -5708,7 +5707,7 @@\n                            (match_dup 2)))))]\n   \"TARGET_NEON && !BYTES_BIG_ENDIAN\"\n   \"vmull.<US><V_sz_elem> %q0, %e1, %e3\"\n-  [(set_attr \"neon_type\" \"neon_shift_1\")]\n+  [(set_attr \"type\" \"neon_shift_1\")]\n )\n \n (define_expand \"vec_widen_<US>mult_lo_<mode>\"\n@@ -5742,7 +5741,7 @@\n \t\t\t    (match_dup 2)))))]\n   \"TARGET_NEON && !BYTES_BIG_ENDIAN\"\n   \"vmull.<US><V_sz_elem> %q0, %f1, %f3\"\n-  [(set_attr \"neon_type\" \"neon_shift_1\")]\n+  [(set_attr \"type\" \"neon_shift_1\")]\n )\n \n (define_expand \"vec_widen_<US>mult_hi_<mode>\"\n@@ -5775,7 +5774,7 @@\n {\n   return \"vshll.<US><V_sz_elem> %q0, %P1, %2\";\n }\n-  [(set_attr \"neon_type\" \"neon_shift_1\")]\n+  [(set_attr \"type\" \"neon_shift_1\")]\n )\n \n (define_expand \"vec_widen_<US>shiftl_lo_<mode>\"\n@@ -5811,7 +5810,7 @@\n        (SE:<V_widen> (match_operand:VDI 1 \"register_operand\" \"w\")))]\n  \"TARGET_NEON\"\n  \"vmovl.<US><V_sz_elem> %q0, %P1\"\n-  [(set_attr \"neon_type\" \"neon_shift_1\")]\n+  [(set_attr \"type\" \"neon_shift_1\")]\n )\n \n (define_expand \"vec_unpack<US>_lo_<mode>\"\n@@ -5848,7 +5847,7 @@\n \t\t\t   (match_operand:VDI 2 \"register_operand\" \"w\"))))]\n   \"TARGET_NEON\"\n   \"vmull.<US><V_sz_elem> %q0, %P1, %P2\"\n-  [(set_attr \"neon_type\" \"neon_shift_1\")]\n+  [(set_attr \"type\" \"neon_shift_1\")]\n )\n \n (define_expand \"vec_widen_<US>mult_hi_<mode>\"\n@@ -5922,7 +5921,7 @@\n \t\t\t(match_operand:VN 2 \"register_operand\" \"w\"))))]\n  \"TARGET_NEON && !BYTES_BIG_ENDIAN\"\n  \"vmovn.i<V_sz_elem>\\t%e0, %q1\\;vmovn.i<V_sz_elem>\\t%f0, %q2\"\n- [(set_attr \"neon_type\" \"neon_shift_1\")\n+ [(set_attr \"type\" \"neon_shift_1\")\n   (set_attr \"length\" \"8\")]\n )\n \n@@ -5932,7 +5931,7 @@\n        (truncate:<V_narrow> (match_operand:VN 1 \"register_operand\" \"w\")))]\n  \"TARGET_NEON && !BYTES_BIG_ENDIAN\"\n  \"vmovn.i<V_sz_elem>\\t%P0, %q1\"\n- [(set_attr \"neon_type\" \"neon_shift_1\")]\n+ [(set_attr \"type\" \"neon_shift_1\")]\n )\n \n (define_expand \"vec_pack_trunc_<mode>\"\n@@ -5955,7 +5954,7 @@\n                            (match_operand:VDQ 2 \"s_register_operand\" \"w\"))))]\n  \"TARGET_NEON && (!<Is_float_mode> || flag_unsafe_math_optimizations)\"\n  \"vabd.<V_s_elem> %<V_reg>0, %<V_reg>1, %<V_reg>2\"\n- [(set (attr \"neon_type\")\n+ [(set (attr \"type\")\n        (if_then_else (ne (symbol_ref \"<Is_float_mode>\") (const_int 0))\n                      (if_then_else (ne (symbol_ref \"<Is_d_reg>\") (const_int 0))\n                                    (const_string \"neon_fp_vadd_ddd_vabs_dd\")\n@@ -5970,7 +5969,7 @@\n                  UNSPEC_VSUB)))]\n  \"TARGET_NEON && (!<Is_float_mode> || flag_unsafe_math_optimizations)\"\n  \"vabd.<V_if_elem> %<V_reg>0, %<V_reg>1, %<V_reg>2\"\n- [(set (attr \"neon_type\")\n+ [(set (attr \"type\")\n        (if_then_else (ne (symbol_ref \"<Is_float_mode>\") (const_int 0))\n                      (if_then_else (ne (symbol_ref \"<Is_d_reg>\") (const_int 0))\n                                    (const_string \"neon_fp_vadd_ddd_vabs_dd\")"}, {"sha": "1b7db65f2282fd7aadb8664b27dc107d9159a9bb", "filename": "gcc/config/arm/types.md", "status": "modified", "additions": 137, "deletions": 6, "changes": 143, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Ftypes.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Ftypes.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Ftypes.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -39,11 +39,14 @@\n ; call               subroutine call.\n ; clz                count leading zeros (CLZ).\n ; extend             extend instruction (SXTB, SXTH, UXTB, UXTH).\n-; f_2_r              transfer from float to core (no memory needed).\n ; f_cvt              conversion between float and integral.\n ; f_flag             transfer of co-processor flags to the CPSR.\n ; f_load[d,s]        double/single load from memory.  Used for VFP unit.\n+; f_mcr              transfer arm to vfp reg.\n+; f_mcrr             transfer two arm regs to vfp reg.\n ; f_minmax[d,s]      double/single floating point minimum/maximum.\n+; f_mrc              transfer vfp to arm reg.\n+; f_mrrc             transfer vfp to two arm regs.\n ; f_rint[d,s]        double/single floating point rount to integral.\n ; f_sel[d,s]         double/single floating byte select.\n ; f_store[d,s]       double/single store to memory.  Used for VFP unit.\n@@ -77,7 +80,6 @@\n ; mvn_reg            inverting move instruction, register.\n ; mvn_shift          inverting move instruction, shifted operand by a constant.\n ; mvn_shift_reg      inverting move instruction, shifted operand by a register.\n-; r_2_f              transfer from core to float.\n ; sdiv               signed division.\n ; shift              simple shift operation (LSL, LSR, ASR, ROR) with an\n ;                    immediate.\n@@ -181,6 +183,71 @@\n ; wmmx_wunpckih\n ; wmmx_wunpckil\n ; wmmx_wxor\n+;\n+; The classification below is for NEON instructions.\n+;\n+; neon_bp_2cycle\n+; neon_bp_3cycle\n+; neon_bp_simple\n+; neon_fp_vadd_ddd_vabs_dd\n+; neon_fp_vadd_qqq_vabs_qq\n+; neon_fp_vmla_ddd_scalar\n+; neon_fp_vmla_ddd\n+; neon_fp_vmla_qqq_scalar\n+; neon_fp_vmla_qqq\n+; neon_fp_vmul_ddd\n+; neon_fp_vmul_qqd\n+; neon_fp_vrecps_vrsqrts_ddd\n+; neon_fp_vrecps_vrsqrts_qqq\n+; neon_fp_vsum\n+; neon_int_1\n+; neon_int_2\n+; neon_int_3\n+; neon_int_4\n+; neon_int_5\n+; neon_ldm_2\n+; neon_ldr\n+; neon_mcr_2_mcrr\n+; neon_mcr\n+; neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\n+; neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\n+; neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\n+; neon_mla_qqq_32_qqd_32_scalar\n+; neon_mla_qqq_8_16\n+; neon_mrc\n+; neon_mrrc\n+; neon_mul_ddd_16_scalar_32_16_long_scalar\n+; neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\n+; neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\n+; neon_mul_qqd_32_scalar\n+; neon_mul_qqq_8_16_32_ddd_32\n+; neon_shift_1\n+; neon_shift_2\n+; neon_shift_3\n+; neon_stm_2\n+; neon_str\n+; neon_vaba_qqq\n+; neon_vaba\n+; neon_vld1_1_2_regs\n+; neon_vld1_3_4_regs\n+; neon_vld1_vld2_lane\n+; neon_vld2_2_regs_vld1_vld2_all_lanes\n+; neon_vld2_4_regs\n+; neon_vld3_vld4_all_lanes\n+; neon_vld3_vld4_lane\n+; neon_vld3_vld4\n+; neon_vmov\n+; neon_vqneg_vqabs\n+; neon_vqshl_vrshl_vqrshl_qqq\n+; neon_vshl_ddd\n+; neon_vsma\n+; neon_vsra_vrsra\n+; neon_vst1_1_2_regs_vst2_2_regs\n+; neon_vst1_3_4_regs\n+; neon_vst1_vst2_lane\n+; neon_vst2_4_regs_vst3_vst4\n+; neon_vst3_vst4_lane\n+; neon_vst3_vst4\n \n (define_attr \"type\"\n  \"arlo_imm,\\\n@@ -192,13 +259,16 @@\n   call,\\\n   clz,\\\n   extend,\\\n-  f_2_r,\\\n   f_cvt,\\\n   f_flag,\\\n   f_loadd,\\\n   f_loads,\\\n+  f_mcr,\\\n+  f_mcrr,\\\n   f_minmaxd,\\\n   f_minmaxs,\\\n+  f_mrc,\\\n+  f_mrrc,\\\n   f_rintd,\\\n   f_rints,\\\n   f_seld,\\\n@@ -241,7 +311,6 @@\n   mvn_reg,\\\n   mvn_shift,\\\n   mvn_shift_reg,\\\n-  r_2_f,\\\n   sdiv,\\\n   shift,\\\n   shift_reg,\\\n@@ -337,8 +406,70 @@\n   wmmx_wunpckel,\\\n   wmmx_wunpckih,\\\n   wmmx_wunpckil,\\\n-  wmmx_wxor\"\n-  (const_string \"arlo_reg\"))\n+  wmmx_wxor,\\\n+  neon_bp_2cycle,\\\n+  neon_bp_3cycle,\\\n+  neon_bp_simple,\\\n+  neon_fp_vadd_ddd_vabs_dd,\\\n+  neon_fp_vadd_qqq_vabs_qq,\\\n+  neon_fp_vmla_ddd_scalar,\\\n+  neon_fp_vmla_ddd,\\\n+  neon_fp_vmla_qqq_scalar,\\\n+  neon_fp_vmla_qqq,\\\n+  neon_fp_vmul_ddd,\\\n+  neon_fp_vmul_qqd,\\\n+  neon_fp_vrecps_vrsqrts_ddd,\\\n+  neon_fp_vrecps_vrsqrts_qqq,\\\n+  neon_fp_vsum,\\\n+  neon_int_1,\\\n+  neon_int_2,\\\n+  neon_int_3,\\\n+  neon_int_4,\\\n+  neon_int_5,\\\n+  neon_ldm_2,\\\n+  neon_ldr,\\\n+  neon_mcr_2_mcrr,\\\n+  neon_mcr,\\\n+  neon_mla_ddd_16_scalar_qdd_32_16_long_scalar,\\\n+  neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long,\\\n+  neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+  neon_mla_qqq_32_qqd_32_scalar,\\\n+  neon_mla_qqq_8_16,\\\n+  neon_mrc,\\\n+  neon_mrrc,\\\n+  neon_mul_ddd_16_scalar_32_16_long_scalar,\\\n+  neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+  neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar,\\\n+  neon_mul_qqd_32_scalar,\\\n+  neon_mul_qqq_8_16_32_ddd_32,\\\n+  neon_shift_1,\\\n+  neon_shift_2,\\\n+  neon_shift_3,\\\n+  neon_stm_2,\\\n+  neon_str,\\\n+  neon_vaba_qqq,\\\n+  neon_vaba,\\\n+  neon_vld1_1_2_regs,\\\n+  neon_vld1_3_4_regs,\\\n+  neon_vld1_vld2_lane,\\\n+  neon_vld2_2_regs_vld1_vld2_all_lanes,\\\n+  neon_vld2_4_regs,\\\n+  neon_vld3_vld4_all_lanes,\\\n+  neon_vld3_vld4_lane,\\\n+  neon_vld3_vld4,\\\n+  neon_vmov,\\\n+  neon_vqneg_vqabs,\\\n+  neon_vqshl_vrshl_vqrshl_qqq,\\\n+  neon_vshl_ddd,\\\n+  neon_vsma,\\\n+  neon_vsra_vrsra,\\\n+  neon_vst1_1_2_regs_vst2_2_regs,\\\n+  neon_vst1_3_4_regs,\\\n+  neon_vst1_vst2_lane,\\\n+  neon_vst2_4_regs_vst3_vst4,\\\n+  neon_vst3_vst4_lane,\\\n+  neon_vst3_vst4\"\n+    (const_string \"arlo_reg\"))\n \n ; Is this an (integer side) multiply with a 32-bit (or smaller) result?\n (define_attr \"mul32\" \"no,yes\""}, {"sha": "ea4c1f5834f58dec855979420a8d701d8273ee53", "filename": "gcc/config/arm/vfp.md", "status": "modified", "additions": 17, "deletions": 29, "changes": 46, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fvfp.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fvfp.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fvfp.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -53,8 +53,7 @@\n     }\n   \"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"type\" \"mov_reg,mov_reg,mvn_imm,mov_imm,load1,store1,r_2_f,f_2_r,fcpys,f_loads,f_stores\")\n-   (set_attr \"neon_type\" \"*,*,*,*,*,*,neon_mcr,neon_mrc,neon_vmov,*,*\")\n+   (set_attr \"type\" \"mov_reg,mov_reg,mvn_imm,mov_imm,load1,store1,f_mcr,f_mrc,fcpys,f_loads,f_stores\")\n    (set_attr \"pool_range\"     \"*,*,*,*,4096,*,*,*,*,1020,*\")\n    (set_attr \"neg_pool_range\" \"*,*,*,*,4084,*,*,*,*,1008,*\")]\n )\n@@ -101,9 +100,8 @@\n   \"\n   [(set_attr \"predicable\" \"yes\")\n    (set_attr \"predicable_short_it\" \"yes,no,yes,no,no,no,no,no,no,no,no,no,no,no\")\n-   (set_attr \"type\" \"mov_reg,mov_reg,mov_reg,mvn_reg,mov_reg,load1,load1,store1,store1,r_2_f,f_2_r,fcpys,f_loads,f_stores\")\n+   (set_attr \"type\" \"mov_reg,mov_reg,mov_reg,mvn_reg,mov_reg,load1,load1,store1,store1,f_mcr,f_mrc,fcpys,f_loads,f_stores\")\n    (set_attr \"length\" \"2,4,2,4,4,4,4,4,4,4,4,4,4,4\")\n-   (set_attr \"neon_type\" \"*,*,*,*,*,*,*,*,*,neon_mcr,neon_mrc,neon_vmov,*,*\")\n    (set_attr \"pool_range\"     \"*,*,*,*,*,1018,4094,*,*,*,*,*,1018,*\")\n    (set_attr \"neg_pool_range\" \"*,*,*,*,*,   0,   0,*,*,*,*,*,1008,*\")]\n )\n@@ -146,8 +144,7 @@\n       gcc_unreachable ();\n     }\n   \"\n-  [(set_attr \"type\" \"*,*,*,*,load2,load2,store2,r_2_f,f_2_r,ffarithd,f_loadd,f_stored\")\n-   (set_attr \"neon_type\" \"*,*,*,*,*,*,*,neon_mcr_2_mcrr,neon_mrrc,neon_vmov,*,*\")\n+  [(set_attr \"type\" \"*,*,*,*,load2,load2,store2,f_mcrr,f_mrrc,ffarithd,f_loadd,f_stored\")\n    (set (attr \"length\") (cond [(eq_attr \"alternative\" \"1,4,5,6\") (const_int 8)\n                               (eq_attr \"alternative\" \"2\") (const_int 12)\n                               (eq_attr \"alternative\" \"3\") (const_int 16)\n@@ -195,8 +192,7 @@\n       gcc_unreachable ();\n     }\n   \"\n-  [(set_attr \"type\" \"*,*,*,*,load2,load2,store2,r_2_f,f_2_r,ffarithd,f_loadd,f_stored\")\n-   (set_attr \"neon_type\" \"*,*,*,*,*,*,*,neon_mcr_2_mcrr,neon_mrrc,neon_vmov,*,*\")\n+  [(set_attr \"type\" \"*,*,*,*,load2,load2,store2,f_mcrr,f_mrrc,ffarithd,f_loadd,f_stored\")\n    (set (attr \"length\") (cond [(eq_attr \"alternative\" \"1\") (const_int 8)\n                                (eq_attr \"alternative\" \"2\") (const_int 12)\n                                (eq_attr \"alternative\" \"3\") (const_int 16)\n@@ -264,8 +260,8 @@\n     }\n   \"\n   [(set_attr \"conds\" \"unconditional\")\n-   (set_attr \"type\" \"*,*,load1,store1,fcpys,*,r_2_f,f_2_r,*\")\n-   (set_attr \"neon_type\" \"neon_vld1_1_2_regs,neon_vst1_1_2_regs_vst2_2_regs,*,*,*,*,*,*,*\")\n+   (set_attr \"type\" \"neon_vld1_1_2_regs,neon_vst1_1_2_regs_vst2_2_regs,\\\n+                     load1,store1,fcpys,*,f_mcr,f_mrc,*\")\n    (set_attr \"length\" \"4,4,4,4,4,4,4,4,8\")]\n )\n \n@@ -315,7 +311,7 @@\n     }\n   \"\n   [(set_attr \"conds\" \"unconditional\")\n-   (set_attr \"type\" \"load1,store1,fcpys,*,r_2_f,f_2_r,*\")\n+   (set_attr \"type\" \"load1,store1,fcpys,*,f_mcr,f_mrc,*\")\n    (set_attr \"length\" \"4,4,4,4,4,4,8\")]\n )\n \n@@ -355,8 +351,7 @@\n   \"\n   [(set_attr \"predicable\" \"yes\")\n    (set_attr \"type\"\n-     \"r_2_f,f_2_r,fconsts,f_loads,f_stores,load1,store1,fcpys,mov_reg\")\n-   (set_attr \"neon_type\" \"neon_mcr,neon_mrc,*,*,*,*,*,neon_vmov,*\")\n+     \"f_mcr,f_mrc,fconsts,f_loads,f_stores,load1,store1,fcpys,mov_reg\")\n    (set_attr \"pool_range\" \"*,*,*,1020,*,4096,*,*,*\")\n    (set_attr \"neg_pool_range\" \"*,*,*,1008,*,4080,*,*,*\")]\n )\n@@ -393,8 +388,7 @@\n   [(set_attr \"predicable\" \"yes\")\n    (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\"\n-     \"r_2_f,f_2_r,fconsts,f_loads,f_stores,load1,store1,fcpys,mov_reg\")\n-   (set_attr \"neon_type\" \"neon_mcr,neon_mrc,*,*,*,*,*,neon_vmov,*\")\n+     \"f_mcr,f_mrc,fconsts,f_loads,f_stores,load1,store1,fcpys,mov_reg\")\n    (set_attr \"pool_range\" \"*,*,*,1018,*,4090,*,*,*\")\n    (set_attr \"neg_pool_range\" \"*,*,*,1008,*,0,*,*,*\")]\n )\n@@ -434,9 +428,8 @@\n       }\n     }\n   \"\n-  [(set_attr \"type\"\n-     \"r_2_f,f_2_r,fconstd,f_loadd,f_stored,load2,store2,ffarithd,*\")\n-   (set_attr \"neon_type\" \"neon_mcr_2_mcrr,neon_mrrc,*,*,*,*,*,neon_vmov,*\")\n+  [(set_attr \"type\" \"f_mcrr,f_mrrc,fconstd,f_loadd,f_stored,\\\n+                     load2,store2,ffarithd,*\")\n    (set (attr \"length\") (cond [(eq_attr \"alternative\" \"5,6,8\") (const_int 8)\n \t\t\t       (eq_attr \"alternative\" \"7\")\n \t\t\t\t(if_then_else\n@@ -480,9 +473,8 @@\n       }\n     }\n   \"\n-  [(set_attr \"type\"\n-     \"r_2_f,f_2_r,fconstd,f_loadd,f_stored,load2,store2,ffarithd,*\")\n-   (set_attr \"neon_type\" \"neon_mcr_2_mcrr,neon_mrrc,*,*,*,*,*,neon_vmov,*\")\n+  [(set_attr \"type\" \"f_mcrr,f_mrrc,fconstd,f_loadd,\\\n+                     f_stored,load2,store2,ffarithd,*\")\n    (set (attr \"length\") (cond [(eq_attr \"alternative\" \"5,6,8\") (const_int 8)\n \t\t\t       (eq_attr \"alternative\" \"7\")\n \t\t\t\t(if_then_else\n@@ -517,8 +509,7 @@\n    fmrs%D3\\\\t%0, %2\\;fmrs%d3\\\\t%0, %1\"\n    [(set_attr \"conds\" \"use\")\n     (set_attr \"length\" \"4,4,8,4,4,8,4,4,8\")\n-    (set_attr \"type\" \"fcpys,fcpys,fcpys,r_2_f,r_2_f,r_2_f,f_2_r,f_2_r,f_2_r\")\n-    (set_attr \"neon_type\" \"neon_vmov,neon_vmov,neon_vmov,neon_mcr,neon_mcr,neon_mcr,neon_mrc,neon_mrc,neon_mrc\")]\n+    (set_attr \"type\" \"fcpys,fcpys,fcpys,f_mcr,f_mcr,f_mcr,f_mrc,f_mrc,f_mrc\")]\n )\n \n (define_insn \"*thumb2_movsfcc_vfp\"\n@@ -541,8 +532,7 @@\n    ite\\\\t%D3\\;fmrs%D3\\\\t%0, %2\\;fmrs%d3\\\\t%0, %1\"\n    [(set_attr \"conds\" \"use\")\n     (set_attr \"length\" \"6,6,10,6,6,10,6,6,10\")\n-    (set_attr \"type\" \"fcpys,fcpys,fcpys,r_2_f,r_2_f,r_2_f,f_2_r,f_2_r,f_2_r\")\n-    (set_attr \"neon_type\" \"neon_vmov,neon_vmov,neon_vmov,neon_mcr,neon_mcr,neon_mcr,neon_mrc,neon_mrc,neon_mrc\")]\n+    (set_attr \"type\" \"fcpys,fcpys,fcpys,f_mcr,f_mcr,f_mcr,f_mrc,f_mrc,f_mrc\")]\n )\n \n (define_insn \"*movdfcc_vfp\"\n@@ -565,8 +555,7 @@\n    fmrrd%D3\\\\t%Q0, %R0, %P2\\;fmrrd%d3\\\\t%Q0, %R0, %P1\"\n    [(set_attr \"conds\" \"use\")\n     (set_attr \"length\" \"4,4,8,4,4,8,4,4,8\")\n-    (set_attr \"type\" \"ffarithd,ffarithd,ffarithd,r_2_f,r_2_f,r_2_f,f_2_r,f_2_r,f_2_r\")\n-    (set_attr \"neon_type\" \"neon_vmov,neon_vmov,neon_vmov,neon_mcr_2_mcrr,neon_mcr_2_mcrr,neon_mcr_2_mcrr,neon_mrrc,neon_mrrc,neon_mrrc\")]\n+    (set_attr \"type\" \"ffarithd,ffarithd,ffarithd,f_mcr,f_mcr,f_mcr,f_mrrc,f_mrrc,f_mrrc\")]\n )\n \n (define_insn \"*thumb2_movdfcc_vfp\"\n@@ -589,8 +578,7 @@\n    ite\\\\t%D3\\;fmrrd%D3\\\\t%Q0, %R0, %P2\\;fmrrd%d3\\\\t%Q0, %R0, %P1\"\n    [(set_attr \"conds\" \"use\")\n     (set_attr \"length\" \"6,6,10,6,6,10,6,6,10\")\n-    (set_attr \"type\" \"ffarithd,ffarithd,ffarithd,r_2_f,r_2_f,r_2_f,f_2_r,f_2_r,f_2_r\")\n-    (set_attr \"neon_type\" \"neon_vmov,neon_vmov,neon_vmov,neon_mcr_2_mcrr,neon_mcr_2_mcrr,neon_mcr_2_mcrr,neon_mrrc,neon_mrrc,neon_mrrc\")]\n+    (set_attr \"type\" \"ffarithd,ffarithd,ffarithd,f_mcr,f_mcr,f_mcr,f_mrrc,f_mrrc,f_mrrc\")]\n )\n \n "}, {"sha": "9e6ba849a718c7577006d9aad545fd26b0392107", "filename": "gcc/config/arm/vfp11.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fvfp11.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fconfig%2Farm%2Fvfp11.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fvfp11.md?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -77,12 +77,12 @@\n ;; Moves to/from arm regs also use the load/store pipeline.\n (define_insn_reservation \"vfp_fload\" 4\n  (and (eq_attr \"generic_vfp\" \"yes\")\n-      (eq_attr \"type\" \"f_loads,f_loadd,r_2_f\"))\n+      (eq_attr \"type\" \"f_loads,f_loadd,f_mcr,f_mcrr\"))\n  \"vfp_ls\")\n \n (define_insn_reservation \"vfp_fstore\" 4\n  (and (eq_attr \"generic_vfp\" \"yes\")\n-      (eq_attr \"type\" \"f_stores,f_stored,f_2_r\"))\n+      (eq_attr \"type\" \"f_stores,f_stored,f_mrc,f_mrrc\"))\n  \"vfp_ls\")\n \n (define_insn_reservation \"vfp_to_cpsr\" 4"}, {"sha": "04f76fe901e3b3508f61de0741c15fe1faec54d3", "filename": "gcc/doc/md.texi", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fdoc%2Fmd.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb/gcc%2Fdoc%2Fmd.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Fmd.texi?ref=003bb7f306f6fd1b1844477c0d69fc09dcf0b8cb", "patch": "@@ -9651,7 +9651,7 @@ Here's an example of int iterators in action, taken from the ARM port:\n \t\t      QABSNEG))]\n   \"TARGET_NEON\"\n   \"vq<absneg>.<V_s_elem>\\t%<V_reg>0, %<V_reg>1\"\n-  [(set_attr \"neon_type\" \"neon_vqneg_vqabs\")]\n+  [(set_attr \"type\" \"neon_vqneg_vqabs\")]\n )\n \n @end smallexample\n@@ -9666,7 +9666,7 @@ This is equivalent to:\n \t\t      UNSPEC_VQABS))]\n   \"TARGET_NEON\"\n   \"vqabs.<V_s_elem>\\t%<V_reg>0, %<V_reg>1\"\n-  [(set_attr \"neon_type\" \"neon_vqneg_vqabs\")]\n+  [(set_attr \"type\" \"neon_vqneg_vqabs\")]\n )\n \n (define_insn \"neon_vqneg<mode>\"\n@@ -9676,7 +9676,7 @@ This is equivalent to:\n \t\t      UNSPEC_VQNEG))]\n   \"TARGET_NEON\"\n   \"vqneg.<V_s_elem>\\t%<V_reg>0, %<V_reg>1\"\n-  [(set_attr \"neon_type\" \"neon_vqneg_vqabs\")]\n+  [(set_attr \"type\" \"neon_vqneg_vqabs\")]\n )\n \n @end smallexample"}]}