// Seed: 1727358967
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output wand id_2,
    input supply1 id_3,
    output tri id_4,
    input wor id_5,
    input tri1 id_6,
    output tri id_7,
    input supply1 id_8,
    input supply0 id_9,
    input wor id_10,
    output wire id_11,
    output wand id_12,
    input tri id_13,
    input uwire id_14,
    input uwire id_15,
    output wor id_16,
    input wor id_17,
    output wand id_18,
    output supply1 id_19,
    input wand id_20,
    output wire id_21
);
  assign id_12 = {1'b0{1}};
  wire id_23;
  wire id_24, id_25, id_26, id_27, id_28, id_29;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input tri1 id_2,
    output supply1 id_3
    , id_6,
    input tri id_4
);
  wire id_7;
  module_0(
      id_0,
      id_2,
      id_3,
      id_2,
      id_3,
      id_0,
      id_4,
      id_1,
      id_2,
      id_4,
      id_0,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3
  );
endmodule
