// Seed: 3312975869
module module_0 (
    output wand id_0,
    output wire id_1,
    input  wand id_2,
    input  tri  id_3
);
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    output tri0 id_4
);
  assign id_0 = id_1;
  bufif0 primCall (id_4, id_1, id_2);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output wand id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    input tri1 id_5,
    output tri1 id_6,
    input tri1 id_7,
    input supply0 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4,
      id_8
  );
  assign modCall_1.id_1 = 0;
endmodule
