Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     1972 LCs used as LUT4 only
Info:      166 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      510 LCs used as DFF only
Info: Packing carries..
Info:       32 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 578)
Info: promoting processor.PC.outAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O [reset] (fanout 40)
Info: promoting processor.id_ex_reg.data_out_SB_DFFSR_Q_9_R [reset] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_I3_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting processor.PC.outAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        2 LCs used to legalise carry chains.
Info: Checksum: 0x2724c8ae

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x9445a0c0

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2684/ 5280    50%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     4/    8    50%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial placement for remaining 2715 cells.
Info:   initial placement placed 500/2715 cells
Info:   initial placement placed 1000/2715 cells
Info:   initial placement placed 1500/2715 cells
Info:   initial placement placed 2000/2715 cells
Info:   initial placement placed 2500/2715 cells
Info:   initial placement placed 2715/2715 cells
Info: Initial placement time 1.31s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 3618, wirelen = 72641
Info:   at iteration #5: temp = 0.062500, timing cost = 3146, wirelen = 73137
Info:   at iteration #10: temp = 0.006328, timing cost = 3169, wirelen = 71641
Info:   at iteration #15: temp = 0.003737, timing cost = 2646, wirelen = 72296
Info:   at iteration #20: temp = 0.002206, timing cost = 3535, wirelen = 71126
Info:   at iteration #25: temp = 0.001303, timing cost = 3490, wirelen = 69977
Info:   at iteration #30: temp = 0.000855, timing cost = 2949, wirelen = 69096
Info:   at iteration #35: temp = 0.000623, timing cost = 3955, wirelen = 67489
Info:   at iteration #40: temp = 0.000456, timing cost = 3055, wirelen = 66197
Info:   at iteration #45: temp = 0.000391, timing cost = 3168, wirelen = 64677
Info:   at iteration #50: temp = 0.000335, timing cost = 3053, wirelen = 63412
Info:   at iteration #55: temp = 0.000287, timing cost = 3021, wirelen = 61896
Info:   at iteration #60: temp = 0.000246, timing cost = 2571, wirelen = 60431
Info:   at iteration #65: temp = 0.000211, timing cost = 3793, wirelen = 59081
Info:   at iteration #70: temp = 0.000190, timing cost = 3576, wirelen = 56619
Info:   at iteration #75: temp = 0.000172, timing cost = 3281, wirelen = 55309
Info:   at iteration #80: temp = 0.000155, timing cost = 3097, wirelen = 52688
Info:   at iteration #85: temp = 0.000147, timing cost = 3525, wirelen = 50092
Info:   at iteration #90: temp = 0.000133, timing cost = 2538, wirelen = 47721
Info:   at iteration #95: temp = 0.000126, timing cost = 2960, wirelen = 45978
Info:   at iteration #100: temp = 0.000120, timing cost = 3016, wirelen = 43808
Info:   at iteration #105: temp = 0.000114, timing cost = 2945, wirelen = 41377
Info:   at iteration #110: temp = 0.000108, timing cost = 2765, wirelen = 38326
Info:   at iteration #115: temp = 0.000103, timing cost = 2582, wirelen = 36709
Info:   at iteration #120: temp = 0.000103, timing cost = 2859, wirelen = 34389
Info:   at iteration #125: temp = 0.000093, timing cost = 2463, wirelen = 33195
Info:   at iteration #130: temp = 0.000093, timing cost = 2788, wirelen = 30599
Info:   at iteration #135: temp = 0.000088, timing cost = 2242, wirelen = 28607
Info:   at iteration #140: temp = 0.000084, timing cost = 2514, wirelen = 27482
Info:   at iteration #145: temp = 0.000080, timing cost = 2724, wirelen = 26091
Info:   at iteration #150: temp = 0.000076, timing cost = 1918, wirelen = 25218
Info: Legalising relative constraints...
Info:     moved 17 cells, 6 unplaced (after legalising chains)
Info:        average distance 0.813437
Info:        maximum distance 1.414214
Info:     moved 23 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 1.473605
Info:        maximum distance 7.000000
Info:   at iteration #155: temp = 0.000072, timing cost = 2379, wirelen = 22908
Info:   at iteration #160: temp = 0.000068, timing cost = 2333, wirelen = 21655
Info:   at iteration #165: temp = 0.000065, timing cost = 2349, wirelen = 21265
Info:   at iteration #170: temp = 0.000059, timing cost = 2379, wirelen = 20434
Info:   at iteration #175: temp = 0.000056, timing cost = 2273, wirelen = 19562
Info:   at iteration #180: temp = 0.000053, timing cost = 2143, wirelen = 18538
Info:   at iteration #185: temp = 0.000048, timing cost = 2323, wirelen = 17778
Info:   at iteration #190: temp = 0.000043, timing cost = 2225, wirelen = 17029
Info:   at iteration #195: temp = 0.000039, timing cost = 2367, wirelen = 16614
Info:   at iteration #200: temp = 0.000035, timing cost = 2231, wirelen = 15933
Info:   at iteration #205: temp = 0.000027, timing cost = 2142, wirelen = 15419
Info:   at iteration #210: temp = 0.000021, timing cost = 2026, wirelen = 14692
Info:   at iteration #215: temp = 0.000017, timing cost = 2099, wirelen = 13985
Info:   at iteration #220: temp = 0.000011, timing cost = 2047, wirelen = 13513
Info:   at iteration #225: temp = 0.000006, timing cost = 2063, wirelen = 13308
Info:   at iteration #230: temp = 0.000002, timing cost = 2058, wirelen = 13220
Info:   at iteration #235: temp = 0.000001, timing cost = 2057, wirelen = 13196
Info:   at iteration #240: temp = 0.000000, timing cost = 2051, wirelen = 13180
Info:   at iteration #245: temp = 0.000000, timing cost = 2049, wirelen = 13172
Info:   at iteration #250: temp = 0.000000, timing cost = 2049, wirelen = 13171
Info:   at iteration #255: temp = 0.000000, timing cost = 2049, wirelen = 13163
Info:   at iteration #258: temp = 0.000000, timing cost = 2049, wirelen = 13164 
Info: SA placement time 39.69s

Info: Max frequency for clock               'clk': 17.53 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 16.49 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET   -> posedge clk              : 41.64 ns
Info: Max delay posedge $PACKER_GND_NET   -> posedge clk_proc_$glb_clk: 38.65 ns
Info: Max delay posedge clk               -> posedge $PACKER_GND_NET  : 21.04 ns
Info: Max delay posedge clk               -> <async>                  : 4.95 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 53.29 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge $PACKER_GND_NET  : 30.48 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 64.39 ns

Info: Slack histogram:
Info:  legend: * represents 9 endpoint(s)
Info:          + represents [1,9) endpoint(s)
Info: [ 22676,  29661) |+
Info: [ 29661,  36646) |***+
Info: [ 36646,  43631) |***+
Info: [ 43631,  50616) |*********+
Info: [ 50616,  57601) |************************ 
Info: [ 57601,  64586) |**********************************+
Info: [ 64586,  71571) |******************************************+
Info: [ 71571,  78556) |************************************************************ 
Info: [ 78556,  85541) |*************************+
Info: [ 85541,  92526) | 
Info: [ 92526,  99511) | 
Info: [ 99511, 106496) |+
Info: [106496, 113481) |+
Info: [113481, 120466) |*+
Info: [120466, 127451) |**+
Info: [127451, 134436) | 
Info: [134436, 141421) |****************+
Info: [141421, 148406) |**********+
Info: [148406, 155391) |*******+
Info: [155391, 162376) |*******************+
Info: Checksum: 0xe8a1e9b3

Info: Routing..
Info: Setting up routing queue.
Info: Routing 8847 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       38        961 |   38   961 |      7896|       0.47       0.47|
Info:       2000 |      187       1812 |  149   851 |      7088|       0.20       0.67|
Info:       3000 |      366       2633 |  179   821 |      6307|       0.15       0.82|
Info:       4000 |      758       3241 |  392   608 |      5831|       0.35       1.17|
Info:       5000 |      876       4123 |  118   882 |      4998|       0.38       1.56|
Info:       6000 |     1044       4955 |  168   832 |      4223|       0.33       1.89|
Info:       7000 |     1369       5630 |  325   675 |      3681|       0.55       2.43|
Info:       8000 |     1572       6427 |  203   797 |      2970|       0.38       2.82|
Info:       9000 |     1809       7190 |  237   763 |      2321|       0.45       3.27|
Info:      10000 |     2211       7788 |  402   598 |      1966|       0.47       3.74|
Info:      11000 |     2589       8410 |  378   622 |      1574|       0.46       4.20|
Info:      12000 |     2958       9041 |  369   631 |      1199|       0.45       4.65|
Info:      13000 |     3391       9608 |  433   567 |       948|       0.51       5.16|
Info:      14000 |     3816      10183 |  425   575 |       700|       0.46       5.62|
Info:      15000 |     4267      10732 |  451   549 |       407|       0.42       6.04|
Info:      15523 |     4351      11172 |   84   440 |         0|       0.48       6.52|
Info: Routing complete.
Info: Router1 time 6.52s
Info: Checksum: 0x67fdbecb

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net data_out[0] budget -0.545000 ns (9,11) -> (10,12)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.6  8.0    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2 budget -6.400000 ns (10,12) -> (12,18)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I0_LC.I0
Info:  1.3  9.3  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I0_LC.O
Info:  1.8 11.0    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I0_I2 budget -1.353000 ns (12,18) -> (12,17)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I0_LC.I2
Info:  1.2 12.2  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I0_LC.O
Info:  3.6 15.8    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I0_O budget -0.893000 ns (12,17) -> (13,9)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I0_O_SB_LUT4_I3_LC.I3
Info:  0.9 16.7  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I0_O_SB_LUT4_I3_LC.O
Info:  1.8 18.5    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I0_O_SB_LUT4_I3_O budget 0.259000 ns (13,9) -> (14,10)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 19.3  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 21.1    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.411000 ns (14,10) -> (14,9)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 22.3  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 25.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.702000 ns (14,9) -> (15,6)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 26.1  Source processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 27.9    Net processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3 budget 0.523000 ns (15,6) -> (16,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 28.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 30.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 budget -0.444000 ns (16,5) -> (16,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 31.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 33.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -0.095000 ns (16,5) -> (16,6)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 34.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.6 38.0    Net processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3 budget 2.134000 ns (16,6) -> (14,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_LC.I3
Info:  0.9 38.8  Source processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_LC.O
Info:  2.8 41.7    Net processor.ex_mem_reg.data_out_SB_DFF_Q_57_D budget 4.174000 ns (14,13) -> (10,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I0_LC.I3
Info:  0.9 42.6  Source processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I0_LC.O
Info:  1.8 44.3    Net processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I0_O budget 4.174000 ns (10,13) -> (10,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_60_D_SB_LUT4_I0_LC.I3
Info:  0.9 45.2  Source processor.ex_mem_reg.data_out_SB_DFF_Q_60_D_SB_LUT4_I0_LC.O
Info:  2.4 47.6    Net processor.ex_mem_reg.data_out_SB_DFF_Q_60_D_SB_LUT4_I0_O budget 4.629000 ns (10,13) -> (11,11)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_I2_O_SB_LUT4_I1_LC.I3
Info:  0.9 48.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_I2_O_SB_LUT4_I1_LC.O
Info:  1.8 50.2    Net data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_I2_O_SB_LUT4_I1_O budget 4.616000 ns (11,11) -> (11,11)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_I0_O_SB_LUT4_I1_LC.I2
Info:  1.2 51.4  Source data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_I0_O_SB_LUT4_I1_LC.O
Info:  5.6 57.1    Net data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_I0_O_SB_LUT4_I1_O budget 5.598000 ns (11,11) -> (5,25)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_6_DFFLC.CEN
Info:  0.1 57.2  Setup data_mem_inst.led_reg_SB_DFFE_Q_6_DFFLC.CEN
Info: 16.7 ns logic, 40.5 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ControlAndStatus_registers.write_SB_DFF_Q_DFFLC.O
Info:  1.8  3.2    Net processor.mem_wb_out[3] budget -1.058000 ns (9,19) -> (9,20)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -1.783000 ns (9,20) -> (9,21)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9  7.0  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  8.8    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget -2.436000 ns (9,21) -> (9,21)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9  9.7  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 11.4    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I2 budget -0.892000 ns (9,21) -> (9,21)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_LC.I2
Info:  1.2 12.6  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_LC.O
Info:  3.0 15.6    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_I3 budget -0.537000 ns (9,21) -> (12,17)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_LC.I3
Info:  0.9 16.4  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_LC.O
Info:  1.8 18.2    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O budget -1.003000 ns (12,17) -> (12,17)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I0_LC.I3
Info:  0.9 19.1  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I0_LC.O
Info:  3.6 22.7    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I0_O budget -0.893000 ns (12,17) -> (13,9)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I0_O_SB_LUT4_I3_LC.I3
Info:  0.9 23.6  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I0_O_SB_LUT4_I3_LC.O
Info:  1.8 25.3    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I0_O_SB_LUT4_I3_O budget 0.489000 ns (13,9) -> (13,10)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 26.2  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.4 28.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.781000 ns (13,10) -> (14,7)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 29.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 31.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 0.523000 ns (14,7) -> (15,7)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 32.4  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 34.2    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 budget -0.203000 ns (15,7) -> (16,6)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 35.1  Source processor.ex_mem_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 36.8    Net processor.ex_mem_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -0.547000 ns (16,6) -> (16,7)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 37.7  Source processor.ex_mem_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 39.5    Net processor.ex_mem_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.056000 ns (16,7) -> (17,8)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 40.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 42.4    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.306000 ns (17,8) -> (18,9)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 43.3  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  4.1 47.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3 budget -0.060000 ns (18,9) -> (10,8)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_LC.I3
Info:  0.9 48.3  Source data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_LC.O
Info:  3.5 51.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O budget 1.320000 ns (10,8) -> (16,10)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 53.1  Source processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 54.8    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -0.126000 ns (16,10) -> (17,11)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 56.0  Source processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.1 59.1    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2 budget 0.429000 ns (17,11) -> (18,16)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I2
Info:  1.2 60.3  Setup processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I2
Info: 19.5 ns logic, 40.8 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge clk':
Info: curr total
Info:  0.1  0.1  Source processor.alu_main.dsp_inst_add.mac_inst_DSP.O_21
Info:  3.0  3.1    Net processor.alu_main.dsp_add[21] budget 5.350000 ns (25,10) -> (23,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:  1.2  4.3  Source processor.ex_mem_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.5  7.8    Net processor.ex_mem_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 budget -4.061000 ns (23,13) -> (17,14)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3  9.0  Source processor.ex_mem_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 10.8    Net processor.ex_mem_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.670000 ns (17,14) -> (17,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 11.7  Source processor.ex_mem_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  4.2 15.9    Net processor.ex_mem_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 0.820000 ns (17,13) -> (12,4)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 16.8  Source processor.ex_mem_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 18.6    Net processor.ex_mem_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.626000 ns (12,4) -> (11,4)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 19.8  Source processor.ex_mem_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.7 23.5    Net processor.ex_mem_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O_I3 budget 2.250000 ns (11,4) -> (10,14)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O_LC.I3
Info:  0.9 24.3  Source processor.ex_mem_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O_LC.O
Info:  1.8 26.1    Net processor.ex_mem_reg.data_out_SB_DFF_Q_58_D budget 4.312000 ns (10,14) -> (10,14)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_I3_LC.I3
Info:  0.9 27.0  Source processor.ex_mem_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_I3_LC.O
Info:  1.8 28.7    Net processor.ex_mem_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_I3_O budget 4.629000 ns (10,14) -> (10,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_60_D_SB_LUT4_I0_LC.I2
Info:  1.2 29.9  Source processor.ex_mem_reg.data_out_SB_DFF_Q_60_D_SB_LUT4_I0_LC.O
Info:  2.4 32.3    Net processor.ex_mem_reg.data_out_SB_DFF_Q_60_D_SB_LUT4_I0_O budget 4.629000 ns (10,13) -> (11,11)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_I2_O_SB_LUT4_I1_LC.I3
Info:  0.9 33.2  Source data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_I2_O_SB_LUT4_I1_LC.O
Info:  1.8 35.0    Net data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_I2_O_SB_LUT4_I1_O budget 4.616000 ns (11,11) -> (11,11)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_I0_O_SB_LUT4_I1_LC.I2
Info:  1.2 36.2  Source data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_I0_O_SB_LUT4_I1_LC.O
Info:  5.6 41.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_I0_O_SB_LUT4_I1_O budget 5.598000 ns (11,11) -> (5,25)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_6_DFFLC.CEN
Info:  0.1 41.9  Setup data_mem_inst.led_reg_SB_DFFE_Q_6_DFFLC.CEN
Info: 10.7 ns logic, 31.2 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source processor.alu_main.dsp_inst_sub.mac_inst_DSP.O_3
Info:  3.1  3.2    Net processor.alu_main.dsp_sub[3] budget 4.916000 ns (25,15) -> (24,10)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.4  7.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 budget -3.464000 ns (24,10) -> (17,10)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2  9.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.6 12.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 budget 0.358000 ns (17,10) -> (14,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 13.9  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 16.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 1.186000 ns (14,4) -> (11,7)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 18.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 19.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.417000 ns (11,7) -> (11,7)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 21.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 24.0    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3 budget -0.030000 ns (11,7) -> (15,10)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3_LC.I3
Info:  0.9 24.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  1.8 26.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_I3_O budget -0.547000 ns (15,10) -> (16,10)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_LC.I2
Info:  1.2 27.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  1.8 29.6    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.581000 ns (16,10) -> (16,10)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 30.8  Source processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 32.5    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -0.126000 ns (16,10) -> (17,11)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 33.8  Source processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.1 36.8    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2 budget 0.429000 ns (17,11) -> (18,16)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I2
Info:  1.2 38.0  Setup processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I2
Info: 11.9 ns logic, 26.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_13_D_SB_LUT4_O_LC.O
Info:  3.0  4.3    Net data_out[18] budget 0.000000 ns (5,12) -> (9,14)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  5.6  Source processor.addr_adder_mux.input1_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0  8.5    Net processor.addr_adder_mux.input1_SB_LUT4_O_22_I3_SB_LUT4_O_I2 budget -4.801000 ns (9,14) -> (11,15)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.I2
Info:  1.2  9.7  Source processor.addr_adder_mux.input1_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  1.8 11.5    Net processor.addr_adder_mux.input1_SB_LUT4_O_22_I1_SB_LUT4_I1_I3 budget 0.000000 ns (11,15) -> (11,14)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_22_I1_SB_LUT4_I1_LC.I3
Info:  0.9 12.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_22_I1_SB_LUT4_I1_LC.O
Info:  4.0 16.4    Net processor.addr_adder_mux.input1_SB_LUT4_O_22_I1_SB_LUT4_I1_O budget 7.307000 ns (11,14) -> (21,13)
Info:                Sink processor.alu_main.B_SB_LUT4_O_22_LC.I3
Info:  0.9 17.3  Source processor.alu_main.B_SB_LUT4_O_22_LC.O
Info:  3.6 20.9    Net processor.alu_mux_out[18] budget 6.867000 ns (21,13) -> (25,15)
Info:                Sink processor.alu_main.dsp_inst_sub.mac_inst_DSP.C_2
Info:  0.1 21.0  Setup processor.alu_main.dsp_inst_sub.mac_inst_DSP.C_2
Info: 5.7 ns logic, 15.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.O
Info:  3.6  5.0    Net led[4]$SB_IO_OUT budget 81.943001 ns (8,25) -> (6,31)
Info:                Sink led[4]$sb_io.D_OUT_0
Info: 1.4 ns logic, 3.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net data_out[0] budget -0.545000 ns (9,11) -> (10,12)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.6  8.0    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2 budget -6.400000 ns (10,12) -> (12,18)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I0_LC.I0
Info:  1.3  9.3  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I0_LC.O
Info:  1.8 11.0    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I0_I2 budget -1.353000 ns (12,18) -> (12,17)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I0_LC.I2
Info:  1.2 12.2  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I0_LC.O
Info:  3.6 15.8    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I0_O budget -0.893000 ns (12,17) -> (13,9)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I0_O_SB_LUT4_I3_LC.I3
Info:  0.9 16.7  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I0_O_SB_LUT4_I3_LC.O
Info:  1.8 18.5    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I0_O_SB_LUT4_I3_O budget 0.489000 ns (13,9) -> (13,10)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 19.3  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.4 21.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.781000 ns (13,10) -> (14,7)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 23.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 24.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 0.523000 ns (14,7) -> (15,7)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 25.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 27.4    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 budget -0.203000 ns (15,7) -> (16,6)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 28.2  Source processor.ex_mem_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 30.0    Net processor.ex_mem_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -0.547000 ns (16,6) -> (16,7)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 30.9  Source processor.ex_mem_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 32.6    Net processor.ex_mem_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.056000 ns (16,7) -> (17,8)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 33.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 35.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.306000 ns (17,8) -> (18,9)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 36.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  4.1 40.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3 budget -0.060000 ns (18,9) -> (10,8)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_LC.I3
Info:  0.9 41.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_LC.O
Info:  3.5 45.0    Net data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O budget 1.320000 ns (10,8) -> (16,10)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 46.2  Source processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 48.0    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -0.126000 ns (16,10) -> (17,11)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 49.2  Source processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.1 52.3    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I2 budget 0.429000 ns (17,11) -> (18,16)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I2
Info:  1.2 53.4  Setup processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I2
Info: 17.3 ns logic, 36.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source processor.forwarding_unit.MEM_CSRR_SB_DFFSR_Q_DFFLC.O
Info:  3.5  4.9    Net processor.ex_mem_out[3] budget -3.698000 ns (5,18) -> (10,20)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2  6.1  Source processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  7.9    Net processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 budget -2.141000 ns (10,20) -> (10,20)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9  8.7  Source processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 10.5    Net processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 budget -2.957000 ns (10,20) -> (11,19)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 11.7  Source processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.1 14.8    Net processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I3 budget -0.329000 ns (11,19) -> (12,16)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_I1_LC.I3
Info:  0.9 15.6  Source processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_I1_LC.O
Info:  3.0 18.6    Net processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_I1_O budget 0.000000 ns (12,16) -> (8,12)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.I3
Info:  0.9 19.5  Source processor.addr_adder_mux.input1_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  1.8 21.2    Net processor.addr_adder_mux.input1_SB_LUT4_O_24_I1_SB_LUT4_I1_I3 budget 0.000000 ns (8,12) -> (9,12)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_24_I1_SB_LUT4_I1_LC.I3
Info:  0.9 22.1  Source processor.addr_adder_mux.input1_SB_LUT4_O_24_I1_SB_LUT4_I1_LC.O
Info:  2.8 25.0    Net processor.addr_adder_mux.input1_SB_LUT4_O_24_I1_SB_LUT4_I1_O budget 6.502000 ns (9,12) -> (16,12)
Info:                Sink processor.alu_main.B_SB_LUT4_O_24_LC.I3
Info:  0.9 25.8  Source processor.alu_main.B_SB_LUT4_O_24_LC.O
Info:  4.7 30.5    Net processor.alu_mux_out[16] budget 6.840000 ns (16,12) -> (25,15)
Info:                Sink processor.alu_main.dsp_inst_sub.mac_inst_DSP.C_0
Info:  0.1 30.6  Setup processor.alu_main.dsp_inst_sub.mac_inst_DSP.C_0
Info: 8.3 ns logic, 22.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.forwarding_unit.MEM_CSRR_SB_DFFSR_Q_DFFLC.O
Info:  3.5  4.9    Net processor.ex_mem_out[3] budget -3.698000 ns (5,18) -> (10,20)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2  6.1  Source processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  7.9    Net processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 budget -2.141000 ns (10,20) -> (10,20)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9  8.7  Source processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 10.5    Net processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 budget -2.957000 ns (10,20) -> (11,19)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 11.7  Source processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.1 14.8    Net processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I3 budget -0.329000 ns (11,19) -> (12,16)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_I1_LC.I3
Info:  0.9 15.6  Source processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_I1_LC.O
Info:  1.8 17.4    Net processor.addr_adder_mux.input1_SB_LUT4_O_6_I1_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_I1_O budget -0.194000 ns (12,16) -> (13,17)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.I3
Info:  0.9 18.3  Source processor.addr_adder_mux.input1_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  1.8 20.0    Net processor.addr_adder_mux.input1_SB_LUT4_O_5_I1_SB_LUT4_I1_I3 budget -0.713000 ns (13,17) -> (13,16)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_5_I1_SB_LUT4_I1_LC.I3
Info:  0.9 20.9  Source processor.addr_adder_mux.input1_SB_LUT4_O_5_I1_SB_LUT4_I1_LC.O
Info:  4.2 25.2    Net processor.addr_adder_mux.input1_SB_LUT4_O_5_I1_SB_LUT4_I1_O budget -0.977000 ns (13,16) -> (15,6)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_I3_LC.I3
Info:  0.9 26.0  Source processor.addr_adder_mux.input1_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_I3_LC.O
Info:  3.1 29.1    Net processor.addr_adder_mux.input1_SB_LUT4_O_5_I1_SB_LUT4_I1_O_SB_LUT4_I3_O budget -0.824000 ns (15,6) -> (16,12)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_LC.I3
Info:  0.9 30.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_LC.O
Info:  2.8 32.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O budget 0.925000 ns (16,12) -> (21,12)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 34.0  Source processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.6 37.6    Net processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget -0.143000 ns (21,12) -> (17,6)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 38.5  Source processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 40.3    Net processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.784000 ns (17,6) -> (16,6)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 41.5  Source processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.6 45.1    Net processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3 budget 2.134000 ns (16,6) -> (14,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_LC.I3
Info:  0.9 45.9  Source processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_LC.O
Info:  2.8 48.8    Net processor.ex_mem_reg.data_out_SB_DFF_Q_57_D budget 4.174000 ns (14,13) -> (10,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I0_LC.I3
Info:  0.9 49.7  Source processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I0_LC.O
Info:  1.8 51.4    Net processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I0_O budget 4.174000 ns (10,13) -> (10,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_60_D_SB_LUT4_I0_LC.I3
Info:  0.9 52.3  Source processor.ex_mem_reg.data_out_SB_DFF_Q_60_D_SB_LUT4_I0_LC.O
Info:  2.4 54.7    Net processor.ex_mem_reg.data_out_SB_DFF_Q_60_D_SB_LUT4_I0_O budget 4.629000 ns (10,13) -> (11,11)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_I2_O_SB_LUT4_I1_LC.I3
Info:  0.9 55.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_I2_O_SB_LUT4_I1_LC.O
Info:  1.8 57.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_6_D_SB_LUT4_I2_O_SB_LUT4_I1_O budget 4.616000 ns (11,11) -> (11,11)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_I0_O_SB_LUT4_I1_LC.I2
Info:  1.2 58.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_I0_O_SB_LUT4_I1_LC.O
Info:  5.6 64.2    Net data_mem_inst.addr_buf_SB_DFFE_Q_3_D_SB_LUT4_I0_O_SB_LUT4_I1_O budget 5.598000 ns (11,11) -> (5,25)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_6_DFFLC.CEN
Info:  0.1 64.3  Setup data_mem_inst.led_reg_SB_DFFE_Q_6_DFFLC.CEN
Info: 17.2 ns logic, 47.1 ns routing

Info: Max frequency for clock               'clk': 17.49 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 16.60 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET   -> posedge clk              : 41.90 ns
Info: Max delay posedge $PACKER_GND_NET   -> posedge clk_proc_$glb_clk: 37.98 ns
Info: Max delay posedge clk               -> posedge $PACKER_GND_NET  : 20.98 ns
Info: Max delay posedge clk               -> <async>                  : 4.99 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 53.41 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge $PACKER_GND_NET  : 30.62 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 64.25 ns

Info: Slack histogram:
Info:  legend: * represents 9 endpoint(s)
Info:          + represents [1,9) endpoint(s)
Info: [ 23078,  30043) |+
Info: [ 30043,  37008) |***+
Info: [ 37008,  43973) |***+
Info: [ 43973,  50938) |**********+
Info: [ 50938,  57903) |***************+
Info: [ 57903,  64868) |****************************************+
Info: [ 64868,  71833) |********************************************+
Info: [ 71833,  78798) |************************************************************ 
Info: [ 78798,  85763) |***********************+
Info: [ 85763,  92728) | 
Info: [ 92728,  99693) | 
Info: [ 99693, 106658) |+
Info: [106658, 113623) |+
Info: [113623, 120588) |*+
Info: [120588, 127553) |**+
Info: [127553, 134518) | 
Info: [134518, 141483) |********+
Info: [141483, 148448) |*******************+
Info: [148448, 155413) |*******+
Info: [155413, 162378) |*******************+
