/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [13:0] _01_;
  wire [2:0] _02_;
  reg [2:0] _03_;
  reg [9:0] _04_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [16:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [19:0] celloutsig_0_21z;
  wire [15:0] celloutsig_0_22z;
  wire [12:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire [10:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_62z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [17:0] celloutsig_0_75z;
  wire [15:0] celloutsig_0_76z;
  wire [6:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [12:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_69z = celloutsig_0_10z ? _00_ : celloutsig_0_21z[0];
  assign celloutsig_1_0z = in_data[145] ? in_data[121] : in_data[133];
  assign celloutsig_1_10z = celloutsig_1_3z[2] ? celloutsig_1_4z : in_data[109];
  assign celloutsig_1_11z = celloutsig_1_0z ? celloutsig_1_5z[3] : celloutsig_1_2z;
  assign celloutsig_1_18z = celloutsig_1_14z[1] ? celloutsig_1_4z : celloutsig_1_10z;
  assign celloutsig_0_4z = celloutsig_0_0z[1] | celloutsig_0_1z;
  assign celloutsig_0_42z = celloutsig_0_23z[5] | celloutsig_0_6z;
  assign celloutsig_0_6z = celloutsig_0_4z | celloutsig_0_0z[2];
  assign celloutsig_0_1z = celloutsig_0_0z[0] | in_data[38];
  assign celloutsig_0_25z = { celloutsig_0_17z[1], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_16z } + { celloutsig_0_7z[3:0], celloutsig_0_5z, celloutsig_0_5z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 14'h0000;
    else _01_ <= { celloutsig_0_18z[12:4], celloutsig_0_30z, celloutsig_0_41z, celloutsig_0_42z, celloutsig_0_33z, celloutsig_0_44z };
  reg [2:0] _16_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 3'h0;
    else _16_ <= { celloutsig_0_62z[2:1], celloutsig_0_33z };
  assign { _02_[2:1], _00_ } = _16_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 3'h0;
    else _03_ <= { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 10'h000;
    else _04_ <= { celloutsig_0_7z[0], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } === in_data[159:157];
  assign celloutsig_0_10z = in_data[6:1] === { celloutsig_0_8z[3:0], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_2z = { in_data[27], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } === { in_data[17:15], celloutsig_0_0z };
  assign celloutsig_0_35z = celloutsig_0_18z[13:5] > { celloutsig_0_18z[11:4], celloutsig_0_26z };
  assign celloutsig_0_16z = { in_data[31:20], celloutsig_0_0z } > { celloutsig_0_15z, celloutsig_0_6z, _04_ };
  assign celloutsig_0_30z = { in_data[94:71], celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_20z } > { in_data[92:52], celloutsig_0_15z };
  assign celloutsig_1_1z = in_data[103:101] && in_data[151:149];
  assign celloutsig_0_3z = ! { celloutsig_0_0z[1:0], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_33z = ! { celloutsig_0_17z[6:3], celloutsig_0_14z };
  assign celloutsig_0_37z = ! celloutsig_0_11z;
  assign celloutsig_0_44z = ! { _04_[6:0], celloutsig_0_35z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_2z, _04_, celloutsig_0_3z };
  assign celloutsig_0_47z = ! { celloutsig_0_25z[4:2], celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_20z };
  assign celloutsig_1_7z = ! { celloutsig_1_5z[3:2], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_26z = ! { celloutsig_0_17z[6:5], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_8z[5:2], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z } < { _04_[9:5], celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_17z };
  assign celloutsig_1_3z = in_data[140:138] % { 1'h1, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[169:160], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_21z = { celloutsig_0_0z[0], celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_10z } % { 1'h1, celloutsig_0_8z[5:4], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_18z[13:7], celloutsig_0_16z, celloutsig_0_12z } % { 1'h1, celloutsig_0_8z[1:0], _04_ };
  assign celloutsig_0_8z = in_data[36:30] * { in_data[69:68], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_6z = { celloutsig_1_3z[1:0], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z } * { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_11z = { _03_[1:0], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z } | { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_5z = celloutsig_0_4z & celloutsig_0_3z;
  assign celloutsig_1_19z = celloutsig_1_17z & celloutsig_1_0z;
  assign celloutsig_0_43z = ~^ in_data[24:14];
  assign celloutsig_0_24z = ~^ { celloutsig_0_17z[3:0], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_16z };
  assign celloutsig_0_53z = ^ _01_[8:1];
  assign celloutsig_1_17z = ^ celloutsig_1_14z[12:8];
  assign celloutsig_0_14z = ^ { _04_[9:3], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_48z = { celloutsig_0_23z[10:2], celloutsig_0_4z, celloutsig_0_14z } >> { celloutsig_0_18z[16:7], celloutsig_0_47z };
  assign celloutsig_0_62z = celloutsig_0_12z[4:1] >> celloutsig_0_18z[13:10];
  assign celloutsig_0_76z = { celloutsig_0_18z[11:4], celloutsig_0_51z } >> { in_data[38:25], celloutsig_0_16z, celloutsig_0_37z };
  assign celloutsig_0_17z = { _04_[6:2], _03_ } >> { celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[76:74] >> in_data[43:41];
  assign celloutsig_1_14z = { in_data[140:134], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_10z } >> { celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_0_75z = { in_data[43:36], celloutsig_0_12z, celloutsig_0_69z, celloutsig_0_33z, celloutsig_0_47z, celloutsig_0_41z, celloutsig_0_5z } <<< { celloutsig_0_48z[5:1], celloutsig_0_53z, celloutsig_0_34z, celloutsig_0_0z, celloutsig_0_30z, celloutsig_0_15z };
  assign celloutsig_0_15z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_14z } <<< { celloutsig_0_12z[3:1], celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_10z } <<< { _04_[9:1], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_22z = { in_data[33:25], celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_14z } <<< { celloutsig_0_21z[15:7], celloutsig_0_19z, celloutsig_0_16z };
  assign celloutsig_0_34z = celloutsig_0_15z >>> celloutsig_0_18z[14:11];
  assign celloutsig_0_51z = { celloutsig_0_43z, celloutsig_0_8z } >>> celloutsig_0_22z[15:8];
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z } >>> { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_12z = { in_data[26:24], celloutsig_0_2z, celloutsig_0_5z } >>> celloutsig_0_11z;
  assign celloutsig_0_19z = { celloutsig_0_18z[16], celloutsig_0_6z, celloutsig_0_5z, _03_ } >>> _04_[8:3];
  assign celloutsig_0_41z = ~((celloutsig_0_2z & celloutsig_0_17z[4]) | (celloutsig_0_30z & celloutsig_0_14z));
  assign celloutsig_1_4z = ~((celloutsig_1_2z & celloutsig_1_1z) | (in_data[106] & celloutsig_1_1z));
  assign _02_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[49:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
