#IncludeRegexLine: ^[ 	]*[#%][ 	]*(include|import)[ 	]*[<"]([^">]+)([">])

#IncludeRegexScan: ^.*$

#IncludeRegexComplain: ^$

#IncludeRegexTransform: 

C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/VitisUnified/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/standalone/src/arm/cortexa9/gcc/asm_vectors.S
xil_errata.h
C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/VitisUnified/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/standalone/src/arm/cortexa9/gcc/xil_errata.h
bspconfig.h
C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/VitisUnified/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/standalone/src/arm/cortexa9/gcc/bspconfig.h

C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/VitisUnified/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/standalone/src/arm/cortexa9/gcc/boot.S
bspconfig.h
C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/VitisUnified/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/standalone/src/arm/cortexa9/gcc/bspconfig.h
xparameters.h
C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/VitisUnified/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/standalone/src/arm/cortexa9/gcc/xparameters.h
xil_errata.h
C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/VitisUnified/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/standalone/src/arm/cortexa9/gcc/xil_errata.h

C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/VitisUnified/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/standalone/src/arm/cortexa9/gcc/cpu_init.S

C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/VitisUnified/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/standalone/src/arm/cortexa9/gcc/translation_table.S
bspconfig.h
C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/VitisUnified/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/standalone/src/arm/cortexa9/gcc/bspconfig.h
xparameters.h
C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/VitisUnified/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/standalone/src/arm/cortexa9/gcc/xparameters.h
xmem_config.h
C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/VitisUnified/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/standalone/src/arm/cortexa9/gcc/xmem_config.h

C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/VitisUnified/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/standalone/src/arm/cortexa9/gcc/xil-crt0.S
bspconfig.h
C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/VitisUnified/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/standalone/src/arm/cortexa9/gcc/bspconfig.h
xparameters.h
C:/Research/CU-Spur-Sean/spurFPGA/MatrixGainTest/VitisUnified/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/standalone/src/arm/cortexa9/gcc/xparameters.h

include/bspconfig.h
xmem_config.h
include/xmem_config.h
xparameters_ps.h
include/xparameters_ps.h

include/xil_errata.h

include/xmem_config.h

include/xparameters_ps.h

