
*** Running vivado
    with args -log main_uart.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_uart.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main_uart.tcl -notrace
Command: synth_design -top main_uart -part xc7z010clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8304 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 436.398 ; gain = 96.820
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_uart' [C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.srcs/sources_1/new/main_uart.vhd:13]
INFO: [Synth 8-3491] module 'uart_tx' declared at 'C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.srcs/sources_1/new/uart_tx.vhd:5' bound to instance 'Inst_uart_tx' of component 'uart_tx' [C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.srcs/sources_1/new/main_uart.vhd:36]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.srcs/sources_1/new/uart_tx.vhd:13]
WARNING: [Synth 8-614] signal 's_data' is read in the process but is not in the sensitivity list [C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.srcs/sources_1/new/uart_tx.vhd:33]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.srcs/sources_1/new/uart_tx.vhd:33]
	Parameter N bound to: 13 - type: integer 
	Parameter M bound to: 5208 - type: integer 
INFO: [Synth 8-3491] module 'mod_m_counter' declared at 'C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.srcs/sources_1/new/mod_m_counter.vhd:4' bound to instance 'Inst_mod_m_counter' of component 'mod_m_counter' [C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.srcs/sources_1/new/uart_tx.vhd:133]
INFO: [Synth 8-638] synthesizing module 'mod_m_counter' [C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.srcs/sources_1/new/mod_m_counter.vhd:15]
	Parameter N bound to: 13 - type: integer 
	Parameter M bound to: 5208 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mod_m_counter' (1#1) [C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.srcs/sources_1/new/mod_m_counter.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (2#1) [C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.srcs/sources_1/new/uart_tx.vhd:13]
	Parameter N bound to: 26 - type: integer 
	Parameter M bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'mod_m_counter' declared at 'C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.srcs/sources_1/new/mod_m_counter.vhd:4' bound to instance 'Inst_mod_m_counter' of component 'mod_m_counter' [C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.srcs/sources_1/new/main_uart.vhd:44]
INFO: [Synth 8-638] synthesizing module 'mod_m_counter__parameterized1' [C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.srcs/sources_1/new/mod_m_counter.vhd:15]
	Parameter N bound to: 26 - type: integer 
	Parameter M bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mod_m_counter__parameterized1' (2#1) [C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.srcs/sources_1/new/mod_m_counter.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'main_uart' (3#1) [C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.srcs/sources_1/new/main_uart.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 492.465 ; gain = 152.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 492.465 ; gain = 152.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 492.465 ; gain = 152.887
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.srcs/constrs_1/new/main_uart.xdc]
Finished Parsing XDC File [C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.srcs/constrs_1/new/main_uart.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.srcs/constrs_1/new/main_uart.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_uart_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_uart_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 805.590 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 805.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 805.590 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 805.590 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 805.590 ; gain = 466.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 805.590 ; gain = 466.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 805.590 ; gain = 466.012
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "max_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'Present_State_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "Next_State" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "max_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                      00000000001 |                             0000
                      ss |                      00000000010 |                             0001
                      s1 |                      00000000100 |                             0010
                      s2 |                      00000001000 |                             0011
                      s3 |                      00000010000 |                             0100
                      s4 |                      00000100000 |                             0101
                      s5 |                      00001000000 |                             0110
                      s6 |                      00010000000 |                             0111
                      s7 |                      00100000000 |                             1000
                      s8 |                      01000000000 |                             1001
                      st |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Present_State_reg' using encoding 'one-hot' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 's_data_reg' [C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.srcs/sources_1/new/uart_tx.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 805.590 ; gain = 466.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main_uart 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mod_m_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input      1 Bit        Muxes := 4     
Module mod_m_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "Inst_uart_tx/Inst_mod_m_counter/max_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Inst_mod_m_counter/max_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'Inst_uart_tx/s_data_reg[7]' (LD) to 'Inst_uart_tx/s_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_uart_tx/s_data_reg[5]' (LD) to 'Inst_uart_tx/s_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_uart_tx/s_data_reg[4]' (LD) to 'Inst_uart_tx/s_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_uart_tx/s_data_reg[3]' (LD) to 'Inst_uart_tx/s_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_uart_tx/s_data_reg[2]' (LD) to 'Inst_uart_tx/s_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'Inst_uart_tx/s_data_reg[1]' (LD) to 'Inst_uart_tx/s_data_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_uart_tx/s_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_uart_tx/s_data_reg[0] )
WARNING: [Synth 8-3332] Sequential element (Inst_uart_tx/s_data_reg[6]) is unused and will be removed from module main_uart.
WARNING: [Synth 8-3332] Sequential element (Inst_uart_tx/s_data_reg[0]) is unused and will be removed from module main_uart.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 805.590 ; gain = 466.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 823.906 ; gain = 484.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 823.906 ; gain = 484.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 834.293 ; gain = 494.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 834.293 ; gain = 494.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 834.293 ; gain = 494.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 834.293 ; gain = 494.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 834.293 ; gain = 494.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 834.293 ; gain = 494.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 834.293 ; gain = 494.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     3|
|4     |LUT2   |    39|
|5     |LUT3   |     2|
|6     |LUT4   |     7|
|7     |LUT5   |     2|
|8     |LUT6   |     4|
|9     |FDCE   |    10|
|10    |FDPE   |     1|
|11    |FDRE   |    41|
|12    |IBUF   |     2|
|13    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              |   124|
|2     |  Inst_mod_m_counter   |mod_m_counter__parameterized1 |    69|
|3     |  Inst_uart_tx         |uart_tx                       |    49|
|4     |    Inst_mod_m_counter |mod_m_counter                 |    36|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 834.293 ; gain = 494.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 834.293 ; gain = 181.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 834.293 ; gain = 494.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 846.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 846.652 ; gain = 520.367
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 846.652 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Apple/Desktop/vivado/uart_tx_1/uart_tx_1.runs/synth_1/main_uart.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_uart_utilization_synth.rpt -pb main_uart_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 11:12:21 2024...
