Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'IR' [C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/slc3.sv:199]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/testbench.sv" Line 22. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/slc3_testtop.sv" Line 4. Module slc3_testtop_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/synchronizers.sv" Line 5. Module sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/synchronizers.sv" Line 5. Module sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/slc3.sv" Line 22. Module slc3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/hex.sv" Line 1. Module HexDriver_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/hex.sv" Line 1. Module HexDriver_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/registers.sv" Line 22. Module registers has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/registers.sv" Line 22. Module registers has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/registers.sv" Line 22. Module registers has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/registers.sv" Line 22. Module registers has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/SEXT.sv" Line 38. Module SEXT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/SEXT.sv" Line 56. Module SEXT9 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/SEXT.sv" Line 75. Module SEXT11 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/SEXT.sv" Line 21. Module SEXT5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/REG_FILE.sv" Line 137. Module SR1MUX has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/REG_FILE.sv" Line 158. Module DRMUX has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/REG_FILE.sv" Line 23. Module REG_FILE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/registers.sv" Line 22. Module registers has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/registers.sv" Line 22. Module registers has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/registers.sv" Line 22. Module registers has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/registers.sv" Line 22. Module registers has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/registers.sv" Line 22. Module registers has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/registers.sv" Line 22. Module registers has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/registers.sv" Line 22. Module registers has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/registers.sv" Line 22. Module registers has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/registers.sv" Line 22. Module registers(N=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/registers.sv" Line 22. Module registers(N=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/registers.sv" Line 22. Module registers(N=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sources_1/new/registers.sv" Line 22. Module registers(N=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/test_memory.sv" Line 29. Module test_memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/memory_contents.sv" Line 19. Module memory_parser has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/Lab 5/Lab 5.srcs/sim_1/new/testbench.sv" Line 22. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/slc3_testtop.sv" Line 4. Module slc3_testtop_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/synchronizers.sv" Line 5. Module sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/synchronizers.sv" Line 5. Module sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/slc3.sv" Line 22. Module slc3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/hex.sv" Line 1. Module HexDriver_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 5/lab5_provided_fa23/provided/srcs/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.SLC3_2
Compiling module xil_defaultlib.sync
Compiling module xil_defaultlib.nibble_to_hex
Compiling module xil_defaultlib.HexDriver_default
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.SEXT6
Compiling module xil_defaultlib.SEXT9
Compiling module xil_defaultlib.SEXT11
Compiling module xil_defaultlib.SEXT5
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SR1MUX
Compiling module xil_defaultlib.DRMUX
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.registers(N=0)
Compiling module xil_defaultlib.Mem2IO
Compiling module xil_defaultlib.ISDU
Compiling module xil_defaultlib.slc3
Compiling module xil_defaultlib.memory_parser
Compiling module xil_defaultlib.test_memory
Compiling module xil_defaultlib.slc3_testtop_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
