Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan  9 12:10:11 2021
| Host         : Gebruiker-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Counter_timing_summary_routed.rpt -pb Counter_timing_summary_routed.pb -rpx Counter_timing_summary_routed.rpx -warn_on_violation
| Design       : Counter
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: cRESET//i_/O (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cRESET/Reset.tr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cRESET/o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.608        0.000                      0                   13        0.217        0.000                      0                   13        3.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.608        0.000                      0                   13        0.217        0.000                      0                   13        3.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 cCOUNTER_TC/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCOUNTER_TC/bl.DSP48E_2/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.806ns (20.626%)  route 3.102ns (79.374%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 12.939 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  cBUF/O
                         net (fo=1, routed)           2.076     3.533    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  cBUFG/O
                         net (fo=4, routed)           1.753     5.387    cCOUNTER_TC/soBUFG
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434     5.821 f  cCOUNTER_TC/bl.DSP48E_2/P[27]
                         net (fo=3, routed)           1.308     7.129    cCOUNTER_TC/CNTR_OUT[27]
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.253 r  cCOUNTER_TC/bl.DSP48E_2_i_9/O
                         net (fo=1, routed)           0.572     7.825    cCOUNTER_TC/bl.DSP48E_2_i_9_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.949 r  cCOUNTER_TC/bl.DSP48E_2_i_4/O
                         net (fo=1, routed)           0.638     8.586    cCOUNTER_TC/bl.DSP48E_2_i_4_n_0
    SLICE_X33Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.710 r  cCOUNTER_TC/bl.DSP48E_2_i_2/O
                         net (fo=3, routed)           0.584     9.294    cCOUNTER_TC/bl.DSP48E_2_i_2_n_0
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  cBUF/O
                         net (fo=1, routed)           1.880    11.267    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  cBUFG/O
                         net (fo=4, routed)           1.581    12.939    cCOUNTER_TC/soBUFG
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CLK
                         clock pessimism              0.448    13.387    
                         clock uncertainty           -0.035    13.351    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.449    12.902    cCOUNTER_TC/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         12.902    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 cCOUNTER_TC/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCOUNTER_TC/bl.DSP48E_2/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.806ns (21.677%)  route 2.912ns (78.323%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 12.939 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  cBUF/O
                         net (fo=1, routed)           2.076     3.533    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  cBUFG/O
                         net (fo=4, routed)           1.753     5.387    cCOUNTER_TC/soBUFG
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434     5.821 f  cCOUNTER_TC/bl.DSP48E_2/P[27]
                         net (fo=3, routed)           1.308     7.129    cCOUNTER_TC/CNTR_OUT[27]
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.253 r  cCOUNTER_TC/bl.DSP48E_2_i_9/O
                         net (fo=1, routed)           0.572     7.825    cCOUNTER_TC/bl.DSP48E_2_i_9_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.949 r  cCOUNTER_TC/bl.DSP48E_2_i_4/O
                         net (fo=1, routed)           0.638     8.586    cCOUNTER_TC/bl.DSP48E_2_i_4_n_0
    SLICE_X33Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.710 r  cCOUNTER_TC/bl.DSP48E_2_i_2/O
                         net (fo=3, routed)           0.394     9.105    cCOUNTER_TC/bl.DSP48E_2_i_2_n_0
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  cBUF/O
                         net (fo=1, routed)           1.880    11.267    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  cBUFG/O
                         net (fo=4, routed)           1.581    12.939    cCOUNTER_TC/soBUFG
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CLK
                         clock pessimism              0.448    13.387    
                         clock uncertainty           -0.035    13.351    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.449    12.902    cCOUNTER_TC/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         12.902    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 cCOUNTER_TC/bl.DSP48E_2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCOUNTER_TC/bl.DSP48E_2/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.806ns (21.677%)  route 2.912ns (78.323%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 12.939 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  cBUF/O
                         net (fo=1, routed)           2.076     3.533    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  cBUFG/O
                         net (fo=4, routed)           1.753     5.387    cCOUNTER_TC/soBUFG
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[27])
                                                      0.434     5.821 f  cCOUNTER_TC/bl.DSP48E_2/P[27]
                         net (fo=3, routed)           1.308     7.129    cCOUNTER_TC/CNTR_OUT[27]
    SLICE_X32Y22         LUT5 (Prop_lut5_I2_O)        0.124     7.253 r  cCOUNTER_TC/bl.DSP48E_2_i_9/O
                         net (fo=1, routed)           0.572     7.825    cCOUNTER_TC/bl.DSP48E_2_i_9_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.949 r  cCOUNTER_TC/bl.DSP48E_2_i_4/O
                         net (fo=1, routed)           0.638     8.586    cCOUNTER_TC/bl.DSP48E_2_i_4_n_0
    SLICE_X33Y22         LUT4 (Prop_lut4_I2_O)        0.124     8.710 r  cCOUNTER_TC/bl.DSP48E_2_i_2/O
                         net (fo=3, routed)           0.394     9.105    cCOUNTER_TC/bl.DSP48E_2_i_2_n_0
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  cBUF/O
                         net (fo=1, routed)           1.880    11.267    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  cBUFG/O
                         net (fo=4, routed)           1.581    12.939    cCOUNTER_TC/soBUFG
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CLK
                         clock pessimism              0.448    13.387    
                         clock uncertainty           -0.035    13.351    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.449    12.902    cCOUNTER_TC/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         12.902    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 cENABLE/Enable.cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCOUNTER_TC/bl.DSP48E_2/CECARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.718ns (40.139%)  route 1.071ns (59.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 12.939 - 8.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  cBUF/O
                         net (fo=1, routed)           2.076     3.533    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  cBUFG/O
                         net (fo=4, routed)           1.664     5.298    cENABLE/soBUFG
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.419     5.717 r  cENABLE/Enable.cnt_reg[2]/Q
                         net (fo=4, routed)           0.462     6.179    cENABLE/cnt[2]
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.299     6.478 r  cENABLE/bl.DSP48E_2_i_1/O
                         net (fo=7, routed)           0.609     7.087    cCOUNTER_TC/soENABLE
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CECARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  cBUF/O
                         net (fo=1, routed)           1.880    11.267    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  cBUFG/O
                         net (fo=4, routed)           1.581    12.939    cCOUNTER_TC/soBUFG
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CLK
                         clock pessimism              0.425    13.364    
                         clock uncertainty           -0.035    13.328    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_CECARRYIN)
                                                     -0.665    12.663    cCOUNTER_TC/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 cENABLE/Enable.cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCOUNTER_TC/bl.DSP48E_2/CECTRL
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.718ns (36.261%)  route 1.262ns (63.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 12.939 - 8.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  cBUF/O
                         net (fo=1, routed)           2.076     3.533    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  cBUFG/O
                         net (fo=4, routed)           1.664     5.298    cENABLE/soBUFG
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.419     5.717 r  cENABLE/Enable.cnt_reg[2]/Q
                         net (fo=4, routed)           0.462     6.179    cENABLE/cnt[2]
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.299     6.478 r  cENABLE/bl.DSP48E_2_i_1/O
                         net (fo=7, routed)           0.800     7.278    cCOUNTER_TC/soENABLE
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CECTRL
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  cBUF/O
                         net (fo=1, routed)           1.880    11.267    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  cBUFG/O
                         net (fo=4, routed)           1.581    12.939    cCOUNTER_TC/soBUFG
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CLK
                         clock pessimism              0.425    13.364    
                         clock uncertainty           -0.035    13.328    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_CECTRL)
                                                     -0.421    12.907    cCOUNTER_TC/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         12.907    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 cENABLE/Enable.cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCOUNTER_TC/bl.DSP48E_2/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.718ns (39.231%)  route 1.112ns (60.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 12.939 - 8.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  cBUF/O
                         net (fo=1, routed)           2.076     3.533    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  cBUFG/O
                         net (fo=4, routed)           1.664     5.298    cENABLE/soBUFG
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.419     5.717 r  cENABLE/Enable.cnt_reg[2]/Q
                         net (fo=4, routed)           0.462     6.179    cENABLE/cnt[2]
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.299     6.478 r  cENABLE/bl.DSP48E_2_i_1/O
                         net (fo=7, routed)           0.650     7.128    cCOUNTER_TC/soENABLE
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  cBUF/O
                         net (fo=1, routed)           1.880    11.267    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  cBUFG/O
                         net (fo=4, routed)           1.581    12.939    cCOUNTER_TC/soBUFG
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CLK
                         clock pessimism              0.425    13.364    
                         clock uncertainty           -0.035    13.328    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497    12.831    cCOUNTER_TC/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                          -7.128    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 cENABLE/Enable.cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCOUNTER_TC/bl.DSP48E_2/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.718ns (40.098%)  route 1.073ns (59.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 12.939 - 8.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  cBUF/O
                         net (fo=1, routed)           2.076     3.533    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  cBUFG/O
                         net (fo=4, routed)           1.664     5.298    cENABLE/soBUFG
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.419     5.717 r  cENABLE/Enable.cnt_reg[2]/Q
                         net (fo=4, routed)           0.462     6.179    cENABLE/cnt[2]
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.299     6.478 r  cENABLE/bl.DSP48E_2_i_1/O
                         net (fo=7, routed)           0.611     7.089    cCOUNTER_TC/soENABLE
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  cBUF/O
                         net (fo=1, routed)           1.880    11.267    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  cBUFG/O
                         net (fo=4, routed)           1.581    12.939    cCOUNTER_TC/soBUFG
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CLK
                         clock pessimism              0.425    13.364    
                         clock uncertainty           -0.035    13.328    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524    12.804    cCOUNTER_TC/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 cENABLE/Enable.cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCOUNTER_TC/bl.DSP48E_2/CEC
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.718ns (40.139%)  route 1.071ns (59.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 12.939 - 8.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  cBUF/O
                         net (fo=1, routed)           2.076     3.533    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  cBUFG/O
                         net (fo=4, routed)           1.664     5.298    cENABLE/soBUFG
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.419     5.717 r  cENABLE/Enable.cnt_reg[2]/Q
                         net (fo=4, routed)           0.462     6.179    cENABLE/cnt[2]
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.299     6.478 r  cENABLE/bl.DSP48E_2_i_1/O
                         net (fo=7, routed)           0.609     7.087    cCOUNTER_TC/soENABLE
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CEC
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  cBUF/O
                         net (fo=1, routed)           1.880    11.267    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  cBUFG/O
                         net (fo=4, routed)           1.581    12.939    cCOUNTER_TC/soBUFG
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CLK
                         clock pessimism              0.425    13.364    
                         clock uncertainty           -0.035    13.328    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_CEC)
                                                     -0.414    12.914    cCOUNTER_TC/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 cENABLE/Enable.cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCOUNTER_TC/bl.DSP48E_2/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.718ns (43.761%)  route 0.923ns (56.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 12.939 - 8.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  cBUF/O
                         net (fo=1, routed)           2.076     3.533    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  cBUFG/O
                         net (fo=4, routed)           1.664     5.298    cENABLE/soBUFG
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.419     5.717 r  cENABLE/Enable.cnt_reg[2]/Q
                         net (fo=4, routed)           0.462     6.179    cENABLE/cnt[2]
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.299     6.478 r  cENABLE/bl.DSP48E_2_i_1/O
                         net (fo=7, routed)           0.461     6.939    cCOUNTER_TC/soENABLE
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  cBUF/O
                         net (fo=1, routed)           1.880    11.267    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  cBUFG/O
                         net (fo=4, routed)           1.581    12.939    cCOUNTER_TC/soBUFG
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CLK
                         clock pessimism              0.425    13.364    
                         clock uncertainty           -0.035    13.328    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.514    12.814    cCOUNTER_TC/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 cENABLE/Enable.cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCOUNTER_TC/bl.DSP48E_2/CEALUMODE
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.718ns (47.422%)  route 0.796ns (52.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 12.939 - 8.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  cBUF/O
                         net (fo=1, routed)           2.076     3.533    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  cBUFG/O
                         net (fo=4, routed)           1.664     5.298    cENABLE/soBUFG
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.419     5.717 r  cENABLE/Enable.cnt_reg[2]/Q
                         net (fo=4, routed)           0.462     6.179    cENABLE/cnt[2]
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.299     6.478 r  cENABLE/bl.DSP48E_2_i_1/O
                         net (fo=7, routed)           0.334     6.812    cCOUNTER_TC/soENABLE
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CEALUMODE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  cBUF/O
                         net (fo=1, routed)           1.880    11.267    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  cBUFG/O
                         net (fo=4, routed)           1.581    12.939    cCOUNTER_TC/soBUFG
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CLK
                         clock pessimism              0.425    13.364    
                         clock uncertainty           -0.035    13.328    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_CEALUMODE)
                                                     -0.411    12.917    cCOUNTER_TC/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  6.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 cENABLE/Enable.cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cENABLE/Enable.cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  cBUF/O
                         net (fo=1, routed)           0.627     0.852    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  cBUFG/O
                         net (fo=4, routed)           0.556     1.434    cENABLE/soBUFG
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  cENABLE/Enable.cnt_reg[2]/Q
                         net (fo=4, routed)           0.082     1.644    cENABLE/cnt[2]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.099     1.743 r  cENABLE/Enable.cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.743    cENABLE/Enable.cnt[0]_i_1_n_0
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  cBUF/O
                         net (fo=1, routed)           0.683     1.096    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  cBUFG/O
                         net (fo=4, routed)           0.822     1.947    cENABLE/soBUFG
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[0]/C
                         clock pessimism             -0.513     1.434    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.092     1.526    cENABLE/Enable.cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 cENABLE/Enable.cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cENABLE/Enable.cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.230ns (56.868%)  route 0.174ns (43.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  cBUF/O
                         net (fo=1, routed)           0.627     0.852    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  cBUFG/O
                         net (fo=4, routed)           0.556     1.434    cENABLE/soBUFG
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  cENABLE/Enable.cnt_reg[2]/Q
                         net (fo=4, routed)           0.174     1.736    cENABLE/cnt[2]
    SLICE_X33Y20         LUT3 (Prop_lut3_I0_O)        0.102     1.838 r  cENABLE/Enable.cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    cENABLE/Enable.cnt[2]_i_1_n_0
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  cBUF/O
                         net (fo=1, routed)           0.683     1.096    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  cBUFG/O
                         net (fo=4, routed)           0.822     1.947    cENABLE/soBUFG
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[2]/C
                         clock pessimism             -0.513     1.434    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.107     1.541    cENABLE/Enable.cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 cENABLE/Enable.cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cENABLE/Enable.cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.227ns (56.546%)  route 0.174ns (43.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  cBUF/O
                         net (fo=1, routed)           0.627     0.852    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  cBUFG/O
                         net (fo=4, routed)           0.556     1.434    cENABLE/soBUFG
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  cENABLE/Enable.cnt_reg[2]/Q
                         net (fo=4, routed)           0.174     1.736    cENABLE/cnt[2]
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.099     1.835 r  cENABLE/Enable.cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.835    cENABLE/Enable.cnt[1]_i_1_n_0
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  cBUF/O
                         net (fo=1, routed)           0.683     1.096    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  cBUFG/O
                         net (fo=4, routed)           0.822     1.947    cENABLE/soBUFG
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[1]/C
                         clock pessimism             -0.513     1.434    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.091     1.525    cENABLE/Enable.cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 cENABLE/Enable.cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCOUNTER_TC/bl.DSP48E_2/CEALUMODE
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.227ns (44.857%)  route 0.279ns (55.143%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  cBUF/O
                         net (fo=1, routed)           0.627     0.852    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  cBUFG/O
                         net (fo=4, routed)           0.556     1.434    cENABLE/soBUFG
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  cENABLE/Enable.cnt_reg[2]/Q
                         net (fo=4, routed)           0.168     1.730    cENABLE/cnt[2]
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.099     1.829 r  cENABLE/bl.DSP48E_2_i_1/O
                         net (fo=7, routed)           0.111     1.940    cCOUNTER_TC/soENABLE
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CEALUMODE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  cBUF/O
                         net (fo=1, routed)           0.683     1.096    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  cBUFG/O
                         net (fo=4, routed)           0.911     2.035    cCOUNTER_TC/soBUFG
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CLK
                         clock pessimism             -0.499     1.536    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_CEALUMODE)
                                                      0.066     1.602    cCOUNTER_TC/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 cENABLE/Enable.cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCOUNTER_TC/bl.DSP48E_2/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.227ns (39.090%)  route 0.354ns (60.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  cBUF/O
                         net (fo=1, routed)           0.627     0.852    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  cBUFG/O
                         net (fo=4, routed)           0.556     1.434    cENABLE/soBUFG
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  cENABLE/Enable.cnt_reg[2]/Q
                         net (fo=4, routed)           0.168     1.730    cENABLE/cnt[2]
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.099     1.829 r  cENABLE/bl.DSP48E_2_i_1/O
                         net (fo=7, routed)           0.186     2.015    cCOUNTER_TC/soENABLE
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  cBUF/O
                         net (fo=1, routed)           0.683     1.096    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  cBUFG/O
                         net (fo=4, routed)           0.911     2.035    cCOUNTER_TC/soBUFG
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CLK
                         clock pessimism             -0.499     1.536    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_CEB2)
                                                      0.022     1.558    cCOUNTER_TC/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 cENABLE/Enable.cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCOUNTER_TC/bl.DSP48E_2/CEC
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.227ns (35.315%)  route 0.416ns (64.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  cBUF/O
                         net (fo=1, routed)           0.627     0.852    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  cBUFG/O
                         net (fo=4, routed)           0.556     1.434    cENABLE/soBUFG
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  cENABLE/Enable.cnt_reg[2]/Q
                         net (fo=4, routed)           0.168     1.730    cENABLE/cnt[2]
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.099     1.829 r  cENABLE/bl.DSP48E_2_i_1/O
                         net (fo=7, routed)           0.248     2.077    cCOUNTER_TC/soENABLE
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CEC
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  cBUF/O
                         net (fo=1, routed)           0.683     1.096    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  cBUFG/O
                         net (fo=4, routed)           0.911     2.035    cCOUNTER_TC/soBUFG
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CLK
                         clock pessimism             -0.499     1.536    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_CEC)
                                                      0.044     1.580    cCOUNTER_TC/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 cENABLE/Enable.cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCOUNTER_TC/bl.DSP48E_2/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.227ns (35.402%)  route 0.414ns (64.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  cBUF/O
                         net (fo=1, routed)           0.627     0.852    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  cBUFG/O
                         net (fo=4, routed)           0.556     1.434    cENABLE/soBUFG
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  cENABLE/Enable.cnt_reg[2]/Q
                         net (fo=4, routed)           0.168     1.730    cENABLE/cnt[2]
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.099     1.829 r  cENABLE/bl.DSP48E_2_i_1/O
                         net (fo=7, routed)           0.246     2.075    cCOUNTER_TC/soENABLE
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  cBUF/O
                         net (fo=1, routed)           0.683     1.096    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  cBUFG/O
                         net (fo=4, routed)           0.911     2.035    cCOUNTER_TC/soBUFG
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CLK
                         clock pessimism             -0.499     1.536    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_CEA2)
                                                      0.018     1.554    cCOUNTER_TC/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 cENABLE/Enable.cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCOUNTER_TC/bl.DSP48E_2/CECTRL
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.227ns (32.194%)  route 0.478ns (67.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  cBUF/O
                         net (fo=1, routed)           0.627     0.852    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  cBUFG/O
                         net (fo=4, routed)           0.556     1.434    cENABLE/soBUFG
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  cENABLE/Enable.cnt_reg[2]/Q
                         net (fo=4, routed)           0.168     1.730    cENABLE/cnt[2]
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.099     1.829 r  cENABLE/bl.DSP48E_2_i_1/O
                         net (fo=7, routed)           0.310     2.139    cCOUNTER_TC/soENABLE
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CECTRL
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  cBUF/O
                         net (fo=1, routed)           0.683     1.096    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  cBUFG/O
                         net (fo=4, routed)           0.911     2.035    cCOUNTER_TC/soBUFG
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CLK
                         clock pessimism             -0.499     1.536    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_CECTRL)
                                                      0.065     1.601    cCOUNTER_TC/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 cENABLE/Enable.cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCOUNTER_TC/bl.DSP48E_2/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.227ns (35.214%)  route 0.418ns (64.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  cBUF/O
                         net (fo=1, routed)           0.627     0.852    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  cBUFG/O
                         net (fo=4, routed)           0.556     1.434    cENABLE/soBUFG
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  cENABLE/Enable.cnt_reg[2]/Q
                         net (fo=4, routed)           0.168     1.730    cENABLE/cnt[2]
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.099     1.829 r  cENABLE/bl.DSP48E_2_i_1/O
                         net (fo=7, routed)           0.250     2.079    cCOUNTER_TC/soENABLE
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  cBUF/O
                         net (fo=1, routed)           0.683     1.096    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  cBUFG/O
                         net (fo=4, routed)           0.911     2.035    cCOUNTER_TC/soBUFG
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CLK
                         clock pessimism             -0.499     1.536    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_CEP)
                                                     -0.004     1.532    cCOUNTER_TC/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 cENABLE/Enable.cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cCOUNTER_TC/bl.DSP48E_2/CECARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.227ns (35.315%)  route 0.416ns (64.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  cBUF/O
                         net (fo=1, routed)           0.627     0.852    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  cBUFG/O
                         net (fo=4, routed)           0.556     1.434    cENABLE/soBUFG
    SLICE_X33Y20         FDRE                                         r  cENABLE/Enable.cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  cENABLE/Enable.cnt_reg[2]/Q
                         net (fo=4, routed)           0.168     1.730    cENABLE/cnt[2]
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.099     1.829 r  cENABLE/bl.DSP48E_2_i_1/O
                         net (fo=7, routed)           0.248     2.077    cCOUNTER_TC/soENABLE
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CECARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  cBUF/O
                         net (fo=1, routed)           0.683     1.096    soIBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  cBUFG/O
                         net (fo=4, routed)           0.911     2.035    cCOUNTER_TC/soBUFG
    DSP48_X1Y8           DSP48E1                                      r  cCOUNTER_TC/bl.DSP48E_2/CLK
                         clock pessimism             -0.499     1.536    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_CECARRYIN)
                                                     -0.006     1.530    cCOUNTER_TC/bl.DSP48E_2
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.546    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  cBUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y8      cCOUNTER_TC/bl.DSP48E_2/CLK
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X33Y20    cENABLE/Enable.cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X33Y20    cENABLE/Enable.cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X33Y20    cENABLE/Enable.cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y20    cENABLE/Enable.cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y20    cENABLE/Enable.cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y20    cENABLE/Enable.cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y20    cENABLE/Enable.cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y20    cENABLE/Enable.cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y20    cENABLE/Enable.cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y20    cENABLE/Enable.cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y20    cENABLE/Enable.cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y20    cENABLE/Enable.cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y20    cENABLE/Enable.cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y20    cENABLE/Enable.cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y20    cENABLE/Enable.cnt_reg[2]/C



