0.7
2020.2
Oct 13 2023
20:21:30
/home/cj/vivado_projects/systolic_array/rtl/ArrayController.sv,1723281351,systemVerilog,,/home/cj/vivado_projects/systolic_array/rtl/InputBuffer.sv,,ArrayController,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;uvm;xilinx_vip,../../../../systolic_array_project.gen/sources_1/bd/design_1/ipshared/434f/hdl;../../../../systolic_array_project.gen/sources_1/bd/design_1/ipshared/6b2b/hdl;../../../../systolic_array_project.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/cj/tools/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
/home/cj/vivado_projects/systolic_array/rtl/InputBuffer.sv,1723071178,systemVerilog,,/home/cj/vivado_projects/systolic_array/rtl/MAC.sv,,InputBuffer,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;uvm;xilinx_vip,../../../../systolic_array_project.gen/sources_1/bd/design_1/ipshared/434f/hdl;../../../../systolic_array_project.gen/sources_1/bd/design_1/ipshared/6b2b/hdl;../../../../systolic_array_project.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/cj/tools/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
/home/cj/vivado_projects/systolic_array/rtl/MAC.sv,1723251402,systemVerilog,,/home/cj/vivado_projects/systolic_array/rtl/SystolicArray.sv,,MAC,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;uvm;xilinx_vip,../../../../systolic_array_project.gen/sources_1/bd/design_1/ipshared/434f/hdl;../../../../systolic_array_project.gen/sources_1/bd/design_1/ipshared/6b2b/hdl;../../../../systolic_array_project.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/cj/tools/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
/home/cj/vivado_projects/systolic_array/rtl/SystolicArray.sv,1723251402,systemVerilog,,/home/cj/vivado_projects/systolic_array/rtl/SystolicArrayAxiWrapper.sv,,SystolicArray,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;uvm;xilinx_vip,../../../../systolic_array_project.gen/sources_1/bd/design_1/ipshared/434f/hdl;../../../../systolic_array_project.gen/sources_1/bd/design_1/ipshared/6b2b/hdl;../../../../systolic_array_project.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/cj/tools/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
/home/cj/vivado_projects/systolic_array/rtl/SystolicArrayAxiWrapper.sv,1723252268,systemVerilog,,/home/cj/vivado_projects/systolic_array/testbenches/SystolicArrayAxiWrapper_tb.sv,,SystolicArrayAxiWrapper,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;uvm;xilinx_vip,../../../../systolic_array_project.gen/sources_1/bd/design_1/ipshared/434f/hdl;../../../../systolic_array_project.gen/sources_1/bd/design_1/ipshared/6b2b/hdl;../../../../systolic_array_project.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/cj/tools/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
/home/cj/vivado_projects/systolic_array/systolic_array_project/systolic_array_project.sim/sim_2/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;uvm;xilinx_vip,,,,,,
/home/cj/vivado_projects/systolic_array/testbenches/SystolicArrayAxiWrapper_tb.sv,1723279095,systemVerilog,,,,SystolicArrayAxiWrapper_tb,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;uvm;xilinx_vip,../../../../systolic_array_project.gen/sources_1/bd/design_1/ipshared/434f/hdl;../../../../systolic_array_project.gen/sources_1/bd/design_1/ipshared/6b2b/hdl;../../../../systolic_array_project.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/cj/tools/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
