
<!doctype html>
<html>
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="chrome=1">
    <link rel="icon" type="image/png" href="images/Umich_ece_icon.jpg">
    <title>Zichen Fan @ Umich - Dept. ECE, University of Michigan</title>

    <link rel="stylesheet" href="stylesheets/styles.css">
    <link rel="stylesheet" href="stylesheets/pygment_trac.css">
    <link rel="stylesheet" href="stylesheets/bootstrap.min.css">
    
    <meta name="viewport" content="width=device-width">
    
    <!--[if lt IE 9]>
    <script src="//html5shiv.googlecode.com/svn/trunk/html5.js"></script>
    <![endif]-->
  </head>
  <body>
    <div class="wrapper">
      <header>
        <h1>Zichen Fan</h1>
		<img src="images/fzc_photo.jpg"></img>
		<br />
		<br />
        <p> <!-- <a href="http://tts.imtranslator.net/aze4">How to pronounce my name?</a><br />
		In the Wade-Giles system of romanization, it is rendered as Hancheng Tsao.<br />-->
		In Chinese characters, it is 樊子辰.</p>
		<!--<p class="view"><a href="https://www.media.mit.edu/people/hanchcao/overview/">My MIT Media Lab Homepage</a></p>-->
        <p class="view"><a href="./pdf/CV_ZichenFan_temp.pdf" target=_blank>Curriculum Vitae</a></p>
        <!--<p class="view"><a href="https://github.com/fairchildfzc" target=_blank> Github</a></p>-->
        <p class="view"><a href="https://scholar.google.com/citations?user=T_OaPgcAAAAJ&hl=en" target=_blank> Google Scholar</a></p>
        <p class="view"><a href="https://linkedin.com/in/zichen-fan-99b190158" target=_blank> Linkedin</a></p>
	    
		<h4>Contact:</h4>
        <p>
            <font face="courier">zcfan@umich.edu </font>
        </p>
        <script async src="//www.clustrmaps.com/map_v2.png?d=rhcereqhpPPFV7yfSKNSs7Ontvy4XB4WymfNL5DsrVw&cl=ffffff"></script>
      </header>


      <section>
	    <h2>About Me</h2>
			<p>Hi! I am now a 1st Ph.D. pre-candidate at <a href="https://ece.umich.edu/">Department of Electrical & Computer Engineering, University of Michigan</a>. I am working in <a href="http://www.eecs.umich.edu/micl/" target=_blank>Michigan Intergrated Circuits Laboratory</a> (MICL) since Aug. 2019, under the supervision of <a href="http://web.eecs.umich.edu/faculty/sylvester/" target=_blank>Professor Dennis Sylvester</a> and <a href="https://blaauw.engin.umich.edu/" target=_blank>Professor David Blaauw</a>. 
                
			<p>I was a research assistant in <a href="http://nics.ee.tsinghua.edu.cn/people/ivip/index.html" target=_blank>Integrated Vision, Intelligent Perception (IVIP) Lab</a>, Tsinghua University, advised by <a href="http://nics.ee.tsinghua.edu.cn/people/qiaofei/" target=_blank>Prof. Fei Qiao</a> and <a href="http://www.ee.tsinghua.edu.cn/publish/ee/4157/2013/20130321084602199484431/20130321084602199484431_.html" target="_blank">Prof. Qi Wei</a> since 2016.
			In Summer 2018, I was a visiting student and research assistant at <a href="http://cei.pratt.duke.edu/" target=_blank>Computational Evolutionary Intelligence (CEI) Lab</a>, advised by <a href="http://cei.pratt.duke.edu/people/yiran-chen" target=_blank>Prof. Yiran Chen</a> and <a href="http://cei.pratt.duke.edu/people/hai-li" target=_blank>Prof. Hai (Helen) Li</a>. </p>

			<p>My research interests span from circuit design to architecture design, including hardware-algorithm co-design, low-power VLSI system design, in-memory computing and deep learning. </p>

			<font color="red">News: [Sept. 2019] Paper about low power SIFT accelerator has been published in IEEE Transactions on Very Lage Scale Integation Systems.<a href="https://ieeexplore.ieee.org/document/8836114">[pdf]</a></font></p>
			

        <h2>Education</h2>
		
		<div class="media">
            <span class="pull-left"><img src="./images/Umich_icon.jpg" width="96px" height="96px"/></span>
            <div class="media-body">
                <p><span style="font-weight: bold">Aug. 2019 - Present</span>, Department of Electrical & Computer Engineering, <i><b>University of Michigan</b></i>,</p>
                <p>Ph.D. pre-candidate.
            </div>  
        </div>

        <div class="media">
            <span class="pull-left"><img src="./images/thu_icon.png" width="96px" height="96px"/></span>
            <div class="media-body">
                <p><span style="font-weight: bold">Aug. 2015 - Jul. 2019</span>, Department of Electronic Engineering, <i><b>Tsinghua University</b></i>,</p>
                <p>Bachelor of Engineering.
            </div>  
        </div>


        <h2>Experience</h2>
		
		<div class="media">
            <span class="pull-left"><img src="./images/micl_icon.jfif" width="96px" height="96px"/></span>
            <div class="media-body">
                <p><span style="font-weight: bold">Aug. 2019 - Present</span>, Michigan Integrated Circuits Laboratory (MICL), <i><b>University of Michigan</b></i>,</p>
                <p>Graduate Student Research Assistant.</p>
            </div>  
        </div>

        <div class="media">
            <span class="pull-left"><img src="./images/thuee_icon.png" width="96px" height="96px"/></span>
            <div class="media-body">
                <p><span style="font-weight: bold">Sept. 2016 - Jul. 2019</span>, Lab of Nanoscale Integrated Circuits and Systems (NICS), <i><b>Tsinghua University</b></i>,</p>
                <p>Undergraduate Research Assistant.
            </div>  
        </div>


        <div class="media">
            <span class="pull-left"><img src="./images/duke_icon.jpg" width="96px" height="96px"/></span>
            <div class="media-body">
                <p><span style="font-weight: bold">Jun. 2018 - Sep. 2018</span>, Computational Evolutionary Intelligence (CEI) Lab, <i><b>Duke University</b></i>,</p>
                <p>Visiting Student and Research Assistant.</p>
            </div>
        </div>
              
			  
		<!--<h2>Industrial Experience</h2>
        <div class="media">
            <span class="pull-left"><img src="./images/tencent.jpg" width="96px" height="50px"/></span>
            <div class="media-body">
                <p><span style="font-weight: bold">Aug. 2018 - Present</span>, Map Service, Mobile Internet Group, <i><b>Tencent Inc</b></i>,</p>
                <p>Research Intern.
            </div>  
        </div>-->
		
		
        <h2>Publications and Manuscripts</h2>
		<h4>Conference Paper</h4>

		<ul>
		<li><p><b>Z. Fan</b>, Z. Li, B. Li, Y. Chen, H. Li, RED: A ReRAM-based Deconvolution Accelerator, 
                <i>Design, Automation and Test in Europe, 2019</i>. <a href="https://ieeexplore.ieee.org/abstract/document/8715103">[pdf]</a></p></li>
        </ul>

		<ul>
        <li><p>Z. Liu, <b>Z. Fan</b>, Q. Wei, X. Wu, F. Qiao, P. Jin, X. Liu, H. Yang, Design of Switched-Current Based Low-Power PIM Vision System for IoT Applications,
               <i>IEEE Computer Society Annual Symposium on VLSI, 2019</i>. </p></li> 
        </ul>
        <h4>Journal Paper</h4>
        <ul>
        <li><p><b>Z. Fan</b>, Z. Liu, Z. Qu, F. Qiao, Q. Wei, X. Liu, Y. Sun, S. Xu, H. Yang, ASP-SIFT: Using Analog Signal Processing Architecture to Accelerate Keypoint Detection of SIFT Algorithm, 
               <i>IEEE Transactions on Very Lage Scale Integation Systems, 2019</i>.  <a href="https://ieeexplore.ieee.org/document/8836114">[pdf]</a></p></li> 
        </ul>

        <ul>
        <li><p>S. Alyamkin, et al, Low-Power Computer Vision: Status, Challenges, Opportunities, <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2019</i>. <a href="https://ieeexplore.ieee.org/document/8693826">[pdf]</a> </p></li> 
        </ul>
        <!--<ul>
        <li><p>K. Jia, F. Qiao, Q. Wei, <b>Z. Fan</b>, X. Liu, H. Yang A Parameter Calibrating Framework for Analog Neural Network Processors, 
               <i>Applying for China Patent</i>. </p></li> 
        </ul>
        <ul>
        <li><p>(* means co-author)</p></li> 
        </ul>-->

    
        <!--    
            <section  id="research">
	            <h2>Selected Research Projects</h2>
	            <div class="media">
	                <span class="pull-left"><br /><a href="images/isvlsi19.JPG" class="image"><img src="images/isvlsi19.JPG" width="128px"  alt="" /></a></span>
	                <div class="media-body">
	    				<p><b>Design of Switched-Current Circuits Based Low-Power Neuron-Synapse System</b></p>
	                    <p>Oct. 2018 - Jun. 2019, <i><b>Tsinghua IVIP Lab</b></i>,</p>
	                    <p>Neural networks(NN) is becoming dominant in machine learning field for its excellent performance in classification, recognition and so on. However, the huge computation and memory overhead make it hard to implement NN algorithms on the existing platforms with real-time and energy-efficient performance. In this work, a low-power processing-in-memory (PIM) vision system for accelerate binary weight networks is proposed. This architecture utilizes PIM and features an energy-efficient switched current (SI) neuron, employing a network with binary weight and 9-bit activation. Simulation result shows the design occupies 5.82mm<sup>2</sup> in SMIC 180nm CMOS technology, which consumes 1.45mW from 1.8V supplies. Our system outperforms the state-of-the-art designs in terms of power consumption and achieves energy efficiency up to 28.25TOPS/W.
                        </p>
	                </div>
	            </div>
	            <div class="media">
	                <span class="pull-left"><br /><a href="images/date19.jpg" class="image"><img src="images/date19.jpg" width="128px"  alt="" /></a></span>
	                <div class="media-body">
	    				<p><b>RED: A ReRAM-based Deconvolution Accelerator</b></p>
	                    <p>Jul. 2018 - Sept. 2018, <i><b>Duke CEI Lab</b></i>,</p>
	                    <p>Performing deconvolution on existing ReRAM-based accelerator designs suffers from long latency and high energy consumption because deconvolutional computation includes not only convolution but also extra add-on operations. 
						To realize the more efficient execution for deconvolution, we analyze its computation requirement and propose a ReRAM-based accelerator design, namely, RED. 
						More specific, RED integrates two orthogonal methods, the <i>pixel-wise mapping scheme</i> for reducing redundancy caused by zero-inserting operations and the <i>zero-skipping data flow</i> for increasing the computation parallelism and therefore improving performance. 
						Experimental evaluations show that compared to the state-of-the-art ReRAM-based accelerator, RED can speed up operation 3.69x - 31.15x and reduce 8% - 88.36% energy consumption.
                        </p>
	                </div>
	            </div>
	            <div class="media">
	                <span class="pull-left"><br /><a href="images/tvlsi19.jpg" class="image"><img src="images/tcsvt19.jpg" width="128px"  alt="" /></a></span>
	                <div class="media-body">
	    				<p><b>ASP-SIFT: Using Analog Signal Processing Architecture to Accelerate Keypoint Detection of SIFT Algorithm</b></p>
	                    <p>Jul. 2017 - Nov. 2018, <i><b>Tsinghua IVIP Lab</b></i>,</p>
	                    <p>Scale-Invariant Feature Transform(SIFT) algorithm is still one of the most reliable image feature extraction methods. Though its excellent robustness on various image transformations, SIFT's intensive computational burden have been severely preventing it from being used in real-time and energy-efficient embedded machine vision systems. To reduce processing time and energy cost while executing SIFT, an analog signal processing(ASP) architecture, ASP-SIFT, is proposed in this work. In ASP-SIFT, the Gaussian pyramid construction, DoG pyramid construction and keypoint locating, which are the primary steps of the keypoint detection part of the SIFT algorithm, are done directly with analog circuit networks. Thus, by completing keypoint detection in the analog domain, the total processing time is approximately equal to the settling time of the circuit network. Besides, by adopting a current-mode circuit network operating in the subthreshold region, the power dissipation would be very low. Simulation results show that the total processing speed for a typical VGA-format (640$\times$480) image is up to 2.3kfps, which is at least 3.26x faster than the state-of-the-art digital hardware accelerators, while the system power is 94.5mW and the energy consumption is only 40uJ per frame.
                        </p>
	                </div>
	            </div>
	    		
	        </section>-->


            <!-- 
            <section  id="research">
	            <h2>Selected Course Projects</h2>
	            <div class="media">
	                <span class="pull-left"><br /><a href="images/ota.jpg" class="image"><img src="images/ota.jpg" width="128px"  alt="" /></a></span>
	                <div class="media-body">
	    				<p><b>Fully Differential OTA Design</b></p>
	    				<p>Zichen Fan, Juzheng Liu, Songyao Tan</p>
	                    <p>May 2018 - Jun 2018, <i><b>Analysis and Design of Analog Integrated Circuits</b></i>, Advisor: <a href = "http://www.thu-icas.org/ticas-imeEng/PeoDetail.aspx?nId=31&ty=1" target=_blank>Prof. Baoyong Chi</a>,</p>
	                    <p>Led a team of 3 members and successfully designed a fully differential OTA which meetthe requirements given by the guidance, responsible for 90% of the work, proposed the circuit structure and do simulations. The result can be seen in <a href = "https://github.com/fairchildfzc/fully-differential-OTA-design" target=_blank>Github</a>.
                        </p>
	                </div>
	            </div>
	    	
	        </section>	-->			
        <h2>Honors and Awards</h2>
		<ul>
				<li><strong>3rd place in Low-Power Image Recognition Challenge (LPIRC 2018), Track2</strong> &nbsp 2018
				<li><strong>2nd Prize in Tsinghua Excellent Student Research Training (SRT) Project</strong> &nbsp 2018
				<li><strong>3rd Prize in 35th Challenge cup of Tsinghua University</strong> &nbsp 2018
				<li><strong>Meritorious Winner in Mathematical Contest in Modeling, COMAP</strong> &nbsp 2017
				<li><strong>1st Prize for the 32rd National Undergraduate Physics Olympic</strong> &nbsp 2016
				<li><strong>2nd Prize in Tsinghua Maker Challenge, Tsinghua University</strong> &nbsp 2016
                <li><strong>Scholarship for Scientific and Technological Innovation</strong> &nbsp 2016-18				
                <li><strong>Scholarship for Academic Excellence</strong> &nbsp 2015-16							
		</ul>
		
            
         
	<br>
	<br>
	
	<!--<script type="text/javascript" id="clustrmaps" src="//cdn.clustrmaps.com/map_v2.js?d=CC99mVoq_2B1mIynAi0mPL1BbqX8hTNiXS3fl1WUlAg"></script>-->
	<!--<script type="text/javascript" id="clustrmaps" src="//cdn.clustrmaps.com/map_v2.js?d=rhcereqhpPPFV7yfSKNSs7Ontvy4XB4WymfNL5DsrVw&cl=ffffff&w=a"></script>
    <script src="javascripts/scale.fix.js"></script>-->
    <!--<a href="https://clustrmaps.com/site/1agi9" title="Visit tracker"><img src="//www.clustrmaps.com/map_v2.png?d=rhcereqhpPPFV7yfSKNSs7Ontvy4XB4WymfNL5DsrVw&cl=ffffff"></a>-->
	
  </body>
</html>
