
stm32f401ccu6-UART-DMA-circular.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000034a0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08003640  08003640  00004640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080036a0  080036a0  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080036a0  080036a0  000046a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080036a8  080036a8  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080036a8  080036a8  000046a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080036ac  080036ac  000046ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080036b0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  2000005c  0800370c  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d8  0800370c  000052d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007f64  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016e3  00000000  00000000  0000cff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006f0  00000000  00000000  0000e6d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000547  00000000  00000000  0000edc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000156b1  00000000  00000000  0000f30f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008342  00000000  00000000  000249c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000851ed  00000000  00000000  0002cd02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b1eef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000206c  00000000  00000000  000b1f34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  000b3fa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003628 	.word	0x08003628

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	08003628 	.word	0x08003628

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c0:	f000 fa72 	bl	8000aa8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c4:	f000 f812 	bl	80005ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c8:	f000 f8ba 	bl	8000740 <MX_GPIO_Init>
  MX_DMA_Init();
 80005cc:	f000 f898 	bl	8000700 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80005d0:	f000 f86c 	bl	80006ac <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, UART1_rx_buffer, UART_RX_BUFFER_SIZE);
 80005d4:	2232      	movs	r2, #50	@ 0x32
 80005d6:	4903      	ldr	r1, [pc, #12]	@ (80005e4 <main+0x28>)
 80005d8:	4803      	ldr	r0, [pc, #12]	@ (80005e8 <main+0x2c>)
 80005da:	f001 fe10 	bl	80021fe <HAL_UARTEx_ReceiveToIdle_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005de:	bf00      	nop
 80005e0:	e7fd      	b.n	80005de <main+0x22>
 80005e2:	bf00      	nop
 80005e4:	20000078 	.word	0x20000078
 80005e8:	200000ac 	.word	0x200000ac

080005ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b094      	sub	sp, #80	@ 0x50
 80005f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005f2:	f107 0320 	add.w	r3, r7, #32
 80005f6:	2230      	movs	r2, #48	@ 0x30
 80005f8:	2100      	movs	r1, #0
 80005fa:	4618      	mov	r0, r3
 80005fc:	f002 fb96 	bl	8002d2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000600:	f107 030c 	add.w	r3, r7, #12
 8000604:	2200      	movs	r2, #0
 8000606:	601a      	str	r2, [r3, #0]
 8000608:	605a      	str	r2, [r3, #4]
 800060a:	609a      	str	r2, [r3, #8]
 800060c:	60da      	str	r2, [r3, #12]
 800060e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000610:	2300      	movs	r3, #0
 8000612:	60bb      	str	r3, [r7, #8]
 8000614:	4b23      	ldr	r3, [pc, #140]	@ (80006a4 <SystemClock_Config+0xb8>)
 8000616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000618:	4a22      	ldr	r2, [pc, #136]	@ (80006a4 <SystemClock_Config+0xb8>)
 800061a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800061e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000620:	4b20      	ldr	r3, [pc, #128]	@ (80006a4 <SystemClock_Config+0xb8>)
 8000622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000624:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000628:	60bb      	str	r3, [r7, #8]
 800062a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800062c:	2300      	movs	r3, #0
 800062e:	607b      	str	r3, [r7, #4]
 8000630:	4b1d      	ldr	r3, [pc, #116]	@ (80006a8 <SystemClock_Config+0xbc>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000638:	4a1b      	ldr	r2, [pc, #108]	@ (80006a8 <SystemClock_Config+0xbc>)
 800063a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800063e:	6013      	str	r3, [r2, #0]
 8000640:	4b19      	ldr	r3, [pc, #100]	@ (80006a8 <SystemClock_Config+0xbc>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000648:	607b      	str	r3, [r7, #4]
 800064a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800064c:	2302      	movs	r3, #2
 800064e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000650:	2301      	movs	r3, #1
 8000652:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000654:	2310      	movs	r3, #16
 8000656:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000658:	2300      	movs	r3, #0
 800065a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800065c:	f107 0320 	add.w	r3, r7, #32
 8000660:	4618      	mov	r0, r3
 8000662:	f001 f899 	bl	8001798 <HAL_RCC_OscConfig>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d001      	beq.n	8000670 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800066c:	f000 f8c6 	bl	80007fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000670:	230f      	movs	r3, #15
 8000672:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000674:	2300      	movs	r3, #0
 8000676:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000678:	2300      	movs	r3, #0
 800067a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800067c:	2300      	movs	r3, #0
 800067e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000680:	2300      	movs	r3, #0
 8000682:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000684:	f107 030c 	add.w	r3, r7, #12
 8000688:	2100      	movs	r1, #0
 800068a:	4618      	mov	r0, r3
 800068c:	f001 fafc 	bl	8001c88 <HAL_RCC_ClockConfig>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000696:	f000 f8b1 	bl	80007fc <Error_Handler>
  }
}
 800069a:	bf00      	nop
 800069c:	3750      	adds	r7, #80	@ 0x50
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	40023800 	.word	0x40023800
 80006a8:	40007000 	.word	0x40007000

080006ac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006b0:	4b11      	ldr	r3, [pc, #68]	@ (80006f8 <MX_USART1_UART_Init+0x4c>)
 80006b2:	4a12      	ldr	r2, [pc, #72]	@ (80006fc <MX_USART1_UART_Init+0x50>)
 80006b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80006b6:	4b10      	ldr	r3, [pc, #64]	@ (80006f8 <MX_USART1_UART_Init+0x4c>)
 80006b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006be:	4b0e      	ldr	r3, [pc, #56]	@ (80006f8 <MX_USART1_UART_Init+0x4c>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006c4:	4b0c      	ldr	r3, [pc, #48]	@ (80006f8 <MX_USART1_UART_Init+0x4c>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80006ca:	4b0b      	ldr	r3, [pc, #44]	@ (80006f8 <MX_USART1_UART_Init+0x4c>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006d0:	4b09      	ldr	r3, [pc, #36]	@ (80006f8 <MX_USART1_UART_Init+0x4c>)
 80006d2:	220c      	movs	r2, #12
 80006d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006d6:	4b08      	ldr	r3, [pc, #32]	@ (80006f8 <MX_USART1_UART_Init+0x4c>)
 80006d8:	2200      	movs	r2, #0
 80006da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006dc:	4b06      	ldr	r3, [pc, #24]	@ (80006f8 <MX_USART1_UART_Init+0x4c>)
 80006de:	2200      	movs	r2, #0
 80006e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006e2:	4805      	ldr	r0, [pc, #20]	@ (80006f8 <MX_USART1_UART_Init+0x4c>)
 80006e4:	f001 fcb0 	bl	8002048 <HAL_UART_Init>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80006ee:	f000 f885 	bl	80007fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006f2:	bf00      	nop
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	200000ac 	.word	0x200000ac
 80006fc:	40011000 	.word	0x40011000

08000700 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000706:	2300      	movs	r3, #0
 8000708:	607b      	str	r3, [r7, #4]
 800070a:	4b0c      	ldr	r3, [pc, #48]	@ (800073c <MX_DMA_Init+0x3c>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070e:	4a0b      	ldr	r2, [pc, #44]	@ (800073c <MX_DMA_Init+0x3c>)
 8000710:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000714:	6313      	str	r3, [r2, #48]	@ 0x30
 8000716:	4b09      	ldr	r3, [pc, #36]	@ (800073c <MX_DMA_Init+0x3c>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800071e:	607b      	str	r3, [r7, #4]
 8000720:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000722:	2200      	movs	r2, #0
 8000724:	2100      	movs	r1, #0
 8000726:	203a      	movs	r0, #58	@ 0x3a
 8000728:	f000 fb0b 	bl	8000d42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800072c:	203a      	movs	r0, #58	@ 0x3a
 800072e:	f000 fb24 	bl	8000d7a <HAL_NVIC_EnableIRQ>

}
 8000732:	bf00      	nop
 8000734:	3708      	adds	r7, #8
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	40023800 	.word	0x40023800

08000740 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000740:	b480      	push	{r7}
 8000742:	b083      	sub	sp, #12
 8000744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000746:	2300      	movs	r3, #0
 8000748:	607b      	str	r3, [r7, #4]
 800074a:	4b10      	ldr	r3, [pc, #64]	@ (800078c <MX_GPIO_Init+0x4c>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074e:	4a0f      	ldr	r2, [pc, #60]	@ (800078c <MX_GPIO_Init+0x4c>)
 8000750:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000754:	6313      	str	r3, [r2, #48]	@ 0x30
 8000756:	4b0d      	ldr	r3, [pc, #52]	@ (800078c <MX_GPIO_Init+0x4c>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800075e:	607b      	str	r3, [r7, #4]
 8000760:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000762:	2300      	movs	r3, #0
 8000764:	603b      	str	r3, [r7, #0]
 8000766:	4b09      	ldr	r3, [pc, #36]	@ (800078c <MX_GPIO_Init+0x4c>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076a:	4a08      	ldr	r2, [pc, #32]	@ (800078c <MX_GPIO_Init+0x4c>)
 800076c:	f043 0301 	orr.w	r3, r3, #1
 8000770:	6313      	str	r3, [r2, #48]	@ 0x30
 8000772:	4b06      	ldr	r3, [pc, #24]	@ (800078c <MX_GPIO_Init+0x4c>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000776:	f003 0301 	and.w	r3, r3, #1
 800077a:	603b      	str	r3, [r7, #0]
 800077c:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800077e:	bf00      	nop
 8000780:	370c      	adds	r7, #12
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	40023800 	.word	0x40023800

08000790 <HAL_UARTEx_RxEventCallback>:

/**
 * called when idle event is received OR we receive the full data length
 * we can receive variable length of data
 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	460b      	mov	r3, r1
 800079a:	807b      	strh	r3, [r7, #2]
	// check the size of the received stream
	rx_data_len = Size;
 800079c:	4a12      	ldr	r2, [pc, #72]	@ (80007e8 <HAL_UARTEx_RxEventCallback+0x58>)
 800079e:	887b      	ldrh	r3, [r7, #2]
 80007a0:	8013      	strh	r3, [r2, #0]
	static char buffer[UART_RX_BUFFER_SIZE] = {0};

	sprintf(buffer, "Size: %d\r\n", rx_data_len);
 80007a2:	4b11      	ldr	r3, [pc, #68]	@ (80007e8 <HAL_UARTEx_RxEventCallback+0x58>)
 80007a4:	881b      	ldrh	r3, [r3, #0]
 80007a6:	461a      	mov	r2, r3
 80007a8:	4910      	ldr	r1, [pc, #64]	@ (80007ec <HAL_UARTEx_RxEventCallback+0x5c>)
 80007aa:	4811      	ldr	r0, [pc, #68]	@ (80007f0 <HAL_UARTEx_RxEventCallback+0x60>)
 80007ac:	f002 fa9c 	bl	8002ce8 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 500);
 80007b0:	480f      	ldr	r0, [pc, #60]	@ (80007f0 <HAL_UARTEx_RxEventCallback+0x60>)
 80007b2:	f7ff fd15 	bl	80001e0 <strlen>
 80007b6:	4603      	mov	r3, r0
 80007b8:	b29a      	uxth	r2, r3
 80007ba:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80007be:	490c      	ldr	r1, [pc, #48]	@ (80007f0 <HAL_UARTEx_RxEventCallback+0x60>)
 80007c0:	480c      	ldr	r0, [pc, #48]	@ (80007f4 <HAL_UARTEx_RxEventCallback+0x64>)
 80007c2:	f001 fc91 	bl	80020e8 <HAL_UART_Transmit>

	// process it
	HAL_UART_Transmit(&huart1, UART1_rx_buffer, rx_data_len, 500);
 80007c6:	4b08      	ldr	r3, [pc, #32]	@ (80007e8 <HAL_UARTEx_RxEventCallback+0x58>)
 80007c8:	881a      	ldrh	r2, [r3, #0]
 80007ca:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80007ce:	490a      	ldr	r1, [pc, #40]	@ (80007f8 <HAL_UARTEx_RxEventCallback+0x68>)
 80007d0:	4808      	ldr	r0, [pc, #32]	@ (80007f4 <HAL_UARTEx_RxEventCallback+0x64>)
 80007d2:	f001 fc89 	bl	80020e8 <HAL_UART_Transmit>

	// restart the idle event check
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, UART1_rx_buffer, UART_RX_BUFFER_SIZE);
 80007d6:	2232      	movs	r2, #50	@ 0x32
 80007d8:	4907      	ldr	r1, [pc, #28]	@ (80007f8 <HAL_UARTEx_RxEventCallback+0x68>)
 80007da:	4806      	ldr	r0, [pc, #24]	@ (80007f4 <HAL_UARTEx_RxEventCallback+0x64>)
 80007dc:	f001 fd0f 	bl	80021fe <HAL_UARTEx_ReceiveToIdle_DMA>

}
 80007e0:	bf00      	nop
 80007e2:	3708      	adds	r7, #8
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	200000aa 	.word	0x200000aa
 80007ec:	08003640 	.word	0x08003640
 80007f0:	20000154 	.word	0x20000154
 80007f4:	200000ac 	.word	0x200000ac
 80007f8:	20000078 	.word	0x20000078

080007fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000800:	b672      	cpsid	i
}
 8000802:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000804:	bf00      	nop
 8000806:	e7fd      	b.n	8000804 <Error_Handler+0x8>

08000808 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	607b      	str	r3, [r7, #4]
 8000812:	4b10      	ldr	r3, [pc, #64]	@ (8000854 <HAL_MspInit+0x4c>)
 8000814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000816:	4a0f      	ldr	r2, [pc, #60]	@ (8000854 <HAL_MspInit+0x4c>)
 8000818:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800081c:	6453      	str	r3, [r2, #68]	@ 0x44
 800081e:	4b0d      	ldr	r3, [pc, #52]	@ (8000854 <HAL_MspInit+0x4c>)
 8000820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000822:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	603b      	str	r3, [r7, #0]
 800082e:	4b09      	ldr	r3, [pc, #36]	@ (8000854 <HAL_MspInit+0x4c>)
 8000830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000832:	4a08      	ldr	r2, [pc, #32]	@ (8000854 <HAL_MspInit+0x4c>)
 8000834:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000838:	6413      	str	r3, [r2, #64]	@ 0x40
 800083a:	4b06      	ldr	r3, [pc, #24]	@ (8000854 <HAL_MspInit+0x4c>)
 800083c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800083e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000842:	603b      	str	r3, [r7, #0]
 8000844:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000846:	bf00      	nop
 8000848:	370c      	adds	r7, #12
 800084a:	46bd      	mov	sp, r7
 800084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	40023800 	.word	0x40023800

08000858 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b08a      	sub	sp, #40	@ 0x28
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000860:	f107 0314 	add.w	r3, r7, #20
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
 8000868:	605a      	str	r2, [r3, #4]
 800086a:	609a      	str	r2, [r3, #8]
 800086c:	60da      	str	r2, [r3, #12]
 800086e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a31      	ldr	r2, [pc, #196]	@ (800093c <HAL_UART_MspInit+0xe4>)
 8000876:	4293      	cmp	r3, r2
 8000878:	d15b      	bne.n	8000932 <HAL_UART_MspInit+0xda>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	613b      	str	r3, [r7, #16]
 800087e:	4b30      	ldr	r3, [pc, #192]	@ (8000940 <HAL_UART_MspInit+0xe8>)
 8000880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000882:	4a2f      	ldr	r2, [pc, #188]	@ (8000940 <HAL_UART_MspInit+0xe8>)
 8000884:	f043 0310 	orr.w	r3, r3, #16
 8000888:	6453      	str	r3, [r2, #68]	@ 0x44
 800088a:	4b2d      	ldr	r3, [pc, #180]	@ (8000940 <HAL_UART_MspInit+0xe8>)
 800088c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800088e:	f003 0310 	and.w	r3, r3, #16
 8000892:	613b      	str	r3, [r7, #16]
 8000894:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	60fb      	str	r3, [r7, #12]
 800089a:	4b29      	ldr	r3, [pc, #164]	@ (8000940 <HAL_UART_MspInit+0xe8>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089e:	4a28      	ldr	r2, [pc, #160]	@ (8000940 <HAL_UART_MspInit+0xe8>)
 80008a0:	f043 0301 	orr.w	r3, r3, #1
 80008a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008a6:	4b26      	ldr	r3, [pc, #152]	@ (8000940 <HAL_UART_MspInit+0xe8>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008aa:	f003 0301 	and.w	r3, r3, #1
 80008ae:	60fb      	str	r3, [r7, #12]
 80008b0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80008b2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80008b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b8:	2302      	movs	r3, #2
 80008ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008bc:	2300      	movs	r3, #0
 80008be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008c0:	2303      	movs	r3, #3
 80008c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80008c4:	2307      	movs	r3, #7
 80008c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008c8:	f107 0314 	add.w	r3, r7, #20
 80008cc:	4619      	mov	r1, r3
 80008ce:	481d      	ldr	r0, [pc, #116]	@ (8000944 <HAL_UART_MspInit+0xec>)
 80008d0:	f000 fdde 	bl	8001490 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80008d4:	4b1c      	ldr	r3, [pc, #112]	@ (8000948 <HAL_UART_MspInit+0xf0>)
 80008d6:	4a1d      	ldr	r2, [pc, #116]	@ (800094c <HAL_UART_MspInit+0xf4>)
 80008d8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80008da:	4b1b      	ldr	r3, [pc, #108]	@ (8000948 <HAL_UART_MspInit+0xf0>)
 80008dc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80008e0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008e2:	4b19      	ldr	r3, [pc, #100]	@ (8000948 <HAL_UART_MspInit+0xf0>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80008e8:	4b17      	ldr	r3, [pc, #92]	@ (8000948 <HAL_UART_MspInit+0xf0>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80008ee:	4b16      	ldr	r3, [pc, #88]	@ (8000948 <HAL_UART_MspInit+0xf0>)
 80008f0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80008f4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80008f6:	4b14      	ldr	r3, [pc, #80]	@ (8000948 <HAL_UART_MspInit+0xf0>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80008fc:	4b12      	ldr	r3, [pc, #72]	@ (8000948 <HAL_UART_MspInit+0xf0>)
 80008fe:	2200      	movs	r2, #0
 8000900:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000902:	4b11      	ldr	r3, [pc, #68]	@ (8000948 <HAL_UART_MspInit+0xf0>)
 8000904:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000908:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800090a:	4b0f      	ldr	r3, [pc, #60]	@ (8000948 <HAL_UART_MspInit+0xf0>)
 800090c:	2200      	movs	r2, #0
 800090e:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000910:	4b0d      	ldr	r3, [pc, #52]	@ (8000948 <HAL_UART_MspInit+0xf0>)
 8000912:	2200      	movs	r2, #0
 8000914:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000916:	480c      	ldr	r0, [pc, #48]	@ (8000948 <HAL_UART_MspInit+0xf0>)
 8000918:	f000 fa4a 	bl	8000db0 <HAL_DMA_Init>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8000922:	f7ff ff6b 	bl	80007fc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	4a07      	ldr	r2, [pc, #28]	@ (8000948 <HAL_UART_MspInit+0xf0>)
 800092a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800092c:	4a06      	ldr	r2, [pc, #24]	@ (8000948 <HAL_UART_MspInit+0xf0>)
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000932:	bf00      	nop
 8000934:	3728      	adds	r7, #40	@ 0x28
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	40011000 	.word	0x40011000
 8000940:	40023800 	.word	0x40023800
 8000944:	40020000 	.word	0x40020000
 8000948:	200000f4 	.word	0x200000f4
 800094c:	40026440 	.word	0x40026440

08000950 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000954:	bf00      	nop
 8000956:	e7fd      	b.n	8000954 <NMI_Handler+0x4>

08000958 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800095c:	bf00      	nop
 800095e:	e7fd      	b.n	800095c <HardFault_Handler+0x4>

08000960 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000964:	bf00      	nop
 8000966:	e7fd      	b.n	8000964 <MemManage_Handler+0x4>

08000968 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800096c:	bf00      	nop
 800096e:	e7fd      	b.n	800096c <BusFault_Handler+0x4>

08000970 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000974:	bf00      	nop
 8000976:	e7fd      	b.n	8000974 <UsageFault_Handler+0x4>

08000978 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800097c:	bf00      	nop
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr

08000986 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000986:	b480      	push	{r7}
 8000988:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800098a:	bf00      	nop
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr

08000994 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000998:	bf00      	nop
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr

080009a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009a2:	b580      	push	{r7, lr}
 80009a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009a6:	f000 f8d1 	bl	8000b4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009aa:	bf00      	nop
 80009ac:	bd80      	pop	{r7, pc}
	...

080009b0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80009b4:	4802      	ldr	r0, [pc, #8]	@ (80009c0 <DMA2_Stream2_IRQHandler+0x10>)
 80009b6:	f000 fb01 	bl	8000fbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	200000f4 	.word	0x200000f4

080009c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b086      	sub	sp, #24
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009cc:	4a14      	ldr	r2, [pc, #80]	@ (8000a20 <_sbrk+0x5c>)
 80009ce:	4b15      	ldr	r3, [pc, #84]	@ (8000a24 <_sbrk+0x60>)
 80009d0:	1ad3      	subs	r3, r2, r3
 80009d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009d8:	4b13      	ldr	r3, [pc, #76]	@ (8000a28 <_sbrk+0x64>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d102      	bne.n	80009e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009e0:	4b11      	ldr	r3, [pc, #68]	@ (8000a28 <_sbrk+0x64>)
 80009e2:	4a12      	ldr	r2, [pc, #72]	@ (8000a2c <_sbrk+0x68>)
 80009e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009e6:	4b10      	ldr	r3, [pc, #64]	@ (8000a28 <_sbrk+0x64>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	4413      	add	r3, r2
 80009ee:	693a      	ldr	r2, [r7, #16]
 80009f0:	429a      	cmp	r2, r3
 80009f2:	d207      	bcs.n	8000a04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009f4:	f002 f9a2 	bl	8002d3c <__errno>
 80009f8:	4603      	mov	r3, r0
 80009fa:	220c      	movs	r2, #12
 80009fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a02:	e009      	b.n	8000a18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a04:	4b08      	ldr	r3, [pc, #32]	@ (8000a28 <_sbrk+0x64>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a0a:	4b07      	ldr	r3, [pc, #28]	@ (8000a28 <_sbrk+0x64>)
 8000a0c:	681a      	ldr	r2, [r3, #0]
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	4413      	add	r3, r2
 8000a12:	4a05      	ldr	r2, [pc, #20]	@ (8000a28 <_sbrk+0x64>)
 8000a14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a16:	68fb      	ldr	r3, [r7, #12]
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3718      	adds	r7, #24
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	20010000 	.word	0x20010000
 8000a24:	00000400 	.word	0x00000400
 8000a28:	20000188 	.word	0x20000188
 8000a2c:	200002d8 	.word	0x200002d8

08000a30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a34:	4b06      	ldr	r3, [pc, #24]	@ (8000a50 <SystemInit+0x20>)
 8000a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a3a:	4a05      	ldr	r2, [pc, #20]	@ (8000a50 <SystemInit+0x20>)
 8000a3c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a40:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a44:	bf00      	nop
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	e000ed00 	.word	0xe000ed00

08000a54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000a54:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a8c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000a58:	f7ff ffea 	bl	8000a30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a5c:	480c      	ldr	r0, [pc, #48]	@ (8000a90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a5e:	490d      	ldr	r1, [pc, #52]	@ (8000a94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a60:	4a0d      	ldr	r2, [pc, #52]	@ (8000a98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a64:	e002      	b.n	8000a6c <LoopCopyDataInit>

08000a66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a6a:	3304      	adds	r3, #4

08000a6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a70:	d3f9      	bcc.n	8000a66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a72:	4a0a      	ldr	r2, [pc, #40]	@ (8000a9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a74:	4c0a      	ldr	r4, [pc, #40]	@ (8000aa0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a78:	e001      	b.n	8000a7e <LoopFillZerobss>

08000a7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a7c:	3204      	adds	r2, #4

08000a7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a80:	d3fb      	bcc.n	8000a7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a82:	f002 f961 	bl	8002d48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a86:	f7ff fd99 	bl	80005bc <main>
  bx  lr    
 8000a8a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000a8c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000a90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a94:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000a98:	080036b0 	.word	0x080036b0
  ldr r2, =_sbss
 8000a9c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000aa0:	200002d8 	.word	0x200002d8

08000aa4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000aa4:	e7fe      	b.n	8000aa4 <ADC_IRQHandler>
	...

08000aa8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000aac:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae8 <HAL_Init+0x40>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ae8 <HAL_Init+0x40>)
 8000ab2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ab6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ab8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae8 <HAL_Init+0x40>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a0a      	ldr	r2, [pc, #40]	@ (8000ae8 <HAL_Init+0x40>)
 8000abe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ac2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ac4:	4b08      	ldr	r3, [pc, #32]	@ (8000ae8 <HAL_Init+0x40>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	4a07      	ldr	r2, [pc, #28]	@ (8000ae8 <HAL_Init+0x40>)
 8000aca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ace:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ad0:	2003      	movs	r0, #3
 8000ad2:	f000 f92b 	bl	8000d2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ad6:	200f      	movs	r0, #15
 8000ad8:	f000 f808 	bl	8000aec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000adc:	f7ff fe94 	bl	8000808 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ae0:	2300      	movs	r3, #0
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	40023c00 	.word	0x40023c00

08000aec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000af4:	4b12      	ldr	r3, [pc, #72]	@ (8000b40 <HAL_InitTick+0x54>)
 8000af6:	681a      	ldr	r2, [r3, #0]
 8000af8:	4b12      	ldr	r3, [pc, #72]	@ (8000b44 <HAL_InitTick+0x58>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	4619      	mov	r1, r3
 8000afe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b02:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f000 f943 	bl	8000d96 <HAL_SYSTICK_Config>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b16:	2301      	movs	r3, #1
 8000b18:	e00e      	b.n	8000b38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	2b0f      	cmp	r3, #15
 8000b1e:	d80a      	bhi.n	8000b36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b20:	2200      	movs	r2, #0
 8000b22:	6879      	ldr	r1, [r7, #4]
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b28:	f000 f90b 	bl	8000d42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b2c:	4a06      	ldr	r2, [pc, #24]	@ (8000b48 <HAL_InitTick+0x5c>)
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b32:	2300      	movs	r3, #0
 8000b34:	e000      	b.n	8000b38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b36:	2301      	movs	r3, #1
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	3708      	adds	r7, #8
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	20000000 	.word	0x20000000
 8000b44:	20000008 	.word	0x20000008
 8000b48:	20000004 	.word	0x20000004

08000b4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b50:	4b06      	ldr	r3, [pc, #24]	@ (8000b6c <HAL_IncTick+0x20>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	461a      	mov	r2, r3
 8000b56:	4b06      	ldr	r3, [pc, #24]	@ (8000b70 <HAL_IncTick+0x24>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	4413      	add	r3, r2
 8000b5c:	4a04      	ldr	r2, [pc, #16]	@ (8000b70 <HAL_IncTick+0x24>)
 8000b5e:	6013      	str	r3, [r2, #0]
}
 8000b60:	bf00      	nop
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop
 8000b6c:	20000008 	.word	0x20000008
 8000b70:	2000018c 	.word	0x2000018c

08000b74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  return uwTick;
 8000b78:	4b03      	ldr	r3, [pc, #12]	@ (8000b88 <HAL_GetTick+0x14>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	2000018c 	.word	0x2000018c

08000b8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b085      	sub	sp, #20
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	f003 0307 	and.w	r3, r3, #7
 8000b9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd0 <__NVIC_SetPriorityGrouping+0x44>)
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ba2:	68ba      	ldr	r2, [r7, #8]
 8000ba4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ba8:	4013      	ands	r3, r2
 8000baa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bb0:	68bb      	ldr	r3, [r7, #8]
 8000bb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bb4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bb8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bbe:	4a04      	ldr	r2, [pc, #16]	@ (8000bd0 <__NVIC_SetPriorityGrouping+0x44>)
 8000bc0:	68bb      	ldr	r3, [r7, #8]
 8000bc2:	60d3      	str	r3, [r2, #12]
}
 8000bc4:	bf00      	nop
 8000bc6:	3714      	adds	r7, #20
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr
 8000bd0:	e000ed00 	.word	0xe000ed00

08000bd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bd8:	4b04      	ldr	r3, [pc, #16]	@ (8000bec <__NVIC_GetPriorityGrouping+0x18>)
 8000bda:	68db      	ldr	r3, [r3, #12]
 8000bdc:	0a1b      	lsrs	r3, r3, #8
 8000bde:	f003 0307 	and.w	r3, r3, #7
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr
 8000bec:	e000ed00 	.word	0xe000ed00

08000bf0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b083      	sub	sp, #12
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	db0b      	blt.n	8000c1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	f003 021f 	and.w	r2, r3, #31
 8000c08:	4907      	ldr	r1, [pc, #28]	@ (8000c28 <__NVIC_EnableIRQ+0x38>)
 8000c0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c0e:	095b      	lsrs	r3, r3, #5
 8000c10:	2001      	movs	r0, #1
 8000c12:	fa00 f202 	lsl.w	r2, r0, r2
 8000c16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c1a:	bf00      	nop
 8000c1c:	370c      	adds	r7, #12
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	e000e100 	.word	0xe000e100

08000c2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4603      	mov	r3, r0
 8000c34:	6039      	str	r1, [r7, #0]
 8000c36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	db0a      	blt.n	8000c56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	b2da      	uxtb	r2, r3
 8000c44:	490c      	ldr	r1, [pc, #48]	@ (8000c78 <__NVIC_SetPriority+0x4c>)
 8000c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4a:	0112      	lsls	r2, r2, #4
 8000c4c:	b2d2      	uxtb	r2, r2
 8000c4e:	440b      	add	r3, r1
 8000c50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c54:	e00a      	b.n	8000c6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	b2da      	uxtb	r2, r3
 8000c5a:	4908      	ldr	r1, [pc, #32]	@ (8000c7c <__NVIC_SetPriority+0x50>)
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
 8000c5e:	f003 030f 	and.w	r3, r3, #15
 8000c62:	3b04      	subs	r3, #4
 8000c64:	0112      	lsls	r2, r2, #4
 8000c66:	b2d2      	uxtb	r2, r2
 8000c68:	440b      	add	r3, r1
 8000c6a:	761a      	strb	r2, [r3, #24]
}
 8000c6c:	bf00      	nop
 8000c6e:	370c      	adds	r7, #12
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr
 8000c78:	e000e100 	.word	0xe000e100
 8000c7c:	e000ed00 	.word	0xe000ed00

08000c80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b089      	sub	sp, #36	@ 0x24
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	60f8      	str	r0, [r7, #12]
 8000c88:	60b9      	str	r1, [r7, #8]
 8000c8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	f003 0307 	and.w	r3, r3, #7
 8000c92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c94:	69fb      	ldr	r3, [r7, #28]
 8000c96:	f1c3 0307 	rsb	r3, r3, #7
 8000c9a:	2b04      	cmp	r3, #4
 8000c9c:	bf28      	it	cs
 8000c9e:	2304      	movcs	r3, #4
 8000ca0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ca2:	69fb      	ldr	r3, [r7, #28]
 8000ca4:	3304      	adds	r3, #4
 8000ca6:	2b06      	cmp	r3, #6
 8000ca8:	d902      	bls.n	8000cb0 <NVIC_EncodePriority+0x30>
 8000caa:	69fb      	ldr	r3, [r7, #28]
 8000cac:	3b03      	subs	r3, #3
 8000cae:	e000      	b.n	8000cb2 <NVIC_EncodePriority+0x32>
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cb4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000cb8:	69bb      	ldr	r3, [r7, #24]
 8000cba:	fa02 f303 	lsl.w	r3, r2, r3
 8000cbe:	43da      	mvns	r2, r3
 8000cc0:	68bb      	ldr	r3, [r7, #8]
 8000cc2:	401a      	ands	r2, r3
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cc8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd2:	43d9      	mvns	r1, r3
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cd8:	4313      	orrs	r3, r2
         );
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3724      	adds	r7, #36	@ 0x24
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
	...

08000ce8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	3b01      	subs	r3, #1
 8000cf4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000cf8:	d301      	bcc.n	8000cfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	e00f      	b.n	8000d1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cfe:	4a0a      	ldr	r2, [pc, #40]	@ (8000d28 <SysTick_Config+0x40>)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	3b01      	subs	r3, #1
 8000d04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d06:	210f      	movs	r1, #15
 8000d08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d0c:	f7ff ff8e 	bl	8000c2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d10:	4b05      	ldr	r3, [pc, #20]	@ (8000d28 <SysTick_Config+0x40>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d16:	4b04      	ldr	r3, [pc, #16]	@ (8000d28 <SysTick_Config+0x40>)
 8000d18:	2207      	movs	r2, #7
 8000d1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d1c:	2300      	movs	r3, #0
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	e000e010 	.word	0xe000e010

08000d2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d34:	6878      	ldr	r0, [r7, #4]
 8000d36:	f7ff ff29 	bl	8000b8c <__NVIC_SetPriorityGrouping>
}
 8000d3a:	bf00      	nop
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}

08000d42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d42:	b580      	push	{r7, lr}
 8000d44:	b086      	sub	sp, #24
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	4603      	mov	r3, r0
 8000d4a:	60b9      	str	r1, [r7, #8]
 8000d4c:	607a      	str	r2, [r7, #4]
 8000d4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d50:	2300      	movs	r3, #0
 8000d52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d54:	f7ff ff3e 	bl	8000bd4 <__NVIC_GetPriorityGrouping>
 8000d58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d5a:	687a      	ldr	r2, [r7, #4]
 8000d5c:	68b9      	ldr	r1, [r7, #8]
 8000d5e:	6978      	ldr	r0, [r7, #20]
 8000d60:	f7ff ff8e 	bl	8000c80 <NVIC_EncodePriority>
 8000d64:	4602      	mov	r2, r0
 8000d66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d6a:	4611      	mov	r1, r2
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff ff5d 	bl	8000c2c <__NVIC_SetPriority>
}
 8000d72:	bf00      	nop
 8000d74:	3718      	adds	r7, #24
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	b082      	sub	sp, #8
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	4603      	mov	r3, r0
 8000d82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f7ff ff31 	bl	8000bf0 <__NVIC_EnableIRQ>
}
 8000d8e:	bf00      	nop
 8000d90:	3708      	adds	r7, #8
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}

08000d96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d96:	b580      	push	{r7, lr}
 8000d98:	b082      	sub	sp, #8
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d9e:	6878      	ldr	r0, [r7, #4]
 8000da0:	f7ff ffa2 	bl	8000ce8 <SysTick_Config>
 8000da4:	4603      	mov	r3, r0
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
	...

08000db0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b086      	sub	sp, #24
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000db8:	2300      	movs	r3, #0
 8000dba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8000dbc:	f7ff feda 	bl	8000b74 <HAL_GetTick>
 8000dc0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d101      	bne.n	8000dcc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	e099      	b.n	8000f00 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	2202      	movs	r2, #2
 8000dd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f022 0201 	bic.w	r2, r2, #1
 8000dea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000dec:	e00f      	b.n	8000e0e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000dee:	f7ff fec1 	bl	8000b74 <HAL_GetTick>
 8000df2:	4602      	mov	r2, r0
 8000df4:	693b      	ldr	r3, [r7, #16]
 8000df6:	1ad3      	subs	r3, r2, r3
 8000df8:	2b05      	cmp	r3, #5
 8000dfa:	d908      	bls.n	8000e0e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2220      	movs	r2, #32
 8000e00:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	2203      	movs	r2, #3
 8000e06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8000e0a:	2303      	movs	r3, #3
 8000e0c:	e078      	b.n	8000f00 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f003 0301 	and.w	r3, r3, #1
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d1e8      	bne.n	8000dee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000e24:	697a      	ldr	r2, [r7, #20]
 8000e26:	4b38      	ldr	r3, [pc, #224]	@ (8000f08 <HAL_DMA_Init+0x158>)
 8000e28:	4013      	ands	r3, r2
 8000e2a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	685a      	ldr	r2, [r3, #4]
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	689b      	ldr	r3, [r3, #8]
 8000e34:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000e3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	691b      	ldr	r3, [r3, #16]
 8000e40:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e46:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	699b      	ldr	r3, [r3, #24]
 8000e4c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e52:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	6a1b      	ldr	r3, [r3, #32]
 8000e58:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000e5a:	697a      	ldr	r2, [r7, #20]
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e64:	2b04      	cmp	r3, #4
 8000e66:	d107      	bne.n	8000e78 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e70:	4313      	orrs	r3, r2
 8000e72:	697a      	ldr	r2, [r7, #20]
 8000e74:	4313      	orrs	r3, r2
 8000e76:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	697a      	ldr	r2, [r7, #20]
 8000e7e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	695b      	ldr	r3, [r3, #20]
 8000e86:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	f023 0307 	bic.w	r3, r3, #7
 8000e8e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e94:	697a      	ldr	r2, [r7, #20]
 8000e96:	4313      	orrs	r3, r2
 8000e98:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e9e:	2b04      	cmp	r3, #4
 8000ea0:	d117      	bne.n	8000ed2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ea6:	697a      	ldr	r2, [r7, #20]
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d00e      	beq.n	8000ed2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000eb4:	6878      	ldr	r0, [r7, #4]
 8000eb6:	f000 fa6f 	bl	8001398 <DMA_CheckFifoParam>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d008      	beq.n	8000ed2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	2240      	movs	r2, #64	@ 0x40
 8000ec4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	2201      	movs	r2, #1
 8000eca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8000ece:	2301      	movs	r3, #1
 8000ed0:	e016      	b.n	8000f00 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	697a      	ldr	r2, [r7, #20]
 8000ed8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000eda:	6878      	ldr	r0, [r7, #4]
 8000edc:	f000 fa26 	bl	800132c <DMA_CalcBaseAndBitshift>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000ee8:	223f      	movs	r2, #63	@ 0x3f
 8000eea:	409a      	lsls	r2, r3
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2201      	movs	r2, #1
 8000efa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8000efe:	2300      	movs	r3, #0
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3718      	adds	r7, #24
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	f010803f 	.word	0xf010803f

08000f0c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b086      	sub	sp, #24
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	60f8      	str	r0, [r7, #12]
 8000f14:	60b9      	str	r1, [r7, #8]
 8000f16:	607a      	str	r2, [r7, #4]
 8000f18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f22:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d101      	bne.n	8000f32 <HAL_DMA_Start_IT+0x26>
 8000f2e:	2302      	movs	r3, #2
 8000f30:	e040      	b.n	8000fb4 <HAL_DMA_Start_IT+0xa8>
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	2201      	movs	r2, #1
 8000f36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	2b01      	cmp	r3, #1
 8000f44:	d12f      	bne.n	8000fa6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	2202      	movs	r2, #2
 8000f4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	2200      	movs	r2, #0
 8000f52:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	687a      	ldr	r2, [r7, #4]
 8000f58:	68b9      	ldr	r1, [r7, #8]
 8000f5a:	68f8      	ldr	r0, [r7, #12]
 8000f5c:	f000 f9b8 	bl	80012d0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f64:	223f      	movs	r2, #63	@ 0x3f
 8000f66:	409a      	lsls	r2, r3
 8000f68:	693b      	ldr	r3, [r7, #16]
 8000f6a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f042 0216 	orr.w	r2, r2, #22
 8000f7a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d007      	beq.n	8000f94 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	681a      	ldr	r2, [r3, #0]
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f042 0208 	orr.w	r2, r2, #8
 8000f92:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f042 0201 	orr.w	r2, r2, #1
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	e005      	b.n	8000fb2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	2200      	movs	r2, #0
 8000faa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8000fae:	2302      	movs	r3, #2
 8000fb0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8000fb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	3718      	adds	r7, #24
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}

08000fbc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b086      	sub	sp, #24
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000fc8:	4b8e      	ldr	r3, [pc, #568]	@ (8001204 <HAL_DMA_IRQHandler+0x248>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a8e      	ldr	r2, [pc, #568]	@ (8001208 <HAL_DMA_IRQHandler+0x24c>)
 8000fce:	fba2 2303 	umull	r2, r3, r2, r3
 8000fd2:	0a9b      	lsrs	r3, r3, #10
 8000fd4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fda:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fe6:	2208      	movs	r2, #8
 8000fe8:	409a      	lsls	r2, r3
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	4013      	ands	r3, r2
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d01a      	beq.n	8001028 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f003 0304 	and.w	r3, r3, #4
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d013      	beq.n	8001028 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f022 0204 	bic.w	r2, r2, #4
 800100e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001014:	2208      	movs	r2, #8
 8001016:	409a      	lsls	r2, r3
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001020:	f043 0201 	orr.w	r2, r3, #1
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800102c:	2201      	movs	r2, #1
 800102e:	409a      	lsls	r2, r3
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	4013      	ands	r3, r2
 8001034:	2b00      	cmp	r3, #0
 8001036:	d012      	beq.n	800105e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	695b      	ldr	r3, [r3, #20]
 800103e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001042:	2b00      	cmp	r3, #0
 8001044:	d00b      	beq.n	800105e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800104a:	2201      	movs	r2, #1
 800104c:	409a      	lsls	r2, r3
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001056:	f043 0202 	orr.w	r2, r3, #2
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001062:	2204      	movs	r2, #4
 8001064:	409a      	lsls	r2, r3
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	4013      	ands	r3, r2
 800106a:	2b00      	cmp	r3, #0
 800106c:	d012      	beq.n	8001094 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f003 0302 	and.w	r3, r3, #2
 8001078:	2b00      	cmp	r3, #0
 800107a:	d00b      	beq.n	8001094 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001080:	2204      	movs	r2, #4
 8001082:	409a      	lsls	r2, r3
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800108c:	f043 0204 	orr.w	r2, r3, #4
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001098:	2210      	movs	r2, #16
 800109a:	409a      	lsls	r2, r3
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	4013      	ands	r3, r2
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d043      	beq.n	800112c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f003 0308 	and.w	r3, r3, #8
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d03c      	beq.n	800112c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010b6:	2210      	movs	r2, #16
 80010b8:	409a      	lsls	r2, r3
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d018      	beq.n	80010fe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d108      	bne.n	80010ec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d024      	beq.n	800112c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	4798      	blx	r3
 80010ea:	e01f      	b.n	800112c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d01b      	beq.n	800112c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	4798      	blx	r3
 80010fc:	e016      	b.n	800112c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001108:	2b00      	cmp	r3, #0
 800110a:	d107      	bne.n	800111c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f022 0208 	bic.w	r2, r2, #8
 800111a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001120:	2b00      	cmp	r3, #0
 8001122:	d003      	beq.n	800112c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001130:	2220      	movs	r2, #32
 8001132:	409a      	lsls	r2, r3
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	4013      	ands	r3, r2
 8001138:	2b00      	cmp	r3, #0
 800113a:	f000 808f 	beq.w	800125c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f003 0310 	and.w	r3, r3, #16
 8001148:	2b00      	cmp	r3, #0
 800114a:	f000 8087 	beq.w	800125c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001152:	2220      	movs	r2, #32
 8001154:	409a      	lsls	r2, r3
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001160:	b2db      	uxtb	r3, r3
 8001162:	2b05      	cmp	r3, #5
 8001164:	d136      	bne.n	80011d4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f022 0216 	bic.w	r2, r2, #22
 8001174:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	695a      	ldr	r2, [r3, #20]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001184:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800118a:	2b00      	cmp	r3, #0
 800118c:	d103      	bne.n	8001196 <HAL_DMA_IRQHandler+0x1da>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001192:	2b00      	cmp	r3, #0
 8001194:	d007      	beq.n	80011a6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f022 0208 	bic.w	r2, r2, #8
 80011a4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011aa:	223f      	movs	r2, #63	@ 0x3f
 80011ac:	409a      	lsls	r2, r3
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2201      	movs	r2, #1
 80011b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	2200      	movs	r2, #0
 80011be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d07e      	beq.n	80012c8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80011ce:	6878      	ldr	r0, [r7, #4]
 80011d0:	4798      	blx	r3
        }
        return;
 80011d2:	e079      	b.n	80012c8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d01d      	beq.n	800121e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d10d      	bne.n	800120c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d031      	beq.n	800125c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011fc:	6878      	ldr	r0, [r7, #4]
 80011fe:	4798      	blx	r3
 8001200:	e02c      	b.n	800125c <HAL_DMA_IRQHandler+0x2a0>
 8001202:	bf00      	nop
 8001204:	20000000 	.word	0x20000000
 8001208:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001210:	2b00      	cmp	r3, #0
 8001212:	d023      	beq.n	800125c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	4798      	blx	r3
 800121c:	e01e      	b.n	800125c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001228:	2b00      	cmp	r3, #0
 800122a:	d10f      	bne.n	800124c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	681a      	ldr	r2, [r3, #0]
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f022 0210 	bic.w	r2, r2, #16
 800123a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2201      	movs	r2, #1
 8001240:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2200      	movs	r2, #0
 8001248:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001250:	2b00      	cmp	r3, #0
 8001252:	d003      	beq.n	800125c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001260:	2b00      	cmp	r3, #0
 8001262:	d032      	beq.n	80012ca <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001268:	f003 0301 	and.w	r3, r3, #1
 800126c:	2b00      	cmp	r3, #0
 800126e:	d022      	beq.n	80012b6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2205      	movs	r2, #5
 8001274:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f022 0201 	bic.w	r2, r2, #1
 8001286:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	3301      	adds	r3, #1
 800128c:	60bb      	str	r3, [r7, #8]
 800128e:	697a      	ldr	r2, [r7, #20]
 8001290:	429a      	cmp	r2, r3
 8001292:	d307      	bcc.n	80012a4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f003 0301 	and.w	r3, r3, #1
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d1f2      	bne.n	8001288 <HAL_DMA_IRQHandler+0x2cc>
 80012a2:	e000      	b.n	80012a6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80012a4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2201      	movs	r2, #1
 80012aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2200      	movs	r2, #0
 80012b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d005      	beq.n	80012ca <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	4798      	blx	r3
 80012c6:	e000      	b.n	80012ca <HAL_DMA_IRQHandler+0x30e>
        return;
 80012c8:	bf00      	nop
    }
  }
}
 80012ca:	3718      	adds	r7, #24
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
 80012dc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80012ec:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	683a      	ldr	r2, [r7, #0]
 80012f4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	2b40      	cmp	r3, #64	@ 0x40
 80012fc:	d108      	bne.n	8001310 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	68ba      	ldr	r2, [r7, #8]
 800130c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800130e:	e007      	b.n	8001320 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	68ba      	ldr	r2, [r7, #8]
 8001316:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	687a      	ldr	r2, [r7, #4]
 800131e:	60da      	str	r2, [r3, #12]
}
 8001320:	bf00      	nop
 8001322:	3714      	adds	r7, #20
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr

0800132c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800132c:	b480      	push	{r7}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	b2db      	uxtb	r3, r3
 800133a:	3b10      	subs	r3, #16
 800133c:	4a14      	ldr	r2, [pc, #80]	@ (8001390 <DMA_CalcBaseAndBitshift+0x64>)
 800133e:	fba2 2303 	umull	r2, r3, r2, r3
 8001342:	091b      	lsrs	r3, r3, #4
 8001344:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001346:	4a13      	ldr	r2, [pc, #76]	@ (8001394 <DMA_CalcBaseAndBitshift+0x68>)
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	4413      	add	r3, r2
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	461a      	mov	r2, r3
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	2b03      	cmp	r3, #3
 8001358:	d909      	bls.n	800136e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001362:	f023 0303 	bic.w	r3, r3, #3
 8001366:	1d1a      	adds	r2, r3, #4
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	659a      	str	r2, [r3, #88]	@ 0x58
 800136c:	e007      	b.n	800137e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001376:	f023 0303 	bic.w	r3, r3, #3
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001382:	4618      	mov	r0, r3
 8001384:	3714      	adds	r7, #20
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	aaaaaaab 	.word	0xaaaaaaab
 8001394:	08003664 	.word	0x08003664

08001398 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001398:	b480      	push	{r7}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013a0:	2300      	movs	r3, #0
 80013a2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013a8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	699b      	ldr	r3, [r3, #24]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d11f      	bne.n	80013f2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	2b03      	cmp	r3, #3
 80013b6:	d856      	bhi.n	8001466 <DMA_CheckFifoParam+0xce>
 80013b8:	a201      	add	r2, pc, #4	@ (adr r2, 80013c0 <DMA_CheckFifoParam+0x28>)
 80013ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013be:	bf00      	nop
 80013c0:	080013d1 	.word	0x080013d1
 80013c4:	080013e3 	.word	0x080013e3
 80013c8:	080013d1 	.word	0x080013d1
 80013cc:	08001467 	.word	0x08001467
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d046      	beq.n	800146a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80013dc:	2301      	movs	r3, #1
 80013de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80013e0:	e043      	b.n	800146a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013e6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80013ea:	d140      	bne.n	800146e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80013ec:	2301      	movs	r3, #1
 80013ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80013f0:	e03d      	b.n	800146e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	699b      	ldr	r3, [r3, #24]
 80013f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80013fa:	d121      	bne.n	8001440 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	2b03      	cmp	r3, #3
 8001400:	d837      	bhi.n	8001472 <DMA_CheckFifoParam+0xda>
 8001402:	a201      	add	r2, pc, #4	@ (adr r2, 8001408 <DMA_CheckFifoParam+0x70>)
 8001404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001408:	08001419 	.word	0x08001419
 800140c:	0800141f 	.word	0x0800141f
 8001410:	08001419 	.word	0x08001419
 8001414:	08001431 	.word	0x08001431
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001418:	2301      	movs	r3, #1
 800141a:	73fb      	strb	r3, [r7, #15]
      break;
 800141c:	e030      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001422:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001426:	2b00      	cmp	r3, #0
 8001428:	d025      	beq.n	8001476 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800142e:	e022      	b.n	8001476 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001434:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001438:	d11f      	bne.n	800147a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800143e:	e01c      	b.n	800147a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	2b02      	cmp	r3, #2
 8001444:	d903      	bls.n	800144e <DMA_CheckFifoParam+0xb6>
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	2b03      	cmp	r3, #3
 800144a:	d003      	beq.n	8001454 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800144c:	e018      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	73fb      	strb	r3, [r7, #15]
      break;
 8001452:	e015      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001458:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800145c:	2b00      	cmp	r3, #0
 800145e:	d00e      	beq.n	800147e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001460:	2301      	movs	r3, #1
 8001462:	73fb      	strb	r3, [r7, #15]
      break;
 8001464:	e00b      	b.n	800147e <DMA_CheckFifoParam+0xe6>
      break;
 8001466:	bf00      	nop
 8001468:	e00a      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      break;
 800146a:	bf00      	nop
 800146c:	e008      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      break;
 800146e:	bf00      	nop
 8001470:	e006      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      break;
 8001472:	bf00      	nop
 8001474:	e004      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      break;
 8001476:	bf00      	nop
 8001478:	e002      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      break;   
 800147a:	bf00      	nop
 800147c:	e000      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      break;
 800147e:	bf00      	nop
    }
  } 
  
  return status; 
 8001480:	7bfb      	ldrb	r3, [r7, #15]
}
 8001482:	4618      	mov	r0, r3
 8001484:	3714      	adds	r7, #20
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop

08001490 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001490:	b480      	push	{r7}
 8001492:	b089      	sub	sp, #36	@ 0x24
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800149a:	2300      	movs	r3, #0
 800149c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800149e:	2300      	movs	r3, #0
 80014a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80014a2:	2300      	movs	r3, #0
 80014a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014a6:	2300      	movs	r3, #0
 80014a8:	61fb      	str	r3, [r7, #28]
 80014aa:	e159      	b.n	8001760 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80014ac:	2201      	movs	r2, #1
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	697a      	ldr	r2, [r7, #20]
 80014bc:	4013      	ands	r3, r2
 80014be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80014c0:	693a      	ldr	r2, [r7, #16]
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	f040 8148 	bne.w	800175a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	f003 0303 	and.w	r3, r3, #3
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d005      	beq.n	80014e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014de:	2b02      	cmp	r3, #2
 80014e0:	d130      	bne.n	8001544 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014e8:	69fb      	ldr	r3, [r7, #28]
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	2203      	movs	r2, #3
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	43db      	mvns	r3, r3
 80014f4:	69ba      	ldr	r2, [r7, #24]
 80014f6:	4013      	ands	r3, r2
 80014f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	68da      	ldr	r2, [r3, #12]
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	005b      	lsls	r3, r3, #1
 8001502:	fa02 f303 	lsl.w	r3, r2, r3
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	4313      	orrs	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	69ba      	ldr	r2, [r7, #24]
 8001510:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001518:	2201      	movs	r2, #1
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	fa02 f303 	lsl.w	r3, r2, r3
 8001520:	43db      	mvns	r3, r3
 8001522:	69ba      	ldr	r2, [r7, #24]
 8001524:	4013      	ands	r3, r2
 8001526:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	091b      	lsrs	r3, r3, #4
 800152e:	f003 0201 	and.w	r2, r3, #1
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	69ba      	ldr	r2, [r7, #24]
 800153a:	4313      	orrs	r3, r2
 800153c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	69ba      	ldr	r2, [r7, #24]
 8001542:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f003 0303 	and.w	r3, r3, #3
 800154c:	2b03      	cmp	r3, #3
 800154e:	d017      	beq.n	8001580 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	68db      	ldr	r3, [r3, #12]
 8001554:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	2203      	movs	r2, #3
 800155c:	fa02 f303 	lsl.w	r3, r2, r3
 8001560:	43db      	mvns	r3, r3
 8001562:	69ba      	ldr	r2, [r7, #24]
 8001564:	4013      	ands	r3, r2
 8001566:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	689a      	ldr	r2, [r3, #8]
 800156c:	69fb      	ldr	r3, [r7, #28]
 800156e:	005b      	lsls	r3, r3, #1
 8001570:	fa02 f303 	lsl.w	r3, r2, r3
 8001574:	69ba      	ldr	r2, [r7, #24]
 8001576:	4313      	orrs	r3, r2
 8001578:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	69ba      	ldr	r2, [r7, #24]
 800157e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f003 0303 	and.w	r3, r3, #3
 8001588:	2b02      	cmp	r3, #2
 800158a:	d123      	bne.n	80015d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800158c:	69fb      	ldr	r3, [r7, #28]
 800158e:	08da      	lsrs	r2, r3, #3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	3208      	adds	r2, #8
 8001594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001598:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	f003 0307 	and.w	r3, r3, #7
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	220f      	movs	r2, #15
 80015a4:	fa02 f303 	lsl.w	r3, r2, r3
 80015a8:	43db      	mvns	r3, r3
 80015aa:	69ba      	ldr	r2, [r7, #24]
 80015ac:	4013      	ands	r3, r2
 80015ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	691a      	ldr	r2, [r3, #16]
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	f003 0307 	and.w	r3, r3, #7
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	fa02 f303 	lsl.w	r3, r2, r3
 80015c0:	69ba      	ldr	r2, [r7, #24]
 80015c2:	4313      	orrs	r3, r2
 80015c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	08da      	lsrs	r2, r3, #3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	3208      	adds	r2, #8
 80015ce:	69b9      	ldr	r1, [r7, #24]
 80015d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	2203      	movs	r2, #3
 80015e0:	fa02 f303 	lsl.w	r3, r2, r3
 80015e4:	43db      	mvns	r3, r3
 80015e6:	69ba      	ldr	r2, [r7, #24]
 80015e8:	4013      	ands	r3, r2
 80015ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f003 0203 	and.w	r2, r3, #3
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	fa02 f303 	lsl.w	r3, r2, r3
 80015fc:	69ba      	ldr	r2, [r7, #24]
 80015fe:	4313      	orrs	r3, r2
 8001600:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	69ba      	ldr	r2, [r7, #24]
 8001606:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001610:	2b00      	cmp	r3, #0
 8001612:	f000 80a2 	beq.w	800175a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	4b57      	ldr	r3, [pc, #348]	@ (8001778 <HAL_GPIO_Init+0x2e8>)
 800161c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800161e:	4a56      	ldr	r2, [pc, #344]	@ (8001778 <HAL_GPIO_Init+0x2e8>)
 8001620:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001624:	6453      	str	r3, [r2, #68]	@ 0x44
 8001626:	4b54      	ldr	r3, [pc, #336]	@ (8001778 <HAL_GPIO_Init+0x2e8>)
 8001628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800162a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001632:	4a52      	ldr	r2, [pc, #328]	@ (800177c <HAL_GPIO_Init+0x2ec>)
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	089b      	lsrs	r3, r3, #2
 8001638:	3302      	adds	r3, #2
 800163a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800163e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	f003 0303 	and.w	r3, r3, #3
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	220f      	movs	r2, #15
 800164a:	fa02 f303 	lsl.w	r3, r2, r3
 800164e:	43db      	mvns	r3, r3
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	4013      	ands	r3, r2
 8001654:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4a49      	ldr	r2, [pc, #292]	@ (8001780 <HAL_GPIO_Init+0x2f0>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d019      	beq.n	8001692 <HAL_GPIO_Init+0x202>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4a48      	ldr	r2, [pc, #288]	@ (8001784 <HAL_GPIO_Init+0x2f4>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d013      	beq.n	800168e <HAL_GPIO_Init+0x1fe>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4a47      	ldr	r2, [pc, #284]	@ (8001788 <HAL_GPIO_Init+0x2f8>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d00d      	beq.n	800168a <HAL_GPIO_Init+0x1fa>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4a46      	ldr	r2, [pc, #280]	@ (800178c <HAL_GPIO_Init+0x2fc>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d007      	beq.n	8001686 <HAL_GPIO_Init+0x1f6>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a45      	ldr	r2, [pc, #276]	@ (8001790 <HAL_GPIO_Init+0x300>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d101      	bne.n	8001682 <HAL_GPIO_Init+0x1f2>
 800167e:	2304      	movs	r3, #4
 8001680:	e008      	b.n	8001694 <HAL_GPIO_Init+0x204>
 8001682:	2307      	movs	r3, #7
 8001684:	e006      	b.n	8001694 <HAL_GPIO_Init+0x204>
 8001686:	2303      	movs	r3, #3
 8001688:	e004      	b.n	8001694 <HAL_GPIO_Init+0x204>
 800168a:	2302      	movs	r3, #2
 800168c:	e002      	b.n	8001694 <HAL_GPIO_Init+0x204>
 800168e:	2301      	movs	r3, #1
 8001690:	e000      	b.n	8001694 <HAL_GPIO_Init+0x204>
 8001692:	2300      	movs	r3, #0
 8001694:	69fa      	ldr	r2, [r7, #28]
 8001696:	f002 0203 	and.w	r2, r2, #3
 800169a:	0092      	lsls	r2, r2, #2
 800169c:	4093      	lsls	r3, r2
 800169e:	69ba      	ldr	r2, [r7, #24]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016a4:	4935      	ldr	r1, [pc, #212]	@ (800177c <HAL_GPIO_Init+0x2ec>)
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	089b      	lsrs	r3, r3, #2
 80016aa:	3302      	adds	r3, #2
 80016ac:	69ba      	ldr	r2, [r7, #24]
 80016ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016b2:	4b38      	ldr	r3, [pc, #224]	@ (8001794 <HAL_GPIO_Init+0x304>)
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	43db      	mvns	r3, r3
 80016bc:	69ba      	ldr	r2, [r7, #24]
 80016be:	4013      	ands	r3, r2
 80016c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d003      	beq.n	80016d6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80016ce:	69ba      	ldr	r2, [r7, #24]
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	4313      	orrs	r3, r2
 80016d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80016d6:	4a2f      	ldr	r2, [pc, #188]	@ (8001794 <HAL_GPIO_Init+0x304>)
 80016d8:	69bb      	ldr	r3, [r7, #24]
 80016da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016dc:	4b2d      	ldr	r3, [pc, #180]	@ (8001794 <HAL_GPIO_Init+0x304>)
 80016de:	68db      	ldr	r3, [r3, #12]
 80016e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016e2:	693b      	ldr	r3, [r7, #16]
 80016e4:	43db      	mvns	r3, r3
 80016e6:	69ba      	ldr	r2, [r7, #24]
 80016e8:	4013      	ands	r3, r2
 80016ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d003      	beq.n	8001700 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80016f8:	69ba      	ldr	r2, [r7, #24]
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	4313      	orrs	r3, r2
 80016fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001700:	4a24      	ldr	r2, [pc, #144]	@ (8001794 <HAL_GPIO_Init+0x304>)
 8001702:	69bb      	ldr	r3, [r7, #24]
 8001704:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001706:	4b23      	ldr	r3, [pc, #140]	@ (8001794 <HAL_GPIO_Init+0x304>)
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	43db      	mvns	r3, r3
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	4013      	ands	r3, r2
 8001714:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d003      	beq.n	800172a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001722:	69ba      	ldr	r2, [r7, #24]
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	4313      	orrs	r3, r2
 8001728:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800172a:	4a1a      	ldr	r2, [pc, #104]	@ (8001794 <HAL_GPIO_Init+0x304>)
 800172c:	69bb      	ldr	r3, [r7, #24]
 800172e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001730:	4b18      	ldr	r3, [pc, #96]	@ (8001794 <HAL_GPIO_Init+0x304>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	43db      	mvns	r3, r3
 800173a:	69ba      	ldr	r2, [r7, #24]
 800173c:	4013      	ands	r3, r2
 800173e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d003      	beq.n	8001754 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	4313      	orrs	r3, r2
 8001752:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001754:	4a0f      	ldr	r2, [pc, #60]	@ (8001794 <HAL_GPIO_Init+0x304>)
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	3301      	adds	r3, #1
 800175e:	61fb      	str	r3, [r7, #28]
 8001760:	69fb      	ldr	r3, [r7, #28]
 8001762:	2b0f      	cmp	r3, #15
 8001764:	f67f aea2 	bls.w	80014ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001768:	bf00      	nop
 800176a:	bf00      	nop
 800176c:	3724      	adds	r7, #36	@ 0x24
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	40023800 	.word	0x40023800
 800177c:	40013800 	.word	0x40013800
 8001780:	40020000 	.word	0x40020000
 8001784:	40020400 	.word	0x40020400
 8001788:	40020800 	.word	0x40020800
 800178c:	40020c00 	.word	0x40020c00
 8001790:	40021000 	.word	0x40021000
 8001794:	40013c00 	.word	0x40013c00

08001798 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d101      	bne.n	80017aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e267      	b.n	8001c7a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d075      	beq.n	80018a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80017b6:	4b88      	ldr	r3, [pc, #544]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	f003 030c 	and.w	r3, r3, #12
 80017be:	2b04      	cmp	r3, #4
 80017c0:	d00c      	beq.n	80017dc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017c2:	4b85      	ldr	r3, [pc, #532]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80017ca:	2b08      	cmp	r3, #8
 80017cc:	d112      	bne.n	80017f4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017ce:	4b82      	ldr	r3, [pc, #520]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80017da:	d10b      	bne.n	80017f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017dc:	4b7e      	ldr	r3, [pc, #504]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d05b      	beq.n	80018a0 <HAL_RCC_OscConfig+0x108>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d157      	bne.n	80018a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e242      	b.n	8001c7a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017fc:	d106      	bne.n	800180c <HAL_RCC_OscConfig+0x74>
 80017fe:	4b76      	ldr	r3, [pc, #472]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4a75      	ldr	r2, [pc, #468]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 8001804:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001808:	6013      	str	r3, [r2, #0]
 800180a:	e01d      	b.n	8001848 <HAL_RCC_OscConfig+0xb0>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001814:	d10c      	bne.n	8001830 <HAL_RCC_OscConfig+0x98>
 8001816:	4b70      	ldr	r3, [pc, #448]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a6f      	ldr	r2, [pc, #444]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 800181c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001820:	6013      	str	r3, [r2, #0]
 8001822:	4b6d      	ldr	r3, [pc, #436]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a6c      	ldr	r2, [pc, #432]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 8001828:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800182c:	6013      	str	r3, [r2, #0]
 800182e:	e00b      	b.n	8001848 <HAL_RCC_OscConfig+0xb0>
 8001830:	4b69      	ldr	r3, [pc, #420]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a68      	ldr	r2, [pc, #416]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 8001836:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800183a:	6013      	str	r3, [r2, #0]
 800183c:	4b66      	ldr	r3, [pc, #408]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a65      	ldr	r2, [pc, #404]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 8001842:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001846:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d013      	beq.n	8001878 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001850:	f7ff f990 	bl	8000b74 <HAL_GetTick>
 8001854:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001856:	e008      	b.n	800186a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001858:	f7ff f98c 	bl	8000b74 <HAL_GetTick>
 800185c:	4602      	mov	r2, r0
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	2b64      	cmp	r3, #100	@ 0x64
 8001864:	d901      	bls.n	800186a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001866:	2303      	movs	r3, #3
 8001868:	e207      	b.n	8001c7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800186a:	4b5b      	ldr	r3, [pc, #364]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d0f0      	beq.n	8001858 <HAL_RCC_OscConfig+0xc0>
 8001876:	e014      	b.n	80018a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001878:	f7ff f97c 	bl	8000b74 <HAL_GetTick>
 800187c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800187e:	e008      	b.n	8001892 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001880:	f7ff f978 	bl	8000b74 <HAL_GetTick>
 8001884:	4602      	mov	r2, r0
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	2b64      	cmp	r3, #100	@ 0x64
 800188c:	d901      	bls.n	8001892 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e1f3      	b.n	8001c7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001892:	4b51      	ldr	r3, [pc, #324]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d1f0      	bne.n	8001880 <HAL_RCC_OscConfig+0xe8>
 800189e:	e000      	b.n	80018a2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 0302 	and.w	r3, r3, #2
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d063      	beq.n	8001976 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80018ae:	4b4a      	ldr	r3, [pc, #296]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	f003 030c 	and.w	r3, r3, #12
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d00b      	beq.n	80018d2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018ba:	4b47      	ldr	r3, [pc, #284]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80018c2:	2b08      	cmp	r3, #8
 80018c4:	d11c      	bne.n	8001900 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018c6:	4b44      	ldr	r3, [pc, #272]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d116      	bne.n	8001900 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018d2:	4b41      	ldr	r3, [pc, #260]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0302 	and.w	r3, r3, #2
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d005      	beq.n	80018ea <HAL_RCC_OscConfig+0x152>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	68db      	ldr	r3, [r3, #12]
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d001      	beq.n	80018ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e1c7      	b.n	8001c7a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ea:	4b3b      	ldr	r3, [pc, #236]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	691b      	ldr	r3, [r3, #16]
 80018f6:	00db      	lsls	r3, r3, #3
 80018f8:	4937      	ldr	r1, [pc, #220]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 80018fa:	4313      	orrs	r3, r2
 80018fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018fe:	e03a      	b.n	8001976 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d020      	beq.n	800194a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001908:	4b34      	ldr	r3, [pc, #208]	@ (80019dc <HAL_RCC_OscConfig+0x244>)
 800190a:	2201      	movs	r2, #1
 800190c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800190e:	f7ff f931 	bl	8000b74 <HAL_GetTick>
 8001912:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001914:	e008      	b.n	8001928 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001916:	f7ff f92d 	bl	8000b74 <HAL_GetTick>
 800191a:	4602      	mov	r2, r0
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	2b02      	cmp	r3, #2
 8001922:	d901      	bls.n	8001928 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001924:	2303      	movs	r3, #3
 8001926:	e1a8      	b.n	8001c7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001928:	4b2b      	ldr	r3, [pc, #172]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f003 0302 	and.w	r3, r3, #2
 8001930:	2b00      	cmp	r3, #0
 8001932:	d0f0      	beq.n	8001916 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001934:	4b28      	ldr	r3, [pc, #160]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	691b      	ldr	r3, [r3, #16]
 8001940:	00db      	lsls	r3, r3, #3
 8001942:	4925      	ldr	r1, [pc, #148]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 8001944:	4313      	orrs	r3, r2
 8001946:	600b      	str	r3, [r1, #0]
 8001948:	e015      	b.n	8001976 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800194a:	4b24      	ldr	r3, [pc, #144]	@ (80019dc <HAL_RCC_OscConfig+0x244>)
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001950:	f7ff f910 	bl	8000b74 <HAL_GetTick>
 8001954:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001956:	e008      	b.n	800196a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001958:	f7ff f90c 	bl	8000b74 <HAL_GetTick>
 800195c:	4602      	mov	r2, r0
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	2b02      	cmp	r3, #2
 8001964:	d901      	bls.n	800196a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001966:	2303      	movs	r3, #3
 8001968:	e187      	b.n	8001c7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800196a:	4b1b      	ldr	r3, [pc, #108]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f003 0302 	and.w	r3, r3, #2
 8001972:	2b00      	cmp	r3, #0
 8001974:	d1f0      	bne.n	8001958 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f003 0308 	and.w	r3, r3, #8
 800197e:	2b00      	cmp	r3, #0
 8001980:	d036      	beq.n	80019f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	695b      	ldr	r3, [r3, #20]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d016      	beq.n	80019b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800198a:	4b15      	ldr	r3, [pc, #84]	@ (80019e0 <HAL_RCC_OscConfig+0x248>)
 800198c:	2201      	movs	r2, #1
 800198e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001990:	f7ff f8f0 	bl	8000b74 <HAL_GetTick>
 8001994:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001996:	e008      	b.n	80019aa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001998:	f7ff f8ec 	bl	8000b74 <HAL_GetTick>
 800199c:	4602      	mov	r2, r0
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	2b02      	cmp	r3, #2
 80019a4:	d901      	bls.n	80019aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80019a6:	2303      	movs	r3, #3
 80019a8:	e167      	b.n	8001c7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019aa:	4b0b      	ldr	r3, [pc, #44]	@ (80019d8 <HAL_RCC_OscConfig+0x240>)
 80019ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019ae:	f003 0302 	and.w	r3, r3, #2
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d0f0      	beq.n	8001998 <HAL_RCC_OscConfig+0x200>
 80019b6:	e01b      	b.n	80019f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019b8:	4b09      	ldr	r3, [pc, #36]	@ (80019e0 <HAL_RCC_OscConfig+0x248>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019be:	f7ff f8d9 	bl	8000b74 <HAL_GetTick>
 80019c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019c4:	e00e      	b.n	80019e4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019c6:	f7ff f8d5 	bl	8000b74 <HAL_GetTick>
 80019ca:	4602      	mov	r2, r0
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	1ad3      	subs	r3, r2, r3
 80019d0:	2b02      	cmp	r3, #2
 80019d2:	d907      	bls.n	80019e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80019d4:	2303      	movs	r3, #3
 80019d6:	e150      	b.n	8001c7a <HAL_RCC_OscConfig+0x4e2>
 80019d8:	40023800 	.word	0x40023800
 80019dc:	42470000 	.word	0x42470000
 80019e0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019e4:	4b88      	ldr	r3, [pc, #544]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 80019e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019e8:	f003 0302 	and.w	r3, r3, #2
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d1ea      	bne.n	80019c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 0304 	and.w	r3, r3, #4
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	f000 8097 	beq.w	8001b2c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019fe:	2300      	movs	r3, #0
 8001a00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a02:	4b81      	ldr	r3, [pc, #516]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d10f      	bne.n	8001a2e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a0e:	2300      	movs	r3, #0
 8001a10:	60bb      	str	r3, [r7, #8]
 8001a12:	4b7d      	ldr	r3, [pc, #500]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a16:	4a7c      	ldr	r2, [pc, #496]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001a18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a1e:	4b7a      	ldr	r3, [pc, #488]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a26:	60bb      	str	r3, [r7, #8]
 8001a28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a2e:	4b77      	ldr	r3, [pc, #476]	@ (8001c0c <HAL_RCC_OscConfig+0x474>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d118      	bne.n	8001a6c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a3a:	4b74      	ldr	r3, [pc, #464]	@ (8001c0c <HAL_RCC_OscConfig+0x474>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a73      	ldr	r2, [pc, #460]	@ (8001c0c <HAL_RCC_OscConfig+0x474>)
 8001a40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a46:	f7ff f895 	bl	8000b74 <HAL_GetTick>
 8001a4a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a4c:	e008      	b.n	8001a60 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a4e:	f7ff f891 	bl	8000b74 <HAL_GetTick>
 8001a52:	4602      	mov	r2, r0
 8001a54:	693b      	ldr	r3, [r7, #16]
 8001a56:	1ad3      	subs	r3, r2, r3
 8001a58:	2b02      	cmp	r3, #2
 8001a5a:	d901      	bls.n	8001a60 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	e10c      	b.n	8001c7a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a60:	4b6a      	ldr	r3, [pc, #424]	@ (8001c0c <HAL_RCC_OscConfig+0x474>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d0f0      	beq.n	8001a4e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d106      	bne.n	8001a82 <HAL_RCC_OscConfig+0x2ea>
 8001a74:	4b64      	ldr	r3, [pc, #400]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001a76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a78:	4a63      	ldr	r2, [pc, #396]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001a7a:	f043 0301 	orr.w	r3, r3, #1
 8001a7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a80:	e01c      	b.n	8001abc <HAL_RCC_OscConfig+0x324>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	2b05      	cmp	r3, #5
 8001a88:	d10c      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x30c>
 8001a8a:	4b5f      	ldr	r3, [pc, #380]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001a8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a8e:	4a5e      	ldr	r2, [pc, #376]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001a90:	f043 0304 	orr.w	r3, r3, #4
 8001a94:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a96:	4b5c      	ldr	r3, [pc, #368]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a9a:	4a5b      	ldr	r2, [pc, #364]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001a9c:	f043 0301 	orr.w	r3, r3, #1
 8001aa0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001aa2:	e00b      	b.n	8001abc <HAL_RCC_OscConfig+0x324>
 8001aa4:	4b58      	ldr	r3, [pc, #352]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001aa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001aa8:	4a57      	ldr	r2, [pc, #348]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001aaa:	f023 0301 	bic.w	r3, r3, #1
 8001aae:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ab0:	4b55      	ldr	r3, [pc, #340]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001ab2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ab4:	4a54      	ldr	r2, [pc, #336]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001ab6:	f023 0304 	bic.w	r3, r3, #4
 8001aba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d015      	beq.n	8001af0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ac4:	f7ff f856 	bl	8000b74 <HAL_GetTick>
 8001ac8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aca:	e00a      	b.n	8001ae2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001acc:	f7ff f852 	bl	8000b74 <HAL_GetTick>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d901      	bls.n	8001ae2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	e0cb      	b.n	8001c7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ae2:	4b49      	ldr	r3, [pc, #292]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001ae4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d0ee      	beq.n	8001acc <HAL_RCC_OscConfig+0x334>
 8001aee:	e014      	b.n	8001b1a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001af0:	f7ff f840 	bl	8000b74 <HAL_GetTick>
 8001af4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001af6:	e00a      	b.n	8001b0e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001af8:	f7ff f83c 	bl	8000b74 <HAL_GetTick>
 8001afc:	4602      	mov	r2, r0
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d901      	bls.n	8001b0e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e0b5      	b.n	8001c7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b0e:	4b3e      	ldr	r3, [pc, #248]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001b10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b12:	f003 0302 	and.w	r3, r3, #2
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d1ee      	bne.n	8001af8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b1a:	7dfb      	ldrb	r3, [r7, #23]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d105      	bne.n	8001b2c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b20:	4b39      	ldr	r3, [pc, #228]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b24:	4a38      	ldr	r2, [pc, #224]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001b26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b2a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	699b      	ldr	r3, [r3, #24]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	f000 80a1 	beq.w	8001c78 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b36:	4b34      	ldr	r3, [pc, #208]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	f003 030c 	and.w	r3, r3, #12
 8001b3e:	2b08      	cmp	r3, #8
 8001b40:	d05c      	beq.n	8001bfc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	699b      	ldr	r3, [r3, #24]
 8001b46:	2b02      	cmp	r3, #2
 8001b48:	d141      	bne.n	8001bce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b4a:	4b31      	ldr	r3, [pc, #196]	@ (8001c10 <HAL_RCC_OscConfig+0x478>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b50:	f7ff f810 	bl	8000b74 <HAL_GetTick>
 8001b54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b56:	e008      	b.n	8001b6a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b58:	f7ff f80c 	bl	8000b74 <HAL_GetTick>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	2b02      	cmp	r3, #2
 8001b64:	d901      	bls.n	8001b6a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001b66:	2303      	movs	r3, #3
 8001b68:	e087      	b.n	8001c7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b6a:	4b27      	ldr	r3, [pc, #156]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d1f0      	bne.n	8001b58 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	69da      	ldr	r2, [r3, #28]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6a1b      	ldr	r3, [r3, #32]
 8001b7e:	431a      	orrs	r2, r3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b84:	019b      	lsls	r3, r3, #6
 8001b86:	431a      	orrs	r2, r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b8c:	085b      	lsrs	r3, r3, #1
 8001b8e:	3b01      	subs	r3, #1
 8001b90:	041b      	lsls	r3, r3, #16
 8001b92:	431a      	orrs	r2, r3
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b98:	061b      	lsls	r3, r3, #24
 8001b9a:	491b      	ldr	r1, [pc, #108]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ba0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c10 <HAL_RCC_OscConfig+0x478>)
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba6:	f7fe ffe5 	bl	8000b74 <HAL_GetTick>
 8001baa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bac:	e008      	b.n	8001bc0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bae:	f7fe ffe1 	bl	8000b74 <HAL_GetTick>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d901      	bls.n	8001bc0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	e05c      	b.n	8001c7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bc0:	4b11      	ldr	r3, [pc, #68]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d0f0      	beq.n	8001bae <HAL_RCC_OscConfig+0x416>
 8001bcc:	e054      	b.n	8001c78 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bce:	4b10      	ldr	r3, [pc, #64]	@ (8001c10 <HAL_RCC_OscConfig+0x478>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd4:	f7fe ffce 	bl	8000b74 <HAL_GetTick>
 8001bd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bda:	e008      	b.n	8001bee <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bdc:	f7fe ffca 	bl	8000b74 <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d901      	bls.n	8001bee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001bea:	2303      	movs	r3, #3
 8001bec:	e045      	b.n	8001c7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bee:	4b06      	ldr	r3, [pc, #24]	@ (8001c08 <HAL_RCC_OscConfig+0x470>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d1f0      	bne.n	8001bdc <HAL_RCC_OscConfig+0x444>
 8001bfa:	e03d      	b.n	8001c78 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	699b      	ldr	r3, [r3, #24]
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d107      	bne.n	8001c14 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	e038      	b.n	8001c7a <HAL_RCC_OscConfig+0x4e2>
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	40007000 	.word	0x40007000
 8001c10:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c14:	4b1b      	ldr	r3, [pc, #108]	@ (8001c84 <HAL_RCC_OscConfig+0x4ec>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	699b      	ldr	r3, [r3, #24]
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d028      	beq.n	8001c74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d121      	bne.n	8001c74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	d11a      	bne.n	8001c74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c3e:	68fa      	ldr	r2, [r7, #12]
 8001c40:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001c44:	4013      	ands	r3, r2
 8001c46:	687a      	ldr	r2, [r7, #4]
 8001c48:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001c4a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d111      	bne.n	8001c74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c5a:	085b      	lsrs	r3, r3, #1
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d107      	bne.n	8001c74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c6e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d001      	beq.n	8001c78 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	e000      	b.n	8001c7a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3718      	adds	r7, #24
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	40023800 	.word	0x40023800

08001c88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d101      	bne.n	8001c9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	e0cc      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c9c:	4b68      	ldr	r3, [pc, #416]	@ (8001e40 <HAL_RCC_ClockConfig+0x1b8>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 0307 	and.w	r3, r3, #7
 8001ca4:	683a      	ldr	r2, [r7, #0]
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d90c      	bls.n	8001cc4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001caa:	4b65      	ldr	r3, [pc, #404]	@ (8001e40 <HAL_RCC_ClockConfig+0x1b8>)
 8001cac:	683a      	ldr	r2, [r7, #0]
 8001cae:	b2d2      	uxtb	r2, r2
 8001cb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cb2:	4b63      	ldr	r3, [pc, #396]	@ (8001e40 <HAL_RCC_ClockConfig+0x1b8>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0307 	and.w	r3, r3, #7
 8001cba:	683a      	ldr	r2, [r7, #0]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d001      	beq.n	8001cc4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e0b8      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0302 	and.w	r3, r3, #2
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d020      	beq.n	8001d12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 0304 	and.w	r3, r3, #4
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d005      	beq.n	8001ce8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001cdc:	4b59      	ldr	r3, [pc, #356]	@ (8001e44 <HAL_RCC_ClockConfig+0x1bc>)
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	4a58      	ldr	r2, [pc, #352]	@ (8001e44 <HAL_RCC_ClockConfig+0x1bc>)
 8001ce2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001ce6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 0308 	and.w	r3, r3, #8
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d005      	beq.n	8001d00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001cf4:	4b53      	ldr	r3, [pc, #332]	@ (8001e44 <HAL_RCC_ClockConfig+0x1bc>)
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	4a52      	ldr	r2, [pc, #328]	@ (8001e44 <HAL_RCC_ClockConfig+0x1bc>)
 8001cfa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001cfe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d00:	4b50      	ldr	r3, [pc, #320]	@ (8001e44 <HAL_RCC_ClockConfig+0x1bc>)
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	494d      	ldr	r1, [pc, #308]	@ (8001e44 <HAL_RCC_ClockConfig+0x1bc>)
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d044      	beq.n	8001da8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d107      	bne.n	8001d36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d26:	4b47      	ldr	r3, [pc, #284]	@ (8001e44 <HAL_RCC_ClockConfig+0x1bc>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d119      	bne.n	8001d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e07f      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d003      	beq.n	8001d46 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d42:	2b03      	cmp	r3, #3
 8001d44:	d107      	bne.n	8001d56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d46:	4b3f      	ldr	r3, [pc, #252]	@ (8001e44 <HAL_RCC_ClockConfig+0x1bc>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d109      	bne.n	8001d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e06f      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d56:	4b3b      	ldr	r3, [pc, #236]	@ (8001e44 <HAL_RCC_ClockConfig+0x1bc>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f003 0302 	and.w	r3, r3, #2
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d101      	bne.n	8001d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e067      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d66:	4b37      	ldr	r3, [pc, #220]	@ (8001e44 <HAL_RCC_ClockConfig+0x1bc>)
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	f023 0203 	bic.w	r2, r3, #3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	4934      	ldr	r1, [pc, #208]	@ (8001e44 <HAL_RCC_ClockConfig+0x1bc>)
 8001d74:	4313      	orrs	r3, r2
 8001d76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d78:	f7fe fefc 	bl	8000b74 <HAL_GetTick>
 8001d7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d7e:	e00a      	b.n	8001d96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d80:	f7fe fef8 	bl	8000b74 <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d901      	bls.n	8001d96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e04f      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d96:	4b2b      	ldr	r3, [pc, #172]	@ (8001e44 <HAL_RCC_ClockConfig+0x1bc>)
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	f003 020c 	and.w	r2, r3, #12
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d1eb      	bne.n	8001d80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001da8:	4b25      	ldr	r3, [pc, #148]	@ (8001e40 <HAL_RCC_ClockConfig+0x1b8>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f003 0307 	and.w	r3, r3, #7
 8001db0:	683a      	ldr	r2, [r7, #0]
 8001db2:	429a      	cmp	r2, r3
 8001db4:	d20c      	bcs.n	8001dd0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001db6:	4b22      	ldr	r3, [pc, #136]	@ (8001e40 <HAL_RCC_ClockConfig+0x1b8>)
 8001db8:	683a      	ldr	r2, [r7, #0]
 8001dba:	b2d2      	uxtb	r2, r2
 8001dbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dbe:	4b20      	ldr	r3, [pc, #128]	@ (8001e40 <HAL_RCC_ClockConfig+0x1b8>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 0307 	and.w	r3, r3, #7
 8001dc6:	683a      	ldr	r2, [r7, #0]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d001      	beq.n	8001dd0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e032      	b.n	8001e36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0304 	and.w	r3, r3, #4
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d008      	beq.n	8001dee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ddc:	4b19      	ldr	r3, [pc, #100]	@ (8001e44 <HAL_RCC_ClockConfig+0x1bc>)
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	4916      	ldr	r1, [pc, #88]	@ (8001e44 <HAL_RCC_ClockConfig+0x1bc>)
 8001dea:	4313      	orrs	r3, r2
 8001dec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0308 	and.w	r3, r3, #8
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d009      	beq.n	8001e0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001dfa:	4b12      	ldr	r3, [pc, #72]	@ (8001e44 <HAL_RCC_ClockConfig+0x1bc>)
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	00db      	lsls	r3, r3, #3
 8001e08:	490e      	ldr	r1, [pc, #56]	@ (8001e44 <HAL_RCC_ClockConfig+0x1bc>)
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e0e:	f000 f821 	bl	8001e54 <HAL_RCC_GetSysClockFreq>
 8001e12:	4602      	mov	r2, r0
 8001e14:	4b0b      	ldr	r3, [pc, #44]	@ (8001e44 <HAL_RCC_ClockConfig+0x1bc>)
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	091b      	lsrs	r3, r3, #4
 8001e1a:	f003 030f 	and.w	r3, r3, #15
 8001e1e:	490a      	ldr	r1, [pc, #40]	@ (8001e48 <HAL_RCC_ClockConfig+0x1c0>)
 8001e20:	5ccb      	ldrb	r3, [r1, r3]
 8001e22:	fa22 f303 	lsr.w	r3, r2, r3
 8001e26:	4a09      	ldr	r2, [pc, #36]	@ (8001e4c <HAL_RCC_ClockConfig+0x1c4>)
 8001e28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001e2a:	4b09      	ldr	r3, [pc, #36]	@ (8001e50 <HAL_RCC_ClockConfig+0x1c8>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7fe fe5c 	bl	8000aec <HAL_InitTick>

  return HAL_OK;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3710      	adds	r7, #16
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	40023c00 	.word	0x40023c00
 8001e44:	40023800 	.word	0x40023800
 8001e48:	0800364c 	.word	0x0800364c
 8001e4c:	20000000 	.word	0x20000000
 8001e50:	20000004 	.word	0x20000004

08001e54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e58:	b090      	sub	sp, #64	@ 0x40
 8001e5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001e60:	2300      	movs	r3, #0
 8001e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001e64:	2300      	movs	r3, #0
 8001e66:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e6c:	4b59      	ldr	r3, [pc, #356]	@ (8001fd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	f003 030c 	and.w	r3, r3, #12
 8001e74:	2b08      	cmp	r3, #8
 8001e76:	d00d      	beq.n	8001e94 <HAL_RCC_GetSysClockFreq+0x40>
 8001e78:	2b08      	cmp	r3, #8
 8001e7a:	f200 80a1 	bhi.w	8001fc0 <HAL_RCC_GetSysClockFreq+0x16c>
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d002      	beq.n	8001e88 <HAL_RCC_GetSysClockFreq+0x34>
 8001e82:	2b04      	cmp	r3, #4
 8001e84:	d003      	beq.n	8001e8e <HAL_RCC_GetSysClockFreq+0x3a>
 8001e86:	e09b      	b.n	8001fc0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e88:	4b53      	ldr	r3, [pc, #332]	@ (8001fd8 <HAL_RCC_GetSysClockFreq+0x184>)
 8001e8a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001e8c:	e09b      	b.n	8001fc6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e8e:	4b53      	ldr	r3, [pc, #332]	@ (8001fdc <HAL_RCC_GetSysClockFreq+0x188>)
 8001e90:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001e92:	e098      	b.n	8001fc6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e94:	4b4f      	ldr	r3, [pc, #316]	@ (8001fd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e9c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e9e:	4b4d      	ldr	r3, [pc, #308]	@ (8001fd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d028      	beq.n	8001efc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001eaa:	4b4a      	ldr	r3, [pc, #296]	@ (8001fd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	099b      	lsrs	r3, r3, #6
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	623b      	str	r3, [r7, #32]
 8001eb4:	627a      	str	r2, [r7, #36]	@ 0x24
 8001eb6:	6a3b      	ldr	r3, [r7, #32]
 8001eb8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001ebc:	2100      	movs	r1, #0
 8001ebe:	4b47      	ldr	r3, [pc, #284]	@ (8001fdc <HAL_RCC_GetSysClockFreq+0x188>)
 8001ec0:	fb03 f201 	mul.w	r2, r3, r1
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	fb00 f303 	mul.w	r3, r0, r3
 8001eca:	4413      	add	r3, r2
 8001ecc:	4a43      	ldr	r2, [pc, #268]	@ (8001fdc <HAL_RCC_GetSysClockFreq+0x188>)
 8001ece:	fba0 1202 	umull	r1, r2, r0, r2
 8001ed2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001ed4:	460a      	mov	r2, r1
 8001ed6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001ed8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001eda:	4413      	add	r3, r2
 8001edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	61bb      	str	r3, [r7, #24]
 8001ee4:	61fa      	str	r2, [r7, #28]
 8001ee6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001eea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001eee:	f7fe f9cf 	bl	8000290 <__aeabi_uldivmod>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	4613      	mov	r3, r2
 8001ef8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001efa:	e053      	b.n	8001fa4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001efc:	4b35      	ldr	r3, [pc, #212]	@ (8001fd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	099b      	lsrs	r3, r3, #6
 8001f02:	2200      	movs	r2, #0
 8001f04:	613b      	str	r3, [r7, #16]
 8001f06:	617a      	str	r2, [r7, #20]
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001f0e:	f04f 0b00 	mov.w	fp, #0
 8001f12:	4652      	mov	r2, sl
 8001f14:	465b      	mov	r3, fp
 8001f16:	f04f 0000 	mov.w	r0, #0
 8001f1a:	f04f 0100 	mov.w	r1, #0
 8001f1e:	0159      	lsls	r1, r3, #5
 8001f20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f24:	0150      	lsls	r0, r2, #5
 8001f26:	4602      	mov	r2, r0
 8001f28:	460b      	mov	r3, r1
 8001f2a:	ebb2 080a 	subs.w	r8, r2, sl
 8001f2e:	eb63 090b 	sbc.w	r9, r3, fp
 8001f32:	f04f 0200 	mov.w	r2, #0
 8001f36:	f04f 0300 	mov.w	r3, #0
 8001f3a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001f3e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001f42:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001f46:	ebb2 0408 	subs.w	r4, r2, r8
 8001f4a:	eb63 0509 	sbc.w	r5, r3, r9
 8001f4e:	f04f 0200 	mov.w	r2, #0
 8001f52:	f04f 0300 	mov.w	r3, #0
 8001f56:	00eb      	lsls	r3, r5, #3
 8001f58:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f5c:	00e2      	lsls	r2, r4, #3
 8001f5e:	4614      	mov	r4, r2
 8001f60:	461d      	mov	r5, r3
 8001f62:	eb14 030a 	adds.w	r3, r4, sl
 8001f66:	603b      	str	r3, [r7, #0]
 8001f68:	eb45 030b 	adc.w	r3, r5, fp
 8001f6c:	607b      	str	r3, [r7, #4]
 8001f6e:	f04f 0200 	mov.w	r2, #0
 8001f72:	f04f 0300 	mov.w	r3, #0
 8001f76:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001f7a:	4629      	mov	r1, r5
 8001f7c:	028b      	lsls	r3, r1, #10
 8001f7e:	4621      	mov	r1, r4
 8001f80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001f84:	4621      	mov	r1, r4
 8001f86:	028a      	lsls	r2, r1, #10
 8001f88:	4610      	mov	r0, r2
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f8e:	2200      	movs	r2, #0
 8001f90:	60bb      	str	r3, [r7, #8]
 8001f92:	60fa      	str	r2, [r7, #12]
 8001f94:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f98:	f7fe f97a 	bl	8000290 <__aeabi_uldivmod>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	460b      	mov	r3, r1
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	0c1b      	lsrs	r3, r3, #16
 8001faa:	f003 0303 	and.w	r3, r3, #3
 8001fae:	3301      	adds	r3, #1
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001fb4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fbc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001fbe:	e002      	b.n	8001fc6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001fc0:	4b05      	ldr	r3, [pc, #20]	@ (8001fd8 <HAL_RCC_GetSysClockFreq+0x184>)
 8001fc2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001fc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3740      	adds	r7, #64	@ 0x40
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001fd2:	bf00      	nop
 8001fd4:	40023800 	.word	0x40023800
 8001fd8:	00f42400 	.word	0x00f42400
 8001fdc:	017d7840 	.word	0x017d7840

08001fe0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fe4:	4b03      	ldr	r3, [pc, #12]	@ (8001ff4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	20000000 	.word	0x20000000

08001ff8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ffc:	f7ff fff0 	bl	8001fe0 <HAL_RCC_GetHCLKFreq>
 8002000:	4602      	mov	r2, r0
 8002002:	4b05      	ldr	r3, [pc, #20]	@ (8002018 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	0a9b      	lsrs	r3, r3, #10
 8002008:	f003 0307 	and.w	r3, r3, #7
 800200c:	4903      	ldr	r1, [pc, #12]	@ (800201c <HAL_RCC_GetPCLK1Freq+0x24>)
 800200e:	5ccb      	ldrb	r3, [r1, r3]
 8002010:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002014:	4618      	mov	r0, r3
 8002016:	bd80      	pop	{r7, pc}
 8002018:	40023800 	.word	0x40023800
 800201c:	0800365c 	.word	0x0800365c

08002020 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002024:	f7ff ffdc 	bl	8001fe0 <HAL_RCC_GetHCLKFreq>
 8002028:	4602      	mov	r2, r0
 800202a:	4b05      	ldr	r3, [pc, #20]	@ (8002040 <HAL_RCC_GetPCLK2Freq+0x20>)
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	0b5b      	lsrs	r3, r3, #13
 8002030:	f003 0307 	and.w	r3, r3, #7
 8002034:	4903      	ldr	r1, [pc, #12]	@ (8002044 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002036:	5ccb      	ldrb	r3, [r1, r3]
 8002038:	fa22 f303 	lsr.w	r3, r2, r3
}
 800203c:	4618      	mov	r0, r3
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40023800 	.word	0x40023800
 8002044:	0800365c 	.word	0x0800365c

08002048 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d101      	bne.n	800205a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	e042      	b.n	80020e0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002060:	b2db      	uxtb	r3, r3
 8002062:	2b00      	cmp	r3, #0
 8002064:	d106      	bne.n	8002074 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f7fe fbf2 	bl	8000858 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2224      	movs	r2, #36	@ 0x24
 8002078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	68da      	ldr	r2, [r3, #12]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800208a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f000 fbb7 	bl	8002800 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	691a      	ldr	r2, [r3, #16]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80020a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	695a      	ldr	r2, [r3, #20]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80020b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	68da      	ldr	r2, [r3, #12]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80020c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2220      	movs	r2, #32
 80020cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2220      	movs	r2, #32
 80020d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2200      	movs	r2, #0
 80020dc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80020de:	2300      	movs	r3, #0
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3708      	adds	r7, #8
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b08a      	sub	sp, #40	@ 0x28
 80020ec:	af02      	add	r7, sp, #8
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	603b      	str	r3, [r7, #0]
 80020f4:	4613      	mov	r3, r2
 80020f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80020f8:	2300      	movs	r3, #0
 80020fa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002102:	b2db      	uxtb	r3, r3
 8002104:	2b20      	cmp	r3, #32
 8002106:	d175      	bne.n	80021f4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d002      	beq.n	8002114 <HAL_UART_Transmit+0x2c>
 800210e:	88fb      	ldrh	r3, [r7, #6]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d101      	bne.n	8002118 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e06e      	b.n	80021f6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	2200      	movs	r2, #0
 800211c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2221      	movs	r2, #33	@ 0x21
 8002122:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002126:	f7fe fd25 	bl	8000b74 <HAL_GetTick>
 800212a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	88fa      	ldrh	r2, [r7, #6]
 8002130:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	88fa      	ldrh	r2, [r7, #6]
 8002136:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002140:	d108      	bne.n	8002154 <HAL_UART_Transmit+0x6c>
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	691b      	ldr	r3, [r3, #16]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d104      	bne.n	8002154 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800214a:	2300      	movs	r3, #0
 800214c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	61bb      	str	r3, [r7, #24]
 8002152:	e003      	b.n	800215c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002158:	2300      	movs	r3, #0
 800215a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800215c:	e02e      	b.n	80021bc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	9300      	str	r3, [sp, #0]
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	2200      	movs	r2, #0
 8002166:	2180      	movs	r1, #128	@ 0x80
 8002168:	68f8      	ldr	r0, [r7, #12]
 800216a:	f000 f9bd 	bl	80024e8 <UART_WaitOnFlagUntilTimeout>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d005      	beq.n	8002180 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2220      	movs	r2, #32
 8002178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800217c:	2303      	movs	r3, #3
 800217e:	e03a      	b.n	80021f6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d10b      	bne.n	800219e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002186:	69bb      	ldr	r3, [r7, #24]
 8002188:	881b      	ldrh	r3, [r3, #0]
 800218a:	461a      	mov	r2, r3
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002194:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002196:	69bb      	ldr	r3, [r7, #24]
 8002198:	3302      	adds	r3, #2
 800219a:	61bb      	str	r3, [r7, #24]
 800219c:	e007      	b.n	80021ae <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	781a      	ldrb	r2, [r3, #0]
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	3301      	adds	r3, #1
 80021ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	3b01      	subs	r3, #1
 80021b6:	b29a      	uxth	r2, r3
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80021c0:	b29b      	uxth	r3, r3
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d1cb      	bne.n	800215e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	9300      	str	r3, [sp, #0]
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	2200      	movs	r2, #0
 80021ce:	2140      	movs	r1, #64	@ 0x40
 80021d0:	68f8      	ldr	r0, [r7, #12]
 80021d2:	f000 f989 	bl	80024e8 <UART_WaitOnFlagUntilTimeout>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d005      	beq.n	80021e8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2220      	movs	r2, #32
 80021e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e006      	b.n	80021f6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2220      	movs	r2, #32
 80021ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80021f0:	2300      	movs	r3, #0
 80021f2:	e000      	b.n	80021f6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80021f4:	2302      	movs	r3, #2
  }
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3720      	adds	r7, #32
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}

080021fe <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80021fe:	b580      	push	{r7, lr}
 8002200:	b08c      	sub	sp, #48	@ 0x30
 8002202:	af00      	add	r7, sp, #0
 8002204:	60f8      	str	r0, [r7, #12]
 8002206:	60b9      	str	r1, [r7, #8]
 8002208:	4613      	mov	r3, r2
 800220a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002212:	b2db      	uxtb	r3, r3
 8002214:	2b20      	cmp	r3, #32
 8002216:	d146      	bne.n	80022a6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d002      	beq.n	8002224 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800221e:	88fb      	ldrh	r3, [r7, #6]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d101      	bne.n	8002228 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e03f      	b.n	80022a8 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	2201      	movs	r2, #1
 800222c:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	2200      	movs	r2, #0
 8002232:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8002234:	88fb      	ldrh	r3, [r7, #6]
 8002236:	461a      	mov	r2, r3
 8002238:	68b9      	ldr	r1, [r7, #8]
 800223a:	68f8      	ldr	r0, [r7, #12]
 800223c:	f000 f9ae 	bl	800259c <UART_Start_Receive_DMA>
 8002240:	4603      	mov	r3, r0
 8002242:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224a:	2b01      	cmp	r3, #1
 800224c:	d125      	bne.n	800229a <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 800224e:	2300      	movs	r3, #0
 8002250:	613b      	str	r3, [r7, #16]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	613b      	str	r3, [r7, #16]
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	613b      	str	r3, [r7, #16]
 8002262:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	330c      	adds	r3, #12
 800226a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800226c:	69bb      	ldr	r3, [r7, #24]
 800226e:	e853 3f00 	ldrex	r3, [r3]
 8002272:	617b      	str	r3, [r7, #20]
   return(result);
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	f043 0310 	orr.w	r3, r3, #16
 800227a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	330c      	adds	r3, #12
 8002282:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002284:	627a      	str	r2, [r7, #36]	@ 0x24
 8002286:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002288:	6a39      	ldr	r1, [r7, #32]
 800228a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800228c:	e841 2300 	strex	r3, r2, [r1]
 8002290:	61fb      	str	r3, [r7, #28]
   return(result);
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d1e5      	bne.n	8002264 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8002298:	e002      	b.n	80022a0 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80022a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80022a4:	e000      	b.n	80022a8 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 80022a6:	2302      	movs	r3, #2
  }
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3730      	adds	r7, #48	@ 0x30
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80022b8:	bf00      	nop
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80022cc:	bf00      	nop
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80022e0:	bf00      	nop
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b09c      	sub	sp, #112	@ 0x70
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022f8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002304:	2b00      	cmp	r3, #0
 8002306:	d172      	bne.n	80023ee <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8002308:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800230a:	2200      	movs	r2, #0
 800230c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800230e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	330c      	adds	r3, #12
 8002314:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002316:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002318:	e853 3f00 	ldrex	r3, [r3]
 800231c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800231e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002320:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002324:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002326:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	330c      	adds	r3, #12
 800232c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800232e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002330:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002332:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002334:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002336:	e841 2300 	strex	r3, r2, [r1]
 800233a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800233c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800233e:	2b00      	cmp	r3, #0
 8002340:	d1e5      	bne.n	800230e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002342:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	3314      	adds	r3, #20
 8002348:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800234a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800234c:	e853 3f00 	ldrex	r3, [r3]
 8002350:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002352:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002354:	f023 0301 	bic.w	r3, r3, #1
 8002358:	667b      	str	r3, [r7, #100]	@ 0x64
 800235a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	3314      	adds	r3, #20
 8002360:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002362:	647a      	str	r2, [r7, #68]	@ 0x44
 8002364:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002366:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002368:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800236a:	e841 2300 	strex	r3, r2, [r1]
 800236e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002370:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002372:	2b00      	cmp	r3, #0
 8002374:	d1e5      	bne.n	8002342 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002376:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	3314      	adds	r3, #20
 800237c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800237e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002380:	e853 3f00 	ldrex	r3, [r3]
 8002384:	623b      	str	r3, [r7, #32]
   return(result);
 8002386:	6a3b      	ldr	r3, [r7, #32]
 8002388:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800238c:	663b      	str	r3, [r7, #96]	@ 0x60
 800238e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	3314      	adds	r3, #20
 8002394:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002396:	633a      	str	r2, [r7, #48]	@ 0x30
 8002398:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800239a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800239c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800239e:	e841 2300 	strex	r3, r2, [r1]
 80023a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80023a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d1e5      	bne.n	8002376 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80023aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023ac:	2220      	movs	r2, #32
 80023ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80023b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d119      	bne.n	80023ee <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80023ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	330c      	adds	r3, #12
 80023c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	e853 3f00 	ldrex	r3, [r3]
 80023c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	f023 0310 	bic.w	r3, r3, #16
 80023d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80023d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	330c      	adds	r3, #12
 80023d8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80023da:	61fa      	str	r2, [r7, #28]
 80023dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023de:	69b9      	ldr	r1, [r7, #24]
 80023e0:	69fa      	ldr	r2, [r7, #28]
 80023e2:	e841 2300 	strex	r3, r2, [r1]
 80023e6:	617b      	str	r3, [r7, #20]
   return(result);
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d1e5      	bne.n	80023ba <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80023ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023f0:	2200      	movs	r2, #0
 80023f2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80023f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d106      	bne.n	800240a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80023fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023fe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002400:	4619      	mov	r1, r3
 8002402:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8002404:	f7fe f9c4 	bl	8000790 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002408:	e002      	b.n	8002410 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800240a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800240c:	f7ff ff50 	bl	80022b0 <HAL_UART_RxCpltCallback>
}
 8002410:	bf00      	nop
 8002412:	3770      	adds	r7, #112	@ 0x70
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}

08002418 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002424:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2201      	movs	r2, #1
 800242a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002430:	2b01      	cmp	r3, #1
 8002432:	d108      	bne.n	8002446 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002438:	085b      	lsrs	r3, r3, #1
 800243a:	b29b      	uxth	r3, r3
 800243c:	4619      	mov	r1, r3
 800243e:	68f8      	ldr	r0, [r7, #12]
 8002440:	f7fe f9a6 	bl	8000790 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002444:	e002      	b.n	800244c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8002446:	68f8      	ldr	r0, [r7, #12]
 8002448:	f7ff ff3c 	bl	80022c4 <HAL_UART_RxHalfCpltCallback>
}
 800244c:	bf00      	nop
 800244e:	3710      	adds	r7, #16
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}

08002454 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800245c:	2300      	movs	r3, #0
 800245e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002464:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	695b      	ldr	r3, [r3, #20]
 800246c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002470:	2b80      	cmp	r3, #128	@ 0x80
 8002472:	bf0c      	ite	eq
 8002474:	2301      	moveq	r3, #1
 8002476:	2300      	movne	r3, #0
 8002478:	b2db      	uxtb	r3, r3
 800247a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002482:	b2db      	uxtb	r3, r3
 8002484:	2b21      	cmp	r3, #33	@ 0x21
 8002486:	d108      	bne.n	800249a <UART_DMAError+0x46>
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d005      	beq.n	800249a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	2200      	movs	r2, #0
 8002492:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8002494:	68b8      	ldr	r0, [r7, #8]
 8002496:	f000 f927 	bl	80026e8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	695b      	ldr	r3, [r3, #20]
 80024a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024a4:	2b40      	cmp	r3, #64	@ 0x40
 80024a6:	bf0c      	ite	eq
 80024a8:	2301      	moveq	r3, #1
 80024aa:	2300      	movne	r3, #0
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	2b22      	cmp	r3, #34	@ 0x22
 80024ba:	d108      	bne.n	80024ce <UART_DMAError+0x7a>
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d005      	beq.n	80024ce <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	2200      	movs	r2, #0
 80024c6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80024c8:	68b8      	ldr	r0, [r7, #8]
 80024ca:	f000 f935 	bl	8002738 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d2:	f043 0210 	orr.w	r2, r3, #16
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80024da:	68b8      	ldr	r0, [r7, #8]
 80024dc:	f7ff fefc 	bl	80022d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80024e0:	bf00      	nop
 80024e2:	3710      	adds	r7, #16
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b086      	sub	sp, #24
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	603b      	str	r3, [r7, #0]
 80024f4:	4613      	mov	r3, r2
 80024f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024f8:	e03b      	b.n	8002572 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024fa:	6a3b      	ldr	r3, [r7, #32]
 80024fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002500:	d037      	beq.n	8002572 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002502:	f7fe fb37 	bl	8000b74 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	6a3a      	ldr	r2, [r7, #32]
 800250e:	429a      	cmp	r2, r3
 8002510:	d302      	bcc.n	8002518 <UART_WaitOnFlagUntilTimeout+0x30>
 8002512:	6a3b      	ldr	r3, [r7, #32]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d101      	bne.n	800251c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002518:	2303      	movs	r3, #3
 800251a:	e03a      	b.n	8002592 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	f003 0304 	and.w	r3, r3, #4
 8002526:	2b00      	cmp	r3, #0
 8002528:	d023      	beq.n	8002572 <UART_WaitOnFlagUntilTimeout+0x8a>
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	2b80      	cmp	r3, #128	@ 0x80
 800252e:	d020      	beq.n	8002572 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	2b40      	cmp	r3, #64	@ 0x40
 8002534:	d01d      	beq.n	8002572 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0308 	and.w	r3, r3, #8
 8002540:	2b08      	cmp	r3, #8
 8002542:	d116      	bne.n	8002572 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002544:	2300      	movs	r3, #0
 8002546:	617b      	str	r3, [r7, #20]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	617b      	str	r3, [r7, #20]
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	617b      	str	r3, [r7, #20]
 8002558:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800255a:	68f8      	ldr	r0, [r7, #12]
 800255c:	f000 f8ec 	bl	8002738 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2208      	movs	r2, #8
 8002564:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	2200      	movs	r2, #0
 800256a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e00f      	b.n	8002592 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	4013      	ands	r3, r2
 800257c:	68ba      	ldr	r2, [r7, #8]
 800257e:	429a      	cmp	r2, r3
 8002580:	bf0c      	ite	eq
 8002582:	2301      	moveq	r3, #1
 8002584:	2300      	movne	r3, #0
 8002586:	b2db      	uxtb	r3, r3
 8002588:	461a      	mov	r2, r3
 800258a:	79fb      	ldrb	r3, [r7, #7]
 800258c:	429a      	cmp	r2, r3
 800258e:	d0b4      	beq.n	80024fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	3718      	adds	r7, #24
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
	...

0800259c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b098      	sub	sp, #96	@ 0x60
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	4613      	mov	r3, r2
 80025a8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80025aa:	68ba      	ldr	r2, [r7, #8]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	88fa      	ldrh	r2, [r7, #6]
 80025b4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2200      	movs	r2, #0
 80025ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2222      	movs	r2, #34	@ 0x22
 80025c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025c8:	4a44      	ldr	r2, [pc, #272]	@ (80026dc <UART_Start_Receive_DMA+0x140>)
 80025ca:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025d0:	4a43      	ldr	r2, [pc, #268]	@ (80026e0 <UART_Start_Receive_DMA+0x144>)
 80025d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025d8:	4a42      	ldr	r2, [pc, #264]	@ (80026e4 <UART_Start_Receive_DMA+0x148>)
 80025da:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025e0:	2200      	movs	r2, #0
 80025e2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80025e4:	f107 0308 	add.w	r3, r7, #8
 80025e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	3304      	adds	r3, #4
 80025f4:	4619      	mov	r1, r3
 80025f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	88fb      	ldrh	r3, [r7, #6]
 80025fc:	f7fe fc86 	bl	8000f0c <HAL_DMA_Start_IT>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d008      	beq.n	8002618 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2210      	movs	r2, #16
 800260a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2220      	movs	r2, #32
 8002610:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e05d      	b.n	80026d4 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8002618:	2300      	movs	r3, #0
 800261a:	613b      	str	r3, [r7, #16]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	613b      	str	r3, [r7, #16]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	613b      	str	r3, [r7, #16]
 800262c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d019      	beq.n	800266a <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	330c      	adds	r3, #12
 800263c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800263e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002640:	e853 3f00 	ldrex	r3, [r3]
 8002644:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002646:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002648:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800264c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	330c      	adds	r3, #12
 8002654:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002656:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002658:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800265a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800265c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800265e:	e841 2300 	strex	r3, r2, [r1]
 8002662:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8002664:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1e5      	bne.n	8002636 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	3314      	adds	r3, #20
 8002670:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002674:	e853 3f00 	ldrex	r3, [r3]
 8002678:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800267a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800267c:	f043 0301 	orr.w	r3, r3, #1
 8002680:	657b      	str	r3, [r7, #84]	@ 0x54
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	3314      	adds	r3, #20
 8002688:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800268a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800268c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800268e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8002690:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002692:	e841 2300 	strex	r3, r2, [r1]
 8002696:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800269a:	2b00      	cmp	r3, #0
 800269c:	d1e5      	bne.n	800266a <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	3314      	adds	r3, #20
 80026a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	e853 3f00 	ldrex	r3, [r3]
 80026ac:	617b      	str	r3, [r7, #20]
   return(result);
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80026b4:	653b      	str	r3, [r7, #80]	@ 0x50
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	3314      	adds	r3, #20
 80026bc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80026be:	627a      	str	r2, [r7, #36]	@ 0x24
 80026c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026c2:	6a39      	ldr	r1, [r7, #32]
 80026c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026c6:	e841 2300 	strex	r3, r2, [r1]
 80026ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80026cc:	69fb      	ldr	r3, [r7, #28]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d1e5      	bne.n	800269e <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 80026d2:	2300      	movs	r3, #0
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3760      	adds	r7, #96	@ 0x60
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	080022ed 	.word	0x080022ed
 80026e0:	08002419 	.word	0x08002419
 80026e4:	08002455 	.word	0x08002455

080026e8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b089      	sub	sp, #36	@ 0x24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	330c      	adds	r3, #12
 80026f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	e853 3f00 	ldrex	r3, [r3]
 80026fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002706:	61fb      	str	r3, [r7, #28]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	330c      	adds	r3, #12
 800270e:	69fa      	ldr	r2, [r7, #28]
 8002710:	61ba      	str	r2, [r7, #24]
 8002712:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002714:	6979      	ldr	r1, [r7, #20]
 8002716:	69ba      	ldr	r2, [r7, #24]
 8002718:	e841 2300 	strex	r3, r2, [r1]
 800271c:	613b      	str	r3, [r7, #16]
   return(result);
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d1e5      	bne.n	80026f0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2220      	movs	r2, #32
 8002728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800272c:	bf00      	nop
 800272e:	3724      	adds	r7, #36	@ 0x24
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002738:	b480      	push	{r7}
 800273a:	b095      	sub	sp, #84	@ 0x54
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	330c      	adds	r3, #12
 8002746:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800274a:	e853 3f00 	ldrex	r3, [r3]
 800274e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002752:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002756:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	330c      	adds	r3, #12
 800275e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002760:	643a      	str	r2, [r7, #64]	@ 0x40
 8002762:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002764:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002766:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002768:	e841 2300 	strex	r3, r2, [r1]
 800276c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800276e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002770:	2b00      	cmp	r3, #0
 8002772:	d1e5      	bne.n	8002740 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	3314      	adds	r3, #20
 800277a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800277c:	6a3b      	ldr	r3, [r7, #32]
 800277e:	e853 3f00 	ldrex	r3, [r3]
 8002782:	61fb      	str	r3, [r7, #28]
   return(result);
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	f023 0301 	bic.w	r3, r3, #1
 800278a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	3314      	adds	r3, #20
 8002792:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002794:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002796:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002798:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800279a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800279c:	e841 2300 	strex	r3, r2, [r1]
 80027a0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80027a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d1e5      	bne.n	8002774 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d119      	bne.n	80027e4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	330c      	adds	r3, #12
 80027b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	e853 3f00 	ldrex	r3, [r3]
 80027be:	60bb      	str	r3, [r7, #8]
   return(result);
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	f023 0310 	bic.w	r3, r3, #16
 80027c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	330c      	adds	r3, #12
 80027ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80027d0:	61ba      	str	r2, [r7, #24]
 80027d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027d4:	6979      	ldr	r1, [r7, #20]
 80027d6:	69ba      	ldr	r2, [r7, #24]
 80027d8:	e841 2300 	strex	r3, r2, [r1]
 80027dc:	613b      	str	r3, [r7, #16]
   return(result);
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d1e5      	bne.n	80027b0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2220      	movs	r2, #32
 80027e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80027f2:	bf00      	nop
 80027f4:	3754      	adds	r7, #84	@ 0x54
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
	...

08002800 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002800:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002804:	b0c0      	sub	sp, #256	@ 0x100
 8002806:	af00      	add	r7, sp, #0
 8002808:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800280c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	691b      	ldr	r3, [r3, #16]
 8002814:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800281c:	68d9      	ldr	r1, [r3, #12]
 800281e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	ea40 0301 	orr.w	r3, r0, r1
 8002828:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800282a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800282e:	689a      	ldr	r2, [r3, #8]
 8002830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002834:	691b      	ldr	r3, [r3, #16]
 8002836:	431a      	orrs	r2, r3
 8002838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	431a      	orrs	r2, r3
 8002840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002844:	69db      	ldr	r3, [r3, #28]
 8002846:	4313      	orrs	r3, r2
 8002848:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800284c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002858:	f021 010c 	bic.w	r1, r1, #12
 800285c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002866:	430b      	orrs	r3, r1
 8002868:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800286a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002876:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800287a:	6999      	ldr	r1, [r3, #24]
 800287c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	ea40 0301 	orr.w	r3, r0, r1
 8002886:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	4b8f      	ldr	r3, [pc, #572]	@ (8002acc <UART_SetConfig+0x2cc>)
 8002890:	429a      	cmp	r2, r3
 8002892:	d005      	beq.n	80028a0 <UART_SetConfig+0xa0>
 8002894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	4b8d      	ldr	r3, [pc, #564]	@ (8002ad0 <UART_SetConfig+0x2d0>)
 800289c:	429a      	cmp	r2, r3
 800289e:	d104      	bne.n	80028aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80028a0:	f7ff fbbe 	bl	8002020 <HAL_RCC_GetPCLK2Freq>
 80028a4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80028a8:	e003      	b.n	80028b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80028aa:	f7ff fba5 	bl	8001ff8 <HAL_RCC_GetPCLK1Freq>
 80028ae:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80028b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028b6:	69db      	ldr	r3, [r3, #28]
 80028b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80028bc:	f040 810c 	bne.w	8002ad8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80028c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028c4:	2200      	movs	r2, #0
 80028c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80028ca:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80028ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80028d2:	4622      	mov	r2, r4
 80028d4:	462b      	mov	r3, r5
 80028d6:	1891      	adds	r1, r2, r2
 80028d8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80028da:	415b      	adcs	r3, r3
 80028dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80028de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80028e2:	4621      	mov	r1, r4
 80028e4:	eb12 0801 	adds.w	r8, r2, r1
 80028e8:	4629      	mov	r1, r5
 80028ea:	eb43 0901 	adc.w	r9, r3, r1
 80028ee:	f04f 0200 	mov.w	r2, #0
 80028f2:	f04f 0300 	mov.w	r3, #0
 80028f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80028fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002902:	4690      	mov	r8, r2
 8002904:	4699      	mov	r9, r3
 8002906:	4623      	mov	r3, r4
 8002908:	eb18 0303 	adds.w	r3, r8, r3
 800290c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002910:	462b      	mov	r3, r5
 8002912:	eb49 0303 	adc.w	r3, r9, r3
 8002916:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800291a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002926:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800292a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800292e:	460b      	mov	r3, r1
 8002930:	18db      	adds	r3, r3, r3
 8002932:	653b      	str	r3, [r7, #80]	@ 0x50
 8002934:	4613      	mov	r3, r2
 8002936:	eb42 0303 	adc.w	r3, r2, r3
 800293a:	657b      	str	r3, [r7, #84]	@ 0x54
 800293c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002940:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002944:	f7fd fca4 	bl	8000290 <__aeabi_uldivmod>
 8002948:	4602      	mov	r2, r0
 800294a:	460b      	mov	r3, r1
 800294c:	4b61      	ldr	r3, [pc, #388]	@ (8002ad4 <UART_SetConfig+0x2d4>)
 800294e:	fba3 2302 	umull	r2, r3, r3, r2
 8002952:	095b      	lsrs	r3, r3, #5
 8002954:	011c      	lsls	r4, r3, #4
 8002956:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800295a:	2200      	movs	r2, #0
 800295c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002960:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002964:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002968:	4642      	mov	r2, r8
 800296a:	464b      	mov	r3, r9
 800296c:	1891      	adds	r1, r2, r2
 800296e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002970:	415b      	adcs	r3, r3
 8002972:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002974:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002978:	4641      	mov	r1, r8
 800297a:	eb12 0a01 	adds.w	sl, r2, r1
 800297e:	4649      	mov	r1, r9
 8002980:	eb43 0b01 	adc.w	fp, r3, r1
 8002984:	f04f 0200 	mov.w	r2, #0
 8002988:	f04f 0300 	mov.w	r3, #0
 800298c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002990:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002994:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002998:	4692      	mov	sl, r2
 800299a:	469b      	mov	fp, r3
 800299c:	4643      	mov	r3, r8
 800299e:	eb1a 0303 	adds.w	r3, sl, r3
 80029a2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80029a6:	464b      	mov	r3, r9
 80029a8:	eb4b 0303 	adc.w	r3, fp, r3
 80029ac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80029b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80029bc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80029c0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80029c4:	460b      	mov	r3, r1
 80029c6:	18db      	adds	r3, r3, r3
 80029c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80029ca:	4613      	mov	r3, r2
 80029cc:	eb42 0303 	adc.w	r3, r2, r3
 80029d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80029d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80029d6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80029da:	f7fd fc59 	bl	8000290 <__aeabi_uldivmod>
 80029de:	4602      	mov	r2, r0
 80029e0:	460b      	mov	r3, r1
 80029e2:	4611      	mov	r1, r2
 80029e4:	4b3b      	ldr	r3, [pc, #236]	@ (8002ad4 <UART_SetConfig+0x2d4>)
 80029e6:	fba3 2301 	umull	r2, r3, r3, r1
 80029ea:	095b      	lsrs	r3, r3, #5
 80029ec:	2264      	movs	r2, #100	@ 0x64
 80029ee:	fb02 f303 	mul.w	r3, r2, r3
 80029f2:	1acb      	subs	r3, r1, r3
 80029f4:	00db      	lsls	r3, r3, #3
 80029f6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80029fa:	4b36      	ldr	r3, [pc, #216]	@ (8002ad4 <UART_SetConfig+0x2d4>)
 80029fc:	fba3 2302 	umull	r2, r3, r3, r2
 8002a00:	095b      	lsrs	r3, r3, #5
 8002a02:	005b      	lsls	r3, r3, #1
 8002a04:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002a08:	441c      	add	r4, r3
 8002a0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002a14:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002a18:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002a1c:	4642      	mov	r2, r8
 8002a1e:	464b      	mov	r3, r9
 8002a20:	1891      	adds	r1, r2, r2
 8002a22:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002a24:	415b      	adcs	r3, r3
 8002a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002a2c:	4641      	mov	r1, r8
 8002a2e:	1851      	adds	r1, r2, r1
 8002a30:	6339      	str	r1, [r7, #48]	@ 0x30
 8002a32:	4649      	mov	r1, r9
 8002a34:	414b      	adcs	r3, r1
 8002a36:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a38:	f04f 0200 	mov.w	r2, #0
 8002a3c:	f04f 0300 	mov.w	r3, #0
 8002a40:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002a44:	4659      	mov	r1, fp
 8002a46:	00cb      	lsls	r3, r1, #3
 8002a48:	4651      	mov	r1, sl
 8002a4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a4e:	4651      	mov	r1, sl
 8002a50:	00ca      	lsls	r2, r1, #3
 8002a52:	4610      	mov	r0, r2
 8002a54:	4619      	mov	r1, r3
 8002a56:	4603      	mov	r3, r0
 8002a58:	4642      	mov	r2, r8
 8002a5a:	189b      	adds	r3, r3, r2
 8002a5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002a60:	464b      	mov	r3, r9
 8002a62:	460a      	mov	r2, r1
 8002a64:	eb42 0303 	adc.w	r3, r2, r3
 8002a68:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002a78:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002a7c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002a80:	460b      	mov	r3, r1
 8002a82:	18db      	adds	r3, r3, r3
 8002a84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a86:	4613      	mov	r3, r2
 8002a88:	eb42 0303 	adc.w	r3, r2, r3
 8002a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002a92:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002a96:	f7fd fbfb 	bl	8000290 <__aeabi_uldivmod>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ad4 <UART_SetConfig+0x2d4>)
 8002aa0:	fba3 1302 	umull	r1, r3, r3, r2
 8002aa4:	095b      	lsrs	r3, r3, #5
 8002aa6:	2164      	movs	r1, #100	@ 0x64
 8002aa8:	fb01 f303 	mul.w	r3, r1, r3
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	00db      	lsls	r3, r3, #3
 8002ab0:	3332      	adds	r3, #50	@ 0x32
 8002ab2:	4a08      	ldr	r2, [pc, #32]	@ (8002ad4 <UART_SetConfig+0x2d4>)
 8002ab4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ab8:	095b      	lsrs	r3, r3, #5
 8002aba:	f003 0207 	and.w	r2, r3, #7
 8002abe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4422      	add	r2, r4
 8002ac6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002ac8:	e106      	b.n	8002cd8 <UART_SetConfig+0x4d8>
 8002aca:	bf00      	nop
 8002acc:	40011000 	.word	0x40011000
 8002ad0:	40011400 	.word	0x40011400
 8002ad4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ad8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002adc:	2200      	movs	r2, #0
 8002ade:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002ae2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002ae6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002aea:	4642      	mov	r2, r8
 8002aec:	464b      	mov	r3, r9
 8002aee:	1891      	adds	r1, r2, r2
 8002af0:	6239      	str	r1, [r7, #32]
 8002af2:	415b      	adcs	r3, r3
 8002af4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002af6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002afa:	4641      	mov	r1, r8
 8002afc:	1854      	adds	r4, r2, r1
 8002afe:	4649      	mov	r1, r9
 8002b00:	eb43 0501 	adc.w	r5, r3, r1
 8002b04:	f04f 0200 	mov.w	r2, #0
 8002b08:	f04f 0300 	mov.w	r3, #0
 8002b0c:	00eb      	lsls	r3, r5, #3
 8002b0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b12:	00e2      	lsls	r2, r4, #3
 8002b14:	4614      	mov	r4, r2
 8002b16:	461d      	mov	r5, r3
 8002b18:	4643      	mov	r3, r8
 8002b1a:	18e3      	adds	r3, r4, r3
 8002b1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002b20:	464b      	mov	r3, r9
 8002b22:	eb45 0303 	adc.w	r3, r5, r3
 8002b26:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002b2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	2200      	movs	r2, #0
 8002b32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002b36:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002b3a:	f04f 0200 	mov.w	r2, #0
 8002b3e:	f04f 0300 	mov.w	r3, #0
 8002b42:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002b46:	4629      	mov	r1, r5
 8002b48:	008b      	lsls	r3, r1, #2
 8002b4a:	4621      	mov	r1, r4
 8002b4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b50:	4621      	mov	r1, r4
 8002b52:	008a      	lsls	r2, r1, #2
 8002b54:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002b58:	f7fd fb9a 	bl	8000290 <__aeabi_uldivmod>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	460b      	mov	r3, r1
 8002b60:	4b60      	ldr	r3, [pc, #384]	@ (8002ce4 <UART_SetConfig+0x4e4>)
 8002b62:	fba3 2302 	umull	r2, r3, r3, r2
 8002b66:	095b      	lsrs	r3, r3, #5
 8002b68:	011c      	lsls	r4, r3, #4
 8002b6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002b74:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002b78:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002b7c:	4642      	mov	r2, r8
 8002b7e:	464b      	mov	r3, r9
 8002b80:	1891      	adds	r1, r2, r2
 8002b82:	61b9      	str	r1, [r7, #24]
 8002b84:	415b      	adcs	r3, r3
 8002b86:	61fb      	str	r3, [r7, #28]
 8002b88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b8c:	4641      	mov	r1, r8
 8002b8e:	1851      	adds	r1, r2, r1
 8002b90:	6139      	str	r1, [r7, #16]
 8002b92:	4649      	mov	r1, r9
 8002b94:	414b      	adcs	r3, r1
 8002b96:	617b      	str	r3, [r7, #20]
 8002b98:	f04f 0200 	mov.w	r2, #0
 8002b9c:	f04f 0300 	mov.w	r3, #0
 8002ba0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ba4:	4659      	mov	r1, fp
 8002ba6:	00cb      	lsls	r3, r1, #3
 8002ba8:	4651      	mov	r1, sl
 8002baa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002bae:	4651      	mov	r1, sl
 8002bb0:	00ca      	lsls	r2, r1, #3
 8002bb2:	4610      	mov	r0, r2
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	4642      	mov	r2, r8
 8002bba:	189b      	adds	r3, r3, r2
 8002bbc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002bc0:	464b      	mov	r3, r9
 8002bc2:	460a      	mov	r2, r1
 8002bc4:	eb42 0303 	adc.w	r3, r2, r3
 8002bc8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002bd6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002bd8:	f04f 0200 	mov.w	r2, #0
 8002bdc:	f04f 0300 	mov.w	r3, #0
 8002be0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002be4:	4649      	mov	r1, r9
 8002be6:	008b      	lsls	r3, r1, #2
 8002be8:	4641      	mov	r1, r8
 8002bea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002bee:	4641      	mov	r1, r8
 8002bf0:	008a      	lsls	r2, r1, #2
 8002bf2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002bf6:	f7fd fb4b 	bl	8000290 <__aeabi_uldivmod>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	4611      	mov	r1, r2
 8002c00:	4b38      	ldr	r3, [pc, #224]	@ (8002ce4 <UART_SetConfig+0x4e4>)
 8002c02:	fba3 2301 	umull	r2, r3, r3, r1
 8002c06:	095b      	lsrs	r3, r3, #5
 8002c08:	2264      	movs	r2, #100	@ 0x64
 8002c0a:	fb02 f303 	mul.w	r3, r2, r3
 8002c0e:	1acb      	subs	r3, r1, r3
 8002c10:	011b      	lsls	r3, r3, #4
 8002c12:	3332      	adds	r3, #50	@ 0x32
 8002c14:	4a33      	ldr	r2, [pc, #204]	@ (8002ce4 <UART_SetConfig+0x4e4>)
 8002c16:	fba2 2303 	umull	r2, r3, r2, r3
 8002c1a:	095b      	lsrs	r3, r3, #5
 8002c1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c20:	441c      	add	r4, r3
 8002c22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c26:	2200      	movs	r2, #0
 8002c28:	673b      	str	r3, [r7, #112]	@ 0x70
 8002c2a:	677a      	str	r2, [r7, #116]	@ 0x74
 8002c2c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002c30:	4642      	mov	r2, r8
 8002c32:	464b      	mov	r3, r9
 8002c34:	1891      	adds	r1, r2, r2
 8002c36:	60b9      	str	r1, [r7, #8]
 8002c38:	415b      	adcs	r3, r3
 8002c3a:	60fb      	str	r3, [r7, #12]
 8002c3c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c40:	4641      	mov	r1, r8
 8002c42:	1851      	adds	r1, r2, r1
 8002c44:	6039      	str	r1, [r7, #0]
 8002c46:	4649      	mov	r1, r9
 8002c48:	414b      	adcs	r3, r1
 8002c4a:	607b      	str	r3, [r7, #4]
 8002c4c:	f04f 0200 	mov.w	r2, #0
 8002c50:	f04f 0300 	mov.w	r3, #0
 8002c54:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002c58:	4659      	mov	r1, fp
 8002c5a:	00cb      	lsls	r3, r1, #3
 8002c5c:	4651      	mov	r1, sl
 8002c5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c62:	4651      	mov	r1, sl
 8002c64:	00ca      	lsls	r2, r1, #3
 8002c66:	4610      	mov	r0, r2
 8002c68:	4619      	mov	r1, r3
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	4642      	mov	r2, r8
 8002c6e:	189b      	adds	r3, r3, r2
 8002c70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002c72:	464b      	mov	r3, r9
 8002c74:	460a      	mov	r2, r1
 8002c76:	eb42 0303 	adc.w	r3, r2, r3
 8002c7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c86:	667a      	str	r2, [r7, #100]	@ 0x64
 8002c88:	f04f 0200 	mov.w	r2, #0
 8002c8c:	f04f 0300 	mov.w	r3, #0
 8002c90:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002c94:	4649      	mov	r1, r9
 8002c96:	008b      	lsls	r3, r1, #2
 8002c98:	4641      	mov	r1, r8
 8002c9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c9e:	4641      	mov	r1, r8
 8002ca0:	008a      	lsls	r2, r1, #2
 8002ca2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002ca6:	f7fd faf3 	bl	8000290 <__aeabi_uldivmod>
 8002caa:	4602      	mov	r2, r0
 8002cac:	460b      	mov	r3, r1
 8002cae:	4b0d      	ldr	r3, [pc, #52]	@ (8002ce4 <UART_SetConfig+0x4e4>)
 8002cb0:	fba3 1302 	umull	r1, r3, r3, r2
 8002cb4:	095b      	lsrs	r3, r3, #5
 8002cb6:	2164      	movs	r1, #100	@ 0x64
 8002cb8:	fb01 f303 	mul.w	r3, r1, r3
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	011b      	lsls	r3, r3, #4
 8002cc0:	3332      	adds	r3, #50	@ 0x32
 8002cc2:	4a08      	ldr	r2, [pc, #32]	@ (8002ce4 <UART_SetConfig+0x4e4>)
 8002cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc8:	095b      	lsrs	r3, r3, #5
 8002cca:	f003 020f 	and.w	r2, r3, #15
 8002cce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4422      	add	r2, r4
 8002cd6:	609a      	str	r2, [r3, #8]
}
 8002cd8:	bf00      	nop
 8002cda:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ce4:	51eb851f 	.word	0x51eb851f

08002ce8 <siprintf>:
 8002ce8:	b40e      	push	{r1, r2, r3}
 8002cea:	b510      	push	{r4, lr}
 8002cec:	b09d      	sub	sp, #116	@ 0x74
 8002cee:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002cf0:	9002      	str	r0, [sp, #8]
 8002cf2:	9006      	str	r0, [sp, #24]
 8002cf4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002cf8:	480a      	ldr	r0, [pc, #40]	@ (8002d24 <siprintf+0x3c>)
 8002cfa:	9107      	str	r1, [sp, #28]
 8002cfc:	9104      	str	r1, [sp, #16]
 8002cfe:	490a      	ldr	r1, [pc, #40]	@ (8002d28 <siprintf+0x40>)
 8002d00:	f853 2b04 	ldr.w	r2, [r3], #4
 8002d04:	9105      	str	r1, [sp, #20]
 8002d06:	2400      	movs	r4, #0
 8002d08:	a902      	add	r1, sp, #8
 8002d0a:	6800      	ldr	r0, [r0, #0]
 8002d0c:	9301      	str	r3, [sp, #4]
 8002d0e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002d10:	f000 f994 	bl	800303c <_svfiprintf_r>
 8002d14:	9b02      	ldr	r3, [sp, #8]
 8002d16:	701c      	strb	r4, [r3, #0]
 8002d18:	b01d      	add	sp, #116	@ 0x74
 8002d1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d1e:	b003      	add	sp, #12
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop
 8002d24:	2000000c 	.word	0x2000000c
 8002d28:	ffff0208 	.word	0xffff0208

08002d2c <memset>:
 8002d2c:	4402      	add	r2, r0
 8002d2e:	4603      	mov	r3, r0
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d100      	bne.n	8002d36 <memset+0xa>
 8002d34:	4770      	bx	lr
 8002d36:	f803 1b01 	strb.w	r1, [r3], #1
 8002d3a:	e7f9      	b.n	8002d30 <memset+0x4>

08002d3c <__errno>:
 8002d3c:	4b01      	ldr	r3, [pc, #4]	@ (8002d44 <__errno+0x8>)
 8002d3e:	6818      	ldr	r0, [r3, #0]
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	2000000c 	.word	0x2000000c

08002d48 <__libc_init_array>:
 8002d48:	b570      	push	{r4, r5, r6, lr}
 8002d4a:	4d0d      	ldr	r5, [pc, #52]	@ (8002d80 <__libc_init_array+0x38>)
 8002d4c:	4c0d      	ldr	r4, [pc, #52]	@ (8002d84 <__libc_init_array+0x3c>)
 8002d4e:	1b64      	subs	r4, r4, r5
 8002d50:	10a4      	asrs	r4, r4, #2
 8002d52:	2600      	movs	r6, #0
 8002d54:	42a6      	cmp	r6, r4
 8002d56:	d109      	bne.n	8002d6c <__libc_init_array+0x24>
 8002d58:	4d0b      	ldr	r5, [pc, #44]	@ (8002d88 <__libc_init_array+0x40>)
 8002d5a:	4c0c      	ldr	r4, [pc, #48]	@ (8002d8c <__libc_init_array+0x44>)
 8002d5c:	f000 fc64 	bl	8003628 <_init>
 8002d60:	1b64      	subs	r4, r4, r5
 8002d62:	10a4      	asrs	r4, r4, #2
 8002d64:	2600      	movs	r6, #0
 8002d66:	42a6      	cmp	r6, r4
 8002d68:	d105      	bne.n	8002d76 <__libc_init_array+0x2e>
 8002d6a:	bd70      	pop	{r4, r5, r6, pc}
 8002d6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d70:	4798      	blx	r3
 8002d72:	3601      	adds	r6, #1
 8002d74:	e7ee      	b.n	8002d54 <__libc_init_array+0xc>
 8002d76:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d7a:	4798      	blx	r3
 8002d7c:	3601      	adds	r6, #1
 8002d7e:	e7f2      	b.n	8002d66 <__libc_init_array+0x1e>
 8002d80:	080036a8 	.word	0x080036a8
 8002d84:	080036a8 	.word	0x080036a8
 8002d88:	080036a8 	.word	0x080036a8
 8002d8c:	080036ac 	.word	0x080036ac

08002d90 <__retarget_lock_acquire_recursive>:
 8002d90:	4770      	bx	lr

08002d92 <__retarget_lock_release_recursive>:
 8002d92:	4770      	bx	lr

08002d94 <_free_r>:
 8002d94:	b538      	push	{r3, r4, r5, lr}
 8002d96:	4605      	mov	r5, r0
 8002d98:	2900      	cmp	r1, #0
 8002d9a:	d041      	beq.n	8002e20 <_free_r+0x8c>
 8002d9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002da0:	1f0c      	subs	r4, r1, #4
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	bfb8      	it	lt
 8002da6:	18e4      	addlt	r4, r4, r3
 8002da8:	f000 f8e0 	bl	8002f6c <__malloc_lock>
 8002dac:	4a1d      	ldr	r2, [pc, #116]	@ (8002e24 <_free_r+0x90>)
 8002dae:	6813      	ldr	r3, [r2, #0]
 8002db0:	b933      	cbnz	r3, 8002dc0 <_free_r+0x2c>
 8002db2:	6063      	str	r3, [r4, #4]
 8002db4:	6014      	str	r4, [r2, #0]
 8002db6:	4628      	mov	r0, r5
 8002db8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002dbc:	f000 b8dc 	b.w	8002f78 <__malloc_unlock>
 8002dc0:	42a3      	cmp	r3, r4
 8002dc2:	d908      	bls.n	8002dd6 <_free_r+0x42>
 8002dc4:	6820      	ldr	r0, [r4, #0]
 8002dc6:	1821      	adds	r1, r4, r0
 8002dc8:	428b      	cmp	r3, r1
 8002dca:	bf01      	itttt	eq
 8002dcc:	6819      	ldreq	r1, [r3, #0]
 8002dce:	685b      	ldreq	r3, [r3, #4]
 8002dd0:	1809      	addeq	r1, r1, r0
 8002dd2:	6021      	streq	r1, [r4, #0]
 8002dd4:	e7ed      	b.n	8002db2 <_free_r+0x1e>
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	b10b      	cbz	r3, 8002de0 <_free_r+0x4c>
 8002ddc:	42a3      	cmp	r3, r4
 8002dde:	d9fa      	bls.n	8002dd6 <_free_r+0x42>
 8002de0:	6811      	ldr	r1, [r2, #0]
 8002de2:	1850      	adds	r0, r2, r1
 8002de4:	42a0      	cmp	r0, r4
 8002de6:	d10b      	bne.n	8002e00 <_free_r+0x6c>
 8002de8:	6820      	ldr	r0, [r4, #0]
 8002dea:	4401      	add	r1, r0
 8002dec:	1850      	adds	r0, r2, r1
 8002dee:	4283      	cmp	r3, r0
 8002df0:	6011      	str	r1, [r2, #0]
 8002df2:	d1e0      	bne.n	8002db6 <_free_r+0x22>
 8002df4:	6818      	ldr	r0, [r3, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	6053      	str	r3, [r2, #4]
 8002dfa:	4408      	add	r0, r1
 8002dfc:	6010      	str	r0, [r2, #0]
 8002dfe:	e7da      	b.n	8002db6 <_free_r+0x22>
 8002e00:	d902      	bls.n	8002e08 <_free_r+0x74>
 8002e02:	230c      	movs	r3, #12
 8002e04:	602b      	str	r3, [r5, #0]
 8002e06:	e7d6      	b.n	8002db6 <_free_r+0x22>
 8002e08:	6820      	ldr	r0, [r4, #0]
 8002e0a:	1821      	adds	r1, r4, r0
 8002e0c:	428b      	cmp	r3, r1
 8002e0e:	bf04      	itt	eq
 8002e10:	6819      	ldreq	r1, [r3, #0]
 8002e12:	685b      	ldreq	r3, [r3, #4]
 8002e14:	6063      	str	r3, [r4, #4]
 8002e16:	bf04      	itt	eq
 8002e18:	1809      	addeq	r1, r1, r0
 8002e1a:	6021      	streq	r1, [r4, #0]
 8002e1c:	6054      	str	r4, [r2, #4]
 8002e1e:	e7ca      	b.n	8002db6 <_free_r+0x22>
 8002e20:	bd38      	pop	{r3, r4, r5, pc}
 8002e22:	bf00      	nop
 8002e24:	200002d4 	.word	0x200002d4

08002e28 <sbrk_aligned>:
 8002e28:	b570      	push	{r4, r5, r6, lr}
 8002e2a:	4e0f      	ldr	r6, [pc, #60]	@ (8002e68 <sbrk_aligned+0x40>)
 8002e2c:	460c      	mov	r4, r1
 8002e2e:	6831      	ldr	r1, [r6, #0]
 8002e30:	4605      	mov	r5, r0
 8002e32:	b911      	cbnz	r1, 8002e3a <sbrk_aligned+0x12>
 8002e34:	f000 fba4 	bl	8003580 <_sbrk_r>
 8002e38:	6030      	str	r0, [r6, #0]
 8002e3a:	4621      	mov	r1, r4
 8002e3c:	4628      	mov	r0, r5
 8002e3e:	f000 fb9f 	bl	8003580 <_sbrk_r>
 8002e42:	1c43      	adds	r3, r0, #1
 8002e44:	d103      	bne.n	8002e4e <sbrk_aligned+0x26>
 8002e46:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002e4a:	4620      	mov	r0, r4
 8002e4c:	bd70      	pop	{r4, r5, r6, pc}
 8002e4e:	1cc4      	adds	r4, r0, #3
 8002e50:	f024 0403 	bic.w	r4, r4, #3
 8002e54:	42a0      	cmp	r0, r4
 8002e56:	d0f8      	beq.n	8002e4a <sbrk_aligned+0x22>
 8002e58:	1a21      	subs	r1, r4, r0
 8002e5a:	4628      	mov	r0, r5
 8002e5c:	f000 fb90 	bl	8003580 <_sbrk_r>
 8002e60:	3001      	adds	r0, #1
 8002e62:	d1f2      	bne.n	8002e4a <sbrk_aligned+0x22>
 8002e64:	e7ef      	b.n	8002e46 <sbrk_aligned+0x1e>
 8002e66:	bf00      	nop
 8002e68:	200002d0 	.word	0x200002d0

08002e6c <_malloc_r>:
 8002e6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e70:	1ccd      	adds	r5, r1, #3
 8002e72:	f025 0503 	bic.w	r5, r5, #3
 8002e76:	3508      	adds	r5, #8
 8002e78:	2d0c      	cmp	r5, #12
 8002e7a:	bf38      	it	cc
 8002e7c:	250c      	movcc	r5, #12
 8002e7e:	2d00      	cmp	r5, #0
 8002e80:	4606      	mov	r6, r0
 8002e82:	db01      	blt.n	8002e88 <_malloc_r+0x1c>
 8002e84:	42a9      	cmp	r1, r5
 8002e86:	d904      	bls.n	8002e92 <_malloc_r+0x26>
 8002e88:	230c      	movs	r3, #12
 8002e8a:	6033      	str	r3, [r6, #0]
 8002e8c:	2000      	movs	r0, #0
 8002e8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002e92:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002f68 <_malloc_r+0xfc>
 8002e96:	f000 f869 	bl	8002f6c <__malloc_lock>
 8002e9a:	f8d8 3000 	ldr.w	r3, [r8]
 8002e9e:	461c      	mov	r4, r3
 8002ea0:	bb44      	cbnz	r4, 8002ef4 <_malloc_r+0x88>
 8002ea2:	4629      	mov	r1, r5
 8002ea4:	4630      	mov	r0, r6
 8002ea6:	f7ff ffbf 	bl	8002e28 <sbrk_aligned>
 8002eaa:	1c43      	adds	r3, r0, #1
 8002eac:	4604      	mov	r4, r0
 8002eae:	d158      	bne.n	8002f62 <_malloc_r+0xf6>
 8002eb0:	f8d8 4000 	ldr.w	r4, [r8]
 8002eb4:	4627      	mov	r7, r4
 8002eb6:	2f00      	cmp	r7, #0
 8002eb8:	d143      	bne.n	8002f42 <_malloc_r+0xd6>
 8002eba:	2c00      	cmp	r4, #0
 8002ebc:	d04b      	beq.n	8002f56 <_malloc_r+0xea>
 8002ebe:	6823      	ldr	r3, [r4, #0]
 8002ec0:	4639      	mov	r1, r7
 8002ec2:	4630      	mov	r0, r6
 8002ec4:	eb04 0903 	add.w	r9, r4, r3
 8002ec8:	f000 fb5a 	bl	8003580 <_sbrk_r>
 8002ecc:	4581      	cmp	r9, r0
 8002ece:	d142      	bne.n	8002f56 <_malloc_r+0xea>
 8002ed0:	6821      	ldr	r1, [r4, #0]
 8002ed2:	1a6d      	subs	r5, r5, r1
 8002ed4:	4629      	mov	r1, r5
 8002ed6:	4630      	mov	r0, r6
 8002ed8:	f7ff ffa6 	bl	8002e28 <sbrk_aligned>
 8002edc:	3001      	adds	r0, #1
 8002ede:	d03a      	beq.n	8002f56 <_malloc_r+0xea>
 8002ee0:	6823      	ldr	r3, [r4, #0]
 8002ee2:	442b      	add	r3, r5
 8002ee4:	6023      	str	r3, [r4, #0]
 8002ee6:	f8d8 3000 	ldr.w	r3, [r8]
 8002eea:	685a      	ldr	r2, [r3, #4]
 8002eec:	bb62      	cbnz	r2, 8002f48 <_malloc_r+0xdc>
 8002eee:	f8c8 7000 	str.w	r7, [r8]
 8002ef2:	e00f      	b.n	8002f14 <_malloc_r+0xa8>
 8002ef4:	6822      	ldr	r2, [r4, #0]
 8002ef6:	1b52      	subs	r2, r2, r5
 8002ef8:	d420      	bmi.n	8002f3c <_malloc_r+0xd0>
 8002efa:	2a0b      	cmp	r2, #11
 8002efc:	d917      	bls.n	8002f2e <_malloc_r+0xc2>
 8002efe:	1961      	adds	r1, r4, r5
 8002f00:	42a3      	cmp	r3, r4
 8002f02:	6025      	str	r5, [r4, #0]
 8002f04:	bf18      	it	ne
 8002f06:	6059      	strne	r1, [r3, #4]
 8002f08:	6863      	ldr	r3, [r4, #4]
 8002f0a:	bf08      	it	eq
 8002f0c:	f8c8 1000 	streq.w	r1, [r8]
 8002f10:	5162      	str	r2, [r4, r5]
 8002f12:	604b      	str	r3, [r1, #4]
 8002f14:	4630      	mov	r0, r6
 8002f16:	f000 f82f 	bl	8002f78 <__malloc_unlock>
 8002f1a:	f104 000b 	add.w	r0, r4, #11
 8002f1e:	1d23      	adds	r3, r4, #4
 8002f20:	f020 0007 	bic.w	r0, r0, #7
 8002f24:	1ac2      	subs	r2, r0, r3
 8002f26:	bf1c      	itt	ne
 8002f28:	1a1b      	subne	r3, r3, r0
 8002f2a:	50a3      	strne	r3, [r4, r2]
 8002f2c:	e7af      	b.n	8002e8e <_malloc_r+0x22>
 8002f2e:	6862      	ldr	r2, [r4, #4]
 8002f30:	42a3      	cmp	r3, r4
 8002f32:	bf0c      	ite	eq
 8002f34:	f8c8 2000 	streq.w	r2, [r8]
 8002f38:	605a      	strne	r2, [r3, #4]
 8002f3a:	e7eb      	b.n	8002f14 <_malloc_r+0xa8>
 8002f3c:	4623      	mov	r3, r4
 8002f3e:	6864      	ldr	r4, [r4, #4]
 8002f40:	e7ae      	b.n	8002ea0 <_malloc_r+0x34>
 8002f42:	463c      	mov	r4, r7
 8002f44:	687f      	ldr	r7, [r7, #4]
 8002f46:	e7b6      	b.n	8002eb6 <_malloc_r+0x4a>
 8002f48:	461a      	mov	r2, r3
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	42a3      	cmp	r3, r4
 8002f4e:	d1fb      	bne.n	8002f48 <_malloc_r+0xdc>
 8002f50:	2300      	movs	r3, #0
 8002f52:	6053      	str	r3, [r2, #4]
 8002f54:	e7de      	b.n	8002f14 <_malloc_r+0xa8>
 8002f56:	230c      	movs	r3, #12
 8002f58:	6033      	str	r3, [r6, #0]
 8002f5a:	4630      	mov	r0, r6
 8002f5c:	f000 f80c 	bl	8002f78 <__malloc_unlock>
 8002f60:	e794      	b.n	8002e8c <_malloc_r+0x20>
 8002f62:	6005      	str	r5, [r0, #0]
 8002f64:	e7d6      	b.n	8002f14 <_malloc_r+0xa8>
 8002f66:	bf00      	nop
 8002f68:	200002d4 	.word	0x200002d4

08002f6c <__malloc_lock>:
 8002f6c:	4801      	ldr	r0, [pc, #4]	@ (8002f74 <__malloc_lock+0x8>)
 8002f6e:	f7ff bf0f 	b.w	8002d90 <__retarget_lock_acquire_recursive>
 8002f72:	bf00      	nop
 8002f74:	200002cc 	.word	0x200002cc

08002f78 <__malloc_unlock>:
 8002f78:	4801      	ldr	r0, [pc, #4]	@ (8002f80 <__malloc_unlock+0x8>)
 8002f7a:	f7ff bf0a 	b.w	8002d92 <__retarget_lock_release_recursive>
 8002f7e:	bf00      	nop
 8002f80:	200002cc 	.word	0x200002cc

08002f84 <__ssputs_r>:
 8002f84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f88:	688e      	ldr	r6, [r1, #8]
 8002f8a:	461f      	mov	r7, r3
 8002f8c:	42be      	cmp	r6, r7
 8002f8e:	680b      	ldr	r3, [r1, #0]
 8002f90:	4682      	mov	sl, r0
 8002f92:	460c      	mov	r4, r1
 8002f94:	4690      	mov	r8, r2
 8002f96:	d82d      	bhi.n	8002ff4 <__ssputs_r+0x70>
 8002f98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002f9c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002fa0:	d026      	beq.n	8002ff0 <__ssputs_r+0x6c>
 8002fa2:	6965      	ldr	r5, [r4, #20]
 8002fa4:	6909      	ldr	r1, [r1, #16]
 8002fa6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002faa:	eba3 0901 	sub.w	r9, r3, r1
 8002fae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002fb2:	1c7b      	adds	r3, r7, #1
 8002fb4:	444b      	add	r3, r9
 8002fb6:	106d      	asrs	r5, r5, #1
 8002fb8:	429d      	cmp	r5, r3
 8002fba:	bf38      	it	cc
 8002fbc:	461d      	movcc	r5, r3
 8002fbe:	0553      	lsls	r3, r2, #21
 8002fc0:	d527      	bpl.n	8003012 <__ssputs_r+0x8e>
 8002fc2:	4629      	mov	r1, r5
 8002fc4:	f7ff ff52 	bl	8002e6c <_malloc_r>
 8002fc8:	4606      	mov	r6, r0
 8002fca:	b360      	cbz	r0, 8003026 <__ssputs_r+0xa2>
 8002fcc:	6921      	ldr	r1, [r4, #16]
 8002fce:	464a      	mov	r2, r9
 8002fd0:	f000 fae6 	bl	80035a0 <memcpy>
 8002fd4:	89a3      	ldrh	r3, [r4, #12]
 8002fd6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002fda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002fde:	81a3      	strh	r3, [r4, #12]
 8002fe0:	6126      	str	r6, [r4, #16]
 8002fe2:	6165      	str	r5, [r4, #20]
 8002fe4:	444e      	add	r6, r9
 8002fe6:	eba5 0509 	sub.w	r5, r5, r9
 8002fea:	6026      	str	r6, [r4, #0]
 8002fec:	60a5      	str	r5, [r4, #8]
 8002fee:	463e      	mov	r6, r7
 8002ff0:	42be      	cmp	r6, r7
 8002ff2:	d900      	bls.n	8002ff6 <__ssputs_r+0x72>
 8002ff4:	463e      	mov	r6, r7
 8002ff6:	6820      	ldr	r0, [r4, #0]
 8002ff8:	4632      	mov	r2, r6
 8002ffa:	4641      	mov	r1, r8
 8002ffc:	f000 faa6 	bl	800354c <memmove>
 8003000:	68a3      	ldr	r3, [r4, #8]
 8003002:	1b9b      	subs	r3, r3, r6
 8003004:	60a3      	str	r3, [r4, #8]
 8003006:	6823      	ldr	r3, [r4, #0]
 8003008:	4433      	add	r3, r6
 800300a:	6023      	str	r3, [r4, #0]
 800300c:	2000      	movs	r0, #0
 800300e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003012:	462a      	mov	r2, r5
 8003014:	f000 fad2 	bl	80035bc <_realloc_r>
 8003018:	4606      	mov	r6, r0
 800301a:	2800      	cmp	r0, #0
 800301c:	d1e0      	bne.n	8002fe0 <__ssputs_r+0x5c>
 800301e:	6921      	ldr	r1, [r4, #16]
 8003020:	4650      	mov	r0, sl
 8003022:	f7ff feb7 	bl	8002d94 <_free_r>
 8003026:	230c      	movs	r3, #12
 8003028:	f8ca 3000 	str.w	r3, [sl]
 800302c:	89a3      	ldrh	r3, [r4, #12]
 800302e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003032:	81a3      	strh	r3, [r4, #12]
 8003034:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003038:	e7e9      	b.n	800300e <__ssputs_r+0x8a>
	...

0800303c <_svfiprintf_r>:
 800303c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003040:	4698      	mov	r8, r3
 8003042:	898b      	ldrh	r3, [r1, #12]
 8003044:	061b      	lsls	r3, r3, #24
 8003046:	b09d      	sub	sp, #116	@ 0x74
 8003048:	4607      	mov	r7, r0
 800304a:	460d      	mov	r5, r1
 800304c:	4614      	mov	r4, r2
 800304e:	d510      	bpl.n	8003072 <_svfiprintf_r+0x36>
 8003050:	690b      	ldr	r3, [r1, #16]
 8003052:	b973      	cbnz	r3, 8003072 <_svfiprintf_r+0x36>
 8003054:	2140      	movs	r1, #64	@ 0x40
 8003056:	f7ff ff09 	bl	8002e6c <_malloc_r>
 800305a:	6028      	str	r0, [r5, #0]
 800305c:	6128      	str	r0, [r5, #16]
 800305e:	b930      	cbnz	r0, 800306e <_svfiprintf_r+0x32>
 8003060:	230c      	movs	r3, #12
 8003062:	603b      	str	r3, [r7, #0]
 8003064:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003068:	b01d      	add	sp, #116	@ 0x74
 800306a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800306e:	2340      	movs	r3, #64	@ 0x40
 8003070:	616b      	str	r3, [r5, #20]
 8003072:	2300      	movs	r3, #0
 8003074:	9309      	str	r3, [sp, #36]	@ 0x24
 8003076:	2320      	movs	r3, #32
 8003078:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800307c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003080:	2330      	movs	r3, #48	@ 0x30
 8003082:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003220 <_svfiprintf_r+0x1e4>
 8003086:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800308a:	f04f 0901 	mov.w	r9, #1
 800308e:	4623      	mov	r3, r4
 8003090:	469a      	mov	sl, r3
 8003092:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003096:	b10a      	cbz	r2, 800309c <_svfiprintf_r+0x60>
 8003098:	2a25      	cmp	r2, #37	@ 0x25
 800309a:	d1f9      	bne.n	8003090 <_svfiprintf_r+0x54>
 800309c:	ebba 0b04 	subs.w	fp, sl, r4
 80030a0:	d00b      	beq.n	80030ba <_svfiprintf_r+0x7e>
 80030a2:	465b      	mov	r3, fp
 80030a4:	4622      	mov	r2, r4
 80030a6:	4629      	mov	r1, r5
 80030a8:	4638      	mov	r0, r7
 80030aa:	f7ff ff6b 	bl	8002f84 <__ssputs_r>
 80030ae:	3001      	adds	r0, #1
 80030b0:	f000 80a7 	beq.w	8003202 <_svfiprintf_r+0x1c6>
 80030b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80030b6:	445a      	add	r2, fp
 80030b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80030ba:	f89a 3000 	ldrb.w	r3, [sl]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	f000 809f 	beq.w	8003202 <_svfiprintf_r+0x1c6>
 80030c4:	2300      	movs	r3, #0
 80030c6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80030ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80030ce:	f10a 0a01 	add.w	sl, sl, #1
 80030d2:	9304      	str	r3, [sp, #16]
 80030d4:	9307      	str	r3, [sp, #28]
 80030d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80030da:	931a      	str	r3, [sp, #104]	@ 0x68
 80030dc:	4654      	mov	r4, sl
 80030de:	2205      	movs	r2, #5
 80030e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80030e4:	484e      	ldr	r0, [pc, #312]	@ (8003220 <_svfiprintf_r+0x1e4>)
 80030e6:	f7fd f883 	bl	80001f0 <memchr>
 80030ea:	9a04      	ldr	r2, [sp, #16]
 80030ec:	b9d8      	cbnz	r0, 8003126 <_svfiprintf_r+0xea>
 80030ee:	06d0      	lsls	r0, r2, #27
 80030f0:	bf44      	itt	mi
 80030f2:	2320      	movmi	r3, #32
 80030f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80030f8:	0711      	lsls	r1, r2, #28
 80030fa:	bf44      	itt	mi
 80030fc:	232b      	movmi	r3, #43	@ 0x2b
 80030fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003102:	f89a 3000 	ldrb.w	r3, [sl]
 8003106:	2b2a      	cmp	r3, #42	@ 0x2a
 8003108:	d015      	beq.n	8003136 <_svfiprintf_r+0xfa>
 800310a:	9a07      	ldr	r2, [sp, #28]
 800310c:	4654      	mov	r4, sl
 800310e:	2000      	movs	r0, #0
 8003110:	f04f 0c0a 	mov.w	ip, #10
 8003114:	4621      	mov	r1, r4
 8003116:	f811 3b01 	ldrb.w	r3, [r1], #1
 800311a:	3b30      	subs	r3, #48	@ 0x30
 800311c:	2b09      	cmp	r3, #9
 800311e:	d94b      	bls.n	80031b8 <_svfiprintf_r+0x17c>
 8003120:	b1b0      	cbz	r0, 8003150 <_svfiprintf_r+0x114>
 8003122:	9207      	str	r2, [sp, #28]
 8003124:	e014      	b.n	8003150 <_svfiprintf_r+0x114>
 8003126:	eba0 0308 	sub.w	r3, r0, r8
 800312a:	fa09 f303 	lsl.w	r3, r9, r3
 800312e:	4313      	orrs	r3, r2
 8003130:	9304      	str	r3, [sp, #16]
 8003132:	46a2      	mov	sl, r4
 8003134:	e7d2      	b.n	80030dc <_svfiprintf_r+0xa0>
 8003136:	9b03      	ldr	r3, [sp, #12]
 8003138:	1d19      	adds	r1, r3, #4
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	9103      	str	r1, [sp, #12]
 800313e:	2b00      	cmp	r3, #0
 8003140:	bfbb      	ittet	lt
 8003142:	425b      	neglt	r3, r3
 8003144:	f042 0202 	orrlt.w	r2, r2, #2
 8003148:	9307      	strge	r3, [sp, #28]
 800314a:	9307      	strlt	r3, [sp, #28]
 800314c:	bfb8      	it	lt
 800314e:	9204      	strlt	r2, [sp, #16]
 8003150:	7823      	ldrb	r3, [r4, #0]
 8003152:	2b2e      	cmp	r3, #46	@ 0x2e
 8003154:	d10a      	bne.n	800316c <_svfiprintf_r+0x130>
 8003156:	7863      	ldrb	r3, [r4, #1]
 8003158:	2b2a      	cmp	r3, #42	@ 0x2a
 800315a:	d132      	bne.n	80031c2 <_svfiprintf_r+0x186>
 800315c:	9b03      	ldr	r3, [sp, #12]
 800315e:	1d1a      	adds	r2, r3, #4
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	9203      	str	r2, [sp, #12]
 8003164:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003168:	3402      	adds	r4, #2
 800316a:	9305      	str	r3, [sp, #20]
 800316c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003230 <_svfiprintf_r+0x1f4>
 8003170:	7821      	ldrb	r1, [r4, #0]
 8003172:	2203      	movs	r2, #3
 8003174:	4650      	mov	r0, sl
 8003176:	f7fd f83b 	bl	80001f0 <memchr>
 800317a:	b138      	cbz	r0, 800318c <_svfiprintf_r+0x150>
 800317c:	9b04      	ldr	r3, [sp, #16]
 800317e:	eba0 000a 	sub.w	r0, r0, sl
 8003182:	2240      	movs	r2, #64	@ 0x40
 8003184:	4082      	lsls	r2, r0
 8003186:	4313      	orrs	r3, r2
 8003188:	3401      	adds	r4, #1
 800318a:	9304      	str	r3, [sp, #16]
 800318c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003190:	4824      	ldr	r0, [pc, #144]	@ (8003224 <_svfiprintf_r+0x1e8>)
 8003192:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003196:	2206      	movs	r2, #6
 8003198:	f7fd f82a 	bl	80001f0 <memchr>
 800319c:	2800      	cmp	r0, #0
 800319e:	d036      	beq.n	800320e <_svfiprintf_r+0x1d2>
 80031a0:	4b21      	ldr	r3, [pc, #132]	@ (8003228 <_svfiprintf_r+0x1ec>)
 80031a2:	bb1b      	cbnz	r3, 80031ec <_svfiprintf_r+0x1b0>
 80031a4:	9b03      	ldr	r3, [sp, #12]
 80031a6:	3307      	adds	r3, #7
 80031a8:	f023 0307 	bic.w	r3, r3, #7
 80031ac:	3308      	adds	r3, #8
 80031ae:	9303      	str	r3, [sp, #12]
 80031b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80031b2:	4433      	add	r3, r6
 80031b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80031b6:	e76a      	b.n	800308e <_svfiprintf_r+0x52>
 80031b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80031bc:	460c      	mov	r4, r1
 80031be:	2001      	movs	r0, #1
 80031c0:	e7a8      	b.n	8003114 <_svfiprintf_r+0xd8>
 80031c2:	2300      	movs	r3, #0
 80031c4:	3401      	adds	r4, #1
 80031c6:	9305      	str	r3, [sp, #20]
 80031c8:	4619      	mov	r1, r3
 80031ca:	f04f 0c0a 	mov.w	ip, #10
 80031ce:	4620      	mov	r0, r4
 80031d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80031d4:	3a30      	subs	r2, #48	@ 0x30
 80031d6:	2a09      	cmp	r2, #9
 80031d8:	d903      	bls.n	80031e2 <_svfiprintf_r+0x1a6>
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d0c6      	beq.n	800316c <_svfiprintf_r+0x130>
 80031de:	9105      	str	r1, [sp, #20]
 80031e0:	e7c4      	b.n	800316c <_svfiprintf_r+0x130>
 80031e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80031e6:	4604      	mov	r4, r0
 80031e8:	2301      	movs	r3, #1
 80031ea:	e7f0      	b.n	80031ce <_svfiprintf_r+0x192>
 80031ec:	ab03      	add	r3, sp, #12
 80031ee:	9300      	str	r3, [sp, #0]
 80031f0:	462a      	mov	r2, r5
 80031f2:	4b0e      	ldr	r3, [pc, #56]	@ (800322c <_svfiprintf_r+0x1f0>)
 80031f4:	a904      	add	r1, sp, #16
 80031f6:	4638      	mov	r0, r7
 80031f8:	f3af 8000 	nop.w
 80031fc:	1c42      	adds	r2, r0, #1
 80031fe:	4606      	mov	r6, r0
 8003200:	d1d6      	bne.n	80031b0 <_svfiprintf_r+0x174>
 8003202:	89ab      	ldrh	r3, [r5, #12]
 8003204:	065b      	lsls	r3, r3, #25
 8003206:	f53f af2d 	bmi.w	8003064 <_svfiprintf_r+0x28>
 800320a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800320c:	e72c      	b.n	8003068 <_svfiprintf_r+0x2c>
 800320e:	ab03      	add	r3, sp, #12
 8003210:	9300      	str	r3, [sp, #0]
 8003212:	462a      	mov	r2, r5
 8003214:	4b05      	ldr	r3, [pc, #20]	@ (800322c <_svfiprintf_r+0x1f0>)
 8003216:	a904      	add	r1, sp, #16
 8003218:	4638      	mov	r0, r7
 800321a:	f000 f879 	bl	8003310 <_printf_i>
 800321e:	e7ed      	b.n	80031fc <_svfiprintf_r+0x1c0>
 8003220:	0800366c 	.word	0x0800366c
 8003224:	08003676 	.word	0x08003676
 8003228:	00000000 	.word	0x00000000
 800322c:	08002f85 	.word	0x08002f85
 8003230:	08003672 	.word	0x08003672

08003234 <_printf_common>:
 8003234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003238:	4616      	mov	r6, r2
 800323a:	4698      	mov	r8, r3
 800323c:	688a      	ldr	r2, [r1, #8]
 800323e:	690b      	ldr	r3, [r1, #16]
 8003240:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003244:	4293      	cmp	r3, r2
 8003246:	bfb8      	it	lt
 8003248:	4613      	movlt	r3, r2
 800324a:	6033      	str	r3, [r6, #0]
 800324c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003250:	4607      	mov	r7, r0
 8003252:	460c      	mov	r4, r1
 8003254:	b10a      	cbz	r2, 800325a <_printf_common+0x26>
 8003256:	3301      	adds	r3, #1
 8003258:	6033      	str	r3, [r6, #0]
 800325a:	6823      	ldr	r3, [r4, #0]
 800325c:	0699      	lsls	r1, r3, #26
 800325e:	bf42      	ittt	mi
 8003260:	6833      	ldrmi	r3, [r6, #0]
 8003262:	3302      	addmi	r3, #2
 8003264:	6033      	strmi	r3, [r6, #0]
 8003266:	6825      	ldr	r5, [r4, #0]
 8003268:	f015 0506 	ands.w	r5, r5, #6
 800326c:	d106      	bne.n	800327c <_printf_common+0x48>
 800326e:	f104 0a19 	add.w	sl, r4, #25
 8003272:	68e3      	ldr	r3, [r4, #12]
 8003274:	6832      	ldr	r2, [r6, #0]
 8003276:	1a9b      	subs	r3, r3, r2
 8003278:	42ab      	cmp	r3, r5
 800327a:	dc26      	bgt.n	80032ca <_printf_common+0x96>
 800327c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003280:	6822      	ldr	r2, [r4, #0]
 8003282:	3b00      	subs	r3, #0
 8003284:	bf18      	it	ne
 8003286:	2301      	movne	r3, #1
 8003288:	0692      	lsls	r2, r2, #26
 800328a:	d42b      	bmi.n	80032e4 <_printf_common+0xb0>
 800328c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003290:	4641      	mov	r1, r8
 8003292:	4638      	mov	r0, r7
 8003294:	47c8      	blx	r9
 8003296:	3001      	adds	r0, #1
 8003298:	d01e      	beq.n	80032d8 <_printf_common+0xa4>
 800329a:	6823      	ldr	r3, [r4, #0]
 800329c:	6922      	ldr	r2, [r4, #16]
 800329e:	f003 0306 	and.w	r3, r3, #6
 80032a2:	2b04      	cmp	r3, #4
 80032a4:	bf02      	ittt	eq
 80032a6:	68e5      	ldreq	r5, [r4, #12]
 80032a8:	6833      	ldreq	r3, [r6, #0]
 80032aa:	1aed      	subeq	r5, r5, r3
 80032ac:	68a3      	ldr	r3, [r4, #8]
 80032ae:	bf0c      	ite	eq
 80032b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80032b4:	2500      	movne	r5, #0
 80032b6:	4293      	cmp	r3, r2
 80032b8:	bfc4      	itt	gt
 80032ba:	1a9b      	subgt	r3, r3, r2
 80032bc:	18ed      	addgt	r5, r5, r3
 80032be:	2600      	movs	r6, #0
 80032c0:	341a      	adds	r4, #26
 80032c2:	42b5      	cmp	r5, r6
 80032c4:	d11a      	bne.n	80032fc <_printf_common+0xc8>
 80032c6:	2000      	movs	r0, #0
 80032c8:	e008      	b.n	80032dc <_printf_common+0xa8>
 80032ca:	2301      	movs	r3, #1
 80032cc:	4652      	mov	r2, sl
 80032ce:	4641      	mov	r1, r8
 80032d0:	4638      	mov	r0, r7
 80032d2:	47c8      	blx	r9
 80032d4:	3001      	adds	r0, #1
 80032d6:	d103      	bne.n	80032e0 <_printf_common+0xac>
 80032d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80032dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032e0:	3501      	adds	r5, #1
 80032e2:	e7c6      	b.n	8003272 <_printf_common+0x3e>
 80032e4:	18e1      	adds	r1, r4, r3
 80032e6:	1c5a      	adds	r2, r3, #1
 80032e8:	2030      	movs	r0, #48	@ 0x30
 80032ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80032ee:	4422      	add	r2, r4
 80032f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80032f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80032f8:	3302      	adds	r3, #2
 80032fa:	e7c7      	b.n	800328c <_printf_common+0x58>
 80032fc:	2301      	movs	r3, #1
 80032fe:	4622      	mov	r2, r4
 8003300:	4641      	mov	r1, r8
 8003302:	4638      	mov	r0, r7
 8003304:	47c8      	blx	r9
 8003306:	3001      	adds	r0, #1
 8003308:	d0e6      	beq.n	80032d8 <_printf_common+0xa4>
 800330a:	3601      	adds	r6, #1
 800330c:	e7d9      	b.n	80032c2 <_printf_common+0x8e>
	...

08003310 <_printf_i>:
 8003310:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003314:	7e0f      	ldrb	r7, [r1, #24]
 8003316:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003318:	2f78      	cmp	r7, #120	@ 0x78
 800331a:	4691      	mov	r9, r2
 800331c:	4680      	mov	r8, r0
 800331e:	460c      	mov	r4, r1
 8003320:	469a      	mov	sl, r3
 8003322:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003326:	d807      	bhi.n	8003338 <_printf_i+0x28>
 8003328:	2f62      	cmp	r7, #98	@ 0x62
 800332a:	d80a      	bhi.n	8003342 <_printf_i+0x32>
 800332c:	2f00      	cmp	r7, #0
 800332e:	f000 80d1 	beq.w	80034d4 <_printf_i+0x1c4>
 8003332:	2f58      	cmp	r7, #88	@ 0x58
 8003334:	f000 80b8 	beq.w	80034a8 <_printf_i+0x198>
 8003338:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800333c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003340:	e03a      	b.n	80033b8 <_printf_i+0xa8>
 8003342:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003346:	2b15      	cmp	r3, #21
 8003348:	d8f6      	bhi.n	8003338 <_printf_i+0x28>
 800334a:	a101      	add	r1, pc, #4	@ (adr r1, 8003350 <_printf_i+0x40>)
 800334c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003350:	080033a9 	.word	0x080033a9
 8003354:	080033bd 	.word	0x080033bd
 8003358:	08003339 	.word	0x08003339
 800335c:	08003339 	.word	0x08003339
 8003360:	08003339 	.word	0x08003339
 8003364:	08003339 	.word	0x08003339
 8003368:	080033bd 	.word	0x080033bd
 800336c:	08003339 	.word	0x08003339
 8003370:	08003339 	.word	0x08003339
 8003374:	08003339 	.word	0x08003339
 8003378:	08003339 	.word	0x08003339
 800337c:	080034bb 	.word	0x080034bb
 8003380:	080033e7 	.word	0x080033e7
 8003384:	08003475 	.word	0x08003475
 8003388:	08003339 	.word	0x08003339
 800338c:	08003339 	.word	0x08003339
 8003390:	080034dd 	.word	0x080034dd
 8003394:	08003339 	.word	0x08003339
 8003398:	080033e7 	.word	0x080033e7
 800339c:	08003339 	.word	0x08003339
 80033a0:	08003339 	.word	0x08003339
 80033a4:	0800347d 	.word	0x0800347d
 80033a8:	6833      	ldr	r3, [r6, #0]
 80033aa:	1d1a      	adds	r2, r3, #4
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	6032      	str	r2, [r6, #0]
 80033b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80033b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80033b8:	2301      	movs	r3, #1
 80033ba:	e09c      	b.n	80034f6 <_printf_i+0x1e6>
 80033bc:	6833      	ldr	r3, [r6, #0]
 80033be:	6820      	ldr	r0, [r4, #0]
 80033c0:	1d19      	adds	r1, r3, #4
 80033c2:	6031      	str	r1, [r6, #0]
 80033c4:	0606      	lsls	r6, r0, #24
 80033c6:	d501      	bpl.n	80033cc <_printf_i+0xbc>
 80033c8:	681d      	ldr	r5, [r3, #0]
 80033ca:	e003      	b.n	80033d4 <_printf_i+0xc4>
 80033cc:	0645      	lsls	r5, r0, #25
 80033ce:	d5fb      	bpl.n	80033c8 <_printf_i+0xb8>
 80033d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80033d4:	2d00      	cmp	r5, #0
 80033d6:	da03      	bge.n	80033e0 <_printf_i+0xd0>
 80033d8:	232d      	movs	r3, #45	@ 0x2d
 80033da:	426d      	negs	r5, r5
 80033dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80033e0:	4858      	ldr	r0, [pc, #352]	@ (8003544 <_printf_i+0x234>)
 80033e2:	230a      	movs	r3, #10
 80033e4:	e011      	b.n	800340a <_printf_i+0xfa>
 80033e6:	6821      	ldr	r1, [r4, #0]
 80033e8:	6833      	ldr	r3, [r6, #0]
 80033ea:	0608      	lsls	r0, r1, #24
 80033ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80033f0:	d402      	bmi.n	80033f8 <_printf_i+0xe8>
 80033f2:	0649      	lsls	r1, r1, #25
 80033f4:	bf48      	it	mi
 80033f6:	b2ad      	uxthmi	r5, r5
 80033f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80033fa:	4852      	ldr	r0, [pc, #328]	@ (8003544 <_printf_i+0x234>)
 80033fc:	6033      	str	r3, [r6, #0]
 80033fe:	bf14      	ite	ne
 8003400:	230a      	movne	r3, #10
 8003402:	2308      	moveq	r3, #8
 8003404:	2100      	movs	r1, #0
 8003406:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800340a:	6866      	ldr	r6, [r4, #4]
 800340c:	60a6      	str	r6, [r4, #8]
 800340e:	2e00      	cmp	r6, #0
 8003410:	db05      	blt.n	800341e <_printf_i+0x10e>
 8003412:	6821      	ldr	r1, [r4, #0]
 8003414:	432e      	orrs	r6, r5
 8003416:	f021 0104 	bic.w	r1, r1, #4
 800341a:	6021      	str	r1, [r4, #0]
 800341c:	d04b      	beq.n	80034b6 <_printf_i+0x1a6>
 800341e:	4616      	mov	r6, r2
 8003420:	fbb5 f1f3 	udiv	r1, r5, r3
 8003424:	fb03 5711 	mls	r7, r3, r1, r5
 8003428:	5dc7      	ldrb	r7, [r0, r7]
 800342a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800342e:	462f      	mov	r7, r5
 8003430:	42bb      	cmp	r3, r7
 8003432:	460d      	mov	r5, r1
 8003434:	d9f4      	bls.n	8003420 <_printf_i+0x110>
 8003436:	2b08      	cmp	r3, #8
 8003438:	d10b      	bne.n	8003452 <_printf_i+0x142>
 800343a:	6823      	ldr	r3, [r4, #0]
 800343c:	07df      	lsls	r7, r3, #31
 800343e:	d508      	bpl.n	8003452 <_printf_i+0x142>
 8003440:	6923      	ldr	r3, [r4, #16]
 8003442:	6861      	ldr	r1, [r4, #4]
 8003444:	4299      	cmp	r1, r3
 8003446:	bfde      	ittt	le
 8003448:	2330      	movle	r3, #48	@ 0x30
 800344a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800344e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8003452:	1b92      	subs	r2, r2, r6
 8003454:	6122      	str	r2, [r4, #16]
 8003456:	f8cd a000 	str.w	sl, [sp]
 800345a:	464b      	mov	r3, r9
 800345c:	aa03      	add	r2, sp, #12
 800345e:	4621      	mov	r1, r4
 8003460:	4640      	mov	r0, r8
 8003462:	f7ff fee7 	bl	8003234 <_printf_common>
 8003466:	3001      	adds	r0, #1
 8003468:	d14a      	bne.n	8003500 <_printf_i+0x1f0>
 800346a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800346e:	b004      	add	sp, #16
 8003470:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003474:	6823      	ldr	r3, [r4, #0]
 8003476:	f043 0320 	orr.w	r3, r3, #32
 800347a:	6023      	str	r3, [r4, #0]
 800347c:	4832      	ldr	r0, [pc, #200]	@ (8003548 <_printf_i+0x238>)
 800347e:	2778      	movs	r7, #120	@ 0x78
 8003480:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003484:	6823      	ldr	r3, [r4, #0]
 8003486:	6831      	ldr	r1, [r6, #0]
 8003488:	061f      	lsls	r7, r3, #24
 800348a:	f851 5b04 	ldr.w	r5, [r1], #4
 800348e:	d402      	bmi.n	8003496 <_printf_i+0x186>
 8003490:	065f      	lsls	r7, r3, #25
 8003492:	bf48      	it	mi
 8003494:	b2ad      	uxthmi	r5, r5
 8003496:	6031      	str	r1, [r6, #0]
 8003498:	07d9      	lsls	r1, r3, #31
 800349a:	bf44      	itt	mi
 800349c:	f043 0320 	orrmi.w	r3, r3, #32
 80034a0:	6023      	strmi	r3, [r4, #0]
 80034a2:	b11d      	cbz	r5, 80034ac <_printf_i+0x19c>
 80034a4:	2310      	movs	r3, #16
 80034a6:	e7ad      	b.n	8003404 <_printf_i+0xf4>
 80034a8:	4826      	ldr	r0, [pc, #152]	@ (8003544 <_printf_i+0x234>)
 80034aa:	e7e9      	b.n	8003480 <_printf_i+0x170>
 80034ac:	6823      	ldr	r3, [r4, #0]
 80034ae:	f023 0320 	bic.w	r3, r3, #32
 80034b2:	6023      	str	r3, [r4, #0]
 80034b4:	e7f6      	b.n	80034a4 <_printf_i+0x194>
 80034b6:	4616      	mov	r6, r2
 80034b8:	e7bd      	b.n	8003436 <_printf_i+0x126>
 80034ba:	6833      	ldr	r3, [r6, #0]
 80034bc:	6825      	ldr	r5, [r4, #0]
 80034be:	6961      	ldr	r1, [r4, #20]
 80034c0:	1d18      	adds	r0, r3, #4
 80034c2:	6030      	str	r0, [r6, #0]
 80034c4:	062e      	lsls	r6, r5, #24
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	d501      	bpl.n	80034ce <_printf_i+0x1be>
 80034ca:	6019      	str	r1, [r3, #0]
 80034cc:	e002      	b.n	80034d4 <_printf_i+0x1c4>
 80034ce:	0668      	lsls	r0, r5, #25
 80034d0:	d5fb      	bpl.n	80034ca <_printf_i+0x1ba>
 80034d2:	8019      	strh	r1, [r3, #0]
 80034d4:	2300      	movs	r3, #0
 80034d6:	6123      	str	r3, [r4, #16]
 80034d8:	4616      	mov	r6, r2
 80034da:	e7bc      	b.n	8003456 <_printf_i+0x146>
 80034dc:	6833      	ldr	r3, [r6, #0]
 80034de:	1d1a      	adds	r2, r3, #4
 80034e0:	6032      	str	r2, [r6, #0]
 80034e2:	681e      	ldr	r6, [r3, #0]
 80034e4:	6862      	ldr	r2, [r4, #4]
 80034e6:	2100      	movs	r1, #0
 80034e8:	4630      	mov	r0, r6
 80034ea:	f7fc fe81 	bl	80001f0 <memchr>
 80034ee:	b108      	cbz	r0, 80034f4 <_printf_i+0x1e4>
 80034f0:	1b80      	subs	r0, r0, r6
 80034f2:	6060      	str	r0, [r4, #4]
 80034f4:	6863      	ldr	r3, [r4, #4]
 80034f6:	6123      	str	r3, [r4, #16]
 80034f8:	2300      	movs	r3, #0
 80034fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80034fe:	e7aa      	b.n	8003456 <_printf_i+0x146>
 8003500:	6923      	ldr	r3, [r4, #16]
 8003502:	4632      	mov	r2, r6
 8003504:	4649      	mov	r1, r9
 8003506:	4640      	mov	r0, r8
 8003508:	47d0      	blx	sl
 800350a:	3001      	adds	r0, #1
 800350c:	d0ad      	beq.n	800346a <_printf_i+0x15a>
 800350e:	6823      	ldr	r3, [r4, #0]
 8003510:	079b      	lsls	r3, r3, #30
 8003512:	d413      	bmi.n	800353c <_printf_i+0x22c>
 8003514:	68e0      	ldr	r0, [r4, #12]
 8003516:	9b03      	ldr	r3, [sp, #12]
 8003518:	4298      	cmp	r0, r3
 800351a:	bfb8      	it	lt
 800351c:	4618      	movlt	r0, r3
 800351e:	e7a6      	b.n	800346e <_printf_i+0x15e>
 8003520:	2301      	movs	r3, #1
 8003522:	4632      	mov	r2, r6
 8003524:	4649      	mov	r1, r9
 8003526:	4640      	mov	r0, r8
 8003528:	47d0      	blx	sl
 800352a:	3001      	adds	r0, #1
 800352c:	d09d      	beq.n	800346a <_printf_i+0x15a>
 800352e:	3501      	adds	r5, #1
 8003530:	68e3      	ldr	r3, [r4, #12]
 8003532:	9903      	ldr	r1, [sp, #12]
 8003534:	1a5b      	subs	r3, r3, r1
 8003536:	42ab      	cmp	r3, r5
 8003538:	dcf2      	bgt.n	8003520 <_printf_i+0x210>
 800353a:	e7eb      	b.n	8003514 <_printf_i+0x204>
 800353c:	2500      	movs	r5, #0
 800353e:	f104 0619 	add.w	r6, r4, #25
 8003542:	e7f5      	b.n	8003530 <_printf_i+0x220>
 8003544:	0800367d 	.word	0x0800367d
 8003548:	0800368e 	.word	0x0800368e

0800354c <memmove>:
 800354c:	4288      	cmp	r0, r1
 800354e:	b510      	push	{r4, lr}
 8003550:	eb01 0402 	add.w	r4, r1, r2
 8003554:	d902      	bls.n	800355c <memmove+0x10>
 8003556:	4284      	cmp	r4, r0
 8003558:	4623      	mov	r3, r4
 800355a:	d807      	bhi.n	800356c <memmove+0x20>
 800355c:	1e43      	subs	r3, r0, #1
 800355e:	42a1      	cmp	r1, r4
 8003560:	d008      	beq.n	8003574 <memmove+0x28>
 8003562:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003566:	f803 2f01 	strb.w	r2, [r3, #1]!
 800356a:	e7f8      	b.n	800355e <memmove+0x12>
 800356c:	4402      	add	r2, r0
 800356e:	4601      	mov	r1, r0
 8003570:	428a      	cmp	r2, r1
 8003572:	d100      	bne.n	8003576 <memmove+0x2a>
 8003574:	bd10      	pop	{r4, pc}
 8003576:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800357a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800357e:	e7f7      	b.n	8003570 <memmove+0x24>

08003580 <_sbrk_r>:
 8003580:	b538      	push	{r3, r4, r5, lr}
 8003582:	4d06      	ldr	r5, [pc, #24]	@ (800359c <_sbrk_r+0x1c>)
 8003584:	2300      	movs	r3, #0
 8003586:	4604      	mov	r4, r0
 8003588:	4608      	mov	r0, r1
 800358a:	602b      	str	r3, [r5, #0]
 800358c:	f7fd fa1a 	bl	80009c4 <_sbrk>
 8003590:	1c43      	adds	r3, r0, #1
 8003592:	d102      	bne.n	800359a <_sbrk_r+0x1a>
 8003594:	682b      	ldr	r3, [r5, #0]
 8003596:	b103      	cbz	r3, 800359a <_sbrk_r+0x1a>
 8003598:	6023      	str	r3, [r4, #0]
 800359a:	bd38      	pop	{r3, r4, r5, pc}
 800359c:	200002c8 	.word	0x200002c8

080035a0 <memcpy>:
 80035a0:	440a      	add	r2, r1
 80035a2:	4291      	cmp	r1, r2
 80035a4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80035a8:	d100      	bne.n	80035ac <memcpy+0xc>
 80035aa:	4770      	bx	lr
 80035ac:	b510      	push	{r4, lr}
 80035ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80035b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80035b6:	4291      	cmp	r1, r2
 80035b8:	d1f9      	bne.n	80035ae <memcpy+0xe>
 80035ba:	bd10      	pop	{r4, pc}

080035bc <_realloc_r>:
 80035bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035c0:	4607      	mov	r7, r0
 80035c2:	4614      	mov	r4, r2
 80035c4:	460d      	mov	r5, r1
 80035c6:	b921      	cbnz	r1, 80035d2 <_realloc_r+0x16>
 80035c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80035cc:	4611      	mov	r1, r2
 80035ce:	f7ff bc4d 	b.w	8002e6c <_malloc_r>
 80035d2:	b92a      	cbnz	r2, 80035e0 <_realloc_r+0x24>
 80035d4:	f7ff fbde 	bl	8002d94 <_free_r>
 80035d8:	4625      	mov	r5, r4
 80035da:	4628      	mov	r0, r5
 80035dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035e0:	f000 f81a 	bl	8003618 <_malloc_usable_size_r>
 80035e4:	4284      	cmp	r4, r0
 80035e6:	4606      	mov	r6, r0
 80035e8:	d802      	bhi.n	80035f0 <_realloc_r+0x34>
 80035ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80035ee:	d8f4      	bhi.n	80035da <_realloc_r+0x1e>
 80035f0:	4621      	mov	r1, r4
 80035f2:	4638      	mov	r0, r7
 80035f4:	f7ff fc3a 	bl	8002e6c <_malloc_r>
 80035f8:	4680      	mov	r8, r0
 80035fa:	b908      	cbnz	r0, 8003600 <_realloc_r+0x44>
 80035fc:	4645      	mov	r5, r8
 80035fe:	e7ec      	b.n	80035da <_realloc_r+0x1e>
 8003600:	42b4      	cmp	r4, r6
 8003602:	4622      	mov	r2, r4
 8003604:	4629      	mov	r1, r5
 8003606:	bf28      	it	cs
 8003608:	4632      	movcs	r2, r6
 800360a:	f7ff ffc9 	bl	80035a0 <memcpy>
 800360e:	4629      	mov	r1, r5
 8003610:	4638      	mov	r0, r7
 8003612:	f7ff fbbf 	bl	8002d94 <_free_r>
 8003616:	e7f1      	b.n	80035fc <_realloc_r+0x40>

08003618 <_malloc_usable_size_r>:
 8003618:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800361c:	1f18      	subs	r0, r3, #4
 800361e:	2b00      	cmp	r3, #0
 8003620:	bfbc      	itt	lt
 8003622:	580b      	ldrlt	r3, [r1, r0]
 8003624:	18c0      	addlt	r0, r0, r3
 8003626:	4770      	bx	lr

08003628 <_init>:
 8003628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800362a:	bf00      	nop
 800362c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800362e:	bc08      	pop	{r3}
 8003630:	469e      	mov	lr, r3
 8003632:	4770      	bx	lr

08003634 <_fini>:
 8003634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003636:	bf00      	nop
 8003638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800363a:	bc08      	pop	{r3}
 800363c:	469e      	mov	lr, r3
 800363e:	4770      	bx	lr
