# mips
MIPS Microprocessor
5 stage pipelined MIPS microprocessor is implemented.
-. 5 stage pipeline
-. imple R type, I type and J type instructions
-. imple RAW hazard, structural hazard
-. imple subroutine calls by Jr, Jal
-. imple dynamic branch prediction using branch history table
-. imple exception
