INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Jul 20 07:03:24 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : if_loop_1
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 control_merge3/oehb1/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mux2/tehb1/data_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.878ns (17.840%)  route 4.044ns (82.160%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 7.143 - 6.000 ) 
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=707, unset)          1.282     1.282    control_merge3/oehb1/clk
    SLICE_X21Y141        FDCE                                         r  control_merge3/oehb1/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y141        FDCE (Prop_fdce_C_Q)         0.223     1.505 f  control_merge3/oehb1/data_reg_reg[0]/Q
                         net (fo=2, routed)           0.531     2.036    control_merge3/oehb1/data_reg
    SLICE_X20Y141        LUT5 (Prop_lut5_I0_O)        0.043     2.079 f  control_merge3/oehb1/Memory_reg_0_1_0_0_i_1__0/O
                         net (fo=22, routed)          0.494     2.572    control_merge3/oehb1/data_reg_reg[0]_0
    SLICE_X19Y138        LUT5 (Prop_lut5_I3_O)        0.043     2.615 f  control_merge3/oehb1/a_address1[31]_INST_0_i_5/O
                         net (fo=96, routed)          0.625     3.240    mux0/tehb1/data_reg_reg[0]_0
    SLICE_X15Y128        LUT6 (Prop_lut6_I5_O)        0.043     3.283 r  mux0/tehb1/a_address1[4]_INST_0_i_1/O
                         net (fo=5, routed)           0.554     3.837    mux0/tehb1/mux0_dataOutArray_0[4]
    SLICE_X19Y130        LUT4 (Prop_lut4_I0_O)        0.043     3.880 r  mux0/tehb1/dataOutArray[0]0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.880    cmpi1/S[2]
    SLICE_X19Y130        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.075 r  cmpi1/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.075    cmpi1/dataOutArray[0]0_carry_n_0
    SLICE_X19Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.128 r  cmpi1/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.128    cmpi1/dataOutArray[0]0_carry__0_n_0
    SLICE_X19Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.181 r  cmpi1/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.181    cmpi1/dataOutArray[0]0_carry__1_n_0
    SLICE_X19Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.234 r  cmpi1/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=15, routed)          0.618     4.852    control_merge3/oehb1/O69[0]
    SLICE_X22Y141        LUT5 (Prop_lut5_I4_O)        0.043     4.895 r  control_merge3/oehb1/full_reg_i_7/O
                         net (fo=1, routed)           0.355     5.250    fork5/generateBlocks[3].regblock/reg_value_reg_2
    SLICE_X20Y138        LUT6 (Prop_lut6_I5_O)        0.043     5.293 r  fork5/generateBlocks[3].regblock/full_reg_i_4__0/O
                         net (fo=12, routed)          0.398     5.691    control_merge3/fork_C1/generateBlocks[1].regblock/data_reg_reg[0]_0
    SLICE_X22Y136        LUT6 (Prop_lut6_I2_O)        0.043     5.734 r  control_merge3/fork_C1/generateBlocks[1].regblock/data_reg[31]_i_1__0/O
                         net (fo=32, routed)          0.470     6.204    mux2/tehb1/E[0]
    SLICE_X19Y129        FDCE                                         r  mux2/tehb1/data_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=707, unset)          1.143     7.143    mux2/tehb1/clk
    SLICE_X19Y129        FDCE                                         r  mux2/tehb1/data_reg_reg[8]/C
                         clock pessimism              0.085     7.228    
                         clock uncertainty           -0.035     7.193    
    SLICE_X19Y129        FDCE (Setup_fdce_C_CE)      -0.201     6.992    mux2/tehb1/data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.992    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                  0.788    




