#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Mar 16 12:24:19 2022
# Process ID: 19068
# Current directory: C:/DC_vivado_projects/flip_flops
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18856 C:\DC_vivado_projects\flip_flops\flip_flops.xpr
# Log file: C:/DC_vivado_projects/flip_flops/vivado.log
# Journal file: C:/DC_vivado_projects/flip_flops\vivado.jou
# Running On: DESKTOP-S6T5VL6, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 8, Host memory: 34056 MB
#-----------------------------------------------------------
start_gui
open_project C:/DC_vivado_projects/flip_flops/flip_flops.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/DC_vivado_projects/flip_flops/tb_ff_rst_behav.wcfg
source tb_ff_rst.tcl
save_wave_config {C:/DC_vivado_projects/flip_flops/tb_ff_rst_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/DC_vivado_projects/flip_flops/tb_ff_rst_behav.wcfg
source tb_ff_rst.tcl
close_sim
launch_simulation
open_wave_config C:/DC_vivado_projects/flip_flops/tb_ff_rst_behav.wcfg
source tb_ff_rst.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/DC_vivado_projects/flip_flops/tb_ff_rst_behav.wcfg
source tb_ff_rst.tcl
create_bd_design "design_1"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference t_ff_rst t_ff_rst_0
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins t_ff_rst_0/clk]
set_property location {2 416 376} [get_bd_cells t_ff_rst_0]
set_property location {1 101 88} [get_bd_cells rst_clk_wiz_100M]
copy_bd_objs /  [get_bd_cells {t_ff_rst_0}]
set_property location {2 393 517} [get_bd_cells t_ff_rst_1]
copy_bd_objs /  [get_bd_cells {t_ff_rst_0}]
set_property location {2 383 666} [get_bd_cells t_ff_rst_2]
copy_bd_objs /  [get_bd_cells {t_ff_rst_0}]
set_property location {2 398 809} [get_bd_cells t_ff_rst_3]
set_property location {1 108 119} [get_bd_cells rst_clk_wiz_100M]
set_property location {1 82 274} [get_bd_cells clk_wiz]
set_property location {1 55 741} [get_bd_cells clk_wiz]
set_property location {1 91 571} [get_bd_cells rst_clk_wiz_100M]
set_property screensize {279 142} [get_bd_cells rst_clk_wiz_100M]
delete_bd_objs [get_bd_nets rst_clk_wiz_100M_peripheral_aresetn] [get_bd_cells t_ff_rst_0]
startgroup
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_nets clk_wiz_clk_out1]
delete_bd_objs [get_bd_cells t_ff_rst_1] [get_bd_cells t_ff_rst_2] [get_bd_cells t_ff_rst_3] [get_bd_cells rst_clk_wiz_100M] [get_bd_cells clk_wiz]
endgroup
create_bd_cell -type module -reference d_ff_rst d_ff_rst_0
copy_bd_objs /  [get_bd_cells {d_ff_rst_0}]
copy_bd_objs /  [get_bd_cells {d_ff_rst_0}]
copy_bd_objs /  [get_bd_cells {d_ff_rst_0}]
set_property location {1 90 380} [get_bd_cells d_ff_rst_3]
set_property location {1 105 37} [get_bd_cells d_ff_rst_2]
set_property location {1 109 170} [get_bd_cells d_ff_rst_3]
connect_bd_net [get_bd_pins d_ff_rst_0/q] [get_bd_pins d_ff_rst_1/d]
set_property location {1 94 -48} [get_bd_cells d_ff_rst_1]
set_property location {1 98 -205} [get_bd_cells d_ff_rst_0]
set_property location {1 107 -220} [get_bd_cells d_ff_rst_0]
set_property location {1 98 124} [get_bd_cells d_ff_rst_2]
connect_bd_net [get_bd_pins d_ff_rst_1/q] [get_bd_pins d_ff_rst_2/d]
set_property location {1 97 160} [get_bd_cells d_ff_rst_2]
delete_bd_objs [get_bd_nets d_ff_rst_1_q]
connect_bd_net [get_bd_pins d_ff_rst_1/q] [get_bd_pins d_ff_rst_2/d]
delete_bd_objs [get_bd_nets d_ff_rst_1_q]
connect_bd_net [get_bd_pins d_ff_rst_2/d] [get_bd_pins d_ff_rst_1/q]
delete_bd_objs [get_bd_nets d_ff_rst_1_q]
connect_bd_net [get_bd_pins d_ff_rst_1/q] [get_bd_pins d_ff_rst_2/d]
validate_bd_design
regenerate_bd_layout
set_property location {3 405 217} [get_bd_cells d_ff_rst_3]
connect_bd_net [get_bd_pins d_ff_rst_2/q] [get_bd_pins d_ff_rst_3/d]
regenerate_bd_layout
set_property location {0.5 -3 143} [get_bd_cells d_ff_rst_0]
set_property location {2 264 147} [get_bd_cells d_ff_rst_1]
set_property location {1.5 211 146} [get_bd_cells d_ff_rst_1]
set_property location {2.5 403 151} [get_bd_cells d_ff_rst_2]
set_property location {3 412 140} [get_bd_cells d_ff_rst_2]
set_property location {2 236 143} [get_bd_cells d_ff_rst_1]
set_property location {1 30 139} [get_bd_cells d_ff_rst_0]
set_property location {3.5 607 145} [get_bd_cells d_ff_rst_3]
set_property location {3 435 140} [get_bd_cells d_ff_rst_2]
set_property location {4.5 759 142} [get_bd_cells d_ff_rst_3]
set_property location {3.5 591 136} [get_bd_cells d_ff_rst_3]
set_property location {0.5 -101 145} [get_bd_cells d_ff_rst_0]
set_property location {1.5 28 142} [get_bd_cells d_ff_rst_0]
set_property location {0.5 -82 142} [get_bd_cells d_ff_rst_0]
set_property location {1.5 13 140} [get_bd_cells d_ff_rst_0]
connect_bd_net [get_bd_pins d_ff_rst_1/clk] [get_bd_pins d_ff_rst_0/clk]
connect_bd_net [get_bd_pins d_ff_rst_2/clk] [get_bd_pins d_ff_rst_1/clk]
connect_bd_net [get_bd_pins d_ff_rst_3/clk] [get_bd_pins d_ff_rst_2/clk]
connect_bd_net [get_bd_pins d_ff_rst_0/rst] [get_bd_pins d_ff_rst_1/rst]
connect_bd_net [get_bd_pins d_ff_rst_1/rst] [get_bd_pins d_ff_rst_2/rst]
connect_bd_net [get_bd_pins d_ff_rst_2/rst] [get_bd_pins d_ff_rst_3/rst]
set_property name Clk [get_bd_nets Net]
set_property USER_COMMENTS.comment_0 {Enter Comments here}  [current_bd_design]
set_property USER_COMMENTS.comment_0 {}  [current_bd_design]
create_bd_port -dir O -from 0 -to 3 LED
delete_bd_objs [get_bd_ports LED]
create_bd_port -dir O LED
set_property name LED_0 [get_bd_ports LED]
create_bd_port -dir I LED_1
delete_bd_objs [get_bd_ports LED_1]
create_bd_port -dir O LED_1
create_bd_port -dir O LED_2
create_bd_port -dir O LED_3
connect_bd_net [get_bd_ports LED_0] [get_bd_pins d_ff_rst_0/q]
connect_bd_net [get_bd_ports LED_1] [get_bd_pins d_ff_rst_1/q]
connect_bd_net [get_bd_ports LED_2] [get_bd_pins d_ff_rst_2/q]
connect_bd_net [get_bd_ports LED_3] [get_bd_pins d_ff_rst_3/q]
regenerate_bd_layout
set_property location {1 83 574} [get_bd_cells d_ff_rst_3]
set_property location {1 119 799} [get_bd_cells d_ff_rst_3]
set_property location {1 148 596} [get_bd_cells d_ff_rst_3]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins d_ff_rst_0/clk]
endgroup
set_property location {1 199 958} [get_bd_cells rst_clk_wiz_100M]
create_bd_port -dir I BTN
connect_bd_net [get_bd_ports BTN] [get_bd_pins d_ff_rst_0/d]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
file mkdir C:/DC_vivado_projects/flip_flops/flip_flops.srcs/constrs_1
file mkdir C:/DC_vivado_projects/flip_flops/flip_flops.srcs/constrs_1/new
close [ open C:/DC_vivado_projects/flip_flops/flip_flops.srcs/constrs_1/new/CONST.xdc w ]
add_files -fileset constrs_1 C:/DC_vivado_projects/flip_flops/flip_flops.srcs/constrs_1/new/CONST.xdc
open_bd_design {C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {3 643 568} [get_bd_cells d_ff_rst_3]
set_property location {3 645 616} [get_bd_cells d_ff_rst_3]
make_wrapper -files [get_files C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sources_1/bd/design_1/design_1.bd] -top
startgroup
create_bd_port -dir I -type clk -freq_hz 100000000 clk_in1
connect_bd_net [get_bd_pins /clk_wiz/clk_in1] [get_bd_ports clk_in1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_100M/ext_reset_in]
endgroup
make_wrapper -files [get_files C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/DC_vivado_projects/flip_flops/flip_flops.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
open_bd_design {C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets reset_1] [get_bd_nets reset_inv_0_Res] [get_bd_cells reset_inv_0]
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_nets clk_in1_1] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_nets reset_0_1] [get_bd_cells rst_clk_wiz_100M]
connect_bd_net [get_bd_ports reset] [get_bd_pins d_ff_rst_1/rst]
connect_bd_net [get_bd_ports clk_in1] [get_bd_pins d_ff_rst_1/clk]
delete_bd_objs [get_bd_ports reset_0]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
open_bd_design {C:/DC_vivado_projects/flip_flops/flip_flops.srcs/sources_1/bd/design_1/design_1.bd}
close_design
close_bd_design [get_bd_designs design_1]
save_wave_config {C:/DC_vivado_projects/flip_flops/tb_ff_rst_behav.wcfg}
close_sim
close_project
create_project counter C:/DC_vivado_projects/counter -part xc7a50ticsg324-1L
set_property board_part digilentinc.com:nexys-a7-50t:part0:1.2 [current_project]
set_property target_language VHDL [current_project]
file mkdir C:/DC_vivado_projects/counter/counter.srcs/sources_1/new
close [ open C:/DC_vivado_projects/counter/counter.srcs/sources_1/new/clock_enable.vhd w ]
add_files C:/DC_vivado_projects/counter/counter.srcs/sources_1/new/clock_enable.vhd
update_compile_order -fileset sources_1
file mkdir C:/DC_vivado_projects/counter/counter.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/DC_vivado_projects/counter/counter.srcs/sim_1/new/tb_clock_enable.vhd w ]
add_files -fileset sim_1 C:/DC_vivado_projects/counter/counter.srcs/sim_1/new/tb_clock_enable.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb_clock_enable.tcl
set_property -name {xsim.simulate.runtime} -value {800ns} -objects [get_filesets sim_1]
close_sim
close [ open C:/DC_vivado_projects/counter/counter.srcs/sources_1/new/cnt_up_down.vhd w ]
add_files C:/DC_vivado_projects/counter/counter.srcs/sources_1/new/cnt_up_down.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/DC_vivado_projects/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd w ]
add_files -fileset sim_1 C:/DC_vivado_projects/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_cnt_up_down [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_cnt_up_down.tcl
close_sim
close [ open C:/DC_vivado_projects/counter/counter.srcs/sources_1/new/asdf.vhd w ]
add_files C:/DC_vivado_projects/counter/counter.srcs/sources_1/new/asdf.vhd
update_compile_order -fileset sources_1
