TOOL:	xmverilog	21.03-s007: Started on Dec 20, 2022 at 00:44:06 CST
xmverilog: 21.03-s007: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
file: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/toplevel.sv
xmvlog: *W,SPDUSD: Include directory /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl given but not used.
xmvlog: *W,SPDUSD: Include directory /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 94      59
		Interfaces:               8       1
		Verilog packages:         4      14
		Primitives:              12       2
		Registers:             2908    3036
		Scalar wires:          1540       -
		Expanded wires:         192       1
		Vectored wires:        1425       -
		Always blocks:          408     400
		Initial blocks:           8       2
		Cont. assignments:      847    1458
		Pseudo assignments:     908     815
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.toplevel_498:sv
TOOL:	xmverilog	21.03-s007: Exiting on Dec 20, 2022 at 00:44:07 CST  (total: 00:00:01)
