X86_64 WW+RR+WW+RR+mfence+pos+mfence+pos
"MFencedWW Rfe PosRR Fre MFencedWW Rfe PosRR Fre"
Cycle=Rfe PosRR Fre MFencedWW Rfe PosRR Fre MFencedWW
Relax=
Safe=Rfe Fre PosRR MFencedWW
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=W,2:y=F,2:x=W
Com=Rf Fr Rf Fr
Orig=MFencedWW Rfe PosRR Fre MFencedWW Rfe PosRR Fre
Align=
{
uint64_t y; uint64_t x; uint64_t 3:rbx; uint64_t 3:rax; uint64_t 1:rbx; uint64_t 1:rax;

}
 P0          | P1            | P2          | P3            ;
 movq $2,(x) | movq (y),%rax | movq $2,(y) | movq (x),%rax ;
 mfence      | movq (y),%rbx | mfence      | movq (x),%rbx ;
 movq $1,(y) |               | movq $1,(x) |               ;
exists (x=2 /\ y=2 /\ 1:rax=1 /\ 1:rbx=1 /\ 3:rax=1 /\ 3:rbx=1)
