Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Sep 18 16:15:52 2018
| Host         : IFI-STAMFORD running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file reg_timing_summary_routed.rpt -rpx reg_timing_summary_routed.rpx
| Design       : \reg 
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.718        0.000                      0                   13        0.236        0.000                      0                   13        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
mclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                7.718        0.000                      0                   13        0.236        0.000                      0                   13        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        7.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 reg/d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/abcdefgdec_n_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.877ns (38.129%)  route 1.423ns (61.871%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.753     5.515    reg/CLK
    SLICE_X21Y47         FDCE                                         r  reg/d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDCE (Prop_fdce_C_Q)         0.456     5.971 r  reg/d1_reg[0]/Q
                         net (fo=7, routed)           1.423     7.394    reg/d1[0]
    SLICE_X18Y48         LUT4 (Prop_lut4_I1_O)        0.124     7.518 r  reg/abcdefgdec_n[1]_i_6/O
                         net (fo=1, routed)           0.000     7.518    reg/abcdefgdec_n[1]_i_6_n_0
    SLICE_X18Y48         MUXF7 (Prop_muxf7_I0_O)      0.209     7.727 r  reg/abcdefgdec_n_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     7.727    reg/abcdefgdec_n_reg[1]_i_3_n_0
    SLICE_X18Y48         MUXF8 (Prop_muxf8_I1_O)      0.088     7.815 r  reg/abcdefgdec_n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.815    seg/D[0]
    SLICE_X18Y48         FDCE                                         r  seg/abcdefgdec_n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.578    15.061    seg/CLK
    SLICE_X18Y48         FDCE                                         r  seg/abcdefgdec_n_reg[1]/C
                         clock pessimism              0.394    15.455    
                         clock uncertainty           -0.035    15.420    
    SLICE_X18Y48         FDCE (Setup_fdce_C_D)        0.113    15.533    seg/abcdefgdec_n_reg[1]
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.758ns  (required time - arrival time)
  Source:                 reg/d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/abcdefgdec_n_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.925ns (40.955%)  route 1.334ns (59.045%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.753     5.515    reg/CLK
    SLICE_X21Y48         FDCE                                         r  reg/d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456     5.971 r  reg/d2_reg[1]/Q
                         net (fo=7, routed)           1.334     7.305    reg/d2[1]
    SLICE_X18Y46         LUT4 (Prop_lut4_I3_O)        0.124     7.429 r  reg/abcdefgdec_n[4]_i_5/O
                         net (fo=1, routed)           0.000     7.429    reg/abcdefgdec_n[4]_i_5_n_0
    SLICE_X18Y46         MUXF7 (Prop_muxf7_I1_O)      0.247     7.676 r  reg/abcdefgdec_n_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     7.676    reg/abcdefgdec_n_reg[4]_i_2_n_0
    SLICE_X18Y46         MUXF8 (Prop_muxf8_I0_O)      0.098     7.774 r  reg/abcdefgdec_n_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.774    seg/D[3]
    SLICE_X18Y46         FDCE                                         r  seg/abcdefgdec_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577    15.060    seg/CLK
    SLICE_X18Y46         FDCE                                         r  seg/abcdefgdec_n_reg[4]/C
                         clock pessimism              0.394    15.454    
                         clock uncertainty           -0.035    15.419    
    SLICE_X18Y46         FDCE (Setup_fdce_C_D)        0.113    15.532    seg/abcdefgdec_n_reg[4]
  -------------------------------------------------------------------
                         required time                         15.532    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                  7.758    

Slack (MET) :             7.857ns  (required time - arrival time)
  Source:                 reg/d0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/abcdefgdec_n_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.981ns (45.393%)  route 1.180ns (54.607%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.753     5.515    reg/CLK
    SLICE_X20Y47         FDCE                                         r  reg/d0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.518     6.033 r  reg/d0_reg[0]/Q
                         net (fo=7, routed)           1.180     7.214    reg/d0[0]
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.338 r  reg/abcdefgdec_n[3]_i_4/O
                         net (fo=1, routed)           0.000     7.338    reg/abcdefgdec_n[3]_i_4_n_0
    SLICE_X18Y47         MUXF7 (Prop_muxf7_I0_O)      0.241     7.579 r  reg/abcdefgdec_n_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     7.579    reg/abcdefgdec_n_reg[3]_i_2_n_0
    SLICE_X18Y47         MUXF8 (Prop_muxf8_I0_O)      0.098     7.677 r  reg/abcdefgdec_n_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.677    seg/D[2]
    SLICE_X18Y47         FDCE                                         r  seg/abcdefgdec_n_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.578    15.061    seg/CLK
    SLICE_X18Y47         FDCE                                         r  seg/abcdefgdec_n_reg[3]/C
                         clock pessimism              0.394    15.455    
                         clock uncertainty           -0.035    15.420    
    SLICE_X18Y47         FDCE (Setup_fdce_C_D)        0.113    15.533    seg/abcdefgdec_n_reg[3]
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  7.857    

Slack (MET) :             7.882ns  (required time - arrival time)
  Source:                 reg/d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/abcdefgdec_n_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.886ns (42.452%)  route 1.201ns (57.548%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.753     5.515    reg/CLK
    SLICE_X21Y47         FDCE                                         r  reg/d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDCE (Prop_fdce_C_Q)         0.456     5.971 f  reg/d1_reg[0]/Q
                         net (fo=7, routed)           1.201     7.172    reg/d1[0]
    SLICE_X19Y48         LUT4 (Prop_lut4_I1_O)        0.124     7.296 r  reg/abcdefgdec_n[5]_i_6/O
                         net (fo=1, routed)           0.000     7.296    reg/abcdefgdec_n[5]_i_6_n_0
    SLICE_X19Y48         MUXF7 (Prop_muxf7_I0_O)      0.212     7.508 r  reg/abcdefgdec_n_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     7.508    reg/abcdefgdec_n_reg[5]_i_3_n_0
    SLICE_X19Y48         MUXF8 (Prop_muxf8_I1_O)      0.094     7.602 r  reg/abcdefgdec_n_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.602    seg/D[4]
    SLICE_X19Y48         FDCE                                         r  seg/abcdefgdec_n_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.578    15.061    seg/CLK
    SLICE_X19Y48         FDCE                                         r  seg/abcdefgdec_n_reg[5]/C
                         clock pessimism              0.394    15.455    
                         clock uncertainty           -0.035    15.420    
    SLICE_X19Y48         FDCE (Setup_fdce_C_D)        0.064    15.484    seg/abcdefgdec_n_reg[5]
  -------------------------------------------------------------------
                         required time                         15.484    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  7.882    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 reg/d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/abcdefgdec_n_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.929ns (44.782%)  route 1.146ns (55.218%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.753     5.515    reg/CLK
    SLICE_X21Y48         FDCE                                         r  reg/d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456     5.971 r  reg/d2_reg[2]/Q
                         net (fo=7, routed)           1.146     7.117    reg/d2[2]
    SLICE_X19Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.241 r  reg/abcdefgdec_n[6]_i_5/O
                         net (fo=1, routed)           0.000     7.241    reg/abcdefgdec_n[6]_i_5_n_0
    SLICE_X19Y47         MUXF7 (Prop_muxf7_I1_O)      0.245     7.486 r  reg/abcdefgdec_n_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     7.486    reg/abcdefgdec_n_reg[6]_i_2_n_0
    SLICE_X19Y47         MUXF8 (Prop_muxf8_I0_O)      0.104     7.590 r  reg/abcdefgdec_n_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.590    seg/D[5]
    SLICE_X19Y47         FDCE                                         r  seg/abcdefgdec_n_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.578    15.061    seg/CLK
    SLICE_X19Y47         FDCE                                         r  seg/abcdefgdec_n_reg[6]/C
                         clock pessimism              0.394    15.455    
                         clock uncertainty           -0.035    15.420    
    SLICE_X19Y47         FDCE (Setup_fdce_C_D)        0.064    15.484    seg/abcdefgdec_n_reg[6]
  -------------------------------------------------------------------
                         required time                         15.484    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.900ns  (required time - arrival time)
  Source:                 reg/d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/abcdefgdec_n_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.929ns (44.931%)  route 1.139ns (55.069%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.753     5.515    reg/CLK
    SLICE_X21Y48         FDCE                                         r  reg/d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.456     5.971 r  reg/d2_reg[2]/Q
                         net (fo=7, routed)           1.139     7.110    reg/d2[2]
    SLICE_X19Y46         LUT4 (Prop_lut4_I1_O)        0.124     7.234 r  reg/abcdefgdec_n[7]_i_5/O
                         net (fo=1, routed)           0.000     7.234    reg/abcdefgdec_n[7]_i_5_n_0
    SLICE_X19Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     7.479 r  reg/abcdefgdec_n_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     7.479    reg/abcdefgdec_n_reg[7]_i_2_n_0
    SLICE_X19Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     7.583 r  reg/abcdefgdec_n_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     7.583    seg/D[6]
    SLICE_X19Y46         FDCE                                         r  seg/abcdefgdec_n_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577    15.060    seg/CLK
    SLICE_X19Y46         FDCE                                         r  seg/abcdefgdec_n_reg[7]/C
                         clock pessimism              0.394    15.454    
                         clock uncertainty           -0.035    15.419    
    SLICE_X19Y46         FDCE (Setup_fdce_C_D)        0.064    15.483    seg/abcdefgdec_n_reg[7]
  -------------------------------------------------------------------
                         required time                         15.483    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  7.900    

Slack (MET) :             7.930ns  (required time - arrival time)
  Source:                 reg/d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/abcdefgdec_n_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.944ns (44.484%)  route 1.178ns (55.516%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.753     5.515    reg/CLK
    SLICE_X20Y48         FDCE                                         r  reg/d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.518     6.033 r  reg/d3_reg[3]/Q
                         net (fo=7, routed)           1.178     7.212    reg/d3[3]
    SLICE_X20Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.336 r  reg/abcdefgdec_n[2]_i_7/O
                         net (fo=1, routed)           0.000     7.336    reg/abcdefgdec_n[2]_i_7_n_0
    SLICE_X20Y46         MUXF7 (Prop_muxf7_I1_O)      0.214     7.550 r  reg/abcdefgdec_n_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     7.550    reg/abcdefgdec_n_reg[2]_i_3_n_0
    SLICE_X20Y46         MUXF8 (Prop_muxf8_I1_O)      0.088     7.638 r  reg/abcdefgdec_n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.638    seg/D[1]
    SLICE_X20Y46         FDCE                                         r  seg/abcdefgdec_n_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.576    15.059    seg/CLK
    SLICE_X20Y46         FDCE                                         r  seg/abcdefgdec_n_reg[2]/C
                         clock pessimism              0.430    15.489    
                         clock uncertainty           -0.035    15.454    
    SLICE_X20Y46         FDCE (Setup_fdce_C_D)        0.113    15.567    seg/abcdefgdec_n_reg[2]
  -------------------------------------------------------------------
                         required time                         15.567    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                  7.930    

Slack (MET) :             8.571ns  (required time - arrival time)
  Source:                 seg/counter/COUNT_I_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/dec2to4/OUTP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.642ns (43.597%)  route 0.831ns (56.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.754     5.516    seg/counter/CLK
    SLICE_X12Y46         FDCE                                         r  seg/counter/COUNT_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518     6.034 r  seg/counter/COUNT_I_reg[0]/Q
                         net (fo=13, routed)          0.831     6.865    seg/counter/Q[0]
    SLICE_X12Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.989 r  seg/counter/OUTP[0]_i_1/O
                         net (fo=1, routed)           0.000     6.989    seg/dec2to4/D[0]
    SLICE_X12Y46         FDCE                                         r  seg/dec2to4/OUTP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577    15.060    seg/dec2to4/CLK
    SLICE_X12Y46         FDCE                                         r  seg/dec2to4/OUTP_reg[0]/C
                         clock pessimism              0.456    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X12Y46         FDCE (Setup_fdce_C_D)        0.079    15.560    seg/dec2to4/OUTP_reg[0]
  -------------------------------------------------------------------
                         required time                         15.560    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  8.571    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 seg/counter/COUNT_I_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/dec2to4/OUTP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.671ns (44.686%)  route 0.831ns (55.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.754     5.516    seg/counter/CLK
    SLICE_X12Y46         FDCE                                         r  seg/counter/COUNT_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518     6.034 r  seg/counter/COUNT_I_reg[0]/Q
                         net (fo=13, routed)          0.831     6.865    seg/counter/Q[0]
    SLICE_X12Y46         LUT2 (Prop_lut2_I0_O)        0.153     7.018 r  seg/counter/OUTP[2]_i_1/O
                         net (fo=1, routed)           0.000     7.018    seg/dec2to4/D[2]
    SLICE_X12Y46         FDCE                                         r  seg/dec2to4/OUTP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577    15.060    seg/dec2to4/CLK
    SLICE_X12Y46         FDCE                                         r  seg/dec2to4/OUTP_reg[2]/C
                         clock pessimism              0.456    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X12Y46         FDCE (Setup_fdce_C_D)        0.118    15.599    seg/dec2to4/OUTP_reg[2]
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                          -7.018    
  -------------------------------------------------------------------
                         slack                                  8.581    

Slack (MET) :             8.716ns  (required time - arrival time)
  Source:                 seg/counter/COUNT_I_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/counter/COUNT_I_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.642ns (48.298%)  route 0.687ns (51.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.516ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.754     5.516    seg/counter/CLK
    SLICE_X12Y46         FDCE                                         r  seg/counter/COUNT_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518     6.034 r  seg/counter/COUNT_I_reg[1]/Q
                         net (fo=19, routed)          0.687     6.722    seg/counter/Q[1]
    SLICE_X12Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.846 r  seg/counter/COUNT_I[1]_i_1/O
                         net (fo=1, routed)           0.000     6.846    seg/counter/plusOp[1]
    SLICE_X12Y46         FDCE                                         r  seg/counter/COUNT_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.577    15.060    seg/counter/CLK
    SLICE_X12Y46         FDCE                                         r  seg/counter/COUNT_I_reg[1]/C
                         clock pessimism              0.456    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X12Y46         FDCE (Setup_fdce_C_D)        0.081    15.562    seg/counter/COUNT_I_reg[1]
  -------------------------------------------------------------------
                         required time                         15.562    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  8.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 reg/d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/abcdefgdec_n_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.267ns (69.333%)  route 0.118ns (30.667%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.594     1.541    reg/CLK
    SLICE_X21Y47         FDCE                                         r  reg/d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDCE (Prop_fdce_C_Q)         0.141     1.682 r  reg/d1_reg[2]/Q
                         net (fo=7, routed)           0.118     1.800    reg/d1[2]
    SLICE_X20Y46         LUT4 (Prop_lut4_I1_O)        0.045     1.845 r  reg/abcdefgdec_n[2]_i_6/O
                         net (fo=1, routed)           0.000     1.845    reg/abcdefgdec_n[2]_i_6_n_0
    SLICE_X20Y46         MUXF7 (Prop_muxf7_I0_O)      0.062     1.907 r  reg/abcdefgdec_n_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     1.907    reg/abcdefgdec_n_reg[2]_i_3_n_0
    SLICE_X20Y46         MUXF8 (Prop_muxf8_I1_O)      0.019     1.926 r  reg/abcdefgdec_n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.926    seg/D[1]
    SLICE_X20Y46         FDCE                                         r  seg/abcdefgdec_n_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.862     2.056    seg/CLK
    SLICE_X20Y46         FDCE                                         r  seg/abcdefgdec_n_reg[2]/C
                         clock pessimism             -0.500     1.556    
    SLICE_X20Y46         FDCE (Hold_fdce_C_D)         0.134     1.690    seg/abcdefgdec_n_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 seg/counter/COUNT_I_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/dec2to4/OUTP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.594     1.541    seg/counter/CLK
    SLICE_X12Y46         FDCE                                         r  seg/counter/COUNT_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.164     1.705 f  seg/counter/COUNT_I_reg[0]/Q
                         net (fo=13, routed)          0.199     1.903    seg/counter/Q[0]
    SLICE_X12Y46         LUT2 (Prop_lut2_I1_O)        0.043     1.946 r  seg/counter/OUTP[1]_i_1/O
                         net (fo=1, routed)           0.000     1.946    seg/dec2to4/D[1]
    SLICE_X12Y46         FDCE                                         r  seg/dec2to4/OUTP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.863     2.057    seg/dec2to4/CLK
    SLICE_X12Y46         FDCE                                         r  seg/dec2to4/OUTP_reg[1]/C
                         clock pessimism             -0.516     1.541    
    SLICE_X12Y46         FDCE (Hold_fdce_C_D)         0.131     1.672    seg/dec2to4/OUTP_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 seg/counter/COUNT_I_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/dec2to4/OUTP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.594     1.541    seg/counter/CLK
    SLICE_X12Y46         FDCE                                         r  seg/counter/COUNT_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.164     1.705 f  seg/counter/COUNT_I_reg[0]/Q
                         net (fo=13, routed)          0.199     1.903    seg/counter/Q[0]
    SLICE_X12Y46         LUT2 (Prop_lut2_I1_O)        0.043     1.946 r  seg/counter/OUTP[3]_i_1/O
                         net (fo=1, routed)           0.000     1.946    seg/dec2to4/D[3]
    SLICE_X12Y46         FDCE                                         r  seg/dec2to4/OUTP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.863     2.057    seg/dec2to4/CLK
    SLICE_X12Y46         FDCE                                         r  seg/dec2to4/OUTP_reg[3]/C
                         clock pessimism             -0.516     1.541    
    SLICE_X12Y46         FDCE (Hold_fdce_C_D)         0.131     1.672    seg/dec2to4/OUTP_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 seg/counter/COUNT_I_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/counter/COUNT_I_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.594     1.541    seg/counter/CLK
    SLICE_X12Y46         FDCE                                         r  seg/counter/COUNT_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.164     1.705 r  seg/counter/COUNT_I_reg[0]/Q
                         net (fo=13, routed)          0.199     1.903    seg/counter/Q[0]
    SLICE_X12Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.948 r  seg/counter/COUNT_I[1]_i_1/O
                         net (fo=1, routed)           0.000     1.948    seg/counter/plusOp[1]
    SLICE_X12Y46         FDCE                                         r  seg/counter/COUNT_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.863     2.057    seg/counter/CLK
    SLICE_X12Y46         FDCE                                         r  seg/counter/COUNT_I_reg[1]/C
                         clock pessimism             -0.516     1.541    
    SLICE_X12Y46         FDCE (Hold_fdce_C_D)         0.121     1.662    seg/counter/COUNT_I_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 seg/counter/COUNT_I_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/counter/COUNT_I_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.594     1.541    seg/counter/CLK
    SLICE_X12Y46         FDCE                                         r  seg/counter/COUNT_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.164     1.705 f  seg/counter/COUNT_I_reg[0]/Q
                         net (fo=13, routed)          0.199     1.903    seg/counter/Q[0]
    SLICE_X12Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.948 r  seg/counter/COUNT_I[0]_i_1/O
                         net (fo=1, routed)           0.000     1.948    seg/counter/plusOp[0]
    SLICE_X12Y46         FDCE                                         r  seg/counter/COUNT_I_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.863     2.057    seg/counter/CLK
    SLICE_X12Y46         FDCE                                         r  seg/counter/COUNT_I_reg[0]/C
                         clock pessimism             -0.516     1.541    
    SLICE_X12Y46         FDCE (Hold_fdce_C_D)         0.120     1.661    seg/counter/COUNT_I_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 reg/d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/abcdefgdec_n_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.292ns (62.295%)  route 0.177ns (37.705%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.594     1.541    reg/CLK
    SLICE_X20Y48         FDCE                                         r  reg/d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.164     1.705 r  reg/d3_reg[1]/Q
                         net (fo=7, routed)           0.177     1.882    reg/d3[1]
    SLICE_X18Y48         LUT4 (Prop_lut4_I3_O)        0.045     1.927 r  reg/abcdefgdec_n[1]_i_7/O
                         net (fo=1, routed)           0.000     1.927    reg/abcdefgdec_n[1]_i_7_n_0
    SLICE_X18Y48         MUXF7 (Prop_muxf7_I1_O)      0.064     1.991 r  reg/abcdefgdec_n_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     1.991    reg/abcdefgdec_n_reg[1]_i_3_n_0
    SLICE_X18Y48         MUXF8 (Prop_muxf8_I1_O)      0.019     2.010 r  reg/abcdefgdec_n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.010    seg/D[0]
    SLICE_X18Y48         FDCE                                         r  seg/abcdefgdec_n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.864     2.058    seg/CLK
    SLICE_X18Y48         FDCE                                         r  seg/abcdefgdec_n_reg[1]/C
                         clock pessimism             -0.480     1.578    
    SLICE_X18Y48         FDCE (Hold_fdce_C_D)         0.134     1.712    seg/abcdefgdec_n_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 seg/counter/COUNT_I_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/abcdefgdec_n_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.245ns (52.110%)  route 0.225ns (47.890%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.594     1.541    seg/counter/CLK
    SLICE_X12Y46         FDCE                                         r  seg/counter/COUNT_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.164     1.705 r  seg/counter/COUNT_I_reg[0]/Q
                         net (fo=13, routed)          0.225     1.930    reg/Q[0]
    SLICE_X18Y46         MUXF8 (Prop_muxf8_S_O)       0.081     2.011 r  reg/abcdefgdec_n_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.011    seg/D[3]
    SLICE_X18Y46         FDCE                                         r  seg/abcdefgdec_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.863     2.057    seg/CLK
    SLICE_X18Y46         FDCE                                         r  seg/abcdefgdec_n_reg[4]/C
                         clock pessimism             -0.480     1.577    
    SLICE_X18Y46         FDCE (Hold_fdce_C_D)         0.134     1.711    seg/abcdefgdec_n_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 reg/d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/abcdefgdec_n_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.283ns (58.955%)  route 0.197ns (41.045%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.594     1.541    reg/CLK
    SLICE_X21Y48         FDCE                                         r  reg/d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDCE (Prop_fdce_C_Q)         0.141     1.682 f  reg/d2_reg[1]/Q
                         net (fo=7, routed)           0.197     1.879    reg/d2[1]
    SLICE_X18Y47         LUT4 (Prop_lut4_I1_O)        0.045     1.924 r  reg/abcdefgdec_n[3]_i_5/O
                         net (fo=1, routed)           0.000     1.924    reg/abcdefgdec_n[3]_i_5_n_0
    SLICE_X18Y47         MUXF7 (Prop_muxf7_I1_O)      0.075     1.999 r  reg/abcdefgdec_n_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.999    reg/abcdefgdec_n_reg[3]_i_2_n_0
    SLICE_X18Y47         MUXF8 (Prop_muxf8_I0_O)      0.022     2.021 r  reg/abcdefgdec_n_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.021    seg/D[2]
    SLICE_X18Y47         FDCE                                         r  seg/abcdefgdec_n_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.864     2.058    seg/CLK
    SLICE_X18Y47         FDCE                                         r  seg/abcdefgdec_n_reg[3]/C
                         clock pessimism             -0.480     1.578    
    SLICE_X18Y47         FDCE (Hold_fdce_C_D)         0.134     1.712    seg/abcdefgdec_n_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 reg/d3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/abcdefgdec_n_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.293ns (64.771%)  route 0.159ns (35.229%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.594     1.541    reg/CLK
    SLICE_X20Y48         FDCE                                         r  reg/d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.164     1.705 r  reg/d3_reg[2]/Q
                         net (fo=7, routed)           0.159     1.864    reg/d3[2]
    SLICE_X19Y48         LUT4 (Prop_lut4_I3_O)        0.045     1.909 r  reg/abcdefgdec_n[5]_i_7/O
                         net (fo=1, routed)           0.000     1.909    reg/abcdefgdec_n[5]_i_7_n_0
    SLICE_X19Y48         MUXF7 (Prop_muxf7_I1_O)      0.065     1.974 r  reg/abcdefgdec_n_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     1.974    reg/abcdefgdec_n_reg[5]_i_3_n_0
    SLICE_X19Y48         MUXF8 (Prop_muxf8_I1_O)      0.019     1.993 r  reg/abcdefgdec_n_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.993    seg/D[4]
    SLICE_X19Y48         FDCE                                         r  seg/abcdefgdec_n_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.864     2.058    seg/CLK
    SLICE_X19Y48         FDCE                                         r  seg/abcdefgdec_n_reg[5]/C
                         clock pessimism             -0.480     1.578    
    SLICE_X19Y48         FDCE (Hold_fdce_C_D)         0.105     1.683    seg/abcdefgdec_n_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 seg/counter/COUNT_I_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/abcdefgdec_n_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.244ns (52.008%)  route 0.225ns (47.992%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.594     1.541    seg/counter/CLK
    SLICE_X12Y46         FDCE                                         r  seg/counter/COUNT_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.164     1.705 r  seg/counter/COUNT_I_reg[0]/Q
                         net (fo=13, routed)          0.225     1.930    reg/Q[0]
    SLICE_X19Y46         MUXF8 (Prop_muxf8_S_O)       0.080     2.010 r  reg/abcdefgdec_n_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.010    seg/D[6]
    SLICE_X19Y46         FDCE                                         r  seg/abcdefgdec_n_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.863     2.057    seg/CLK
    SLICE_X19Y46         FDCE                                         r  seg/abcdefgdec_n_reg[7]/C
                         clock pessimism             -0.480     1.577    
    SLICE_X19Y46         FDCE (Hold_fdce_C_D)         0.105     1.682    seg/abcdefgdec_n_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X20Y47   reg/d0_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X20Y47   reg/d0_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X20Y47   reg/d0_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X20Y47   reg/d0_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X21Y47   reg/d1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X21Y47   reg/d1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X21Y47   reg/d1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X21Y47   reg/d1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X21Y48   reg/d2_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y47   reg/d0_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y47   reg/d0_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y47   reg/d0_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y47   reg/d0_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y47   reg/d1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y47   reg/d1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y47   reg/d1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y47   reg/d1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y48   reg/d2_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y48   reg/d2_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y47   reg/d0_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y47   reg/d0_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y47   reg/d0_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y47   reg/d0_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y47   reg/d1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y47   reg/d1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y47   reg/d1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y47   reg/d1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y48   reg/d2_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X21Y48   reg/d2_reg[1]/C



