/* Automatically generated by Amaranth 0.5.0.dev268. Do not edit. */
/* Debug Verilog generation was disabled. */