Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jul 17 17:05:29 2017
| Host         : c04-c045 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 38 register/latch pins with no clock driven by root clock pin: imem0/op_reg[20]_rep/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: imem0/op_reg[20]_rep__0/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: imem0/op_reg[20]_rep__1/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][11]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][12]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][13]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][14]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][15]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][16]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][17]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][18]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][19]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][20]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][21]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][22]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][23]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][24]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][25]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][26]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][27]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][28]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][29]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][30]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][31]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][32]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][33]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][34]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][35]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][37]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][39]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][11]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][12]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][13]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][14]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][15]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][16]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][17]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][18]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][19]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][20]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][21]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][22]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][23]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][24]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][25]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][26]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][27]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][28]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][29]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][30]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][31]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][32]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][33]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][34]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][35]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][37]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][39]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[1][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.548        0.000                      0                   55        0.294        0.000                      0                   55        4.500        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
mclk                    {0.000 5.000}      10.000          100.000         
  div0/cnt_reg[1]_0[0]  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                          8.438        0.000                      0                    2        0.418        0.000                      0                    2        4.500        0.000                       0                     3  
  div0/cnt_reg[1]_0[0]        4.532        0.000                      0                   53        0.294        0.000                      0                   53        4.500        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
div0/cnt_reg[1]_0[0]  mclk                        1.548        0.000                      0                    1        0.813        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        8.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.438ns  (required time - arrival time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.580ns (37.280%)  route 0.976ns (62.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565     5.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.976     6.518    div0/cnt__0[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.642 r  div0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.642    div0/cnt[0]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    div0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                  8.438    

Slack (MET) :             8.456ns  (required time - arrival time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.608ns (38.389%)  route 0.976ns (61.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565     5.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.976     6.518    div0/cnt__0[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.152     6.670 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.670    div0/cnt[1]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.126    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  8.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.185ns (35.253%)  route 0.340ns (64.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.340     1.927    div0/cnt__0[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.044     1.971 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.971    div0/cnt[1]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.376%)  route 0.340ns (64.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.340     1.927    div0/cnt__0[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.972 r  div0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.972    div0/cnt[0]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    div0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.435    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   div0/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   div0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div0/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div0/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div0/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  div0/cnt_reg[1]_0[0]
  To Clock:  div0/cnt_reg[1]_0[0]

Setup :            0  Failing Endpoints,  Worst Slack        4.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 r0/regis_reg[1][10]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        5.127ns  (logic 1.591ns (31.033%)  route 3.536ns (68.967%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.446ns = ( 22.446 - 15.000 ) 
    Source Clock Delay      (SCD):    8.053ns = ( 13.053 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.551    13.053    r0/CLK
    SLICE_X40Y61         FDRE                                         r  r0/regis_reg[1][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.459    13.512 f  r0/regis_reg[1][10]/Q
                         net (fo=47, routed)          1.946    15.458    r0/cnt[10]
    SLICE_X46Y53         LUT2 (Prop_lut2_I0_O)        0.124    15.582 r  r0/num0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.582    io0/regis_reg[1][14][1]
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.115 r  io0/num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.115    io0/num0_carry__0_n_1
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.232 r  io0/num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.232    io0/num0_carry__1_n_1
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.349 r  io0/num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.349    io0/num0_carry__2_n_1
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.466 r  io0/num0_carry__3/CO[3]
                         net (fo=1, routed)           1.172    17.638    io0/num0_carry__3_n_1
    SLICE_X46Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.762 r  io0/num[4]_i_1/O
                         net (fo=5, routed)           0.418    18.180    io0/num
    SLICE_X47Y41         FDRE                                         r  io0/num_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.644    20.767    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.999 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.447    22.446    io0/CLK
    SLICE_X47Y41         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.503    22.949    
                         clock uncertainty           -0.035    22.914    
    SLICE_X47Y41         FDRE (Setup_fdre_C_CE)      -0.202    22.712    io0/num_reg[0]
  -------------------------------------------------------------------
                         required time                         22.712    
                         arrival time                         -18.180    
  -------------------------------------------------------------------
                         slack                                  4.532    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 r0/regis_reg[1][10]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        5.088ns  (logic 1.591ns (31.270%)  route 3.497ns (68.730%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.446ns = ( 22.446 - 15.000 ) 
    Source Clock Delay      (SCD):    8.053ns = ( 13.053 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.551    13.053    r0/CLK
    SLICE_X40Y61         FDRE                                         r  r0/regis_reg[1][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.459    13.512 f  r0/regis_reg[1][10]/Q
                         net (fo=47, routed)          1.946    15.458    r0/cnt[10]
    SLICE_X46Y53         LUT2 (Prop_lut2_I0_O)        0.124    15.582 r  r0/num0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.582    io0/regis_reg[1][14][1]
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.115 r  io0/num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.115    io0/num0_carry__0_n_1
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.232 r  io0/num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.232    io0/num0_carry__1_n_1
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.349 r  io0/num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.349    io0/num0_carry__2_n_1
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.466 r  io0/num0_carry__3/CO[3]
                         net (fo=1, routed)           1.172    17.638    io0/num0_carry__3_n_1
    SLICE_X46Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.762 r  io0/num[4]_i_1/O
                         net (fo=5, routed)           0.379    18.141    io0/num
    SLICE_X46Y41         FDRE                                         r  io0/num_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.644    20.767    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.999 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.447    22.446    io0/CLK
    SLICE_X46Y41         FDRE                                         r  io0/num_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.503    22.949    
                         clock uncertainty           -0.035    22.914    
    SLICE_X46Y41         FDRE (Setup_fdre_C_CE)      -0.164    22.750    io0/num_reg[1]
  -------------------------------------------------------------------
                         required time                         22.750    
                         arrival time                         -18.141    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 r0/regis_reg[1][10]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        5.088ns  (logic 1.591ns (31.270%)  route 3.497ns (68.730%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.446ns = ( 22.446 - 15.000 ) 
    Source Clock Delay      (SCD):    8.053ns = ( 13.053 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.551    13.053    r0/CLK
    SLICE_X40Y61         FDRE                                         r  r0/regis_reg[1][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.459    13.512 f  r0/regis_reg[1][10]/Q
                         net (fo=47, routed)          1.946    15.458    r0/cnt[10]
    SLICE_X46Y53         LUT2 (Prop_lut2_I0_O)        0.124    15.582 r  r0/num0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.582    io0/regis_reg[1][14][1]
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.115 r  io0/num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.115    io0/num0_carry__0_n_1
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.232 r  io0/num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.232    io0/num0_carry__1_n_1
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.349 r  io0/num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.349    io0/num0_carry__2_n_1
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.466 r  io0/num0_carry__3/CO[3]
                         net (fo=1, routed)           1.172    17.638    io0/num0_carry__3_n_1
    SLICE_X46Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.762 r  io0/num[4]_i_1/O
                         net (fo=5, routed)           0.379    18.141    io0/num
    SLICE_X46Y41         FDRE                                         r  io0/num_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.644    20.767    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.999 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.447    22.446    io0/CLK
    SLICE_X46Y41         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.503    22.949    
                         clock uncertainty           -0.035    22.914    
    SLICE_X46Y41         FDRE (Setup_fdre_C_CE)      -0.164    22.750    io0/num_reg[2]
  -------------------------------------------------------------------
                         required time                         22.750    
                         arrival time                         -18.141    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 r0/regis_reg[1][10]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        5.088ns  (logic 1.591ns (31.270%)  route 3.497ns (68.730%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.446ns = ( 22.446 - 15.000 ) 
    Source Clock Delay      (SCD):    8.053ns = ( 13.053 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.551    13.053    r0/CLK
    SLICE_X40Y61         FDRE                                         r  r0/regis_reg[1][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.459    13.512 f  r0/regis_reg[1][10]/Q
                         net (fo=47, routed)          1.946    15.458    r0/cnt[10]
    SLICE_X46Y53         LUT2 (Prop_lut2_I0_O)        0.124    15.582 r  r0/num0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.582    io0/regis_reg[1][14][1]
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.115 r  io0/num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.115    io0/num0_carry__0_n_1
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.232 r  io0/num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.232    io0/num0_carry__1_n_1
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.349 r  io0/num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.349    io0/num0_carry__2_n_1
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.466 r  io0/num0_carry__3/CO[3]
                         net (fo=1, routed)           1.172    17.638    io0/num0_carry__3_n_1
    SLICE_X46Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.762 r  io0/num[4]_i_1/O
                         net (fo=5, routed)           0.379    18.141    io0/num
    SLICE_X46Y41         FDRE                                         r  io0/num_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.644    20.767    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.999 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.447    22.446    io0/CLK
    SLICE_X46Y41         FDRE                                         r  io0/num_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.503    22.949    
                         clock uncertainty           -0.035    22.914    
    SLICE_X46Y41         FDRE (Setup_fdre_C_CE)      -0.164    22.750    io0/num_reg[3]
  -------------------------------------------------------------------
                         required time                         22.750    
                         arrival time                         -18.141    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 r0/regis_reg[1][10]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        5.088ns  (logic 1.591ns (31.270%)  route 3.497ns (68.730%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.446ns = ( 22.446 - 15.000 ) 
    Source Clock Delay      (SCD):    8.053ns = ( 13.053 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.551    13.053    r0/CLK
    SLICE_X40Y61         FDRE                                         r  r0/regis_reg[1][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.459    13.512 f  r0/regis_reg[1][10]/Q
                         net (fo=47, routed)          1.946    15.458    r0/cnt[10]
    SLICE_X46Y53         LUT2 (Prop_lut2_I0_O)        0.124    15.582 r  r0/num0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    15.582    io0/regis_reg[1][14][1]
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.115 r  io0/num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.115    io0/num0_carry__0_n_1
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.232 r  io0/num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.232    io0/num0_carry__1_n_1
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.349 r  io0/num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.349    io0/num0_carry__2_n_1
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.466 r  io0/num0_carry__3/CO[3]
                         net (fo=1, routed)           1.172    17.638    io0/num0_carry__3_n_1
    SLICE_X46Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.762 r  io0/num[4]_i_1/O
                         net (fo=5, routed)           0.379    18.141    io0/num
    SLICE_X46Y41         FDRE                                         r  io0/num_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.644    20.767    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.999 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.447    22.446    io0/CLK
    SLICE_X46Y41         FDRE                                         r  io0/num_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.503    22.949    
                         clock uncertainty           -0.035    22.914    
    SLICE_X46Y41         FDRE (Setup_fdre_C_CE)      -0.164    22.750    io0/num_reg[4]
  -------------------------------------------------------------------
                         required time                         22.750    
                         arrival time                         -18.141    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 io0/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        3.347ns  (logic 0.772ns (23.062%)  route 2.575ns (76.938%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 22.449 - 15.000 ) 
    Source Clock Delay      (SCD):    8.066ns = ( 13.066 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.564    13.066    io0/CLK
    SLICE_X46Y38         FDRE                                         r  io0/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.524    13.590 f  io0/count_reg[3]/Q
                         net (fo=2, routed)           0.820    14.411    io0/count_reg[3]
    SLICE_X47Y39         LUT4 (Prop_lut4_I3_O)        0.124    14.535 f  io0/seg[11]_i_3/O
                         net (fo=1, routed)           0.433    14.967    io0/seg[11]_i_3_n_1
    SLICE_X47Y39         LUT6 (Prop_lut6_I0_O)        0.124    15.091 r  io0/seg[11]_i_1/O
                         net (fo=17, routed)          1.322    16.414    io0/digit
    SLICE_X51Y40         FDRE                                         r  io0/seg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.644    20.767    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.999 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.450    22.449    io0/CLK
    SLICE_X51Y40         FDRE                                         r  io0/seg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.583    23.032    
                         clock uncertainty           -0.035    22.997    
    SLICE_X51Y40         FDRE (Setup_fdre_C_CE)      -0.202    22.795    io0/seg_reg[10]
  -------------------------------------------------------------------
                         required time                         22.795    
                         arrival time                         -16.414    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 io0/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        3.347ns  (logic 0.772ns (23.062%)  route 2.575ns (76.938%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 22.449 - 15.000 ) 
    Source Clock Delay      (SCD):    8.066ns = ( 13.066 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.564    13.066    io0/CLK
    SLICE_X46Y38         FDRE                                         r  io0/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.524    13.590 f  io0/count_reg[3]/Q
                         net (fo=2, routed)           0.820    14.411    io0/count_reg[3]
    SLICE_X47Y39         LUT4 (Prop_lut4_I3_O)        0.124    14.535 f  io0/seg[11]_i_3/O
                         net (fo=1, routed)           0.433    14.967    io0/seg[11]_i_3_n_1
    SLICE_X47Y39         LUT6 (Prop_lut6_I0_O)        0.124    15.091 r  io0/seg[11]_i_1/O
                         net (fo=17, routed)          1.322    16.414    io0/digit
    SLICE_X51Y40         FDRE                                         r  io0/seg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.644    20.767    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.999 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.450    22.449    io0/CLK
    SLICE_X51Y40         FDRE                                         r  io0/seg_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.583    23.032    
                         clock uncertainty           -0.035    22.997    
    SLICE_X51Y40         FDRE (Setup_fdre_C_CE)      -0.202    22.795    io0/seg_reg[11]
  -------------------------------------------------------------------
                         required time                         22.795    
                         arrival time                         -16.414    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 io0/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        3.347ns  (logic 0.772ns (23.062%)  route 2.575ns (76.938%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 22.449 - 15.000 ) 
    Source Clock Delay      (SCD):    8.066ns = ( 13.066 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.564    13.066    io0/CLK
    SLICE_X46Y38         FDRE                                         r  io0/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.524    13.590 f  io0/count_reg[3]/Q
                         net (fo=2, routed)           0.820    14.411    io0/count_reg[3]
    SLICE_X47Y39         LUT4 (Prop_lut4_I3_O)        0.124    14.535 f  io0/seg[11]_i_3/O
                         net (fo=1, routed)           0.433    14.967    io0/seg[11]_i_3_n_1
    SLICE_X47Y39         LUT6 (Prop_lut6_I0_O)        0.124    15.091 r  io0/seg[11]_i_1/O
                         net (fo=17, routed)          1.322    16.414    io0/digit
    SLICE_X51Y40         FDRE                                         r  io0/seg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.644    20.767    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.999 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.450    22.449    io0/CLK
    SLICE_X51Y40         FDRE                                         r  io0/seg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.583    23.032    
                         clock uncertainty           -0.035    22.997    
    SLICE_X51Y40         FDRE (Setup_fdre_C_CE)      -0.202    22.795    io0/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.795    
                         arrival time                         -16.414    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 io0/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        3.347ns  (logic 0.772ns (23.062%)  route 2.575ns (76.938%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 22.449 - 15.000 ) 
    Source Clock Delay      (SCD):    8.066ns = ( 13.066 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.564    13.066    io0/CLK
    SLICE_X46Y38         FDRE                                         r  io0/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.524    13.590 f  io0/count_reg[3]/Q
                         net (fo=2, routed)           0.820    14.411    io0/count_reg[3]
    SLICE_X47Y39         LUT4 (Prop_lut4_I3_O)        0.124    14.535 f  io0/seg[11]_i_3/O
                         net (fo=1, routed)           0.433    14.967    io0/seg[11]_i_3_n_1
    SLICE_X47Y39         LUT6 (Prop_lut6_I0_O)        0.124    15.091 r  io0/seg[11]_i_1/O
                         net (fo=17, routed)          1.322    16.414    io0/digit
    SLICE_X51Y40         FDRE                                         r  io0/seg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.644    20.767    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.999 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.450    22.449    io0/CLK
    SLICE_X51Y40         FDRE                                         r  io0/seg_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.583    23.032    
                         clock uncertainty           -0.035    22.997    
    SLICE_X51Y40         FDRE (Setup_fdre_C_CE)      -0.202    22.795    io0/seg_reg[8]
  -------------------------------------------------------------------
                         required time                         22.795    
                         arrival time                         -16.414    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.468ns  (required time - arrival time)
  Source:                 io0/count_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (div0/cnt_reg[1]_0[0] fall@15.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        3.300ns  (logic 0.772ns (23.393%)  route 2.528ns (76.607%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 22.450 - 15.000 ) 
    Source Clock Delay      (SCD):    8.066ns = ( 13.066 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.564    13.066    io0/CLK
    SLICE_X46Y38         FDRE                                         r  io0/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.524    13.590 f  io0/count_reg[3]/Q
                         net (fo=2, routed)           0.820    14.411    io0/count_reg[3]
    SLICE_X47Y39         LUT4 (Prop_lut4_I3_O)        0.124    14.535 f  io0/seg[11]_i_3/O
                         net (fo=1, routed)           0.433    14.967    io0/seg[11]_i_3_n_1
    SLICE_X47Y39         LUT6 (Prop_lut6_I0_O)        0.124    15.091 r  io0/seg[11]_i_1/O
                         net (fo=17, routed)          1.275    16.366    io0/digit
    SLICE_X50Y41         FDRE                                         r  io0/seg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  mclk (IN)
                         net (fo=0)                   0.000    15.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    19.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.337    20.123 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.644    20.767    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    20.999 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.451    22.450    io0/CLK
    SLICE_X50Y41         FDRE                                         r  io0/seg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.583    23.033    
                         clock uncertainty           -0.035    22.998    
    SLICE_X50Y41         FDRE (Setup_fdre_C_CE)      -0.164    22.834    io0/seg_reg[4]
  -------------------------------------------------------------------
                         required time                         22.834    
                         arrival time                         -16.366    
  -------------------------------------------------------------------
                         slack                                  6.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 io0/digit_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.466ns  (logic 0.233ns (50.029%)  route 0.233ns (49.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 8.357 - 5.000 ) 
    Source Clock Delay      (SCD):    2.489ns = ( 7.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     6.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.925 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.565     7.489    io0/CLK
    SLICE_X48Y40         FDRE                                         r  io0/digit_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.133     7.622 r  io0/digit_reg[1]/Q
                         net (fo=11, routed)          0.233     7.855    io0/digit_reg_n_1_[1]
    SLICE_X50Y40         LUT4 (Prop_lut4_I3_O)        0.100     7.955 r  io0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.955    io0/p_2_out[3]
    SLICE_X50Y40         FDRE                                         r  io0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.305     7.424    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.521 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.836     8.357    io0/CLK
    SLICE_X50Y40         FDRE                                         r  io0/seg_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.830     7.526    
    SLICE_X50Y40         FDRE (Hold_fdre_C_D)         0.135     7.661    io0/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.661    
                         arrival time                           7.955    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 io0/num_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.394ns  (logic 0.191ns (48.539%)  route 0.203ns (51.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 8.354 - 5.000 ) 
    Source Clock Delay      (SCD):    2.487ns = ( 7.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.866ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     6.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.925 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.563     7.487    io0/CLK
    SLICE_X47Y41         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.146     7.633 f  io0/num_reg[0]/Q
                         net (fo=15, routed)          0.203     7.836    io0/Q[0]
    SLICE_X47Y41         LUT1 (Prop_lut1_I0_O)        0.045     7.881 r  io0/num[0]_i_1/O
                         net (fo=1, routed)           0.000     7.881    io0/num[0]_i_1_n_1
    SLICE_X47Y41         FDRE                                         r  io0/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.305     7.424    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.521 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.833     8.354    io0/CLK
    SLICE_X47Y41         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.866     7.487    
    SLICE_X47Y41         FDRE (Hold_fdre_C_D)         0.098     7.585    io0/num_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.585    
                         arrival time                           7.881    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 io0/digit_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/seg_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.465ns  (logic 0.232ns (49.922%)  route 0.233ns (50.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 8.357 - 5.000 ) 
    Source Clock Delay      (SCD):    2.489ns = ( 7.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     6.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.925 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.565     7.489    io0/CLK
    SLICE_X48Y40         FDRE                                         r  io0/digit_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.133     7.622 r  io0/digit_reg[1]/Q
                         net (fo=11, routed)          0.233     7.855    io0/digit_reg_n_1_[1]
    SLICE_X50Y40         LUT4 (Prop_lut4_I3_O)        0.099     7.954 r  io0/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.954    io0/p_2_out[0]
    SLICE_X50Y40         FDRE                                         r  io0/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.305     7.424    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.521 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.836     8.357    io0/CLK
    SLICE_X50Y40         FDRE                                         r  io0/seg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.830     7.526    
    SLICE_X50Y40         FDRE (Hold_fdre_C_D)         0.124     7.650    io0/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.650    
                         arrival time                           7.954    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 pc0/pc_out_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc0/pc_out_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.405ns  (logic 0.232ns (57.303%)  route 0.173ns (42.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns = ( 8.356 - 5.000 ) 
    Source Clock Delay      (SCD):    2.489ns = ( 7.489 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.866ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     6.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.925 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.565     7.489    pc0/CLK
    SLICE_X44Y49         FDRE                                         r  pc0/pc_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.133     7.622 r  pc0/pc_out_reg[2]/Q
                         net (fo=3, routed)           0.173     7.795    pc0/pc_out_reg__0[2]
    SLICE_X44Y49         LUT4 (Prop_lut4_I3_O)        0.099     7.894 r  pc0/pc_out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.894    pc0/pc_out0[3]
    SLICE_X44Y49         FDRE                                         r  pc0/pc_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.305     7.424    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.521 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.835     8.356    pc0/CLK
    SLICE_X44Y49         FDRE                                         r  pc0/pc_out_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.866     7.489    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.099     7.588    pc0/pc_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.588    
                         arrival time                           7.894    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 io0/num_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.435ns  (logic 0.212ns (48.771%)  route 0.223ns (51.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 8.354 - 5.000 ) 
    Source Clock Delay      (SCD):    2.487ns = ( 7.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.866ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     6.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.925 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.563     7.487    io0/CLK
    SLICE_X46Y41         FDRE                                         r  io0/num_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.167     7.654 r  io0/num_reg[3]/Q
                         net (fo=17, routed)          0.223     7.877    io0/Q[3]
    SLICE_X46Y41         LUT6 (Prop_lut6_I1_O)        0.045     7.922 r  io0/num[4]_i_2/O
                         net (fo=1, routed)           0.000     7.922    io0/num[4]_i_2_n_1
    SLICE_X46Y41         FDRE                                         r  io0/num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.305     7.424    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.521 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.833     8.354    io0/CLK
    SLICE_X46Y41         FDRE                                         r  io0/num_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.866     7.487    
    SLICE_X46Y41         FDRE (Hold_fdre_C_D)         0.125     7.612    io0/num_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.612    
                         arrival time                           7.922    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 io0/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.457ns  (logic 0.282ns (61.666%)  route 0.175ns (38.334%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns = ( 8.353 - 5.000 ) 
    Source Clock Delay      (SCD):    2.486ns = ( 7.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.866ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     6.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.925 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.562     7.486    io0/CLK
    SLICE_X46Y38         FDRE                                         r  io0/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.167     7.653 f  io0/count_reg[0]/Q
                         net (fo=2, routed)           0.175     7.829    io0/count_reg[0]
    SLICE_X46Y38         LUT1 (Prop_lut1_I0_O)        0.045     7.874 r  io0/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.874    io0/count[0]_i_5_n_1
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     7.944 r  io0/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.944    io0/count_reg[0]_i_1_n_8
    SLICE_X46Y38         FDRE                                         r  io0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.305     7.424    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.521 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.832     8.353    io0/CLK
    SLICE_X46Y38         FDRE                                         r  io0/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.866     7.486    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.138     7.624    io0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.624    
                         arrival time                           7.944    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 io0/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.459ns  (logic 0.278ns (60.617%)  route 0.181ns (39.384%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns = ( 8.353 - 5.000 ) 
    Source Clock Delay      (SCD):    2.486ns = ( 7.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.866ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     6.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.925 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.562     7.486    io0/CLK
    SLICE_X46Y38         FDRE                                         r  io0/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.167     7.653 r  io0/count_reg[1]/Q
                         net (fo=2, routed)           0.181     7.834    io0/count_reg[1]
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     7.945 r  io0/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.945    io0/count_reg[0]_i_1_n_7
    SLICE_X46Y38         FDRE                                         r  io0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.305     7.424    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.521 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.832     8.353    io0/CLK
    SLICE_X46Y38         FDRE                                         r  io0/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.866     7.486    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.138     7.624    io0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.624    
                         arrival time                           7.945    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 io0/btn_flag_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/btn_flag_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.422ns  (logic 0.191ns (45.235%)  route 0.231ns (54.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 8.354 - 5.000 ) 
    Source Clock Delay      (SCD):    2.487ns = ( 7.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.866ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     6.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.925 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.563     7.487    io0/CLK
    SLICE_X45Y41         FDRE                                         r  io0/btn_flag_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDRE (Prop_fdre_C_Q)         0.146     7.633 r  io0/btn_flag_reg[3]/Q
                         net (fo=2, routed)           0.231     7.865    io0/btn_flag_reg_n_1_[3]
    SLICE_X45Y41         LUT6 (Prop_lut6_I2_O)        0.045     7.910 r  io0/btn_flag[3]_i_1/O
                         net (fo=1, routed)           0.000     7.910    io0/btn_flag[3]_i_1_n_1
    SLICE_X45Y41         FDRE                                         r  io0/btn_flag_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.305     7.424    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.521 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.833     8.354    io0/CLK
    SLICE_X45Y41         FDRE                                         r  io0/btn_flag_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.866     7.487    
    SLICE_X45Y41         FDRE (Hold_fdre_C_D)         0.099     7.586    io0/btn_flag_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.586    
                         arrival time                           7.910    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 io0/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.462ns  (logic 0.282ns (61.102%)  route 0.180ns (38.898%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns = ( 8.353 - 5.000 ) 
    Source Clock Delay      (SCD):    2.486ns = ( 7.486 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.866ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     6.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.925 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.562     7.486    io0/CLK
    SLICE_X46Y39         FDRE                                         r  io0/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.167     7.653 r  io0/count_reg[4]/Q
                         net (fo=2, routed)           0.180     7.833    io0/count_reg[4]
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     7.948 r  io0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.948    io0/count_reg[4]_i_1_n_8
    SLICE_X46Y39         FDRE                                         r  io0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.305     7.424    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.521 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.832     8.353    io0/CLK
    SLICE_X46Y39         FDRE                                         r  io0/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.866     7.486    
    SLICE_X46Y39         FDRE (Hold_fdre_C_D)         0.138     7.624    io0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.624    
                         arrival time                           7.948    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 io0/num_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/num_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@5.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        0.463ns  (logic 0.191ns (41.297%)  route 0.272ns (58.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 8.354 - 5.000 ) 
    Source Clock Delay      (SCD):    2.487ns = ( 7.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     6.446    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     6.574 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     6.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     6.925 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.563     7.487    io0/CLK
    SLICE_X47Y41         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.146     7.633 r  io0/num_reg[0]/Q
                         net (fo=15, routed)          0.272     7.905    io0/Q[0]
    SLICE_X46Y41         LUT6 (Prop_lut6_I1_O)        0.045     7.950 r  io0/num[3]_i_1/O
                         net (fo=1, routed)           0.000     7.950    io0/num[3]_i_1_n_1
    SLICE_X46Y41         FDRE                                         r  io0/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     6.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.160     7.119 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.305     7.424    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     7.521 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.833     8.354    io0/CLK
    SLICE_X46Y41         FDRE                                         r  io0/num_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.853     7.500    
    SLICE_X46Y41         FDRE (Hold_fdre_C_D)         0.125     7.625    io0/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.625    
                         arrival time                           7.950    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         div0/cnt_reg[1]_0[0]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { div0/cnt_reg[1]/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  div0/cnt_reg[1]_0[0]_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y38   io0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y40   io0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y40   io0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y38   io0/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y38   io0/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y38   io0/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y39   io0/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y39   io0/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y39   io0/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y38   io0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y38   io0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y38   io0/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y38   io0/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   io0/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   io0/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   io0/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   io0/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   io0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   io0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y55   r0/regis_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y55   r0/regis_reg[0][37]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   r0/regis_reg[0][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y54   r0/regis_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y54   r0/regis_reg[1][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y54   r0/regis_reg[1][19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y54   r0/regis_reg[1][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y56   r0/regis_reg[1][22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y56   r0/regis_reg[1][23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y56   r0/regis_reg[1][24]/C



---------------------------------------------------------------------------------------------------
From Clock:  div0/cnt_reg[1]_0[0]
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        1.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 div0/cnt_reg[1]/Q
                            (clock source 'div0/cnt_reg[1]_0[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mclk rise@10.000ns - div0/cnt_reg[1]_0[0] fall@5.000ns)
  Data Path Delay:        2.953ns  (logic 0.389ns (13.175%)  route 2.564ns (86.825%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.505ns = ( 10.505 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  mclk (IN)
                         net (fo=0)                   0.000     5.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565    10.086    div0/mclk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419    10.505 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.726    11.231    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    11.502 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         1.838    13.340    div0/cnt_reg[1]_0_BUFG[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.118    13.458 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    13.458    div0/cnt[1]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.006    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -13.458    
  -------------------------------------------------------------------
                         slack                                  1.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 div0/cnt_reg[1]/Q
                            (clock source 'div0/cnt_reg[1]_0[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - div0/cnt_reg[1]_0[0] rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.128ns (12.067%)  route 0.933ns (87.933%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    div0/mclk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.271     1.845    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.925 r  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=114, routed)         0.662     2.587    div0/cnt_reg[1]_0_BUFG[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.048     2.635 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.635    div0/cnt[1]_i_1_n_1
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    div0/mclk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.822    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.813    





