// Seed: 3725697506
module module_0 (
    input tri id_0
    , id_12,
    input tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    input wire module_0,
    input tri id_5,
    input uwire id_6,
    input wor id_7,
    output supply0 id_8,
    input tri id_9,
    output wire id_10
);
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output supply0 id_2,
    input wand id_3,
    input uwire id_4,
    input tri0 id_5,
    output wor id_6,
    input tri id_7,
    output wand id_8,
    inout wire id_9,
    output uwire id_10,
    input supply1 id_11,
    output supply1 id_12,
    input tri0 id_13,
    output wor id_14,
    output supply1 id_15,
    input supply1 id_16
);
  wire id_18;
  logic [-1 : 1] id_19;
  ;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_1,
      id_9,
      id_1,
      id_3,
      id_4,
      id_9,
      id_2,
      id_3,
      id_14
  );
  assign modCall_1.id_5 = 0;
endmodule
