Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'A' [C:/Users/nayel/Desktop/arch/multi-cycle/multicycle.srcs/sources_1/new/alu.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'B' [C:/Users/nayel/Desktop/arch/multi-cycle/multicycle.srcs/sources_1/new/alu.v:24]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'result' [C:/Users/nayel/Desktop/arch/multi-cycle/multicycle.srcs/sources_1/new/alu.v:25]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'A' [C:/Users/nayel/Desktop/arch/multi-cycle/multicycle.srcs/sources_1/new/alu.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'B' [C:/Users/nayel/Desktop/arch/multi-cycle/multicycle.srcs/sources_1/new/alu.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'result' [C:/Users/nayel/Desktop/arch/multi-cycle/multicycle.srcs/sources_1/new/alu.v:31]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
