Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Sat Nov  4 10:35:14 2023
| Host              : 400p1t176rg0516 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.944        0.000                      0                35685        0.010        0.000                      0                35685        3.500        0.000                       0                 13740  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.944        0.000                      0                35589        0.010        0.000                      0                35589        3.500        0.000                       0                 13740  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.275        0.000                      0                   96        0.248        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 3.609ns (52.684%)  route 3.241ns (47.316%))
  Logic Levels:           18  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 12.368 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.299ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.186ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.417     2.684    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X13Y38         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.800 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=14, routed)          0.406     3.205    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X14Y55         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     3.342 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_376[8]_i_5/O
                         net (fo=25, routed)          0.267     3.609    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_376[8]_i_5_n_2
    SLICE_X11Y54         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.142     3.751 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__6/O
                         net (fo=4, routed)           0.318     4.069    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__6_n_2
    SLICE_X14Y51         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     4.256 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_4__10/O
                         net (fo=2, routed)           0.770     5.026    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/B[2]
    DSP48E2_X6Y21        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.216     5.242 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     5.242    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     5.339 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     5.339    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[8])
                                                      0.773     6.112 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     6.112    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X6Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.067     6.179 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     6.179    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.727     6.906 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     6.906    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     7.052 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.930     7.982    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/P[6]
    SLICE_X12Y53         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.156     8.138 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_8/O
                         net (fo=2, routed)           0.315     8.453    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_8_n_2
    SLICE_X12Y53         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.082     8.535 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_16/O
                         net (fo=1, routed)           0.022     8.557    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_16_n_2
    SLICE_X12Y53         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.824 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[13]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.854    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[13]_i_1_n_2
    SLICE_X12Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.919 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[21]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.949    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/CO[0]
    SLICE_X12Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.014 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.044    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[29]_i_1_n_2
    SLICE_X12Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.109 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[37]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.139    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[37]_i_1_n_2
    SLICE_X12Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.204 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[45]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.234    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[45]_i_1_n_2
    SLICE_X12Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.299 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[53]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.329    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[53]_i_1_n_2
    SLICE_X12Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     9.500 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[62]_i_2/O[7]
                         net (fo=1, routed)           0.034     9.534    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/sext_ln98_1_fu_2720_p1[61]
    SLICE_X12Y59         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.152    12.368    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/ap_clk
    SLICE_X12Y59         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[62]/C
                         clock pessimism              0.196    12.564    
                         clock uncertainty           -0.130    12.434    
    SLICE_X12Y59         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    12.478    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[62]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 3.599ns (52.622%)  route 3.240ns (47.378%))
  Logic Levels:           18  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 12.368 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.299ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.186ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.417     2.684    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X13Y38         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.800 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=14, routed)          0.406     3.205    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X14Y55         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     3.342 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_376[8]_i_5/O
                         net (fo=25, routed)          0.267     3.609    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_376[8]_i_5_n_2
    SLICE_X11Y54         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.142     3.751 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__6/O
                         net (fo=4, routed)           0.318     4.069    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__6_n_2
    SLICE_X14Y51         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     4.256 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_4__10/O
                         net (fo=2, routed)           0.770     5.026    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/B[2]
    DSP48E2_X6Y21        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.216     5.242 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     5.242    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     5.339 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     5.339    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[8])
                                                      0.773     6.112 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     6.112    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X6Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.067     6.179 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     6.179    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.727     6.906 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     6.906    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     7.052 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.930     7.982    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/P[6]
    SLICE_X12Y53         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.156     8.138 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_8/O
                         net (fo=2, routed)           0.315     8.453    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_8_n_2
    SLICE_X12Y53         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.082     8.535 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_16/O
                         net (fo=1, routed)           0.022     8.557    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_16_n_2
    SLICE_X12Y53         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.824 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[13]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.854    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[13]_i_1_n_2
    SLICE_X12Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.919 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[21]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.949    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/CO[0]
    SLICE_X12Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.014 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.044    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[29]_i_1_n_2
    SLICE_X12Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.109 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[37]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.139    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[37]_i_1_n_2
    SLICE_X12Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.204 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[45]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.234    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[45]_i_1_n_2
    SLICE_X12Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.299 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[53]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.329    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[53]_i_1_n_2
    SLICE_X12Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     9.490 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[62]_i_2/O[5]
                         net (fo=1, routed)           0.033     9.523    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/sext_ln98_1_fu_2720_p1[59]
    SLICE_X12Y59         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.152    12.368    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/ap_clk
    SLICE_X12Y59         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[59]/C
                         clock pessimism              0.196    12.564    
                         clock uncertainty           -0.130    12.434    
    SLICE_X12Y59         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    12.477    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[59]
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 3.595ns (52.587%)  route 3.241ns (47.413%))
  Logic Levels:           18  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 12.368 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.299ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.186ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.417     2.684    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X13Y38         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.800 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=14, routed)          0.406     3.205    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X14Y55         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     3.342 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_376[8]_i_5/O
                         net (fo=25, routed)          0.267     3.609    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_376[8]_i_5_n_2
    SLICE_X11Y54         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.142     3.751 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__6/O
                         net (fo=4, routed)           0.318     4.069    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__6_n_2
    SLICE_X14Y51         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     4.256 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_4__10/O
                         net (fo=2, routed)           0.770     5.026    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/B[2]
    DSP48E2_X6Y21        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.216     5.242 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     5.242    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     5.339 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     5.339    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[8])
                                                      0.773     6.112 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     6.112    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X6Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.067     6.179 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     6.179    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.727     6.906 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     6.906    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     7.052 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.930     7.982    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/P[6]
    SLICE_X12Y53         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.156     8.138 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_8/O
                         net (fo=2, routed)           0.315     8.453    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_8_n_2
    SLICE_X12Y53         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.082     8.535 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_16/O
                         net (fo=1, routed)           0.022     8.557    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_16_n_2
    SLICE_X12Y53         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.824 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[13]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.854    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[13]_i_1_n_2
    SLICE_X12Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.919 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[21]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.949    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/CO[0]
    SLICE_X12Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.014 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.044    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[29]_i_1_n_2
    SLICE_X12Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.109 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[37]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.139    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[37]_i_1_n_2
    SLICE_X12Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.204 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[45]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.234    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[45]_i_1_n_2
    SLICE_X12Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.299 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[53]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.329    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[53]_i_1_n_2
    SLICE_X12Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     9.486 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[62]_i_2/O[6]
                         net (fo=1, routed)           0.034     9.520    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/sext_ln98_1_fu_2720_p1[60]
    SLICE_X12Y59         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.152    12.368    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/ap_clk
    SLICE_X12Y59         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[60]/C
                         clock pessimism              0.196    12.564    
                         clock uncertainty           -0.130    12.434    
    SLICE_X12Y59         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    12.477    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[60]
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             2.998ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 3.557ns (52.337%)  route 3.239ns (47.663%))
  Logic Levels:           18  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 12.368 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.299ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.186ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.417     2.684    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X13Y38         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.800 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=14, routed)          0.406     3.205    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X14Y55         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     3.342 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_376[8]_i_5/O
                         net (fo=25, routed)          0.267     3.609    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_376[8]_i_5_n_2
    SLICE_X11Y54         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.142     3.751 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__6/O
                         net (fo=4, routed)           0.318     4.069    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__6_n_2
    SLICE_X14Y51         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     4.256 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_4__10/O
                         net (fo=2, routed)           0.770     5.026    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/B[2]
    DSP48E2_X6Y21        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.216     5.242 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     5.242    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     5.339 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     5.339    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[8])
                                                      0.773     6.112 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     6.112    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X6Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.067     6.179 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     6.179    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.727     6.906 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     6.906    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     7.052 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.930     7.982    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/P[6]
    SLICE_X12Y53         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.156     8.138 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_8/O
                         net (fo=2, routed)           0.315     8.453    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_8_n_2
    SLICE_X12Y53         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.082     8.535 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_16/O
                         net (fo=1, routed)           0.022     8.557    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_16_n_2
    SLICE_X12Y53         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.824 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[13]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.854    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[13]_i_1_n_2
    SLICE_X12Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.919 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[21]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.949    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/CO[0]
    SLICE_X12Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.014 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.044    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[29]_i_1_n_2
    SLICE_X12Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.109 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[37]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.139    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[37]_i_1_n_2
    SLICE_X12Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.204 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[45]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.234    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[45]_i_1_n_2
    SLICE_X12Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.299 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[53]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.329    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[53]_i_1_n_2
    SLICE_X12Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     9.448 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[62]_i_2/O[4]
                         net (fo=1, routed)           0.032     9.480    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/sext_ln98_1_fu_2720_p1[58]
    SLICE_X12Y59         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.152    12.368    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/ap_clk
    SLICE_X12Y59         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[58]/C
                         clock pessimism              0.196    12.564    
                         clock uncertainty           -0.130    12.434    
    SLICE_X12Y59         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    12.478    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[58]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 3.552ns (52.287%)  route 3.241ns (47.713%))
  Logic Levels:           18  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 12.368 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.299ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.186ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.417     2.684    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X13Y38         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.800 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=14, routed)          0.406     3.205    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X14Y55         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     3.342 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_376[8]_i_5/O
                         net (fo=25, routed)          0.267     3.609    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_376[8]_i_5_n_2
    SLICE_X11Y54         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.142     3.751 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__6/O
                         net (fo=4, routed)           0.318     4.069    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__6_n_2
    SLICE_X14Y51         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     4.256 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_4__10/O
                         net (fo=2, routed)           0.770     5.026    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/B[2]
    DSP48E2_X6Y21        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.216     5.242 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     5.242    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     5.339 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     5.339    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[8])
                                                      0.773     6.112 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     6.112    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X6Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.067     6.179 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     6.179    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.727     6.906 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     6.906    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     7.052 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.930     7.982    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/P[6]
    SLICE_X12Y53         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.156     8.138 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_8/O
                         net (fo=2, routed)           0.315     8.453    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_8_n_2
    SLICE_X12Y53         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.082     8.535 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_16/O
                         net (fo=1, routed)           0.022     8.557    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_16_n_2
    SLICE_X12Y53         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.824 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[13]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.854    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[13]_i_1_n_2
    SLICE_X12Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.919 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[21]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.949    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/CO[0]
    SLICE_X12Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.014 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.044    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[29]_i_1_n_2
    SLICE_X12Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.109 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[37]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.139    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[37]_i_1_n_2
    SLICE_X12Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.204 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[45]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.234    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[45]_i_1_n_2
    SLICE_X12Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.299 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[53]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.329    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[53]_i_1_n_2
    SLICE_X12Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     9.443 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[62]_i_2/O[3]
                         net (fo=1, routed)           0.034     9.477    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/sext_ln98_1_fu_2720_p1[57]
    SLICE_X12Y59         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.152    12.368    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/ap_clk
    SLICE_X12Y59         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[57]/C
                         clock pessimism              0.196    12.564    
                         clock uncertainty           -0.130    12.434    
    SLICE_X12Y59         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    12.477    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[57]
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 3.544ns (52.238%)  route 3.240ns (47.762%))
  Logic Levels:           18  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 12.368 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.299ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.186ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.417     2.684    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X13Y38         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.800 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=14, routed)          0.406     3.205    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X14Y55         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     3.342 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_376[8]_i_5/O
                         net (fo=25, routed)          0.267     3.609    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_376[8]_i_5_n_2
    SLICE_X11Y54         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.142     3.751 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__6/O
                         net (fo=4, routed)           0.318     4.069    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__6_n_2
    SLICE_X14Y51         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     4.256 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_4__10/O
                         net (fo=2, routed)           0.770     5.026    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/B[2]
    DSP48E2_X6Y21        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.216     5.242 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     5.242    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     5.339 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     5.339    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[8])
                                                      0.773     6.112 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     6.112    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X6Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.067     6.179 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     6.179    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.727     6.906 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     6.906    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     7.052 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.930     7.982    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/P[6]
    SLICE_X12Y53         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.156     8.138 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_8/O
                         net (fo=2, routed)           0.315     8.453    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_8_n_2
    SLICE_X12Y53         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.082     8.535 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_16/O
                         net (fo=1, routed)           0.022     8.557    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_16_n_2
    SLICE_X12Y53         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.824 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[13]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.854    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[13]_i_1_n_2
    SLICE_X12Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.919 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[21]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.949    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/CO[0]
    SLICE_X12Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.014 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.044    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[29]_i_1_n_2
    SLICE_X12Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.109 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[37]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.139    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[37]_i_1_n_2
    SLICE_X12Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.204 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[45]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.234    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[45]_i_1_n_2
    SLICE_X12Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.299 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[53]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.329    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[53]_i_1_n_2
    SLICE_X12Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     9.435 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[62]_i_2/O[1]
                         net (fo=1, routed)           0.033     9.468    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/sext_ln98_1_fu_2720_p1[55]
    SLICE_X12Y59         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.152    12.368    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/ap_clk
    SLICE_X12Y59         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[55]/C
                         clock pessimism              0.196    12.564    
                         clock uncertainty           -0.130    12.434    
    SLICE_X12Y59         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    12.477    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[55]
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 3.531ns (52.139%)  route 3.241ns (47.861%))
  Logic Levels:           18  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 12.368 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.299ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.186ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.417     2.684    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X13Y38         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.800 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=14, routed)          0.406     3.205    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X14Y55         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     3.342 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_376[8]_i_5/O
                         net (fo=25, routed)          0.267     3.609    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_376[8]_i_5_n_2
    SLICE_X11Y54         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.142     3.751 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__6/O
                         net (fo=4, routed)           0.318     4.069    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__6_n_2
    SLICE_X14Y51         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     4.256 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_4__10/O
                         net (fo=2, routed)           0.770     5.026    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/B[2]
    DSP48E2_X6Y21        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.216     5.242 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     5.242    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     5.339 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     5.339    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[8])
                                                      0.773     6.112 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     6.112    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X6Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.067     6.179 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     6.179    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.727     6.906 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     6.906    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     7.052 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.930     7.982    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/P[6]
    SLICE_X12Y53         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.156     8.138 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_8/O
                         net (fo=2, routed)           0.315     8.453    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_8_n_2
    SLICE_X12Y53         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.082     8.535 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_16/O
                         net (fo=1, routed)           0.022     8.557    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_16_n_2
    SLICE_X12Y53         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.824 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[13]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.854    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[13]_i_1_n_2
    SLICE_X12Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.919 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[21]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.949    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/CO[0]
    SLICE_X12Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.014 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.044    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[29]_i_1_n_2
    SLICE_X12Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.109 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[37]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.139    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[37]_i_1_n_2
    SLICE_X12Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.204 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[45]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.234    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[45]_i_1_n_2
    SLICE_X12Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.299 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[53]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.329    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[53]_i_1_n_2
    SLICE_X12Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     9.422 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[62]_i_2/O[2]
                         net (fo=1, routed)           0.034     9.456    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/sext_ln98_1_fu_2720_p1[56]
    SLICE_X12Y59         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.152    12.368    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/ap_clk
    SLICE_X12Y59         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[56]/C
                         clock pessimism              0.196    12.564    
                         clock uncertainty           -0.130    12.434    
    SLICE_X12Y59         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    12.477    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[56]
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                  3.021    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 3.516ns (52.048%)  route 3.239ns (47.952%))
  Logic Levels:           18  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 12.368 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.299ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.186ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.417     2.684    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X13Y38         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.800 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=14, routed)          0.406     3.205    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X14Y55         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     3.342 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_376[8]_i_5/O
                         net (fo=25, routed)          0.267     3.609    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_376[8]_i_5_n_2
    SLICE_X11Y54         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.142     3.751 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__6/O
                         net (fo=4, routed)           0.318     4.069    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__6_n_2
    SLICE_X14Y51         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     4.256 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_4__10/O
                         net (fo=2, routed)           0.770     5.026    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/B[2]
    DSP48E2_X6Y21        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.216     5.242 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     5.242    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     5.339 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     5.339    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[8])
                                                      0.773     6.112 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     6.112    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X6Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.067     6.179 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     6.179    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.727     6.906 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     6.906    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     7.052 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.930     7.982    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/P[6]
    SLICE_X12Y53         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.156     8.138 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_8/O
                         net (fo=2, routed)           0.315     8.453    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_8_n_2
    SLICE_X12Y53         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.082     8.535 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_16/O
                         net (fo=1, routed)           0.022     8.557    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_16_n_2
    SLICE_X12Y53         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.824 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[13]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.854    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[13]_i_1_n_2
    SLICE_X12Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.919 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[21]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.949    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/CO[0]
    SLICE_X12Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.014 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.044    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[29]_i_1_n_2
    SLICE_X12Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.109 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[37]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.139    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[37]_i_1_n_2
    SLICE_X12Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.204 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[45]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.234    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[45]_i_1_n_2
    SLICE_X12Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.299 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[53]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.329    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[53]_i_1_n_2
    SLICE_X12Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     9.407 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[62]_i_2/O[0]
                         net (fo=1, routed)           0.032     9.439    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/sext_ln98_1_fu_2720_p1[54]
    SLICE_X12Y59         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.152    12.368    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/ap_clk
    SLICE_X12Y59         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[54]/C
                         clock pessimism              0.196    12.564    
                         clock uncertainty           -0.130    12.434    
    SLICE_X12Y59         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    12.478    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[54]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 3.544ns (52.463%)  route 3.211ns (47.537%))
  Logic Levels:           17  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 12.368 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.299ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.186ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.417     2.684    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X13Y38         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.800 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=14, routed)          0.406     3.205    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X14Y55         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     3.342 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_376[8]_i_5/O
                         net (fo=25, routed)          0.267     3.609    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_376[8]_i_5_n_2
    SLICE_X11Y54         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.142     3.751 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__6/O
                         net (fo=4, routed)           0.318     4.069    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__6_n_2
    SLICE_X14Y51         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     4.256 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_4__10/O
                         net (fo=2, routed)           0.770     5.026    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/B[2]
    DSP48E2_X6Y21        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.216     5.242 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     5.242    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     5.339 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     5.339    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[8])
                                                      0.773     6.112 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     6.112    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X6Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.067     6.179 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     6.179    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.727     6.906 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     6.906    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     7.052 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.930     7.982    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/P[6]
    SLICE_X12Y53         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.156     8.138 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_8/O
                         net (fo=2, routed)           0.315     8.453    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_8_n_2
    SLICE_X12Y53         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.082     8.535 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_16/O
                         net (fo=1, routed)           0.022     8.557    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_16_n_2
    SLICE_X12Y53         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.824 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[13]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.854    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[13]_i_1_n_2
    SLICE_X12Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.919 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[21]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.949    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/CO[0]
    SLICE_X12Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.014 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.044    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[29]_i_1_n_2
    SLICE_X12Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.109 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[37]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.139    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[37]_i_1_n_2
    SLICE_X12Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.204 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[45]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.234    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[45]_i_1_n_2
    SLICE_X12Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     9.405 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[53]_i_1/O[7]
                         net (fo=1, routed)           0.034     9.439    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/sext_ln98_1_fu_2720_p1[53]
    SLICE_X12Y58         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.152    12.368    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/ap_clk
    SLICE_X12Y58         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[53]/C
                         clock pessimism              0.196    12.564    
                         clock uncertainty           -0.130    12.434    
    SLICE_X12Y58         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    12.478    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[53]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.049ns  (required time - arrival time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.744ns  (logic 3.534ns (52.400%)  route 3.210ns (47.600%))
  Logic Levels:           17  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 12.368 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.299ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.186ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.417     2.684    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X13Y38         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.800 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=14, routed)          0.406     3.205    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X14Y55         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.137     3.342 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_376[8]_i_5/O
                         net (fo=25, routed)          0.267     3.609    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_376[8]_i_5_n_2
    SLICE_X11Y54         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.142     3.751 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__6/O
                         net (fo=4, routed)           0.318     4.069    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_9__6_n_2
    SLICE_X14Y51         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     4.256 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/tmp_product_i_4__10/O
                         net (fo=2, routed)           0.770     5.026    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/B[2]
    DSP48E2_X6Y21        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[2]_B2_DATA[2])
                                                      0.216     5.242 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     5.242    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X6Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     5.339 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     5.339    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X6Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[8])
                                                      0.773     6.112 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     6.112    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_MULTIPLIER.U<8>
    DSP48E2_X6Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.067     6.179 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     6.179    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_M_DATA.U_DATA<8>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.727     6.906 f  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     6.906    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_ALU.ALU_OUT<8>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     7.052 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/tmp_product/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.930     7.982    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/P[6]
    SLICE_X12Y53         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.156     8.138 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_8/O
                         net (fo=2, routed)           0.315     8.453    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_8_n_2
    SLICE_X12Y53         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.082     8.535 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_16/O
                         net (fo=1, routed)           0.022     8.557    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138[13]_i_16_n_2
    SLICE_X12Y53         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.824 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[13]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.854    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[13]_i_1_n_2
    SLICE_X12Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.919 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/flow_control_loop_pipe_sequential_init_U/i3_addr_reg_4138_reg[21]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.949    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/CO[0]
    SLICE_X12Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.014 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[29]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.044    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[29]_i_1_n_2
    SLICE_X12Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.109 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[37]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.139    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[37]_i_1_n_2
    SLICE_X12Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.204 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[45]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.234    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[45]_i_1_n_2
    SLICE_X12Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     9.395 r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/mul_6ns_19ns_24_1_1_U735/i3_addr_reg_4138_reg[53]_i_1/O[5]
                         net (fo=1, routed)           0.033     9.428    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/sext_ln98_1_fu_2720_p1[51]
    SLICE_X12Y58         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.152    12.368    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/ap_clk
    SLICE_X12Y58         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[51]/C
                         clock pessimism              0.196    12.564    
                         clock uncertainty           -0.130    12.434    
    SLICE_X12Y58         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    12.477    design_1_i/srcnn_0/inst/grp_conv3_fu_458/grp_load_input_buffer_c3_fu_209/i3_addr_reg_4138_reg[51]
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  3.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/tmp_addr_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.112ns (48.485%)  route 0.119ns (51.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.160ns (routing 1.186ns, distribution 0.974ns)
  Clock Net Delay (Destination): 2.424ns (routing 1.299ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.160     2.376    design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     2.488 r  design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[54]/Q
                         net (fo=1, routed)           0.119     2.607    design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/fifo_rreq_n_43
    SLICE_X15Y53         FDRE                                         r  design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/tmp_addr_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.424     2.691    design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/ap_clk
    SLICE_X15Y53         FDRE                                         r  design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/tmp_addr_reg[55]/C
                         clock pessimism             -0.196     2.495    
    SLICE_X15Y53         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     2.597    design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/tmp_addr_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.112ns (32.935%)  route 0.228ns (67.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      2.146ns (routing 1.186ns, distribution 0.960ns)
  Clock Net Delay (Destination): 2.487ns (routing 1.299ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.146     2.362    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X11Y53         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.474 r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[15]/Q
                         net (fo=4, routed)           0.228     2.702    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req_n_136
    SLICE_X13Y64         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.487     2.754    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X13Y64         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[15]/C
                         clock pessimism             -0.164     2.590    
    SLICE_X13Y64         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     2.692    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv1_fu_314/bh_reg_560_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv1_fu_314/trunc_ln90_reg_2246_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.112ns (34.318%)  route 0.214ns (65.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      2.155ns (routing 1.186ns, distribution 0.969ns)
  Clock Net Delay (Destination): 2.483ns (routing 1.299ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.155     2.371    design_1_i/srcnn_0/inst/grp_conv1_fu_314/ap_clk
    SLICE_X15Y59         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_314/bh_reg_560_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     2.483 r  design_1_i/srcnn_0/inst/grp_conv1_fu_314/bh_reg_560_reg[25]/Q
                         net (fo=12, routed)          0.214     2.697    design_1_i/srcnn_0/inst/grp_conv1_fu_314/bh_1_fu_1129_p2[25]
    SLICE_X15Y64         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_314/trunc_ln90_reg_2246_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.483     2.750    design_1_i/srcnn_0/inst/grp_conv1_fu_314/ap_clk
    SLICE_X15Y64         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv1_fu_314/trunc_ln90_reg_2246_reg[25]/C
                         clock pessimism             -0.164     2.586    
    SLICE_X15Y64         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     2.687    design_1_i/srcnn_0/inst/grp_conv1_fu_314/trunc_ln90_reg_2246_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.687    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/tmp_len_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.112ns (49.558%)  route 0.114ns (50.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.167ns (routing 1.186ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.425ns (routing 1.299ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.167     2.383    design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/ap_clk
    SLICE_X20Y58         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/tmp_len_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     2.495 r  design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/tmp_len_reg[11]/Q
                         net (fo=2, routed)           0.114     2.609    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[95]_0[71]
    SLICE_X18Y58         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.425     2.692    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X18Y58         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[75]/C
                         clock pessimism             -0.196     2.496    
    SLICE_X18Y58         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     2.598    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[75]
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/grp_conv2_fu_350/add_ln108_4_reg_1379_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/grp_conv2_fu_350/trunc_ln118_1_reg_1398_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.112ns (48.069%)  route 0.121ns (51.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.124ns (routing 1.186ns, distribution 0.938ns)
  Clock Net Delay (Destination): 2.389ns (routing 1.299ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.124     2.340    design_1_i/srcnn_0/inst/grp_conv2_fu_350/ap_clk
    SLICE_X10Y55         FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_350/add_ln108_4_reg_1379_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     2.452 r  design_1_i/srcnn_0/inst/grp_conv2_fu_350/add_ln108_4_reg_1379_reg[26]/Q
                         net (fo=1, routed)           0.121     2.573    design_1_i/srcnn_0/inst/grp_conv2_fu_350/p_0_in__1[24]
    SLICE_X8Y55          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_350/trunc_ln118_1_reg_1398_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.389     2.656    design_1_i/srcnn_0/inst/grp_conv2_fu_350/ap_clk
    SLICE_X8Y55          FDRE                                         r  design_1_i/srcnn_0/inst/grp_conv2_fu_350/trunc_ln118_1_reg_1398_reg[24]/C
                         clock pessimism             -0.196     2.460    
    SLICE_X8Y55          FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     2.562    design_1_i/srcnn_0/inst/grp_conv2_fu_350/trunc_ln118_1_reg_1398_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1109]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.111ns (46.835%)  route 0.126ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      2.164ns (routing 1.186ns, distribution 0.978ns)
  Clock Net Delay (Destination): 2.433ns (routing 1.299ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.164     2.380    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X5Y87          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     2.491 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1109]/Q
                         net (fo=1, routed)           0.126     2.617    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/DIB0
    SLICE_X4Y89          RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.433     2.700    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X4Y89          RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMB/CLK
                         clock pessimism             -0.199     2.501    
    SLICE_X4Y89          RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.104     2.605    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMB
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/i2_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/i2_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.112ns (50.011%)  route 0.112ns (49.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.159ns (routing 1.186ns, distribution 0.973ns)
  Clock Net Delay (Destination): 2.413ns (routing 1.299ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.159     2.375    design_1_i/srcnn_0/inst/i2_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X17Y50         FDRE                                         r  design_1_i/srcnn_0/inst/i2_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     2.487 r  design_1_i/srcnn_0/inst/i2_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[50]/Q
                         net (fo=3, routed)           0.112     2.599    design_1_i/srcnn_0/inst/i2_m_axi_U/bus_read/rreq_burst_conv/rs_req_n_100
    SLICE_X15Y50         FDRE                                         r  design_1_i/srcnn_0/inst/i2_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.413     2.680    design_1_i/srcnn_0/inst/i2_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X15Y50         FDRE                                         r  design_1_i/srcnn_0/inst/i2_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[50]/C
                         clock pessimism             -0.196     2.484    
    SLICE_X15Y50         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     2.587    design_1_i/srcnn_0/inst/i2_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/tmp_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.114ns (47.500%)  route 0.126ns (52.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.403ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      2.187ns (routing 1.186ns, distribution 1.001ns)
  Clock Net Delay (Destination): 2.459ns (routing 1.299ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.187     2.403    design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X17Y92         FDRE                                         r  design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y92         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     2.517 r  design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[24]/Q
                         net (fo=1, routed)           0.126     2.643    design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/fifo_rreq_n_70
    SLICE_X16Y93         FDRE                                         r  design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/tmp_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.459     2.726    design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/ap_clk
    SLICE_X16Y93         FDRE                                         r  design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/tmp_addr_reg[26]/C
                         clock pessimism             -0.199     2.527    
    SLICE_X16Y93         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     2.630    design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/tmp_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.112ns (37.011%)  route 0.191ns (62.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      2.144ns (routing 1.186ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.444ns (routing 1.299ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.144     2.360    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X11Y59         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     2.472 r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p1_reg[24]/Q
                         net (fo=4, routed)           0.191     2.663    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/rs_req_n_127
    SLICE_X14Y63         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.444     2.711    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/ap_clk
    SLICE_X14Y63         FDRE                                         r  design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[24]/C
                         clock pessimism             -0.164     2.547    
    SLICE_X14Y63         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     2.649    design_1_i/srcnn_0/inst/i3_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/tmp_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.112ns (47.863%)  route 0.122ns (52.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      2.169ns (routing 1.186ns, distribution 0.983ns)
  Clock Net Delay (Destination): 2.434ns (routing 1.299ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.169     2.385    design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X7Y72          FDRE                                         r  design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     2.497 r  design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[2]/Q
                         net (fo=1, routed)           0.122     2.619    design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/fifo_rreq_n_92
    SLICE_X6Y70          FDRE                                         r  design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/tmp_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.434     2.701    design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/ap_clk
    SLICE_X6Y70          FDRE                                         r  design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/tmp_addr_reg[4]/C
                         clock pessimism             -0.199     2.502    
    SLICE_X6Y70          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.605    design_1_i/srcnn_0/inst/w3_m_axi_U/load_unit/tmp_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y34  design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y34  design_1_i/srcnn_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y5   design_1_i/srcnn_0/inst/i1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y6   design_1_i/srcnn_0/inst/i2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y4   design_1_i/srcnn_0/inst/i3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y9   design_1_i/srcnn_0/inst/w1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y3   design_1_i/srcnn_0/inst/w2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_bram_3/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y76   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y76   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y78   design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y78   design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y76   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y76   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y78   design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X1Y78   design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.275ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.303ns (21.707%)  route 1.093ns (78.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns = ( 12.367 - 10.000 ) 
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.406ns (routing 1.299ns, distribution 1.107ns)
  Clock Net Delay (Destination): 2.151ns (routing 1.186ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.406     2.673    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y106         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.789 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.291     3.080    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y106         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     3.267 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.802     4.069    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y110         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.151    12.367    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y110         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.199    12.566    
                         clock uncertainty           -0.130    12.436    
    SLICE_X4Y110         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    12.343    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  8.275    

Slack (MET) :             8.275ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.303ns (21.707%)  route 1.093ns (78.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns = ( 12.367 - 10.000 ) 
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.406ns (routing 1.299ns, distribution 1.107ns)
  Clock Net Delay (Destination): 2.151ns (routing 1.186ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.406     2.673    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y106         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.789 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.291     3.080    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y106         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     3.267 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.802     4.069    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y110         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.151    12.367    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y110         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.199    12.566    
                         clock uncertainty           -0.130    12.436    
    SLICE_X4Y110         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    12.343    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  8.275    

Slack (MET) :             8.305ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.267ns (19.477%)  route 1.104ns (80.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 12.383 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.299ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.167ns (routing 1.186ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.417     2.684    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y102         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.799 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.237     3.036    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y102         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.152     3.188 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.867     4.054    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.167    12.383    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.199    12.582    
                         clock uncertainty           -0.130    12.452    
    SLICE_X8Y101         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093    12.359    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  8.305    

Slack (MET) :             8.305ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.267ns (19.477%)  route 1.104ns (80.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 12.383 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.299ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.167ns (routing 1.186ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.417     2.684    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y102         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.799 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.237     3.036    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y102         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.152     3.188 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.867     4.054    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y101         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.167    12.383    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y101         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.199    12.582    
                         clock uncertainty           -0.130    12.452    
    SLICE_X8Y101         FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.093    12.359    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  8.305    

Slack (MET) :             8.305ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.267ns (19.477%)  route 1.104ns (80.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 12.383 - 10.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.299ns, distribution 1.118ns)
  Clock Net Delay (Destination): 2.167ns (routing 1.186ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.417     2.684    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y102         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     2.799 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.237     3.036    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y102         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.152     3.188 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.867     4.054    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y101         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.167    12.383    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y101         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.199    12.582    
                         clock uncertainty           -0.130    12.452    
    SLICE_X8Y101         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    12.359    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  8.305    

Slack (MET) :             8.336ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.303ns (21.556%)  route 1.103ns (78.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 12.386 - 10.000 ) 
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.406ns (routing 1.299ns, distribution 1.107ns)
  Clock Net Delay (Destination): 2.170ns (routing 1.186ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.406     2.673    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y106         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.789 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.291     3.080    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y106         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     3.267 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.811     4.078    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y110         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.170    12.386    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y110         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.251    12.637    
                         clock uncertainty           -0.130    12.507    
    SLICE_X2Y110         FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.093    12.414    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                  8.336    

Slack (MET) :             8.336ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.303ns (21.556%)  route 1.103ns (78.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 12.386 - 10.000 ) 
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.406ns (routing 1.299ns, distribution 1.107ns)
  Clock Net Delay (Destination): 2.170ns (routing 1.186ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.406     2.673    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y106         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.789 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.291     3.080    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y106         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     3.267 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.811     4.078    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X2Y110         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.170    12.386    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y110         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.251    12.637    
                         clock uncertainty           -0.130    12.507    
    SLICE_X2Y110         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    12.414    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                  8.336    

Slack (MET) :             8.339ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.303ns (21.602%)  route 1.100ns (78.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 12.386 - 10.000 ) 
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.406ns (routing 1.299ns, distribution 1.107ns)
  Clock Net Delay (Destination): 2.170ns (routing 1.186ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.406     2.673    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y106         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.789 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.291     3.080    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y106         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     3.267 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.808     4.075    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y110         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.170    12.386    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y110         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.251    12.637    
                         clock uncertainty           -0.130    12.507    
    SLICE_X2Y110         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.093    12.414    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -4.075    
  -------------------------------------------------------------------
                         slack                                  8.339    

Slack (MET) :             8.339ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.303ns (21.602%)  route 1.100ns (78.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 12.386 - 10.000 ) 
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.406ns (routing 1.299ns, distribution 1.107ns)
  Clock Net Delay (Destination): 2.170ns (routing 1.186ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.406     2.673    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y106         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.789 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.291     3.080    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y106         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     3.267 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.808     4.075    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y110         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.170    12.386    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y110         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.251    12.637    
                         clock uncertainty           -0.130    12.507    
    SLICE_X2Y110         FDPE (Recov_HFF_SLICEM_C_PRE)
                                                     -0.093    12.414    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -4.075    
  -------------------------------------------------------------------
                         slack                                  8.339    

Slack (MET) :             8.339ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.303ns (21.602%)  route 1.100ns (78.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 12.386 - 10.000 ) 
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.406ns (routing 1.299ns, distribution 1.107ns)
  Clock Net Delay (Destination): 2.170ns (routing 1.186ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.406     2.673    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y106         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     2.789 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.291     3.080    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X3Y106         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.187     3.267 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.808     4.075    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y110         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.170    12.386    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y110         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.251    12.637    
                         clock uncertainty           -0.130    12.507    
    SLICE_X2Y110         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.093    12.414    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -4.075    
  -------------------------------------------------------------------
                         slack                                  8.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.105ns (42.722%)  route 0.141ns (57.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.318ns (routing 0.716ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.782ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.318     1.469    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y106         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     1.553 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.026     1.579    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y106         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021     1.600 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.115     1.715    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y106         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.446     1.633    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y106         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.149     1.485    
    SLICE_X3Y106         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     1.467    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.105ns (42.722%)  route 0.141ns (57.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.318ns (routing 0.716ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.782ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.318     1.469    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y106         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     1.553 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.026     1.579    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y106         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021     1.600 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.115     1.715    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y106         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.446     1.633    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y106         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.149     1.485    
    SLICE_X3Y106         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.018     1.467    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.119ns (45.818%)  route 0.141ns (54.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.311ns (routing 0.716ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.782ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.311     1.462    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y99          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.544 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.058     1.602    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y98          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     1.639 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.082     1.721    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y98          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.438     1.625    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y98          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.144     1.482    
    SLICE_X4Y98          FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.018     1.464    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.119ns (45.818%)  route 0.141ns (54.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.311ns (routing 0.716ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.782ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.311     1.462    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y99          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.544 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.058     1.602    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y98          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     1.639 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.082     1.721    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y98          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.438     1.625    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y98          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.144     1.482    
    SLICE_X4Y98          FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.018     1.464    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.119ns (45.818%)  route 0.141ns (54.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.311ns (routing 0.716ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.782ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.311     1.462    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y99          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.544 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.058     1.602    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y98          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     1.639 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.082     1.721    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y98          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.438     1.625    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y98          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.144     1.482    
    SLICE_X4Y98          FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.018     1.464    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.119ns (45.818%)  route 0.141ns (54.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.311ns (routing 0.716ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.782ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.311     1.462    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y99          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.544 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.058     1.602    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y98          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     1.639 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.082     1.721    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y98          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.438     1.625    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y98          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.144     1.482    
    SLICE_X4Y98          FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.018     1.464    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.119ns (45.995%)  route 0.140ns (54.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.311ns (routing 0.716ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.782ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.311     1.462    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y99          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.544 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.058     1.602    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y98          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     1.639 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.081     1.720    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y98          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.436     1.623    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y98          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.144     1.480    
    SLICE_X4Y98          FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.018     1.462    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.119ns (45.995%)  route 0.140ns (54.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.311ns (routing 0.716ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.782ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.311     1.462    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y99          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.544 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.058     1.602    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y98          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     1.639 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.081     1.720    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y98          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.436     1.623    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y98          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.144     1.480    
    SLICE_X4Y98          FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.018     1.462    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.119ns (45.995%)  route 0.140ns (54.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.311ns (routing 0.716ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.782ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.311     1.462    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y99          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.544 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.058     1.602    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y98          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     1.639 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.081     1.720    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X4Y98          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.436     1.623    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X4Y98          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.144     1.480    
    SLICE_X4Y98          FDPE (Remov_FFF_SLICEM_C_PRE)
                                                     -0.018     1.462    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.119ns (45.995%)  route 0.140ns (54.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.311ns (routing 0.716ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.782ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.311     1.462    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y99          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.544 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.058     1.602    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y98          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     1.639 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.081     1.720    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X4Y98          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.436     1.623    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X4Y98          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.144     1.480    
    SLICE_X4Y98          FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                     -0.018     1.462    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.259    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.312ns  (logic 0.186ns (5.616%)  route 3.126ns (94.384%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.175ns (routing 1.186ns, distribution 0.989ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           2.539     2.539    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X18Y29         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     2.725 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.587     3.312    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X21Y27         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.175     2.391    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X21Y27         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.090ns (6.742%)  route 1.245ns (93.258%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.451ns (routing 0.782ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.053     1.053    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X18Y29         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.090     1.143 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.192     1.335    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X21Y27         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.451     1.638    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X21Y27         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.655ns  (logic 0.158ns (5.951%)  route 2.497ns (94.049%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.299ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.162ns (routing 1.186ns, distribution 0.976ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.440     2.707    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X22Y26         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.821 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.846     3.667    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.711 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=6196, routed)        1.651     5.362    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y106         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.162     2.378    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y106         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.655ns  (logic 0.158ns (5.951%)  route 2.497ns (94.049%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.299ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.162ns (routing 1.186ns, distribution 0.976ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.440     2.707    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X22Y26         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.821 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.846     3.667    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.711 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=6196, routed)        1.651     5.362    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y106         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.162     2.378    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y106         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.649ns  (logic 0.158ns (5.965%)  route 2.491ns (94.035%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.299ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.164ns (routing 1.186ns, distribution 0.978ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.440     2.707    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X22Y26         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.821 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.846     3.667    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.711 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=6196, routed)        1.645     5.356    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y102         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.164     2.380    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y102         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.649ns  (logic 0.158ns (5.965%)  route 2.491ns (94.035%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.299ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.164ns (routing 1.186ns, distribution 0.978ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.440     2.707    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X22Y26         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.821 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.846     3.667    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.711 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=6196, routed)        1.645     5.356    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y102         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.164     2.380    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y102         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.648ns  (logic 0.158ns (5.967%)  route 2.490ns (94.033%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.299ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.186ns, distribution 0.963ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.440     2.707    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X22Y26         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.821 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.846     3.667    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.711 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=6196, routed)        1.644     5.355    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y99          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.149     2.365    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y99          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.648ns  (logic 0.158ns (5.967%)  route 2.490ns (94.033%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.440ns (routing 1.299ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.186ns, distribution 0.963ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.440     2.707    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X22Y26         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.821 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.846     3.667    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     3.711 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=6196, routed)        1.644     5.355    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y99          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.149     2.365    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y99          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.148ns  (logic 0.196ns (9.124%)  route 1.952ns (90.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.399ns (routing 1.299ns, distribution 1.100ns)
  Clock Net Delay (Destination): 2.170ns (routing 1.186ns, distribution 0.984ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.399     2.666    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     2.780 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=144, routed)         1.411     4.191    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X5Y69          LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     4.273 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.541     4.814    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X1Y76          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.170     2.386    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X1Y76          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.113ns (14.522%)  route 0.665ns (85.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.402ns (routing 1.299ns, distribution 1.103ns)
  Clock Net Delay (Destination): 2.164ns (routing 1.186ns, distribution 0.978ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.402     2.669    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y75          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.782 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.665     3.447    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y80          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.164     2.380    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y80          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.113ns (14.522%)  route 0.665ns (85.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.402ns (routing 1.299ns, distribution 1.103ns)
  Clock Net Delay (Destination): 2.164ns (routing 1.186ns, distribution 0.978ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.402     2.669    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y75          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.782 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.665     3.447    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y80          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.164     2.380    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y80          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.113ns (14.522%)  route 0.665ns (85.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.402ns (routing 1.299ns, distribution 1.103ns)
  Clock Net Delay (Destination): 2.164ns (routing 1.186ns, distribution 0.978ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.402     2.669    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y75          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     2.782 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.665     3.447    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y80          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       2.164     2.380    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y80          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.084ns (35.907%)  route 0.150ns (64.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.716ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.782ns, distribution 0.660ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.317     1.468    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y75          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.552 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.150     1.701    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y77          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.442     1.629    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y77          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.084ns (35.907%)  route 0.150ns (64.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.716ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.782ns, distribution 0.660ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.317     1.468    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y75          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.552 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.150     1.701    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y77          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.442     1.629    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y77          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.084ns (35.907%)  route 0.150ns (64.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.716ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.782ns, distribution 0.660ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.317     1.468    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y75          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.552 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.150     1.701    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y77          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.442     1.629    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y77          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.084ns (35.907%)  route 0.150ns (64.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.716ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.782ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.317     1.468    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y75          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.552 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.150     1.701    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y77          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.438     1.625    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y77          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.084ns (35.907%)  route 0.150ns (64.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.716ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.782ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.317     1.468    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y75          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.552 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.150     1.701    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y77          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.438     1.625    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y77          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.084ns (35.907%)  route 0.150ns (64.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.716ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.782ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.317     1.468    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y75          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.552 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.150     1.701    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y77          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.438     1.625    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y77          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.084ns (31.241%)  route 0.185ns (68.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.716ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.782ns, distribution 0.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.317     1.468    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y75          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.552 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.185     1.736    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y75          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.455     1.642    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y75          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.084ns (31.241%)  route 0.185ns (68.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.716ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.782ns, distribution 0.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.317     1.468    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y75          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.552 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.185     1.736    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y75          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.455     1.642    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y75          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.084ns (31.241%)  route 0.185ns (68.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.716ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.782ns, distribution 0.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.317     1.468    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y75          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.552 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.185     1.736    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y75          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.455     1.642    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y75          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.084ns (29.859%)  route 0.197ns (70.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.317ns (routing 0.716ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.782ns, distribution 0.664ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.317     1.468    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y75          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.552 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.197     1.749    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y79          FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=13740, routed)       1.446     1.633    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y79          FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





