

================================================================
== Vitis HLS Report for 'nn_inference'
================================================================
* Date:           Tue Nov 21 15:54:19 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        NN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.238 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65022|    65022|  0.650 ms|  0.650 ms|  65023|  65023|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_5_1  |      774|      774|         8|          1|          1|    768|       yes|
        |- col_prod        |    61444|    61444|         6|          1|          1|  61440|       yes|
        |- loop1           |       87|       87|         9|          1|          1|     80|       yes|
        |- col_prod        |     2564|     2564|         6|          1|          1|   2560|       yes|
        |- loop1           |       39|       39|         9|          1|          1|     32|       yes|
        |- col             |       34|       34|        20|          1|          1|     16|       yes|
        |- loop1           |       23|       23|         9|          1|          1|     16|       yes|
        |- col             |       12|       12|        11|          1|          1|      3|       yes|
        |- loop1           |        3|        3|         1|          1|          1|      3|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8
  * Pipeline-1: initiation interval (II) = 1, depth = 6
  * Pipeline-2: initiation interval (II) = 1, depth = 9
  * Pipeline-3: initiation interval (II) = 1, depth = 6
  * Pipeline-4: initiation interval (II) = 1, depth = 9
  * Pipeline-5: initiation interval (II) = 1, depth = 20
  * Pipeline-6: initiation interval (II) = 1, depth = 9
  * Pipeline-7: initiation interval (II) = 1, depth = 11
  * Pipeline-8: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 113
* Pipeline : 9
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
  Pipeline-1 : II = 1, D = 6, States = { 11 12 13 14 15 16 }
  Pipeline-2 : II = 1, D = 9, States = { 18 19 20 21 22 23 24 25 26 }
  Pipeline-3 : II = 1, D = 6, States = { 28 29 30 31 32 33 }
  Pipeline-4 : II = 1, D = 9, States = { 35 36 37 38 39 40 41 42 43 }
  Pipeline-5 : II = 1, D = 20, States = { 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 }
  Pipeline-6 : II = 1, D = 9, States = { 82 83 84 85 86 87 88 89 90 }
  Pipeline-7 : II = 1, D = 11, States = { 100 101 102 103 104 105 106 107 108 109 110 }
  Pipeline-8 : II = 1, D = 1, States = { 112 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 10 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 11 
11 --> 17 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 11 
17 --> 18 
18 --> 27 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 18 
27 --> 28 
28 --> 34 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 28 
34 --> 35 
35 --> 44 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 35 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 81 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 61 
81 --> 82 
82 --> 91 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 82 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 111 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 100 
111 --> 112 
112 --> 113 112 
113 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 115 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_img"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%fp_input_img_V = alloca i64 1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:159]   --->   Operation 118 'alloca' 'fp_input_img_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%temp_output_0_V = alloca i64 1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:162]   --->   Operation 119 'alloca' 'temp_output_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%temp_output2_0_V = alloca i64 1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:163]   --->   Operation 120 'alloca' 'temp_output2_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%temp_output3_0_V = alloca i64 1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:164]   --->   Operation 121 'alloca' 'temp_output3_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%fp_input_img_V_addr = getelementptr i32 %fp_input_img_V, i64 0, i64 0"   --->   Operation 122 'getelementptr' 'fp_input_img_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln586 = store i32 256, i10 %fp_input_img_V_addr"   --->   Operation 123 'store' 'store_ln586' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 124 [1/1] (1.58ns)   --->   "%br_ln5 = br void" [../build_tools/FPGA_AI/src/hls/matmul.cpp:5]   --->   Operation 124 'br' 'br_ln5' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%i = phi i10 %add_ln5, void %.split58_ifconv, i10 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [../build_tools/FPGA_AI/src/hls/matmul.cpp:5]   --->   Operation 125 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.73ns)   --->   "%add_ln5 = add i10 %i, i10 1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:5]   --->   Operation 126 'add' 'add_ln5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 127 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.77ns)   --->   "%icmp_ln5 = icmp_eq  i10 %i, i10 768" [../build_tools/FPGA_AI/src/hls/matmul.cpp:5]   --->   Operation 128 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 129 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %.split58_ifconv, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [../build_tools/FPGA_AI/src/hls/matmul.cpp:5]   --->   Operation 130 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%i_cast = zext i10 %i" [../build_tools/FPGA_AI/src/hls/matmul.cpp:5]   --->   Operation 131 'zext' 'i_cast' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%input_img_addr = getelementptr i32 %input_img, i64 0, i64 %i_cast" [../build_tools/FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 132 'getelementptr' 'input_img_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (3.25ns)   --->   "%input_img_load = load i10 %input_img_addr" [../build_tools/FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 133 'load' 'input_img_load' <Predicate = (!icmp_ln5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 134 [1/2] (3.25ns)   --->   "%input_img_load = load i10 %input_img_addr" [../build_tools/FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 134 'load' 'input_img_load' <Predicate = (!icmp_ln5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 4 <SV = 3> <Delay = 4.43>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln6 = bitcast i32 %input_img_load" [../build_tools/FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 135 'bitcast' 'bitcast_ln6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 136 [2/2] (4.43ns)   --->   "%d = fpext i32 %bitcast_ln6"   --->   Operation 136 'fpext' 'd' <Predicate = (!icmp_ln5)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.22>
ST_5 : Operation 137 [1/2] (4.43ns)   --->   "%d = fpext i32 %bitcast_ln6"   --->   Operation 137 'fpext' 'd' <Predicate = (!icmp_ln5)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 138 'bitcast' 'ireg' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln555 = trunc i64 %ireg"   --->   Operation 139 'trunc' 'trunc_ln555' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 140 'bitselect' 'p_Result_13' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 141 'partselect' 'exp_tmp' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg"   --->   Operation 142 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0"   --->   Operation 143 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln5)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.70>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp"   --->   Operation 144 'zext' 'zext_ln455' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_14 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565"   --->   Operation 145 'bitconcatenate' 'p_Result_14' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %p_Result_14"   --->   Operation 146 'zext' 'zext_ln569' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln569"   --->   Operation 147 'sub' 'man_V_1' <Predicate = (!icmp_ln5 & p_Result_13)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_13, i54 %man_V_1, i54 %zext_ln569"   --->   Operation 148 'select' 'man_V_2' <Predicate = (!icmp_ln5)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln455"   --->   Operation 149 'sub' 'F2' <Predicate = (!icmp_ln5)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp_sgt  i12 %F2, i12 8"   --->   Operation 150 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln5)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 %F2, i12 4088"   --->   Operation 151 'add' 'add_ln581' <Predicate = (!icmp_ln5)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 8, i12 %F2"   --->   Operation 152 'sub' 'sub_ln581' <Predicate = (!icmp_ln5)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581"   --->   Operation 153 'select' 'sh_amt' <Predicate = (!icmp_ln5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp_eq  i12 %F2, i12 8"   --->   Operation 154 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln5)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2"   --->   Operation 155 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11"   --->   Operation 156 'partselect' 'tmp_72' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (1.48ns)   --->   "%icmp_ln603 = icmp_eq  i7 %tmp_72, i7 0"   --->   Operation 157 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln5)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582"   --->   Operation 158 'or' 'or_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, i1 1"   --->   Operation 159 'xor' 'xor_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582"   --->   Operation 160 'and' 'and_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%or_ln581 = or i1 %or_ln582, i1 %icmp_ln581"   --->   Operation 161 'or' 'or_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%xor_ln581 = xor i1 %or_ln581, i1 1"   --->   Operation 162 'xor' 'xor_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581"   --->   Operation 163 'and' 'and_ln603' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln571 = or i1 %icmp_ln571, i1 %and_ln603"   --->   Operation 164 'or' 'or_ln571' <Predicate = (!icmp_ln5)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.60>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt"   --->   Operation 165 'sext' 'sext_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%zext_ln586 = zext i32 %sext_ln581"   --->   Operation 166 'zext' 'zext_ln586' <Predicate = (!icmp_ln5 & !or_ln571)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%ashr_ln586 = ashr i54 %man_V_2, i54 %zext_ln586"   --->   Operation 167 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln5 & !or_ln571)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586"   --->   Operation 168 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln5 & !or_ln571)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_img_load, i32 31"   --->   Operation 169 'bitselect' 'tmp_73' <Predicate = (!icmp_ln5 & !or_ln571)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%select_ln588 = select i1 %tmp_73, i32 4294967295, i32 0"   --->   Operation 170 'select' 'select_ln588' <Predicate = (!icmp_ln5 & !or_ln571)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp_ugt  i12 %sh_amt, i12 53"   --->   Operation 171 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln5 & !or_ln571)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%and_ln585 = and i1 %and_ln581, i1 %icmp_ln585"   --->   Operation 172 'and' 'and_ln585' <Predicate = (!icmp_ln5 & !or_ln571)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln571_1 = select i1 %and_ln585, i32 %select_ln588, i32 %trunc_ln586"   --->   Operation 173 'select' 'select_ln571_1' <Predicate = (!icmp_ln5 & !or_ln571)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.39>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%shl_ln604 = shl i32 %trunc_ln583, i32 %sext_ln581"   --->   Operation 174 'shl' 'shl_ln604' <Predicate = (!icmp_ln5 & !icmp_ln571 & or_ln571)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, i1 1"   --->   Operation 175 'xor' 'xor_ln571' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571"   --->   Operation 176 'and' 'and_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%select_ln571 = select i1 %icmp_ln571, i32 0, i32 %shl_ln604"   --->   Operation 177 'select' 'select_ln571' <Predicate = (!icmp_ln5 & or_ln571)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln571_2 = select i1 %and_ln582, i32 %trunc_ln583, i32 0"   --->   Operation 178 'select' 'select_ln571_2' <Predicate = (!icmp_ln5)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (4.42ns) (out node of the LUT)   --->   "%select_ln571_3 = select i1 %or_ln571, i32 %select_ln571, i32 %select_ln571_1"   --->   Operation 179 'select' 'select_ln571_3' <Predicate = (!icmp_ln5)> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_4)   --->   "%or_ln571_1 = or i1 %or_ln571, i1 %and_ln581"   --->   Operation 180 'or' 'or_ln571_1' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln571_4 = select i1 %or_ln571_1, i32 %select_ln571_3, i32 %select_ln571_2"   --->   Operation 181 'select' 'select_ln571_4' <Predicate = (!icmp_ln5)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../build_tools/FPGA_AI/src/hls/matmul.cpp:5]   --->   Operation 182 'specloopname' 'specloopname_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%input_V_addr_1 = getelementptr i32 %fp_input_img_V, i64 0, i64 %i_cast" [../build_tools/FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 183 'getelementptr' 'input_V_addr_1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (3.25ns)   --->   "%store_ln6 = store i32 %select_ln571_4, i10 %input_V_addr_1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 184 'store' 'store_ln6' <Predicate = (!icmp_ln5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 185 'br' 'br_ln0' <Predicate = (!icmp_ln5)> <Delay = 0.00>

State 10 <SV = 2> <Delay = 3.25>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr = getelementptr i32 %temp_output_0_V, i64 0, i64 0"   --->   Operation 186 'getelementptr' 'temp_output_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (3.25ns)   --->   "%store_ln731 = store i32 256, i7 %temp_output_0_V_addr"   --->   Operation 187 'store' 'store_ln731' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr = getelementptr i32 %temp_output2_0_V, i64 0, i64 0"   --->   Operation 188 'getelementptr' 'temp_output2_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (3.25ns)   --->   "%store_ln731 = store i32 256, i5 %temp_output2_0_V_addr"   --->   Operation 189 'store' 'store_ln731' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr = getelementptr i32 %temp_output3_0_V, i64 0, i64 0"   --->   Operation 190 'getelementptr' 'temp_output3_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (2.32ns)   --->   "%store_ln731 = store i32 256, i4 %temp_output3_0_V_addr"   --->   Operation 191 'store' 'store_ln731' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 192 [1/1] (1.58ns)   --->   "%br_ln21 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [../build_tools/FPGA_AI/src/hls/matmul.cpp:21]   --->   Operation 192 'br' 'br_ln21' <Predicate = true> <Delay = 1.58>

State 11 <SV = 3> <Delay = 5.95>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 0, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i16 %add_ln21_1, void %ifFalse" [../build_tools/FPGA_AI/src/hls/matmul.cpp:21]   --->   Operation 193 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%j = phi i7 0, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i7 %select_ln21_1, void %ifFalse" [../build_tools/FPGA_AI/src/hls/matmul.cpp:21]   --->   Operation 194 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%k = phi i10 0, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i10 %add_ln25, void %ifFalse" [../build_tools/FPGA_AI/src/hls/matmul.cpp:25]   --->   Operation 195 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%sum_V_4 = phi i32 0, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit, i32 %sum_V, void %ifFalse"   --->   Operation 196 'phi' 'sum_V_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (2.07ns)   --->   "%add_ln21_1 = add i16 %indvar_flatten, i16 1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:21]   --->   Operation 197 'add' 'add_ln21_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 198 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (2.42ns)   --->   "%icmp_ln21 = icmp_eq  i16 %indvar_flatten, i16 61440" [../build_tools/FPGA_AI/src/hls/matmul.cpp:21]   --->   Operation 199 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split56, void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit.preheader" [../build_tools/FPGA_AI/src/hls/matmul.cpp:21]   --->   Operation 200 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (1.87ns)   --->   "%add_ln21 = add i7 %j, i7 1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:21]   --->   Operation 201 'add' 'add_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [1/1] (1.77ns)   --->   "%icmp_ln25 = icmp_eq  i10 %k, i10 768" [../build_tools/FPGA_AI/src/hls/matmul.cpp:25]   --->   Operation 202 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln21)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [1/1] (0.68ns)   --->   "%select_ln21 = select i1 %icmp_ln25, i10 0, i10 %k" [../build_tools/FPGA_AI/src/hls/matmul.cpp:21]   --->   Operation 203 'select' 'select_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 204 [1/1] (0.99ns)   --->   "%select_ln21_1 = select i1 %icmp_ln25, i7 %add_ln21, i7 %j" [../build_tools/FPGA_AI/src/hls/matmul.cpp:21]   --->   Operation 204 'select' 'select_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 205 [1/1] (1.73ns)   --->   "%add_ln25 = add i10 %select_ln21, i10 1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:25]   --->   Operation 205 'add' 'add_ln25' <Predicate = (!icmp_ln21)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [1/1] (1.77ns)   --->   "%ifzero = icmp_eq  i10 %add_ln25, i10 768" [../build_tools/FPGA_AI/src/hls/matmul.cpp:25]   --->   Operation 206 'icmp' 'ifzero' <Predicate = (!icmp_ln21)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %ifzero, void %ifFalse, void %ifTrue" [../build_tools/FPGA_AI/src/hls/matmul.cpp:25]   --->   Operation 207 'br' 'br_ln25' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 208 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 7.15>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%select_ln21_1_cast = zext i7 %select_ln21_1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:21]   --->   Operation 209 'zext' 'select_ln21_1_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%k_cast = zext i10 %select_ln21" [../build_tools/FPGA_AI/src/hls/matmul.cpp:21]   --->   Operation 210 'zext' 'k_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %select_ln21, i6 0"   --->   Operation 211 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %select_ln21, i4 0"   --->   Operation 212 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i14 %tmp_23"   --->   Operation 213 'zext' 'zext_ln1118' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118 = add i16 %tmp_22, i16 %zext_ln1118"   --->   Operation 214 'add' 'add_ln1118' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 215 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln1118_1 = add i16 %add_ln1118, i16 %select_ln21_1_cast"   --->   Operation 215 'add' 'add_ln1118_1' <Predicate = (!icmp_ln21)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i16 %add_ln1118_1"   --->   Operation 216 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr = getelementptr i7 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_1"   --->   Operation 217 'getelementptr' 'weights_layer1_weights_V_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr i32 %fp_input_img_V, i64 0, i64 %k_cast"   --->   Operation 218 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 219 [2/2] (3.25ns)   --->   "%r_V = load i10 %input_V_addr"   --->   Operation 219 'load' 'r_V' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_12 : Operation 220 [2/2] (3.25ns)   --->   "%weights_layer1_weights_V_load = load i16 %weights_layer1_weights_V_addr"   --->   Operation 220 'load' 'weights_layer1_weights_V_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 61440> <ROM>

State 13 <SV = 5> <Delay = 3.25>
ST_13 : Operation 221 [1/2] (3.25ns)   --->   "%r_V = load i10 %input_V_addr"   --->   Operation 221 'load' 'r_V' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_13 : Operation 222 [1/2] (3.25ns)   --->   "%weights_layer1_weights_V_load = load i16 %weights_layer1_weights_V_addr"   --->   Operation 222 'load' 'weights_layer1_weights_V_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 61440> <ROM>

State 14 <SV = 6> <Delay = 6.91>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i32 %r_V"   --->   Operation 223 'sext' 'sext_ln1115' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i7 %weights_layer1_weights_V_load"   --->   Operation 224 'sext' 'sext_ln1118' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_14 : Operation 225 [2/2] (6.91ns)   --->   "%r_V_1 = mul i39 %sext_ln1118, i39 %sext_ln1115"   --->   Operation 225 'mul' 'r_V_1' <Predicate = (!icmp_ln21)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 7> <Delay = 6.91>
ST_15 : Operation 226 [1/2] (6.91ns)   --->   "%r_V_1 = mul i39 %sext_ln1118, i39 %sext_ln1115"   --->   Operation 226 'mul' 'r_V_1' <Predicate = (!icmp_ln21)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 6.13>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @col_prod_str"   --->   Operation 227 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 61440, i64 61440, i64 61440"   --->   Operation 228 'speclooptripcount' 'empty_21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i7 %select_ln21_1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:21]   --->   Operation 229 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 230 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../build_tools/FPGA_AI/src/hls/matmul.cpp:23]   --->   Operation 231 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln21_2 = select i1 %icmp_ln25, i32 0, i32 %sum_V_4" [../build_tools/FPGA_AI/src/hls/matmul.cpp:21]   --->   Operation 232 'select' 'select_ln21_2' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %select_ln21_2, i8 0"   --->   Operation 233 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%sext_ln703 = sext i39 %r_V_1"   --->   Operation 234 'sext' 'sext_ln703' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (2.87ns) (out node of the LUT)   --->   "%ret_V = add i40 %lhs_1, i40 %sext_ln703"   --->   Operation 235 'add' 'ret_V' <Predicate = (!icmp_ln21)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%sum_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V, i32 8, i32 39"   --->   Operation 236 'partselect' 'sum_V' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_2 = getelementptr i32 %temp_output_0_V, i64 0, i64 %zext_ln21" [../build_tools/FPGA_AI/src/hls/matmul.cpp:29]   --->   Operation 237 'getelementptr' 'temp_output_0_V_addr_2' <Predicate = (ifzero)> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (3.25ns)   --->   "%store_ln29 = store i32 %sum_V, i7 %temp_output_0_V_addr_2" [../build_tools/FPGA_AI/src/hls/matmul.cpp:29]   --->   Operation 238 'store' 'store_ln29' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_16 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 239 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>

State 17 <SV = 4> <Delay = 1.58>
ST_17 : Operation 240 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit"   --->   Operation 240 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 18 <SV = 5> <Delay = 3.25>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %add_ln92, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread, i7 0, void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit.preheader" [../build_tools/FPGA_AI/src/hls/matmul.cpp:92]   --->   Operation 241 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (1.87ns)   --->   "%add_ln92 = add i7 %i_1, i7 1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:92]   --->   Operation 242 'add' 'add_ln92' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 243 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 244 [1/1] (1.48ns)   --->   "%icmp_ln92 = icmp_eq  i7 %i_1, i7 80" [../build_tools/FPGA_AI/src/hls/matmul.cpp:92]   --->   Operation 244 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 245 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split53, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i109.preheader" [../build_tools/FPGA_AI/src/hls/matmul.cpp:92]   --->   Operation 246 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%i_1_cast = zext i7 %i_1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:92]   --->   Operation 247 'zext' 'i_1_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_1 = getelementptr i32 %temp_output_0_V, i64 0, i64 %i_1_cast"   --->   Operation 248 'getelementptr' 'temp_output_0_V_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 249 [2/2] (3.25ns)   --->   "%p_Val2_1 = load i7 %temp_output_0_V_addr_1"   --->   Operation 249 'load' 'p_Val2_1' <Predicate = (!icmp_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit"   --->   Operation 250 'br' 'br_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 19 <SV = 6> <Delay = 5.80>
ST_19 : Operation 251 [1/1] (0.00ns)   --->   "%specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../build_tools/FPGA_AI/src/hls/matmul.cpp:92]   --->   Operation 251 'specloopname' 'specloopname_ln92' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 252 [1/2] (3.25ns)   --->   "%p_Val2_1 = load i7 %temp_output_0_V_addr_1"   --->   Operation 252 'load' 'p_Val2_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_19 : Operation 253 [1/1] (2.47ns)   --->   "%icmp_ln885 = icmp_eq  i32 %p_Val2_1, i32 0"   --->   Operation 253 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln885 = br i1 %icmp_ln885, void %_ifconv, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread"   --->   Operation 254 'br' 'br_ln885' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 255 [1/1] (2.55ns)   --->   "%tmp_V = sub i32 0, i32 %p_Val2_1"   --->   Operation 255 'sub' 'tmp_V' <Predicate = (!icmp_ln885)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 7> <Delay = 5.80>
ST_20 : Operation 256 [1/1] (0.00ns)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_1, i32 31"   --->   Operation 256 'bitselect' 'p_Result_15' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_20 : Operation 257 [1/1] (0.69ns)   --->   "%tmp_V_6 = select i1 %p_Result_15, i32 %tmp_V, i32 %p_Val2_1"   --->   Operation 257 'select' 'tmp_V_6' <Predicate = (!icmp_ln885)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%p_Result_16 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_6, i32 31, i32 0"   --->   Operation 258 'partselect' 'p_Result_16' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_16, i1 1"   --->   Operation 259 'cttz' 'l' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (2.55ns)   --->   "%sub_ln894 = sub i32 32, i32 %l"   --->   Operation 260 'sub' 'sub_ln894' <Predicate = (!icmp_ln885)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 261 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln894, i32 4294967243"   --->   Operation 261 'add' 'lsb_index' <Predicate = (!icmp_ln885)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 262 'partselect' 'tmp_75' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_20 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894"   --->   Operation 263 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_20 : Operation 264 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_6, i32 %lsb_index"   --->   Operation 264 'bitselect' 'p_Result_17' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_20 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l"   --->   Operation 265 'trunc' 'trunc_ln893' <Predicate = (!icmp_ln885)> <Delay = 0.00>

State 21 <SV = 8> <Delay = 7.23>
ST_21 : Operation 266 [1/1] (2.47ns)   --->   "%icmp_ln896 = icmp_sgt  i31 %tmp_75, i31 0"   --->   Operation 266 'icmp' 'icmp_ln896' <Predicate = (!icmp_ln885)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 267 [1/1] (1.82ns)   --->   "%sub_ln897 = sub i6 22, i6 %trunc_ln897"   --->   Operation 267 'sub' 'sub_ln897' <Predicate = (!icmp_ln885)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%zext_ln897 = zext i6 %sub_ln897"   --->   Operation 268 'zext' 'zext_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_21 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%lshr_ln897 = lshr i32 4294967295, i32 %zext_ln897"   --->   Operation 269 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%shl_ln899 = shl i32 1, i32 %lsb_index"   --->   Operation 270 'shl' 'shl_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%or_ln899_3 = or i32 %lshr_ln897, i32 %shl_ln899"   --->   Operation 271 'or' 'or_ln899_3' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%and_ln899 = and i32 %tmp_V_6, i32 %or_ln899_3"   --->   Operation 272 'and' 'and_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 273 [1/1] (4.42ns) (out node of the LUT)   --->   "%icmp_ln899 = icmp_ne  i32 %and_ln899, i32 0"   --->   Operation 273 'icmp' 'icmp_ln899' <Predicate = (!icmp_ln885)> <Delay = 4.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 274 'bitselect' 'tmp_76' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_21 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%xor_ln899 = xor i1 %tmp_76, i1 1"   --->   Operation 275 'xor' 'xor_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 276 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 276 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln885)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%select_ln896 = select i1 %icmp_ln896, i1 %icmp_ln899, i1 %p_Result_17"   --->   Operation 277 'select' 'select_ln896' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%and_ln899_1 = and i1 %p_Result_17, i1 %xor_ln899"   --->   Operation 278 'and' 'and_ln899_1' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 279 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln908 = select i1 %icmp_ln908, i1 %select_ln896, i1 %and_ln899_1"   --->   Operation 279 'select' 'select_ln908' <Predicate = (!icmp_ln885)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 9> <Delay = 6.97>
ST_22 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln907 = zext i32 %tmp_V_6"   --->   Operation 280 'zext' 'zext_ln907' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_22 : Operation 281 [1/1] (2.55ns)   --->   "%add_ln908 = add i32 %sub_ln894, i32 4294967242"   --->   Operation 281 'add' 'add_ln908' <Predicate = (!icmp_ln885 & icmp_ln908)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node m_4)   --->   "%zext_ln908 = zext i32 %add_ln908"   --->   Operation 282 'zext' 'zext_ln908' <Predicate = (!icmp_ln885 & icmp_ln908)> <Delay = 0.00>
ST_22 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node m_4)   --->   "%lshr_ln908 = lshr i64 %zext_ln907, i64 %zext_ln908"   --->   Operation 283 'lshr' 'lshr_ln908' <Predicate = (!icmp_ln885 & icmp_ln908)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 284 [1/1] (2.55ns)   --->   "%sub_ln909 = sub i32 54, i32 %sub_ln894"   --->   Operation 284 'sub' 'sub_ln909' <Predicate = (!icmp_ln885 & !icmp_ln908)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node m_4)   --->   "%zext_ln909 = zext i32 %sub_ln909"   --->   Operation 285 'zext' 'zext_ln909' <Predicate = (!icmp_ln885 & !icmp_ln908)> <Delay = 0.00>
ST_22 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node m_4)   --->   "%shl_ln909 = shl i64 %zext_ln907, i64 %zext_ln909"   --->   Operation 286 'shl' 'shl_ln909' <Predicate = (!icmp_ln885 & !icmp_ln908)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node m_4)   --->   "%m_3 = select i1 %icmp_ln908, i64 %lshr_ln908, i64 %shl_ln909"   --->   Operation 287 'select' 'm_3' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node m_4)   --->   "%zext_ln911 = zext i1 %select_ln908"   --->   Operation 288 'zext' 'zext_ln911' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_22 : Operation 289 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_4 = add i64 %m_3, i64 %zext_ln911"   --->   Operation 289 'add' 'm_4' <Predicate = (!icmp_ln885)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%m_13 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_4, i32 1, i32 63"   --->   Operation 290 'partselect' 'm_13' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_22 : Operation 291 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_4, i32 54"   --->   Operation 291 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_4, i32 1, i32 52"   --->   Operation 292 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln885)> <Delay = 0.00>

State 23 <SV = 10> <Delay = 6.32>
ST_23 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln912 = zext i63 %m_13"   --->   Operation 293 'zext' 'zext_ln912' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_23 : Operation 294 [1/1] (0.69ns)   --->   "%select_ln893 = select i1 %p_Result_s, i11 1023, i11 1022"   --->   Operation 294 'select' 'select_ln893' <Predicate = (!icmp_ln885)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 24, i11 %trunc_ln893"   --->   Operation 295 'sub' 'sub_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 296 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, i11 %select_ln893"   --->   Operation 296 'add' 'add_ln915' <Predicate = (!icmp_ln885)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_15, i11 %add_ln915"   --->   Operation 297 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_23 : Operation 298 [1/1] (0.00ns)   --->   "%p_Result_18 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912, i12 %tmp_s, i32 52, i32 63"   --->   Operation 298 'partset' 'p_Result_18' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_23 : Operation 299 [1/1] (1.88ns)   --->   "%icmp_ln1506 = icmp_ne  i11 %add_ln915, i11 2047"   --->   Operation 299 'icmp' 'icmp_ln1506' <Predicate = (!icmp_ln885)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 300 [1/1] (2.89ns)   --->   "%icmp_ln1506_1 = icmp_eq  i52 %trunc_ln6, i52 0"   --->   Operation 300 'icmp' 'icmp_ln1506_1' <Predicate = (!icmp_ln885)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 5.46>
ST_24 : Operation 301 [1/1] (0.00ns)   --->   "%bitcast_ln734 = bitcast i64 %p_Result_18"   --->   Operation 301 'bitcast' 'bitcast_ln734' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_24 : Operation 302 [2/2] (5.46ns)   --->   "%tmp = fcmp_olt  i64 %bitcast_ln734, i64 0"   --->   Operation 302 'dcmp' 'tmp' <Predicate = (!icmp_ln885)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 6.43>
ST_25 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln1506)   --->   "%or_ln1506 = or i1 %icmp_ln1506_1, i1 %icmp_ln1506"   --->   Operation 303 'or' 'or_ln1506' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 304 [1/2] (5.46ns)   --->   "%tmp = fcmp_olt  i64 %bitcast_ln734, i64 0"   --->   Operation 304 'dcmp' 'tmp' <Predicate = (!icmp_ln885)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 305 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1506 = and i1 %or_ln1506, i1 %tmp"   --->   Operation 305 'and' 'and_ln1506' <Predicate = (!icmp_ln885)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln1506, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread, void" [../build_tools/FPGA_AI/src/hls/matmul.cpp:94]   --->   Operation 306 'br' 'br_ln94' <Predicate = (!icmp_ln885)> <Delay = 0.00>

State 26 <SV = 13> <Delay = 3.25>
ST_26 : Operation 307 [1/1] (3.25ns)   --->   "%store_ln95 = store i32 0, i7 %temp_output_0_V_addr_1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:95]   --->   Operation 307 'store' 'store_ln95' <Predicate = (!icmp_ln885 & and_ln1506)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_26 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln95 = br void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread" [../build_tools/FPGA_AI/src/hls/matmul.cpp:95]   --->   Operation 308 'br' 'br_ln95' <Predicate = (!icmp_ln885 & and_ln1506)> <Delay = 0.00>

State 27 <SV = 6> <Delay = 1.58>
ST_27 : Operation 309 [1/1] (1.58ns)   --->   "%br_ln40 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i109" [../build_tools/FPGA_AI/src/hls/matmul.cpp:40]   --->   Operation 309 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 28 <SV = 7> <Delay = 5.84>
ST_28 : Operation 310 [1/1] (0.00ns)   --->   "%indvar_flatten10 = phi i12 %add_ln40_1, void %ifFalse4, i12 0, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i109.preheader" [../build_tools/FPGA_AI/src/hls/matmul.cpp:40]   --->   Operation 310 'phi' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 311 [1/1] (0.00ns)   --->   "%j_1 = phi i6 %select_ln40_1, void %ifFalse4, i6 0, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i109.preheader" [../build_tools/FPGA_AI/src/hls/matmul.cpp:40]   --->   Operation 311 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 312 [1/1] (0.00ns)   --->   "%k_1 = phi i7 %add_ln44, void %ifFalse4, i7 0, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i109.preheader" [../build_tools/FPGA_AI/src/hls/matmul.cpp:44]   --->   Operation 312 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 313 [1/1] (0.00ns)   --->   "%sum_V_5 = phi i32 %sum_V_2, void %ifFalse4, i32 0, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i109.preheader"   --->   Operation 313 'phi' 'sum_V_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 314 [1/1] (1.54ns)   --->   "%add_ln40_1 = add i12 %indvar_flatten10, i12 1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:40]   --->   Operation 314 'add' 'add_ln40_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 315 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 315 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 316 [1/1] (1.99ns)   --->   "%icmp_ln40 = icmp_eq  i12 %indvar_flatten10, i12 2560" [../build_tools/FPGA_AI/src/hls/matmul.cpp:40]   --->   Operation 316 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %_Z13hw_act_layer1PA80_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit, void %_Z11hwmm_layer2PA80_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit.preheader" [../build_tools/FPGA_AI/src/hls/matmul.cpp:40]   --->   Operation 317 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 318 [1/1] (1.82ns)   --->   "%add_ln40 = add i6 %j_1, i6 1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:40]   --->   Operation 318 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 319 [1/1] (1.48ns)   --->   "%icmp_ln44 = icmp_eq  i7 %k_1, i7 80" [../build_tools/FPGA_AI/src/hls/matmul.cpp:44]   --->   Operation 319 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln40)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 320 [1/1] (0.99ns)   --->   "%select_ln40 = select i1 %icmp_ln44, i7 0, i7 %k_1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:40]   --->   Operation 320 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 321 [1/1] (1.18ns)   --->   "%select_ln40_1 = select i1 %icmp_ln44, i6 %add_ln40, i6 %j_1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:40]   --->   Operation 321 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 322 [1/1] (1.87ns)   --->   "%add_ln44 = add i7 %select_ln40, i7 1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:44]   --->   Operation 322 'add' 'add_ln44' <Predicate = (!icmp_ln40)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 323 [1/1] (1.48ns)   --->   "%ifzero5 = icmp_eq  i7 %add_ln44, i7 80" [../build_tools/FPGA_AI/src/hls/matmul.cpp:44]   --->   Operation 323 'icmp' 'ifzero5' <Predicate = (!icmp_ln40)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %ifzero5, void %ifFalse4, void %ifTrue3" [../build_tools/FPGA_AI/src/hls/matmul.cpp:44]   --->   Operation 324 'br' 'br_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i109"   --->   Operation 325 'br' 'br_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 29 <SV = 8> <Delay = 4.80>
ST_29 : Operation 326 [1/1] (0.00ns)   --->   "%select_ln40_1_cast = zext i6 %select_ln40_1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:40]   --->   Operation 326 'zext' 'select_ln40_1_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 327 [1/1] (0.00ns)   --->   "%k_1_cast = zext i7 %select_ln40" [../build_tools/FPGA_AI/src/hls/matmul.cpp:40]   --->   Operation 327 'zext' 'k_1_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %select_ln40, i5 0"   --->   Operation 328 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 329 [1/1] (1.54ns)   --->   "%add_ln1118_2 = add i12 %tmp_24, i12 %select_ln40_1_cast"   --->   Operation 329 'add' 'add_ln1118_2' <Predicate = (!icmp_ln40)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i12 %add_ln1118_2"   --->   Operation 330 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 331 [1/1] (0.00ns)   --->   "%weights_layer2_weights_V_addr = getelementptr i8 %weights_layer2_weights_V, i64 0, i64 %zext_ln1118_2"   --->   Operation 331 'getelementptr' 'weights_layer2_weights_V_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 332 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_3 = getelementptr i32 %temp_output_0_V, i64 0, i64 %k_1_cast"   --->   Operation 332 'getelementptr' 'temp_output_0_V_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_29 : Operation 333 [2/2] (3.25ns)   --->   "%r_V_2 = load i7 %temp_output_0_V_addr_3"   --->   Operation 333 'load' 'r_V_2' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_29 : Operation 334 [2/2] (3.25ns)   --->   "%weights_layer2_weights_V_load = load i12 %weights_layer2_weights_V_addr"   --->   Operation 334 'load' 'weights_layer2_weights_V_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 2560> <ROM>

State 30 <SV = 9> <Delay = 3.25>
ST_30 : Operation 335 [1/2] (3.25ns)   --->   "%r_V_2 = load i7 %temp_output_0_V_addr_3"   --->   Operation 335 'load' 'r_V_2' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_30 : Operation 336 [1/2] (3.25ns)   --->   "%weights_layer2_weights_V_load = load i12 %weights_layer2_weights_V_addr"   --->   Operation 336 'load' 'weights_layer2_weights_V_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 2560> <ROM>

State 31 <SV = 10> <Delay = 6.91>
ST_31 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln1115_1 = sext i32 %r_V_2"   --->   Operation 337 'sext' 'sext_ln1115_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i8 %weights_layer2_weights_V_load"   --->   Operation 338 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_31 : Operation 339 [2/2] (6.91ns)   --->   "%r_V_3 = mul i40 %sext_ln1118_1, i40 %sext_ln1115_1"   --->   Operation 339 'mul' 'r_V_3' <Predicate = (!icmp_ln40)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 11> <Delay = 6.91>
ST_32 : Operation 340 [1/2] (6.91ns)   --->   "%r_V_3 = mul i40 %sext_ln1118_1, i40 %sext_ln1115_1"   --->   Operation 340 'mul' 'r_V_3' <Predicate = (!icmp_ln40)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 12> <Delay = 6.13>
ST_33 : Operation 341 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @col_prod_str"   --->   Operation 341 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 342 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2560, i64 2560, i64 2560"   --->   Operation 342 'speclooptripcount' 'empty_23' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i6 %select_ln40_1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:40]   --->   Operation 343 'zext' 'zext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 344 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 344 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 345 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../build_tools/FPGA_AI/src/hls/matmul.cpp:42]   --->   Operation 345 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%select_ln40_2 = select i1 %icmp_ln44, i32 0, i32 %sum_V_5" [../build_tools/FPGA_AI/src/hls/matmul.cpp:40]   --->   Operation 346 'select' 'select_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%lhs_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %select_ln40_2, i8 0"   --->   Operation 347 'bitconcatenate' 'lhs_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 348 [1/1] (2.87ns) (out node of the LUT)   --->   "%ret_V_1 = add i40 %lhs_3, i40 %r_V_3"   --->   Operation 348 'add' 'ret_V_1' <Predicate = (!icmp_ln40)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 349 [1/1] (0.00ns)   --->   "%sum_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_1, i32 8, i32 39"   --->   Operation 349 'partselect' 'sum_V_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_33 : Operation 350 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_33 = getelementptr i32 %temp_output2_0_V, i64 0, i64 %zext_ln40" [../build_tools/FPGA_AI/src/hls/matmul.cpp:48]   --->   Operation 350 'getelementptr' 'temp_output2_0_V_addr_33' <Predicate = (ifzero5)> <Delay = 0.00>
ST_33 : Operation 351 [1/1] (3.25ns)   --->   "%store_ln48 = store i32 %sum_V_2, i5 %temp_output2_0_V_addr_33" [../build_tools/FPGA_AI/src/hls/matmul.cpp:48]   --->   Operation 351 'store' 'store_ln48' <Predicate = (ifzero5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse4"   --->   Operation 352 'br' 'br_ln0' <Predicate = (ifzero5)> <Delay = 0.00>

State 34 <SV = 8> <Delay = 1.58>
ST_34 : Operation 353 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer2PA80_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit"   --->   Operation 353 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 35 <SV = 9> <Delay = 3.25>
ST_35 : Operation 354 [1/1] (0.00ns)   --->   "%i_2 = phi i6 %add_ln107, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i161.thread, i6 0, void %_Z11hwmm_layer2PA80_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit.preheader" [../build_tools/FPGA_AI/src/hls/matmul.cpp:107]   --->   Operation 354 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 355 [1/1] (1.82ns)   --->   "%add_ln107 = add i6 %i_2, i6 1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:107]   --->   Operation 355 'add' 'add_ln107' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 356 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 356 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 357 [1/1] (1.42ns)   --->   "%icmp_ln107 = icmp_eq  i6 %i_2, i6 32" [../build_tools/FPGA_AI/src/hls/matmul.cpp:107]   --->   Operation 357 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 358 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 358 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %.split48, void %_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader" [../build_tools/FPGA_AI/src/hls/matmul.cpp:107]   --->   Operation 359 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 360 [1/1] (0.00ns)   --->   "%i_2_cast = zext i6 %i_2" [../build_tools/FPGA_AI/src/hls/matmul.cpp:107]   --->   Operation 360 'zext' 'i_2_cast' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_35 : Operation 361 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_1 = getelementptr i32 %temp_output2_0_V, i64 0, i64 %i_2_cast"   --->   Operation 361 'getelementptr' 'temp_output2_0_V_addr_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_35 : Operation 362 [2/2] (3.25ns)   --->   "%p_Val2_4 = load i5 %temp_output2_0_V_addr_1"   --->   Operation 362 'load' 'p_Val2_4' <Predicate = (!icmp_ln107)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_35 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer2PA80_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit"   --->   Operation 363 'br' 'br_ln0' <Predicate = (!icmp_ln107)> <Delay = 0.00>

State 36 <SV = 10> <Delay = 5.80>
ST_36 : Operation 364 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../build_tools/FPGA_AI/src/hls/matmul.cpp:107]   --->   Operation 364 'specloopname' 'specloopname_ln107' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 365 [1/2] (3.25ns)   --->   "%p_Val2_4 = load i5 %temp_output2_0_V_addr_1"   --->   Operation 365 'load' 'p_Val2_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_36 : Operation 366 [1/1] (2.47ns)   --->   "%icmp_ln885_1 = icmp_eq  i32 %p_Val2_4, i32 0"   --->   Operation 366 'icmp' 'icmp_ln885_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln885 = br i1 %icmp_ln885_1, void %_ifconv38, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i161.thread"   --->   Operation 367 'br' 'br_ln885' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 368 [1/1] (2.55ns)   --->   "%tmp_V_2 = sub i32 0, i32 %p_Val2_4"   --->   Operation 368 'sub' 'tmp_V_2' <Predicate = (!icmp_ln885_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 11> <Delay = 5.80>
ST_37 : Operation 369 [1/1] (0.00ns)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_4, i32 31"   --->   Operation 369 'bitselect' 'p_Result_19' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_37 : Operation 370 [1/1] (0.69ns)   --->   "%tmp_V_7 = select i1 %p_Result_19, i32 %tmp_V_2, i32 %p_Val2_4"   --->   Operation 370 'select' 'tmp_V_7' <Predicate = (!icmp_ln885_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 371 [1/1] (0.00ns)   --->   "%p_Result_20 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_7, i32 31, i32 0"   --->   Operation 371 'partselect' 'p_Result_20' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_37 : Operation 372 [1/1] (0.00ns)   --->   "%l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_20, i1 1"   --->   Operation 372 'cttz' 'l_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_37 : Operation 373 [1/1] (2.55ns)   --->   "%sub_ln894_1 = sub i32 32, i32 %l_1"   --->   Operation 373 'sub' 'sub_ln894_1' <Predicate = (!icmp_ln885_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 374 [1/1] (2.55ns)   --->   "%lsb_index_1 = add i32 %sub_ln894_1, i32 4294967243"   --->   Operation 374 'add' 'lsb_index_1' <Predicate = (!icmp_ln885_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31"   --->   Operation 375 'partselect' 'tmp_79' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_37 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln897_1 = trunc i32 %sub_ln894_1"   --->   Operation 376 'trunc' 'trunc_ln897_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_37 : Operation 377 [1/1] (0.00ns)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_7, i32 %lsb_index_1"   --->   Operation 377 'bitselect' 'p_Result_21' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_37 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln893_1 = trunc i32 %l_1"   --->   Operation 378 'trunc' 'trunc_ln893_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>

State 38 <SV = 12> <Delay = 7.23>
ST_38 : Operation 379 [1/1] (2.47ns)   --->   "%icmp_ln896_1 = icmp_sgt  i31 %tmp_79, i31 0"   --->   Operation 379 'icmp' 'icmp_ln896_1' <Predicate = (!icmp_ln885_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 380 [1/1] (1.82ns)   --->   "%sub_ln897_1 = sub i6 22, i6 %trunc_ln897_1"   --->   Operation 380 'sub' 'sub_ln897_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%zext_ln897_1 = zext i6 %sub_ln897_1"   --->   Operation 381 'zext' 'zext_ln897_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_38 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%lshr_ln897_1 = lshr i32 4294967295, i32 %zext_ln897_1"   --->   Operation 382 'lshr' 'lshr_ln897_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%shl_ln899_1 = shl i32 1, i32 %lsb_index_1"   --->   Operation 383 'shl' 'shl_ln899_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%or_ln899 = or i32 %lshr_ln897_1, i32 %shl_ln899_1"   --->   Operation 384 'or' 'or_ln899' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%and_ln899_2 = and i32 %tmp_V_7, i32 %or_ln899"   --->   Operation 385 'and' 'and_ln899_2' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 386 [1/1] (4.42ns) (out node of the LUT)   --->   "%icmp_ln899_1 = icmp_ne  i32 %and_ln899_2, i32 0"   --->   Operation 386 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln885_1)> <Delay = 4.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_2)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31"   --->   Operation 387 'bitselect' 'tmp_80' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_38 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_2)   --->   "%xor_ln899_1 = xor i1 %tmp_80, i1 1"   --->   Operation 388 'xor' 'xor_ln899_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 389 [1/1] (2.47ns)   --->   "%icmp_ln908_1 = icmp_sgt  i32 %lsb_index_1, i32 0"   --->   Operation 389 'icmp' 'icmp_ln908_1' <Predicate = (!icmp_ln885_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_2)   --->   "%select_ln896_1 = select i1 %icmp_ln896_1, i1 %icmp_ln899_1, i1 %p_Result_21"   --->   Operation 390 'select' 'select_ln896_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_2)   --->   "%and_ln899_3 = and i1 %p_Result_21, i1 %xor_ln899_1"   --->   Operation 391 'and' 'and_ln899_3' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 392 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln908_2 = select i1 %icmp_ln908_1, i1 %select_ln896_1, i1 %and_ln899_3"   --->   Operation 392 'select' 'select_ln908_2' <Predicate = (!icmp_ln885_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 39 <SV = 13> <Delay = 6.97>
ST_39 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln907_1 = zext i32 %tmp_V_7"   --->   Operation 393 'zext' 'zext_ln907_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_39 : Operation 394 [1/1] (2.55ns)   --->   "%add_ln908_1 = add i32 %sub_ln894_1, i32 4294967242"   --->   Operation 394 'add' 'add_ln908_1' <Predicate = (!icmp_ln885_1 & icmp_ln908_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%zext_ln908_1 = zext i32 %add_ln908_1"   --->   Operation 395 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln885_1 & icmp_ln908_1)> <Delay = 0.00>
ST_39 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%lshr_ln908_1 = lshr i64 %zext_ln907_1, i64 %zext_ln908_1"   --->   Operation 396 'lshr' 'lshr_ln908_1' <Predicate = (!icmp_ln885_1 & icmp_ln908_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 397 [1/1] (2.55ns)   --->   "%sub_ln909_1 = sub i32 54, i32 %sub_ln894_1"   --->   Operation 397 'sub' 'sub_ln909_1' <Predicate = (!icmp_ln885_1 & !icmp_ln908_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%zext_ln909_1 = zext i32 %sub_ln909_1"   --->   Operation 398 'zext' 'zext_ln909_1' <Predicate = (!icmp_ln885_1 & !icmp_ln908_1)> <Delay = 0.00>
ST_39 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%shl_ln909_1 = shl i64 %zext_ln907_1, i64 %zext_ln909_1"   --->   Operation 399 'shl' 'shl_ln909_1' <Predicate = (!icmp_ln885_1 & !icmp_ln908_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%m_5 = select i1 %icmp_ln908_1, i64 %lshr_ln908_1, i64 %shl_ln909_1"   --->   Operation 400 'select' 'm_5' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node m_6)   --->   "%zext_ln911_1 = zext i1 %select_ln908_2"   --->   Operation 401 'zext' 'zext_ln911_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_39 : Operation 402 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_6 = add i64 %m_5, i64 %zext_ln911_1"   --->   Operation 402 'add' 'm_6' <Predicate = (!icmp_ln885_1)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 403 [1/1] (0.00ns)   --->   "%m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_6, i32 1, i32 63"   --->   Operation 403 'partselect' 'm' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_39 : Operation 404 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_6, i32 54"   --->   Operation 404 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_39 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln1506_1 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_6, i32 1, i32 52"   --->   Operation 405 'partselect' 'trunc_ln1506_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>

State 40 <SV = 14> <Delay = 6.32>
ST_40 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln912_1 = zext i63 %m"   --->   Operation 406 'zext' 'zext_ln912_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_40 : Operation 407 [1/1] (0.69ns)   --->   "%select_ln893_1 = select i1 %p_Result_5, i11 1023, i11 1022"   --->   Operation 407 'select' 'select_ln893_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_1 = sub i11 24, i11 %trunc_ln893_1"   --->   Operation 408 'sub' 'sub_ln915_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_40 : Operation 409 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915_1 = add i11 %sub_ln915_1, i11 %select_ln893_1"   --->   Operation 409 'add' 'add_ln915_1' <Predicate = (!icmp_ln885_1)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_40 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_19, i11 %add_ln915_1"   --->   Operation 410 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_40 : Operation 411 [1/1] (0.00ns)   --->   "%p_Result_22 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912_1, i12 %tmp_1, i32 52, i32 63"   --->   Operation 411 'partset' 'p_Result_22' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_40 : Operation 412 [1/1] (1.88ns)   --->   "%icmp_ln1506_2 = icmp_ne  i11 %add_ln915_1, i11 2047"   --->   Operation 412 'icmp' 'icmp_ln1506_2' <Predicate = (!icmp_ln885_1)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 413 [1/1] (2.89ns)   --->   "%icmp_ln1506_3 = icmp_eq  i52 %trunc_ln1506_1, i52 0"   --->   Operation 413 'icmp' 'icmp_ln1506_3' <Predicate = (!icmp_ln885_1)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 15> <Delay = 5.46>
ST_41 : Operation 414 [1/1] (0.00ns)   --->   "%bitcast_ln734_1 = bitcast i64 %p_Result_22"   --->   Operation 414 'bitcast' 'bitcast_ln734_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_41 : Operation 415 [2/2] (5.46ns)   --->   "%tmp_2 = fcmp_olt  i64 %bitcast_ln734_1, i64 0"   --->   Operation 415 'dcmp' 'tmp_2' <Predicate = (!icmp_ln885_1)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 16> <Delay = 6.43>
ST_42 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln1506_1)   --->   "%or_ln1506_1 = or i1 %icmp_ln1506_3, i1 %icmp_ln1506_2"   --->   Operation 416 'or' 'or_ln1506_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 417 [1/2] (5.46ns)   --->   "%tmp_2 = fcmp_olt  i64 %bitcast_ln734_1, i64 0"   --->   Operation 417 'dcmp' 'tmp_2' <Predicate = (!icmp_ln885_1)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 418 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1506_1 = and i1 %or_ln1506_1, i1 %tmp_2"   --->   Operation 418 'and' 'and_ln1506_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %and_ln1506_1, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i161.thread, void" [../build_tools/FPGA_AI/src/hls/matmul.cpp:109]   --->   Operation 419 'br' 'br_ln109' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>

State 43 <SV = 17> <Delay = 3.25>
ST_43 : Operation 420 [1/1] (3.25ns)   --->   "%store_ln110 = store i32 0, i5 %temp_output2_0_V_addr_1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:110]   --->   Operation 420 'store' 'store_ln110' <Predicate = (!icmp_ln885_1 & and_ln1506_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_43 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln110 = br void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i161.thread" [../build_tools/FPGA_AI/src/hls/matmul.cpp:110]   --->   Operation 421 'br' 'br_ln110' <Predicate = (!icmp_ln885_1 & and_ln1506_1)> <Delay = 0.00>

State 44 <SV = 10> <Delay = 3.25>
ST_44 : Operation 422 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load = load i5 %temp_output2_0_V_addr"   --->   Operation 422 'load' 'temp_output2_0_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_44 : Operation 423 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_2 = getelementptr i32 %temp_output2_0_V, i64 0, i64 1"   --->   Operation 423 'getelementptr' 'temp_output2_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 424 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_1 = load i5 %temp_output2_0_V_addr_2"   --->   Operation 424 'load' 'temp_output2_0_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 45 <SV = 11> <Delay = 3.25>
ST_45 : Operation 425 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load = load i5 %temp_output2_0_V_addr"   --->   Operation 425 'load' 'temp_output2_0_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_45 : Operation 426 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_1 = load i5 %temp_output2_0_V_addr_2"   --->   Operation 426 'load' 'temp_output2_0_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_45 : Operation 427 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_3 = getelementptr i32 %temp_output2_0_V, i64 0, i64 2"   --->   Operation 427 'getelementptr' 'temp_output2_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 428 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_2 = load i5 %temp_output2_0_V_addr_3"   --->   Operation 428 'load' 'temp_output2_0_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_45 : Operation 429 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_4 = getelementptr i32 %temp_output2_0_V, i64 0, i64 3"   --->   Operation 429 'getelementptr' 'temp_output2_0_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 430 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_3 = load i5 %temp_output2_0_V_addr_4"   --->   Operation 430 'load' 'temp_output2_0_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 46 <SV = 12> <Delay = 3.25>
ST_46 : Operation 431 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_2 = load i5 %temp_output2_0_V_addr_3"   --->   Operation 431 'load' 'temp_output2_0_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_46 : Operation 432 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_3 = load i5 %temp_output2_0_V_addr_4"   --->   Operation 432 'load' 'temp_output2_0_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_46 : Operation 433 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_5 = getelementptr i32 %temp_output2_0_V, i64 0, i64 4"   --->   Operation 433 'getelementptr' 'temp_output2_0_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 434 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_4 = load i5 %temp_output2_0_V_addr_5"   --->   Operation 434 'load' 'temp_output2_0_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_46 : Operation 435 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_6 = getelementptr i32 %temp_output2_0_V, i64 0, i64 5"   --->   Operation 435 'getelementptr' 'temp_output2_0_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 436 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_5 = load i5 %temp_output2_0_V_addr_6"   --->   Operation 436 'load' 'temp_output2_0_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 47 <SV = 13> <Delay = 3.25>
ST_47 : Operation 437 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_4 = load i5 %temp_output2_0_V_addr_5"   --->   Operation 437 'load' 'temp_output2_0_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_47 : Operation 438 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_5 = load i5 %temp_output2_0_V_addr_6"   --->   Operation 438 'load' 'temp_output2_0_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_47 : Operation 439 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_7 = getelementptr i32 %temp_output2_0_V, i64 0, i64 6"   --->   Operation 439 'getelementptr' 'temp_output2_0_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 440 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_6 = load i5 %temp_output2_0_V_addr_7"   --->   Operation 440 'load' 'temp_output2_0_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_47 : Operation 441 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_8 = getelementptr i32 %temp_output2_0_V, i64 0, i64 7"   --->   Operation 441 'getelementptr' 'temp_output2_0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 442 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_7 = load i5 %temp_output2_0_V_addr_8"   --->   Operation 442 'load' 'temp_output2_0_V_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 48 <SV = 14> <Delay = 3.25>
ST_48 : Operation 443 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_6 = load i5 %temp_output2_0_V_addr_7"   --->   Operation 443 'load' 'temp_output2_0_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_48 : Operation 444 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_7 = load i5 %temp_output2_0_V_addr_8"   --->   Operation 444 'load' 'temp_output2_0_V_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_48 : Operation 445 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_9 = getelementptr i32 %temp_output2_0_V, i64 0, i64 8"   --->   Operation 445 'getelementptr' 'temp_output2_0_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 446 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_8 = load i5 %temp_output2_0_V_addr_9"   --->   Operation 446 'load' 'temp_output2_0_V_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_48 : Operation 447 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_10 = getelementptr i32 %temp_output2_0_V, i64 0, i64 9"   --->   Operation 447 'getelementptr' 'temp_output2_0_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 448 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_9 = load i5 %temp_output2_0_V_addr_10"   --->   Operation 448 'load' 'temp_output2_0_V_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 49 <SV = 15> <Delay = 3.25>
ST_49 : Operation 449 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_8 = load i5 %temp_output2_0_V_addr_9"   --->   Operation 449 'load' 'temp_output2_0_V_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_49 : Operation 450 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_9 = load i5 %temp_output2_0_V_addr_10"   --->   Operation 450 'load' 'temp_output2_0_V_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_49 : Operation 451 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_11 = getelementptr i32 %temp_output2_0_V, i64 0, i64 10"   --->   Operation 451 'getelementptr' 'temp_output2_0_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 452 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_10 = load i5 %temp_output2_0_V_addr_11"   --->   Operation 452 'load' 'temp_output2_0_V_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_49 : Operation 453 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_12 = getelementptr i32 %temp_output2_0_V, i64 0, i64 11"   --->   Operation 453 'getelementptr' 'temp_output2_0_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 454 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_11 = load i5 %temp_output2_0_V_addr_12"   --->   Operation 454 'load' 'temp_output2_0_V_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 50 <SV = 16> <Delay = 3.25>
ST_50 : Operation 455 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_10 = load i5 %temp_output2_0_V_addr_11"   --->   Operation 455 'load' 'temp_output2_0_V_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 456 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_11 = load i5 %temp_output2_0_V_addr_12"   --->   Operation 456 'load' 'temp_output2_0_V_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 457 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_13 = getelementptr i32 %temp_output2_0_V, i64 0, i64 12"   --->   Operation 457 'getelementptr' 'temp_output2_0_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 458 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_12 = load i5 %temp_output2_0_V_addr_13"   --->   Operation 458 'load' 'temp_output2_0_V_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_50 : Operation 459 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_14 = getelementptr i32 %temp_output2_0_V, i64 0, i64 13"   --->   Operation 459 'getelementptr' 'temp_output2_0_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 460 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_13 = load i5 %temp_output2_0_V_addr_14"   --->   Operation 460 'load' 'temp_output2_0_V_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 51 <SV = 17> <Delay = 3.25>
ST_51 : Operation 461 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_12 = load i5 %temp_output2_0_V_addr_13"   --->   Operation 461 'load' 'temp_output2_0_V_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_51 : Operation 462 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_13 = load i5 %temp_output2_0_V_addr_14"   --->   Operation 462 'load' 'temp_output2_0_V_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_51 : Operation 463 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_15 = getelementptr i32 %temp_output2_0_V, i64 0, i64 14"   --->   Operation 463 'getelementptr' 'temp_output2_0_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 464 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_14 = load i5 %temp_output2_0_V_addr_15"   --->   Operation 464 'load' 'temp_output2_0_V_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_51 : Operation 465 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_16 = getelementptr i32 %temp_output2_0_V, i64 0, i64 15"   --->   Operation 465 'getelementptr' 'temp_output2_0_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 466 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_15 = load i5 %temp_output2_0_V_addr_16"   --->   Operation 466 'load' 'temp_output2_0_V_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 52 <SV = 18> <Delay = 3.25>
ST_52 : Operation 467 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_14 = load i5 %temp_output2_0_V_addr_15"   --->   Operation 467 'load' 'temp_output2_0_V_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 468 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_15 = load i5 %temp_output2_0_V_addr_16"   --->   Operation 468 'load' 'temp_output2_0_V_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 469 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_17 = getelementptr i32 %temp_output2_0_V, i64 0, i64 16"   --->   Operation 469 'getelementptr' 'temp_output2_0_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 470 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_16 = load i5 %temp_output2_0_V_addr_17"   --->   Operation 470 'load' 'temp_output2_0_V_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_52 : Operation 471 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_18 = getelementptr i32 %temp_output2_0_V, i64 0, i64 17"   --->   Operation 471 'getelementptr' 'temp_output2_0_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 472 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_17 = load i5 %temp_output2_0_V_addr_18"   --->   Operation 472 'load' 'temp_output2_0_V_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 53 <SV = 19> <Delay = 3.25>
ST_53 : Operation 473 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_16 = load i5 %temp_output2_0_V_addr_17"   --->   Operation 473 'load' 'temp_output2_0_V_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 474 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_17 = load i5 %temp_output2_0_V_addr_18"   --->   Operation 474 'load' 'temp_output2_0_V_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 475 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_19 = getelementptr i32 %temp_output2_0_V, i64 0, i64 18"   --->   Operation 475 'getelementptr' 'temp_output2_0_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 476 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_18 = load i5 %temp_output2_0_V_addr_19"   --->   Operation 476 'load' 'temp_output2_0_V_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_53 : Operation 477 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_20 = getelementptr i32 %temp_output2_0_V, i64 0, i64 19"   --->   Operation 477 'getelementptr' 'temp_output2_0_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 478 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_19 = load i5 %temp_output2_0_V_addr_20"   --->   Operation 478 'load' 'temp_output2_0_V_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 54 <SV = 20> <Delay = 3.25>
ST_54 : Operation 479 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_18 = load i5 %temp_output2_0_V_addr_19"   --->   Operation 479 'load' 'temp_output2_0_V_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_54 : Operation 480 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_19 = load i5 %temp_output2_0_V_addr_20"   --->   Operation 480 'load' 'temp_output2_0_V_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_54 : Operation 481 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_21 = getelementptr i32 %temp_output2_0_V, i64 0, i64 20"   --->   Operation 481 'getelementptr' 'temp_output2_0_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 482 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_20 = load i5 %temp_output2_0_V_addr_21"   --->   Operation 482 'load' 'temp_output2_0_V_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_54 : Operation 483 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_22 = getelementptr i32 %temp_output2_0_V, i64 0, i64 21"   --->   Operation 483 'getelementptr' 'temp_output2_0_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 484 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_21 = load i5 %temp_output2_0_V_addr_22"   --->   Operation 484 'load' 'temp_output2_0_V_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 55 <SV = 21> <Delay = 3.25>
ST_55 : Operation 485 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_20 = load i5 %temp_output2_0_V_addr_21"   --->   Operation 485 'load' 'temp_output2_0_V_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_55 : Operation 486 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_21 = load i5 %temp_output2_0_V_addr_22"   --->   Operation 486 'load' 'temp_output2_0_V_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_55 : Operation 487 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_23 = getelementptr i32 %temp_output2_0_V, i64 0, i64 22"   --->   Operation 487 'getelementptr' 'temp_output2_0_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 488 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_22 = load i5 %temp_output2_0_V_addr_23"   --->   Operation 488 'load' 'temp_output2_0_V_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_55 : Operation 489 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_24 = getelementptr i32 %temp_output2_0_V, i64 0, i64 23"   --->   Operation 489 'getelementptr' 'temp_output2_0_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 490 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_23 = load i5 %temp_output2_0_V_addr_24"   --->   Operation 490 'load' 'temp_output2_0_V_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 56 <SV = 22> <Delay = 3.25>
ST_56 : Operation 491 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_22 = load i5 %temp_output2_0_V_addr_23"   --->   Operation 491 'load' 'temp_output2_0_V_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_56 : Operation 492 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_23 = load i5 %temp_output2_0_V_addr_24"   --->   Operation 492 'load' 'temp_output2_0_V_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_56 : Operation 493 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_25 = getelementptr i32 %temp_output2_0_V, i64 0, i64 24"   --->   Operation 493 'getelementptr' 'temp_output2_0_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 494 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_24 = load i5 %temp_output2_0_V_addr_25"   --->   Operation 494 'load' 'temp_output2_0_V_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_56 : Operation 495 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_26 = getelementptr i32 %temp_output2_0_V, i64 0, i64 25"   --->   Operation 495 'getelementptr' 'temp_output2_0_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 496 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_25 = load i5 %temp_output2_0_V_addr_26"   --->   Operation 496 'load' 'temp_output2_0_V_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 57 <SV = 23> <Delay = 3.25>
ST_57 : Operation 497 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_24 = load i5 %temp_output2_0_V_addr_25"   --->   Operation 497 'load' 'temp_output2_0_V_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_57 : Operation 498 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_25 = load i5 %temp_output2_0_V_addr_26"   --->   Operation 498 'load' 'temp_output2_0_V_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_57 : Operation 499 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_27 = getelementptr i32 %temp_output2_0_V, i64 0, i64 26"   --->   Operation 499 'getelementptr' 'temp_output2_0_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 500 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_26 = load i5 %temp_output2_0_V_addr_27"   --->   Operation 500 'load' 'temp_output2_0_V_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_57 : Operation 501 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_28 = getelementptr i32 %temp_output2_0_V, i64 0, i64 27"   --->   Operation 501 'getelementptr' 'temp_output2_0_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 502 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_27 = load i5 %temp_output2_0_V_addr_28"   --->   Operation 502 'load' 'temp_output2_0_V_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 58 <SV = 24> <Delay = 3.25>
ST_58 : Operation 503 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_26 = load i5 %temp_output2_0_V_addr_27"   --->   Operation 503 'load' 'temp_output2_0_V_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_58 : Operation 504 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_27 = load i5 %temp_output2_0_V_addr_28"   --->   Operation 504 'load' 'temp_output2_0_V_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_58 : Operation 505 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_29 = getelementptr i32 %temp_output2_0_V, i64 0, i64 28"   --->   Operation 505 'getelementptr' 'temp_output2_0_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 506 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_28 = load i5 %temp_output2_0_V_addr_29"   --->   Operation 506 'load' 'temp_output2_0_V_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_58 : Operation 507 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_30 = getelementptr i32 %temp_output2_0_V, i64 0, i64 29"   --->   Operation 507 'getelementptr' 'temp_output2_0_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 508 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_29 = load i5 %temp_output2_0_V_addr_30"   --->   Operation 508 'load' 'temp_output2_0_V_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 59 <SV = 25> <Delay = 3.25>
ST_59 : Operation 509 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_28 = load i5 %temp_output2_0_V_addr_29"   --->   Operation 509 'load' 'temp_output2_0_V_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_59 : Operation 510 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_29 = load i5 %temp_output2_0_V_addr_30"   --->   Operation 510 'load' 'temp_output2_0_V_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_59 : Operation 511 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_31 = getelementptr i32 %temp_output2_0_V, i64 0, i64 30"   --->   Operation 511 'getelementptr' 'temp_output2_0_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 512 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_30 = load i5 %temp_output2_0_V_addr_31"   --->   Operation 512 'load' 'temp_output2_0_V_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_59 : Operation 513 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_32 = getelementptr i32 %temp_output2_0_V, i64 0, i64 31"   --->   Operation 513 'getelementptr' 'temp_output2_0_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 514 [2/2] (3.25ns)   --->   "%temp_output2_0_V_load_31 = load i5 %temp_output2_0_V_addr_32"   --->   Operation 514 'load' 'temp_output2_0_V_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 60 <SV = 26> <Delay = 3.25>
ST_60 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i32 %temp_output2_0_V_load"   --->   Operation 515 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i32 %temp_output2_0_V_load_1"   --->   Operation 516 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i32 %temp_output2_0_V_load_2"   --->   Operation 517 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i32 %temp_output2_0_V_load_3"   --->   Operation 518 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i32 %temp_output2_0_V_load_4"   --->   Operation 519 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i32 %temp_output2_0_V_load_5"   --->   Operation 520 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i32 %temp_output2_0_V_load_6"   --->   Operation 521 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i32 %temp_output2_0_V_load_7"   --->   Operation 522 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i32 %temp_output2_0_V_load_8"   --->   Operation 523 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i32 %temp_output2_0_V_load_9"   --->   Operation 524 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i32 %temp_output2_0_V_load_10"   --->   Operation 525 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i32 %temp_output2_0_V_load_11"   --->   Operation 526 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i32 %temp_output2_0_V_load_12"   --->   Operation 527 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln1116_13 = sext i32 %temp_output2_0_V_load_13"   --->   Operation 528 'sext' 'sext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln1116_14 = sext i32 %temp_output2_0_V_load_14"   --->   Operation 529 'sext' 'sext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln1116_15 = sext i32 %temp_output2_0_V_load_15"   --->   Operation 530 'sext' 'sext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln1116_16 = sext i32 %temp_output2_0_V_load_16"   --->   Operation 531 'sext' 'sext_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln1116_17 = sext i32 %temp_output2_0_V_load_17"   --->   Operation 532 'sext' 'sext_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln1116_18 = sext i32 %temp_output2_0_V_load_18"   --->   Operation 533 'sext' 'sext_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln1116_19 = sext i32 %temp_output2_0_V_load_19"   --->   Operation 534 'sext' 'sext_ln1116_19' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln1116_20 = sext i32 %temp_output2_0_V_load_20"   --->   Operation 535 'sext' 'sext_ln1116_20' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln1116_21 = sext i32 %temp_output2_0_V_load_21"   --->   Operation 536 'sext' 'sext_ln1116_21' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln1116_22 = sext i32 %temp_output2_0_V_load_22"   --->   Operation 537 'sext' 'sext_ln1116_22' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln1116_23 = sext i32 %temp_output2_0_V_load_23"   --->   Operation 538 'sext' 'sext_ln1116_23' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln1116_24 = sext i32 %temp_output2_0_V_load_24"   --->   Operation 539 'sext' 'sext_ln1116_24' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln1116_25 = sext i32 %temp_output2_0_V_load_25"   --->   Operation 540 'sext' 'sext_ln1116_25' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln1116_26 = sext i32 %temp_output2_0_V_load_26"   --->   Operation 541 'sext' 'sext_ln1116_26' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln1116_27 = sext i32 %temp_output2_0_V_load_27"   --->   Operation 542 'sext' 'sext_ln1116_27' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln1116_28 = sext i32 %temp_output2_0_V_load_28"   --->   Operation 543 'sext' 'sext_ln1116_28' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln1116_29 = sext i32 %temp_output2_0_V_load_29"   --->   Operation 544 'sext' 'sext_ln1116_29' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 545 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_30 = load i5 %temp_output2_0_V_addr_31"   --->   Operation 545 'load' 'temp_output2_0_V_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_60 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln1116_30 = sext i32 %temp_output2_0_V_load_30"   --->   Operation 546 'sext' 'sext_ln1116_30' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 547 [1/2] (3.25ns)   --->   "%temp_output2_0_V_load_31 = load i5 %temp_output2_0_V_addr_32"   --->   Operation 547 'load' 'temp_output2_0_V_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_60 : Operation 548 [1/1] (0.00ns)   --->   "%temp_output2_0_V_load_31_cast = sext i32 %temp_output2_0_V_load_31"   --->   Operation 548 'sext' 'temp_output2_0_V_load_31_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 549 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit"   --->   Operation 549 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 61 <SV = 27> <Delay = 2.32>
ST_61 : Operation 550 [1/1] (0.00ns)   --->   "%j_2 = phi i5 %add_ln57, void %.split46, i5 0, void %_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader" [../build_tools/FPGA_AI/src/hls/matmul.cpp:57]   --->   Operation 550 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 551 [1/1] (1.78ns)   --->   "%add_ln57 = add i5 %j_2, i5 1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:57]   --->   Operation 551 'add' 'add_ln57' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 552 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 552 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 553 [1/1] (1.36ns)   --->   "%icmp_ln57 = icmp_eq  i5 %j_2, i5 16" [../build_tools/FPGA_AI/src/hls/matmul.cpp:57]   --->   Operation 553 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 554 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 554 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 555 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %.split46, void %_Z11hwmm_layer3PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit.preheader" [../build_tools/FPGA_AI/src/hls/matmul.cpp:57]   --->   Operation 555 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 556 [1/1] (0.00ns)   --->   "%j_2_cast = zext i5 %j_2" [../build_tools/FPGA_AI/src/hls/matmul.cpp:57]   --->   Operation 556 'zext' 'j_2_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_61 : Operation 557 [1/1] (0.00ns)   --->   "%layer3_weights_V_0_addr = getelementptr i8 %layer3_weights_V_0, i64 0, i64 %j_2_cast"   --->   Operation 557 'getelementptr' 'layer3_weights_V_0_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_61 : Operation 558 [2/2] (2.32ns)   --->   "%layer3_weights_V_0_load = load i4 %layer3_weights_V_0_addr"   --->   Operation 558 'load' 'layer3_weights_V_0_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_61 : Operation 559 [1/1] (0.00ns)   --->   "%layer3_weights_V_1_addr = getelementptr i8 %layer3_weights_V_1, i64 0, i64 %j_2_cast"   --->   Operation 559 'getelementptr' 'layer3_weights_V_1_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_61 : Operation 560 [2/2] (2.32ns)   --->   "%layer3_weights_V_1_load = load i4 %layer3_weights_V_1_addr"   --->   Operation 560 'load' 'layer3_weights_V_1_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_61 : Operation 561 [1/1] (0.00ns)   --->   "%layer3_weights_V_2_addr = getelementptr i8 %layer3_weights_V_2, i64 0, i64 %j_2_cast"   --->   Operation 561 'getelementptr' 'layer3_weights_V_2_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_61 : Operation 562 [2/2] (2.32ns)   --->   "%layer3_weights_V_2_load = load i4 %layer3_weights_V_2_addr"   --->   Operation 562 'load' 'layer3_weights_V_2_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 62 <SV = 28> <Delay = 2.32>
ST_62 : Operation 563 [1/2] (2.32ns)   --->   "%layer3_weights_V_0_load = load i4 %layer3_weights_V_0_addr"   --->   Operation 563 'load' 'layer3_weights_V_0_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_62 : Operation 564 [1/2] (2.32ns)   --->   "%layer3_weights_V_1_load = load i4 %layer3_weights_V_1_addr"   --->   Operation 564 'load' 'layer3_weights_V_1_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_62 : Operation 565 [1/2] (2.32ns)   --->   "%layer3_weights_V_2_load = load i4 %layer3_weights_V_2_addr"   --->   Operation 565 'load' 'layer3_weights_V_2_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_62 : Operation 566 [1/1] (0.00ns)   --->   "%layer3_weights_V_3_addr = getelementptr i8 %layer3_weights_V_3, i64 0, i64 %j_2_cast"   --->   Operation 566 'getelementptr' 'layer3_weights_V_3_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_62 : Operation 567 [2/2] (2.32ns)   --->   "%layer3_weights_V_3_load = load i4 %layer3_weights_V_3_addr"   --->   Operation 567 'load' 'layer3_weights_V_3_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_62 : Operation 568 [1/1] (0.00ns)   --->   "%layer3_weights_V_4_addr = getelementptr i8 %layer3_weights_V_4, i64 0, i64 %j_2_cast"   --->   Operation 568 'getelementptr' 'layer3_weights_V_4_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_62 : Operation 569 [2/2] (2.32ns)   --->   "%layer3_weights_V_4_load = load i4 %layer3_weights_V_4_addr"   --->   Operation 569 'load' 'layer3_weights_V_4_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 63 <SV = 29> <Delay = 6.91>
ST_63 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i8 %layer3_weights_V_0_load"   --->   Operation 570 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_63 : Operation 571 [2/2] (6.91ns)   --->   "%mul_ln1118 = mul i40 %sext_ln1118_2, i40 %sext_ln1116"   --->   Operation 571 'mul' 'mul_ln1118' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i8 %layer3_weights_V_1_load"   --->   Operation 572 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_63 : Operation 573 [2/2] (6.91ns)   --->   "%mul_ln703 = mul i40 %sext_ln1118_3, i40 %sext_ln1116_1"   --->   Operation 573 'mul' 'mul_ln703' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i8 %layer3_weights_V_2_load"   --->   Operation 574 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_63 : Operation 575 [2/2] (6.91ns)   --->   "%mul_ln703_1 = mul i40 %sext_ln1118_4, i40 %sext_ln1116_2"   --->   Operation 575 'mul' 'mul_ln703_1' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 576 [1/2] (2.32ns)   --->   "%layer3_weights_V_3_load = load i4 %layer3_weights_V_3_addr"   --->   Operation 576 'load' 'layer3_weights_V_3_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_63 : Operation 577 [1/2] (2.32ns)   --->   "%layer3_weights_V_4_load = load i4 %layer3_weights_V_4_addr"   --->   Operation 577 'load' 'layer3_weights_V_4_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_63 : Operation 578 [1/1] (0.00ns)   --->   "%layer3_weights_V_5_addr = getelementptr i8 %layer3_weights_V_5, i64 0, i64 %j_2_cast"   --->   Operation 578 'getelementptr' 'layer3_weights_V_5_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_63 : Operation 579 [2/2] (2.32ns)   --->   "%layer3_weights_V_5_load = load i4 %layer3_weights_V_5_addr"   --->   Operation 579 'load' 'layer3_weights_V_5_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_63 : Operation 580 [1/1] (0.00ns)   --->   "%layer3_weights_V_6_addr = getelementptr i8 %layer3_weights_V_6, i64 0, i64 %j_2_cast"   --->   Operation 580 'getelementptr' 'layer3_weights_V_6_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_63 : Operation 581 [2/2] (2.32ns)   --->   "%layer3_weights_V_6_load = load i4 %layer3_weights_V_6_addr"   --->   Operation 581 'load' 'layer3_weights_V_6_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 64 <SV = 30> <Delay = 6.91>
ST_64 : Operation 582 [1/2] (6.91ns)   --->   "%mul_ln1118 = mul i40 %sext_ln1118_2, i40 %sext_ln1116"   --->   Operation 582 'mul' 'mul_ln1118' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 583 [1/2] (6.91ns)   --->   "%mul_ln703 = mul i40 %sext_ln1118_3, i40 %sext_ln1116_1"   --->   Operation 583 'mul' 'mul_ln703' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln1118, i32 8, i32 39"   --->   Operation 584 'partselect' 'tmp_25' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_64 : Operation 585 [1/2] (6.91ns)   --->   "%mul_ln703_1 = mul i40 %sext_ln1118_4, i40 %sext_ln1116_2"   --->   Operation 585 'mul' 'mul_ln703_1' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i8 %layer3_weights_V_3_load"   --->   Operation 586 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_64 : Operation 587 [2/2] (6.91ns)   --->   "%mul_ln703_2 = mul i40 %sext_ln1118_5, i40 %sext_ln1116_3"   --->   Operation 587 'mul' 'mul_ln703_2' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i8 %layer3_weights_V_4_load"   --->   Operation 588 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_64 : Operation 589 [2/2] (6.91ns)   --->   "%mul_ln703_3 = mul i40 %sext_ln1118_6, i40 %sext_ln1116_4"   --->   Operation 589 'mul' 'mul_ln703_3' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 590 [1/2] (2.32ns)   --->   "%layer3_weights_V_5_load = load i4 %layer3_weights_V_5_addr"   --->   Operation 590 'load' 'layer3_weights_V_5_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_64 : Operation 591 [1/2] (2.32ns)   --->   "%layer3_weights_V_6_load = load i4 %layer3_weights_V_6_addr"   --->   Operation 591 'load' 'layer3_weights_V_6_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_64 : Operation 592 [1/1] (0.00ns)   --->   "%layer3_weights_V_7_addr = getelementptr i8 %layer3_weights_V_7, i64 0, i64 %j_2_cast"   --->   Operation 592 'getelementptr' 'layer3_weights_V_7_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_64 : Operation 593 [2/2] (2.32ns)   --->   "%layer3_weights_V_7_load = load i4 %layer3_weights_V_7_addr"   --->   Operation 593 'load' 'layer3_weights_V_7_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_64 : Operation 594 [1/1] (0.00ns)   --->   "%layer3_weights_V_8_addr = getelementptr i8 %layer3_weights_V_8, i64 0, i64 %j_2_cast"   --->   Operation 594 'getelementptr' 'layer3_weights_V_8_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_64 : Operation 595 [2/2] (2.32ns)   --->   "%layer3_weights_V_8_load = load i4 %layer3_weights_V_8_addr"   --->   Operation 595 'load' 'layer3_weights_V_8_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 65 <SV = 31> <Delay = 6.91>
ST_65 : Operation 596 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_25, i8 0"   --->   Operation 596 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_65 : Operation 597 [1/1] (2.87ns)   --->   "%add_ln1192 = add i40 %shl_ln, i40 %mul_ln703"   --->   Operation 597 'add' 'add_ln1192' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192, i32 8, i32 39"   --->   Operation 598 'partselect' 'tmp_26' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_65 : Operation 599 [1/1] (0.00ns)   --->   "%shl_ln728_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_26, i8 0"   --->   Operation 599 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_65 : Operation 600 [1/1] (2.87ns)   --->   "%add_ln1192_1 = add i40 %shl_ln728_1, i40 %mul_ln703_1"   --->   Operation 600 'add' 'add_ln1192_1' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 601 [1/2] (6.91ns)   --->   "%mul_ln703_2 = mul i40 %sext_ln1118_5, i40 %sext_ln1116_3"   --->   Operation 601 'mul' 'mul_ln703_2' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_1, i32 8, i32 39"   --->   Operation 602 'partselect' 'tmp_27' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_65 : Operation 603 [1/2] (6.91ns)   --->   "%mul_ln703_3 = mul i40 %sext_ln1118_6, i40 %sext_ln1116_4"   --->   Operation 603 'mul' 'mul_ln703_3' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i8 %layer3_weights_V_5_load"   --->   Operation 604 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_65 : Operation 605 [2/2] (6.91ns)   --->   "%mul_ln703_4 = mul i40 %sext_ln1118_7, i40 %sext_ln1116_5"   --->   Operation 605 'mul' 'mul_ln703_4' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i8 %layer3_weights_V_6_load"   --->   Operation 606 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_65 : Operation 607 [2/2] (6.91ns)   --->   "%mul_ln703_5 = mul i40 %sext_ln1118_8, i40 %sext_ln1116_6"   --->   Operation 607 'mul' 'mul_ln703_5' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 608 [1/2] (2.32ns)   --->   "%layer3_weights_V_7_load = load i4 %layer3_weights_V_7_addr"   --->   Operation 608 'load' 'layer3_weights_V_7_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_65 : Operation 609 [1/2] (2.32ns)   --->   "%layer3_weights_V_8_load = load i4 %layer3_weights_V_8_addr"   --->   Operation 609 'load' 'layer3_weights_V_8_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_65 : Operation 610 [1/1] (0.00ns)   --->   "%layer3_weights_V_9_addr = getelementptr i8 %layer3_weights_V_9, i64 0, i64 %j_2_cast"   --->   Operation 610 'getelementptr' 'layer3_weights_V_9_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_65 : Operation 611 [2/2] (2.32ns)   --->   "%layer3_weights_V_9_load = load i4 %layer3_weights_V_9_addr"   --->   Operation 611 'load' 'layer3_weights_V_9_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_65 : Operation 612 [1/1] (0.00ns)   --->   "%layer3_weights_V_10_addr = getelementptr i8 %layer3_weights_V_10, i64 0, i64 %j_2_cast"   --->   Operation 612 'getelementptr' 'layer3_weights_V_10_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_65 : Operation 613 [2/2] (2.32ns)   --->   "%layer3_weights_V_10_load = load i4 %layer3_weights_V_10_addr"   --->   Operation 613 'load' 'layer3_weights_V_10_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 66 <SV = 32> <Delay = 6.91>
ST_66 : Operation 614 [1/1] (0.00ns)   --->   "%shl_ln728_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_27, i8 0"   --->   Operation 614 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_66 : Operation 615 [1/1] (2.87ns)   --->   "%add_ln1192_2 = add i40 %shl_ln728_2, i40 %mul_ln703_2"   --->   Operation 615 'add' 'add_ln1192_2' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_2, i32 8, i32 39"   --->   Operation 616 'partselect' 'tmp_28' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_66 : Operation 617 [1/1] (0.00ns)   --->   "%shl_ln728_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_28, i8 0"   --->   Operation 617 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_66 : Operation 618 [1/1] (2.87ns)   --->   "%add_ln1192_3 = add i40 %shl_ln728_3, i40 %mul_ln703_3"   --->   Operation 618 'add' 'add_ln1192_3' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 619 [1/2] (6.91ns)   --->   "%mul_ln703_4 = mul i40 %sext_ln1118_7, i40 %sext_ln1116_5"   --->   Operation 619 'mul' 'mul_ln703_4' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_3, i32 8, i32 39"   --->   Operation 620 'partselect' 'tmp_29' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_66 : Operation 621 [1/2] (6.91ns)   --->   "%mul_ln703_5 = mul i40 %sext_ln1118_8, i40 %sext_ln1116_6"   --->   Operation 621 'mul' 'mul_ln703_5' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i8 %layer3_weights_V_7_load"   --->   Operation 622 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_66 : Operation 623 [2/2] (6.91ns)   --->   "%mul_ln703_6 = mul i40 %sext_ln1118_9, i40 %sext_ln1116_7"   --->   Operation 623 'mul' 'mul_ln703_6' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i8 %layer3_weights_V_8_load"   --->   Operation 624 'sext' 'sext_ln1118_10' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_66 : Operation 625 [2/2] (6.91ns)   --->   "%mul_ln703_7 = mul i40 %sext_ln1118_10, i40 %sext_ln1116_8"   --->   Operation 625 'mul' 'mul_ln703_7' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 626 [1/2] (2.32ns)   --->   "%layer3_weights_V_9_load = load i4 %layer3_weights_V_9_addr"   --->   Operation 626 'load' 'layer3_weights_V_9_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_66 : Operation 627 [1/2] (2.32ns)   --->   "%layer3_weights_V_10_load = load i4 %layer3_weights_V_10_addr"   --->   Operation 627 'load' 'layer3_weights_V_10_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_66 : Operation 628 [1/1] (0.00ns)   --->   "%layer3_weights_V_11_addr = getelementptr i8 %layer3_weights_V_11, i64 0, i64 %j_2_cast"   --->   Operation 628 'getelementptr' 'layer3_weights_V_11_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_66 : Operation 629 [2/2] (2.32ns)   --->   "%layer3_weights_V_11_load = load i4 %layer3_weights_V_11_addr"   --->   Operation 629 'load' 'layer3_weights_V_11_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_66 : Operation 630 [1/1] (0.00ns)   --->   "%layer3_weights_V_12_addr = getelementptr i8 %layer3_weights_V_12, i64 0, i64 %j_2_cast"   --->   Operation 630 'getelementptr' 'layer3_weights_V_12_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_66 : Operation 631 [2/2] (2.32ns)   --->   "%layer3_weights_V_12_load = load i4 %layer3_weights_V_12_addr"   --->   Operation 631 'load' 'layer3_weights_V_12_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 67 <SV = 33> <Delay = 6.91>
ST_67 : Operation 632 [1/1] (0.00ns)   --->   "%shl_ln728_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_29, i8 0"   --->   Operation 632 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_67 : Operation 633 [1/1] (2.87ns)   --->   "%add_ln1192_4 = add i40 %shl_ln728_4, i40 %mul_ln703_4"   --->   Operation 633 'add' 'add_ln1192_4' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_4, i32 8, i32 39"   --->   Operation 634 'partselect' 'tmp_30' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_67 : Operation 635 [1/1] (0.00ns)   --->   "%shl_ln728_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_30, i8 0"   --->   Operation 635 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_67 : Operation 636 [1/1] (2.87ns)   --->   "%add_ln1192_5 = add i40 %shl_ln728_5, i40 %mul_ln703_5"   --->   Operation 636 'add' 'add_ln1192_5' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 637 [1/2] (6.91ns)   --->   "%mul_ln703_6 = mul i40 %sext_ln1118_9, i40 %sext_ln1116_7"   --->   Operation 637 'mul' 'mul_ln703_6' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_5, i32 8, i32 39"   --->   Operation 638 'partselect' 'tmp_31' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_67 : Operation 639 [1/2] (6.91ns)   --->   "%mul_ln703_7 = mul i40 %sext_ln1118_10, i40 %sext_ln1116_8"   --->   Operation 639 'mul' 'mul_ln703_7' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i8 %layer3_weights_V_9_load"   --->   Operation 640 'sext' 'sext_ln1118_11' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_67 : Operation 641 [2/2] (6.91ns)   --->   "%mul_ln703_8 = mul i40 %sext_ln1118_11, i40 %sext_ln1116_9"   --->   Operation 641 'mul' 'mul_ln703_8' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i8 %layer3_weights_V_10_load"   --->   Operation 642 'sext' 'sext_ln1118_12' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_67 : Operation 643 [2/2] (6.91ns)   --->   "%mul_ln703_9 = mul i40 %sext_ln1118_12, i40 %sext_ln1116_10"   --->   Operation 643 'mul' 'mul_ln703_9' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 644 [1/2] (2.32ns)   --->   "%layer3_weights_V_11_load = load i4 %layer3_weights_V_11_addr"   --->   Operation 644 'load' 'layer3_weights_V_11_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_67 : Operation 645 [1/2] (2.32ns)   --->   "%layer3_weights_V_12_load = load i4 %layer3_weights_V_12_addr"   --->   Operation 645 'load' 'layer3_weights_V_12_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_67 : Operation 646 [1/1] (0.00ns)   --->   "%layer3_weights_V_13_addr = getelementptr i8 %layer3_weights_V_13, i64 0, i64 %j_2_cast"   --->   Operation 646 'getelementptr' 'layer3_weights_V_13_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_67 : Operation 647 [2/2] (2.32ns)   --->   "%layer3_weights_V_13_load = load i4 %layer3_weights_V_13_addr"   --->   Operation 647 'load' 'layer3_weights_V_13_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_67 : Operation 648 [1/1] (0.00ns)   --->   "%layer3_weights_V_14_addr = getelementptr i8 %layer3_weights_V_14, i64 0, i64 %j_2_cast"   --->   Operation 648 'getelementptr' 'layer3_weights_V_14_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_67 : Operation 649 [2/2] (2.32ns)   --->   "%layer3_weights_V_14_load = load i4 %layer3_weights_V_14_addr"   --->   Operation 649 'load' 'layer3_weights_V_14_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 68 <SV = 34> <Delay = 6.91>
ST_68 : Operation 650 [1/1] (0.00ns)   --->   "%shl_ln728_6 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_31, i8 0"   --->   Operation 650 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_68 : Operation 651 [1/1] (2.87ns)   --->   "%add_ln1192_6 = add i40 %shl_ln728_6, i40 %mul_ln703_6"   --->   Operation 651 'add' 'add_ln1192_6' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_6, i32 8, i32 39"   --->   Operation 652 'partselect' 'tmp_32' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_68 : Operation 653 [1/1] (0.00ns)   --->   "%shl_ln728_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_32, i8 0"   --->   Operation 653 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_68 : Operation 654 [1/1] (2.87ns)   --->   "%add_ln1192_7 = add i40 %shl_ln728_7, i40 %mul_ln703_7"   --->   Operation 654 'add' 'add_ln1192_7' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 655 [1/2] (6.91ns)   --->   "%mul_ln703_8 = mul i40 %sext_ln1118_11, i40 %sext_ln1116_9"   --->   Operation 655 'mul' 'mul_ln703_8' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_7, i32 8, i32 39"   --->   Operation 656 'partselect' 'tmp_33' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_68 : Operation 657 [1/2] (6.91ns)   --->   "%mul_ln703_9 = mul i40 %sext_ln1118_12, i40 %sext_ln1116_10"   --->   Operation 657 'mul' 'mul_ln703_9' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i8 %layer3_weights_V_11_load"   --->   Operation 658 'sext' 'sext_ln1118_13' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_68 : Operation 659 [2/2] (6.91ns)   --->   "%mul_ln703_10 = mul i40 %sext_ln1118_13, i40 %sext_ln1116_11"   --->   Operation 659 'mul' 'mul_ln703_10' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i8 %layer3_weights_V_12_load"   --->   Operation 660 'sext' 'sext_ln1118_14' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_68 : Operation 661 [2/2] (6.91ns)   --->   "%mul_ln703_11 = mul i40 %sext_ln1118_14, i40 %sext_ln1116_12"   --->   Operation 661 'mul' 'mul_ln703_11' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 662 [1/2] (2.32ns)   --->   "%layer3_weights_V_13_load = load i4 %layer3_weights_V_13_addr"   --->   Operation 662 'load' 'layer3_weights_V_13_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_68 : Operation 663 [1/2] (2.32ns)   --->   "%layer3_weights_V_14_load = load i4 %layer3_weights_V_14_addr"   --->   Operation 663 'load' 'layer3_weights_V_14_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_68 : Operation 664 [1/1] (0.00ns)   --->   "%layer3_weights_V_15_addr = getelementptr i8 %layer3_weights_V_15, i64 0, i64 %j_2_cast"   --->   Operation 664 'getelementptr' 'layer3_weights_V_15_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_68 : Operation 665 [2/2] (2.32ns)   --->   "%layer3_weights_V_15_load = load i4 %layer3_weights_V_15_addr"   --->   Operation 665 'load' 'layer3_weights_V_15_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_68 : Operation 666 [1/1] (0.00ns)   --->   "%layer3_weights_V_16_addr = getelementptr i8 %layer3_weights_V_16, i64 0, i64 %j_2_cast"   --->   Operation 666 'getelementptr' 'layer3_weights_V_16_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_68 : Operation 667 [2/2] (2.32ns)   --->   "%layer3_weights_V_16_load = load i4 %layer3_weights_V_16_addr"   --->   Operation 667 'load' 'layer3_weights_V_16_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 69 <SV = 35> <Delay = 6.91>
ST_69 : Operation 668 [1/1] (0.00ns)   --->   "%shl_ln728_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_33, i8 0"   --->   Operation 668 'bitconcatenate' 'shl_ln728_8' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_69 : Operation 669 [1/1] (2.87ns)   --->   "%add_ln1192_8 = add i40 %shl_ln728_8, i40 %mul_ln703_8"   --->   Operation 669 'add' 'add_ln1192_8' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_8, i32 8, i32 39"   --->   Operation 670 'partselect' 'tmp_34' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_69 : Operation 671 [1/1] (0.00ns)   --->   "%shl_ln728_9 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_34, i8 0"   --->   Operation 671 'bitconcatenate' 'shl_ln728_9' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_69 : Operation 672 [1/1] (2.87ns)   --->   "%add_ln1192_9 = add i40 %shl_ln728_9, i40 %mul_ln703_9"   --->   Operation 672 'add' 'add_ln1192_9' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 673 [1/2] (6.91ns)   --->   "%mul_ln703_10 = mul i40 %sext_ln1118_13, i40 %sext_ln1116_11"   --->   Operation 673 'mul' 'mul_ln703_10' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_9, i32 8, i32 39"   --->   Operation 674 'partselect' 'tmp_35' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_69 : Operation 675 [1/2] (6.91ns)   --->   "%mul_ln703_11 = mul i40 %sext_ln1118_14, i40 %sext_ln1116_12"   --->   Operation 675 'mul' 'mul_ln703_11' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i8 %layer3_weights_V_13_load"   --->   Operation 676 'sext' 'sext_ln1118_15' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_69 : Operation 677 [2/2] (6.91ns)   --->   "%mul_ln703_12 = mul i40 %sext_ln1118_15, i40 %sext_ln1116_13"   --->   Operation 677 'mul' 'mul_ln703_12' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i8 %layer3_weights_V_14_load"   --->   Operation 678 'sext' 'sext_ln1118_16' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_69 : Operation 679 [2/2] (6.91ns)   --->   "%mul_ln703_13 = mul i40 %sext_ln1118_16, i40 %sext_ln1116_14"   --->   Operation 679 'mul' 'mul_ln703_13' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 680 [1/2] (2.32ns)   --->   "%layer3_weights_V_15_load = load i4 %layer3_weights_V_15_addr"   --->   Operation 680 'load' 'layer3_weights_V_15_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_69 : Operation 681 [1/2] (2.32ns)   --->   "%layer3_weights_V_16_load = load i4 %layer3_weights_V_16_addr"   --->   Operation 681 'load' 'layer3_weights_V_16_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_69 : Operation 682 [1/1] (0.00ns)   --->   "%layer3_weights_V_17_addr = getelementptr i8 %layer3_weights_V_17, i64 0, i64 %j_2_cast"   --->   Operation 682 'getelementptr' 'layer3_weights_V_17_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_69 : Operation 683 [2/2] (2.32ns)   --->   "%layer3_weights_V_17_load = load i4 %layer3_weights_V_17_addr"   --->   Operation 683 'load' 'layer3_weights_V_17_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_69 : Operation 684 [1/1] (0.00ns)   --->   "%layer3_weights_V_18_addr = getelementptr i8 %layer3_weights_V_18, i64 0, i64 %j_2_cast"   --->   Operation 684 'getelementptr' 'layer3_weights_V_18_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_69 : Operation 685 [2/2] (2.32ns)   --->   "%layer3_weights_V_18_load = load i4 %layer3_weights_V_18_addr"   --->   Operation 685 'load' 'layer3_weights_V_18_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 70 <SV = 36> <Delay = 6.91>
ST_70 : Operation 686 [1/1] (0.00ns)   --->   "%shl_ln728_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_35, i8 0"   --->   Operation 686 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_70 : Operation 687 [1/1] (2.87ns)   --->   "%add_ln1192_10 = add i40 %shl_ln728_s, i40 %mul_ln703_10"   --->   Operation 687 'add' 'add_ln1192_10' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_10, i32 8, i32 39"   --->   Operation 688 'partselect' 'tmp_36' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_70 : Operation 689 [1/1] (0.00ns)   --->   "%shl_ln728_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_36, i8 0"   --->   Operation 689 'bitconcatenate' 'shl_ln728_10' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_70 : Operation 690 [1/1] (2.87ns)   --->   "%add_ln1192_11 = add i40 %shl_ln728_10, i40 %mul_ln703_11"   --->   Operation 690 'add' 'add_ln1192_11' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 691 [1/2] (6.91ns)   --->   "%mul_ln703_12 = mul i40 %sext_ln1118_15, i40 %sext_ln1116_13"   --->   Operation 691 'mul' 'mul_ln703_12' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_11, i32 8, i32 39"   --->   Operation 692 'partselect' 'tmp_37' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_70 : Operation 693 [1/2] (6.91ns)   --->   "%mul_ln703_13 = mul i40 %sext_ln1118_16, i40 %sext_ln1116_14"   --->   Operation 693 'mul' 'mul_ln703_13' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i8 %layer3_weights_V_15_load"   --->   Operation 694 'sext' 'sext_ln1118_17' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_70 : Operation 695 [2/2] (6.91ns)   --->   "%mul_ln703_14 = mul i40 %sext_ln1118_17, i40 %sext_ln1116_15"   --->   Operation 695 'mul' 'mul_ln703_14' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i8 %layer3_weights_V_16_load"   --->   Operation 696 'sext' 'sext_ln1118_18' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_70 : Operation 697 [2/2] (6.91ns)   --->   "%mul_ln703_15 = mul i40 %sext_ln1118_18, i40 %sext_ln1116_16"   --->   Operation 697 'mul' 'mul_ln703_15' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 698 [1/2] (2.32ns)   --->   "%layer3_weights_V_17_load = load i4 %layer3_weights_V_17_addr"   --->   Operation 698 'load' 'layer3_weights_V_17_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_70 : Operation 699 [1/2] (2.32ns)   --->   "%layer3_weights_V_18_load = load i4 %layer3_weights_V_18_addr"   --->   Operation 699 'load' 'layer3_weights_V_18_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_70 : Operation 700 [1/1] (0.00ns)   --->   "%layer3_weights_V_19_addr = getelementptr i8 %layer3_weights_V_19, i64 0, i64 %j_2_cast"   --->   Operation 700 'getelementptr' 'layer3_weights_V_19_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_70 : Operation 701 [2/2] (2.32ns)   --->   "%layer3_weights_V_19_load = load i4 %layer3_weights_V_19_addr"   --->   Operation 701 'load' 'layer3_weights_V_19_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_70 : Operation 702 [1/1] (0.00ns)   --->   "%layer3_weights_V_20_addr = getelementptr i8 %layer3_weights_V_20, i64 0, i64 %j_2_cast"   --->   Operation 702 'getelementptr' 'layer3_weights_V_20_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_70 : Operation 703 [2/2] (2.32ns)   --->   "%layer3_weights_V_20_load = load i4 %layer3_weights_V_20_addr"   --->   Operation 703 'load' 'layer3_weights_V_20_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 71 <SV = 37> <Delay = 6.91>
ST_71 : Operation 704 [1/1] (0.00ns)   --->   "%shl_ln728_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_37, i8 0"   --->   Operation 704 'bitconcatenate' 'shl_ln728_11' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_71 : Operation 705 [1/1] (2.87ns)   --->   "%add_ln1192_12 = add i40 %shl_ln728_11, i40 %mul_ln703_12"   --->   Operation 705 'add' 'add_ln1192_12' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_12, i32 8, i32 39"   --->   Operation 706 'partselect' 'tmp_38' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_71 : Operation 707 [1/1] (0.00ns)   --->   "%shl_ln728_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_38, i8 0"   --->   Operation 707 'bitconcatenate' 'shl_ln728_12' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_71 : Operation 708 [1/1] (2.87ns)   --->   "%add_ln1192_13 = add i40 %shl_ln728_12, i40 %mul_ln703_13"   --->   Operation 708 'add' 'add_ln1192_13' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 709 [1/2] (6.91ns)   --->   "%mul_ln703_14 = mul i40 %sext_ln1118_17, i40 %sext_ln1116_15"   --->   Operation 709 'mul' 'mul_ln703_14' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_13, i32 8, i32 39"   --->   Operation 710 'partselect' 'tmp_39' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_71 : Operation 711 [1/2] (6.91ns)   --->   "%mul_ln703_15 = mul i40 %sext_ln1118_18, i40 %sext_ln1116_16"   --->   Operation 711 'mul' 'mul_ln703_15' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i8 %layer3_weights_V_17_load"   --->   Operation 712 'sext' 'sext_ln1118_19' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_71 : Operation 713 [2/2] (6.91ns)   --->   "%mul_ln703_16 = mul i40 %sext_ln1118_19, i40 %sext_ln1116_17"   --->   Operation 713 'mul' 'mul_ln703_16' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i8 %layer3_weights_V_18_load"   --->   Operation 714 'sext' 'sext_ln1118_20' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_71 : Operation 715 [2/2] (6.91ns)   --->   "%mul_ln703_17 = mul i40 %sext_ln1118_20, i40 %sext_ln1116_18"   --->   Operation 715 'mul' 'mul_ln703_17' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 716 [1/2] (2.32ns)   --->   "%layer3_weights_V_19_load = load i4 %layer3_weights_V_19_addr"   --->   Operation 716 'load' 'layer3_weights_V_19_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_71 : Operation 717 [1/2] (2.32ns)   --->   "%layer3_weights_V_20_load = load i4 %layer3_weights_V_20_addr"   --->   Operation 717 'load' 'layer3_weights_V_20_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_71 : Operation 718 [1/1] (0.00ns)   --->   "%layer3_weights_V_21_addr = getelementptr i8 %layer3_weights_V_21, i64 0, i64 %j_2_cast"   --->   Operation 718 'getelementptr' 'layer3_weights_V_21_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_71 : Operation 719 [2/2] (2.32ns)   --->   "%layer3_weights_V_21_load = load i4 %layer3_weights_V_21_addr"   --->   Operation 719 'load' 'layer3_weights_V_21_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_71 : Operation 720 [1/1] (0.00ns)   --->   "%layer3_weights_V_22_addr = getelementptr i8 %layer3_weights_V_22, i64 0, i64 %j_2_cast"   --->   Operation 720 'getelementptr' 'layer3_weights_V_22_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_71 : Operation 721 [2/2] (2.32ns)   --->   "%layer3_weights_V_22_load = load i4 %layer3_weights_V_22_addr"   --->   Operation 721 'load' 'layer3_weights_V_22_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 72 <SV = 38> <Delay = 6.91>
ST_72 : Operation 722 [1/1] (0.00ns)   --->   "%shl_ln728_13 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_39, i8 0"   --->   Operation 722 'bitconcatenate' 'shl_ln728_13' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_72 : Operation 723 [1/1] (2.87ns)   --->   "%add_ln1192_14 = add i40 %shl_ln728_13, i40 %mul_ln703_14"   --->   Operation 723 'add' 'add_ln1192_14' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_14, i32 8, i32 39"   --->   Operation 724 'partselect' 'tmp_40' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_72 : Operation 725 [1/1] (0.00ns)   --->   "%shl_ln728_14 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_40, i8 0"   --->   Operation 725 'bitconcatenate' 'shl_ln728_14' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_72 : Operation 726 [1/1] (2.87ns)   --->   "%add_ln1192_15 = add i40 %shl_ln728_14, i40 %mul_ln703_15"   --->   Operation 726 'add' 'add_ln1192_15' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 727 [1/2] (6.91ns)   --->   "%mul_ln703_16 = mul i40 %sext_ln1118_19, i40 %sext_ln1116_17"   --->   Operation 727 'mul' 'mul_ln703_16' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_15, i32 8, i32 39"   --->   Operation 728 'partselect' 'tmp_41' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_72 : Operation 729 [1/2] (6.91ns)   --->   "%mul_ln703_17 = mul i40 %sext_ln1118_20, i40 %sext_ln1116_18"   --->   Operation 729 'mul' 'mul_ln703_17' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i8 %layer3_weights_V_19_load"   --->   Operation 730 'sext' 'sext_ln1118_21' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_72 : Operation 731 [2/2] (6.91ns)   --->   "%mul_ln703_18 = mul i40 %sext_ln1118_21, i40 %sext_ln1116_19"   --->   Operation 731 'mul' 'mul_ln703_18' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i8 %layer3_weights_V_20_load"   --->   Operation 732 'sext' 'sext_ln1118_22' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_72 : Operation 733 [2/2] (6.91ns)   --->   "%mul_ln703_19 = mul i40 %sext_ln1118_22, i40 %sext_ln1116_20"   --->   Operation 733 'mul' 'mul_ln703_19' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 734 [1/2] (2.32ns)   --->   "%layer3_weights_V_21_load = load i4 %layer3_weights_V_21_addr"   --->   Operation 734 'load' 'layer3_weights_V_21_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_72 : Operation 735 [1/2] (2.32ns)   --->   "%layer3_weights_V_22_load = load i4 %layer3_weights_V_22_addr"   --->   Operation 735 'load' 'layer3_weights_V_22_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_72 : Operation 736 [1/1] (0.00ns)   --->   "%layer3_weights_V_23_addr = getelementptr i8 %layer3_weights_V_23, i64 0, i64 %j_2_cast"   --->   Operation 736 'getelementptr' 'layer3_weights_V_23_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_72 : Operation 737 [2/2] (2.32ns)   --->   "%layer3_weights_V_23_load = load i4 %layer3_weights_V_23_addr"   --->   Operation 737 'load' 'layer3_weights_V_23_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_72 : Operation 738 [1/1] (0.00ns)   --->   "%layer3_weights_V_24_addr = getelementptr i8 %layer3_weights_V_24, i64 0, i64 %j_2_cast"   --->   Operation 738 'getelementptr' 'layer3_weights_V_24_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_72 : Operation 739 [2/2] (2.32ns)   --->   "%layer3_weights_V_24_load = load i4 %layer3_weights_V_24_addr"   --->   Operation 739 'load' 'layer3_weights_V_24_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 73 <SV = 39> <Delay = 6.91>
ST_73 : Operation 740 [1/1] (0.00ns)   --->   "%shl_ln728_15 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_41, i8 0"   --->   Operation 740 'bitconcatenate' 'shl_ln728_15' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_73 : Operation 741 [1/1] (2.87ns)   --->   "%add_ln1192_16 = add i40 %shl_ln728_15, i40 %mul_ln703_16"   --->   Operation 741 'add' 'add_ln1192_16' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_16, i32 8, i32 39"   --->   Operation 742 'partselect' 'tmp_42' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_73 : Operation 743 [1/1] (0.00ns)   --->   "%shl_ln728_16 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_42, i8 0"   --->   Operation 743 'bitconcatenate' 'shl_ln728_16' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_73 : Operation 744 [1/1] (2.87ns)   --->   "%add_ln1192_17 = add i40 %shl_ln728_16, i40 %mul_ln703_17"   --->   Operation 744 'add' 'add_ln1192_17' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 745 [1/2] (6.91ns)   --->   "%mul_ln703_18 = mul i40 %sext_ln1118_21, i40 %sext_ln1116_19"   --->   Operation 745 'mul' 'mul_ln703_18' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_17, i32 8, i32 39"   --->   Operation 746 'partselect' 'tmp_43' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_73 : Operation 747 [1/2] (6.91ns)   --->   "%mul_ln703_19 = mul i40 %sext_ln1118_22, i40 %sext_ln1116_20"   --->   Operation 747 'mul' 'mul_ln703_19' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i8 %layer3_weights_V_21_load"   --->   Operation 748 'sext' 'sext_ln1118_23' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_73 : Operation 749 [2/2] (6.91ns)   --->   "%mul_ln703_20 = mul i40 %sext_ln1118_23, i40 %sext_ln1116_21"   --->   Operation 749 'mul' 'mul_ln703_20' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i8 %layer3_weights_V_22_load"   --->   Operation 750 'sext' 'sext_ln1118_24' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_73 : Operation 751 [2/2] (6.91ns)   --->   "%mul_ln703_21 = mul i40 %sext_ln1118_24, i40 %sext_ln1116_22"   --->   Operation 751 'mul' 'mul_ln703_21' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 752 [1/2] (2.32ns)   --->   "%layer3_weights_V_23_load = load i4 %layer3_weights_V_23_addr"   --->   Operation 752 'load' 'layer3_weights_V_23_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_73 : Operation 753 [1/2] (2.32ns)   --->   "%layer3_weights_V_24_load = load i4 %layer3_weights_V_24_addr"   --->   Operation 753 'load' 'layer3_weights_V_24_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_73 : Operation 754 [1/1] (0.00ns)   --->   "%layer3_weights_V_25_addr = getelementptr i8 %layer3_weights_V_25, i64 0, i64 %j_2_cast"   --->   Operation 754 'getelementptr' 'layer3_weights_V_25_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_73 : Operation 755 [2/2] (2.32ns)   --->   "%layer3_weights_V_25_load = load i4 %layer3_weights_V_25_addr"   --->   Operation 755 'load' 'layer3_weights_V_25_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_73 : Operation 756 [1/1] (0.00ns)   --->   "%layer3_weights_V_26_addr = getelementptr i8 %layer3_weights_V_26, i64 0, i64 %j_2_cast"   --->   Operation 756 'getelementptr' 'layer3_weights_V_26_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_73 : Operation 757 [2/2] (2.32ns)   --->   "%layer3_weights_V_26_load = load i4 %layer3_weights_V_26_addr"   --->   Operation 757 'load' 'layer3_weights_V_26_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 74 <SV = 40> <Delay = 6.91>
ST_74 : Operation 758 [1/1] (0.00ns)   --->   "%shl_ln728_17 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_43, i8 0"   --->   Operation 758 'bitconcatenate' 'shl_ln728_17' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_74 : Operation 759 [1/1] (2.87ns)   --->   "%add_ln1192_18 = add i40 %shl_ln728_17, i40 %mul_ln703_18"   --->   Operation 759 'add' 'add_ln1192_18' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_18, i32 8, i32 39"   --->   Operation 760 'partselect' 'tmp_44' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_74 : Operation 761 [1/1] (0.00ns)   --->   "%shl_ln728_18 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_44, i8 0"   --->   Operation 761 'bitconcatenate' 'shl_ln728_18' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_74 : Operation 762 [1/1] (2.87ns)   --->   "%add_ln1192_19 = add i40 %shl_ln728_18, i40 %mul_ln703_19"   --->   Operation 762 'add' 'add_ln1192_19' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 763 [1/2] (6.91ns)   --->   "%mul_ln703_20 = mul i40 %sext_ln1118_23, i40 %sext_ln1116_21"   --->   Operation 763 'mul' 'mul_ln703_20' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_19, i32 8, i32 39"   --->   Operation 764 'partselect' 'tmp_45' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_74 : Operation 765 [1/2] (6.91ns)   --->   "%mul_ln703_21 = mul i40 %sext_ln1118_24, i40 %sext_ln1116_22"   --->   Operation 765 'mul' 'mul_ln703_21' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i8 %layer3_weights_V_23_load"   --->   Operation 766 'sext' 'sext_ln1118_25' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_74 : Operation 767 [2/2] (6.91ns)   --->   "%mul_ln703_22 = mul i40 %sext_ln1118_25, i40 %sext_ln1116_23"   --->   Operation 767 'mul' 'mul_ln703_22' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i8 %layer3_weights_V_24_load"   --->   Operation 768 'sext' 'sext_ln1118_26' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_74 : Operation 769 [2/2] (6.91ns)   --->   "%mul_ln703_23 = mul i40 %sext_ln1118_26, i40 %sext_ln1116_24"   --->   Operation 769 'mul' 'mul_ln703_23' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 770 [1/2] (2.32ns)   --->   "%layer3_weights_V_25_load = load i4 %layer3_weights_V_25_addr"   --->   Operation 770 'load' 'layer3_weights_V_25_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_74 : Operation 771 [1/2] (2.32ns)   --->   "%layer3_weights_V_26_load = load i4 %layer3_weights_V_26_addr"   --->   Operation 771 'load' 'layer3_weights_V_26_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_74 : Operation 772 [1/1] (0.00ns)   --->   "%layer3_weights_V_27_addr = getelementptr i8 %layer3_weights_V_27, i64 0, i64 %j_2_cast"   --->   Operation 772 'getelementptr' 'layer3_weights_V_27_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_74 : Operation 773 [2/2] (2.32ns)   --->   "%layer3_weights_V_27_load = load i4 %layer3_weights_V_27_addr"   --->   Operation 773 'load' 'layer3_weights_V_27_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_74 : Operation 774 [1/1] (0.00ns)   --->   "%layer3_weights_V_28_addr = getelementptr i8 %layer3_weights_V_28, i64 0, i64 %j_2_cast"   --->   Operation 774 'getelementptr' 'layer3_weights_V_28_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_74 : Operation 775 [2/2] (2.32ns)   --->   "%layer3_weights_V_28_load = load i4 %layer3_weights_V_28_addr"   --->   Operation 775 'load' 'layer3_weights_V_28_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 75 <SV = 41> <Delay = 6.91>
ST_75 : Operation 776 [1/1] (0.00ns)   --->   "%shl_ln728_19 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_45, i8 0"   --->   Operation 776 'bitconcatenate' 'shl_ln728_19' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_75 : Operation 777 [1/1] (2.87ns)   --->   "%add_ln1192_20 = add i40 %shl_ln728_19, i40 %mul_ln703_20"   --->   Operation 777 'add' 'add_ln1192_20' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_20, i32 8, i32 39"   --->   Operation 778 'partselect' 'tmp_46' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_75 : Operation 779 [1/1] (0.00ns)   --->   "%shl_ln728_20 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_46, i8 0"   --->   Operation 779 'bitconcatenate' 'shl_ln728_20' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_75 : Operation 780 [1/1] (2.87ns)   --->   "%add_ln1192_21 = add i40 %shl_ln728_20, i40 %mul_ln703_21"   --->   Operation 780 'add' 'add_ln1192_21' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 781 [1/2] (6.91ns)   --->   "%mul_ln703_22 = mul i40 %sext_ln1118_25, i40 %sext_ln1116_23"   --->   Operation 781 'mul' 'mul_ln703_22' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_21, i32 8, i32 39"   --->   Operation 782 'partselect' 'tmp_47' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_75 : Operation 783 [1/2] (6.91ns)   --->   "%mul_ln703_23 = mul i40 %sext_ln1118_26, i40 %sext_ln1116_24"   --->   Operation 783 'mul' 'mul_ln703_23' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i8 %layer3_weights_V_25_load"   --->   Operation 784 'sext' 'sext_ln1118_27' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_75 : Operation 785 [2/2] (6.91ns)   --->   "%mul_ln703_24 = mul i40 %sext_ln1118_27, i40 %sext_ln1116_25"   --->   Operation 785 'mul' 'mul_ln703_24' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i8 %layer3_weights_V_26_load"   --->   Operation 786 'sext' 'sext_ln1118_28' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_75 : Operation 787 [2/2] (6.91ns)   --->   "%mul_ln703_25 = mul i40 %sext_ln1118_28, i40 %sext_ln1116_26"   --->   Operation 787 'mul' 'mul_ln703_25' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 788 [1/2] (2.32ns)   --->   "%layer3_weights_V_27_load = load i4 %layer3_weights_V_27_addr"   --->   Operation 788 'load' 'layer3_weights_V_27_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_75 : Operation 789 [1/2] (2.32ns)   --->   "%layer3_weights_V_28_load = load i4 %layer3_weights_V_28_addr"   --->   Operation 789 'load' 'layer3_weights_V_28_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_75 : Operation 790 [1/1] (0.00ns)   --->   "%layer3_weights_V_29_addr = getelementptr i8 %layer3_weights_V_29, i64 0, i64 %j_2_cast"   --->   Operation 790 'getelementptr' 'layer3_weights_V_29_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_75 : Operation 791 [2/2] (2.32ns)   --->   "%layer3_weights_V_29_load = load i4 %layer3_weights_V_29_addr"   --->   Operation 791 'load' 'layer3_weights_V_29_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_75 : Operation 792 [1/1] (0.00ns)   --->   "%layer3_weights_V_30_addr = getelementptr i8 %layer3_weights_V_30, i64 0, i64 %j_2_cast"   --->   Operation 792 'getelementptr' 'layer3_weights_V_30_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_75 : Operation 793 [2/2] (2.32ns)   --->   "%layer3_weights_V_30_load = load i4 %layer3_weights_V_30_addr"   --->   Operation 793 'load' 'layer3_weights_V_30_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 76 <SV = 42> <Delay = 6.91>
ST_76 : Operation 794 [1/1] (0.00ns)   --->   "%shl_ln728_21 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_47, i8 0"   --->   Operation 794 'bitconcatenate' 'shl_ln728_21' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_76 : Operation 795 [1/1] (2.87ns)   --->   "%add_ln1192_22 = add i40 %shl_ln728_21, i40 %mul_ln703_22"   --->   Operation 795 'add' 'add_ln1192_22' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_22, i32 8, i32 39"   --->   Operation 796 'partselect' 'tmp_48' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_76 : Operation 797 [1/1] (0.00ns)   --->   "%shl_ln728_22 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_48, i8 0"   --->   Operation 797 'bitconcatenate' 'shl_ln728_22' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_76 : Operation 798 [1/1] (2.87ns)   --->   "%add_ln1192_23 = add i40 %shl_ln728_22, i40 %mul_ln703_23"   --->   Operation 798 'add' 'add_ln1192_23' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 799 [1/2] (6.91ns)   --->   "%mul_ln703_24 = mul i40 %sext_ln1118_27, i40 %sext_ln1116_25"   --->   Operation 799 'mul' 'mul_ln703_24' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 800 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_23, i32 8, i32 39"   --->   Operation 800 'partselect' 'tmp_49' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_76 : Operation 801 [1/2] (6.91ns)   --->   "%mul_ln703_25 = mul i40 %sext_ln1118_28, i40 %sext_ln1116_26"   --->   Operation 801 'mul' 'mul_ln703_25' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i8 %layer3_weights_V_27_load"   --->   Operation 802 'sext' 'sext_ln1118_29' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_76 : Operation 803 [2/2] (6.91ns)   --->   "%mul_ln703_26 = mul i40 %sext_ln1118_29, i40 %sext_ln1116_27"   --->   Operation 803 'mul' 'mul_ln703_26' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i8 %layer3_weights_V_28_load"   --->   Operation 804 'sext' 'sext_ln1118_30' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_76 : Operation 805 [2/2] (6.91ns)   --->   "%mul_ln703_27 = mul i40 %sext_ln1118_30, i40 %sext_ln1116_28"   --->   Operation 805 'mul' 'mul_ln703_27' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 806 [1/2] (2.32ns)   --->   "%layer3_weights_V_29_load = load i4 %layer3_weights_V_29_addr"   --->   Operation 806 'load' 'layer3_weights_V_29_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_76 : Operation 807 [1/2] (2.32ns)   --->   "%layer3_weights_V_30_load = load i4 %layer3_weights_V_30_addr"   --->   Operation 807 'load' 'layer3_weights_V_30_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_76 : Operation 808 [1/1] (0.00ns)   --->   "%layer3_weights_V_31_addr = getelementptr i8 %layer3_weights_V_31, i64 0, i64 %j_2_cast"   --->   Operation 808 'getelementptr' 'layer3_weights_V_31_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_76 : Operation 809 [2/2] (2.32ns)   --->   "%layer3_weights_V_31_load = load i4 %layer3_weights_V_31_addr"   --->   Operation 809 'load' 'layer3_weights_V_31_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 77 <SV = 43> <Delay = 6.91>
ST_77 : Operation 810 [1/1] (0.00ns)   --->   "%shl_ln728_23 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_49, i8 0"   --->   Operation 810 'bitconcatenate' 'shl_ln728_23' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_77 : Operation 811 [1/1] (2.87ns)   --->   "%add_ln1192_24 = add i40 %shl_ln728_23, i40 %mul_ln703_24"   --->   Operation 811 'add' 'add_ln1192_24' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_24, i32 8, i32 39"   --->   Operation 812 'partselect' 'tmp_50' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_77 : Operation 813 [1/1] (0.00ns)   --->   "%shl_ln728_24 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_50, i8 0"   --->   Operation 813 'bitconcatenate' 'shl_ln728_24' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_77 : Operation 814 [1/1] (2.87ns)   --->   "%add_ln1192_25 = add i40 %shl_ln728_24, i40 %mul_ln703_25"   --->   Operation 814 'add' 'add_ln1192_25' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 815 [1/2] (6.91ns)   --->   "%mul_ln703_26 = mul i40 %sext_ln1118_29, i40 %sext_ln1116_27"   --->   Operation 815 'mul' 'mul_ln703_26' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_25, i32 8, i32 39"   --->   Operation 816 'partselect' 'tmp_51' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_77 : Operation 817 [1/2] (6.91ns)   --->   "%mul_ln703_27 = mul i40 %sext_ln1118_30, i40 %sext_ln1116_28"   --->   Operation 817 'mul' 'mul_ln703_27' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i8 %layer3_weights_V_29_load"   --->   Operation 818 'sext' 'sext_ln1118_31' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_77 : Operation 819 [2/2] (6.91ns)   --->   "%mul_ln703_28 = mul i40 %sext_ln1118_31, i40 %sext_ln1116_29"   --->   Operation 819 'mul' 'mul_ln703_28' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i8 %layer3_weights_V_30_load"   --->   Operation 820 'sext' 'sext_ln1118_32' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_77 : Operation 821 [2/2] (6.91ns)   --->   "%mul_ln703_29 = mul i40 %sext_ln1118_32, i40 %sext_ln1116_30"   --->   Operation 821 'mul' 'mul_ln703_29' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 822 [1/2] (2.32ns)   --->   "%layer3_weights_V_31_load = load i4 %layer3_weights_V_31_addr"   --->   Operation 822 'load' 'layer3_weights_V_31_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 78 <SV = 44> <Delay = 6.91>
ST_78 : Operation 823 [1/1] (0.00ns)   --->   "%shl_ln728_25 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_51, i8 0"   --->   Operation 823 'bitconcatenate' 'shl_ln728_25' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_78 : Operation 824 [1/1] (2.87ns)   --->   "%add_ln1192_26 = add i40 %shl_ln728_25, i40 %mul_ln703_26"   --->   Operation 824 'add' 'add_ln1192_26' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 825 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_26, i32 8, i32 39"   --->   Operation 825 'partselect' 'tmp_52' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_78 : Operation 826 [1/1] (0.00ns)   --->   "%shl_ln728_26 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_52, i8 0"   --->   Operation 826 'bitconcatenate' 'shl_ln728_26' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_78 : Operation 827 [1/1] (2.87ns)   --->   "%add_ln1192_27 = add i40 %shl_ln728_26, i40 %mul_ln703_27"   --->   Operation 827 'add' 'add_ln1192_27' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 828 [1/2] (6.91ns)   --->   "%mul_ln703_28 = mul i40 %sext_ln1118_31, i40 %sext_ln1116_29"   --->   Operation 828 'mul' 'mul_ln703_28' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_27, i32 8, i32 39"   --->   Operation 829 'partselect' 'tmp_53' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_78 : Operation 830 [1/2] (6.91ns)   --->   "%mul_ln703_29 = mul i40 %sext_ln1118_32, i40 %sext_ln1116_30"   --->   Operation 830 'mul' 'mul_ln703_29' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i8 %layer3_weights_V_31_load"   --->   Operation 831 'sext' 'sext_ln1118_33' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_78 : Operation 832 [2/2] (6.91ns)   --->   "%mul_ln703_30 = mul i40 %sext_ln1118_33, i40 %temp_output2_0_V_load_31_cast"   --->   Operation 832 'mul' 'mul_ln703_30' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 45> <Delay = 6.91>
ST_79 : Operation 833 [1/1] (0.00ns)   --->   "%shl_ln728_27 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_53, i8 0"   --->   Operation 833 'bitconcatenate' 'shl_ln728_27' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_79 : Operation 834 [1/1] (2.87ns)   --->   "%add_ln1192_28 = add i40 %shl_ln728_27, i40 %mul_ln703_28"   --->   Operation 834 'add' 'add_ln1192_28' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_28, i32 8, i32 39"   --->   Operation 835 'partselect' 'tmp_54' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_79 : Operation 836 [1/1] (0.00ns)   --->   "%shl_ln728_28 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_54, i8 0"   --->   Operation 836 'bitconcatenate' 'shl_ln728_28' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_79 : Operation 837 [1/1] (2.87ns)   --->   "%add_ln1192_29 = add i40 %shl_ln728_28, i40 %mul_ln703_29"   --->   Operation 837 'add' 'add_ln1192_29' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 838 [1/2] (6.91ns)   --->   "%mul_ln703_30 = mul i40 %sext_ln1118_33, i40 %temp_output2_0_V_load_31_cast"   --->   Operation 838 'mul' 'mul_ln703_30' <Predicate = (!icmp_ln57)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_29, i32 8, i32 39"   --->   Operation 839 'partselect' 'tmp_55' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 80 <SV = 46> <Delay = 5.19>
ST_80 : Operation 840 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../build_tools/FPGA_AI/src/hls/matmul.cpp:57]   --->   Operation 840 'specloopname' 'specloopname_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_80 : Operation 841 [1/1] (0.00ns)   --->   "%shl_ln728_29 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_55, i8 0"   --->   Operation 841 'bitconcatenate' 'shl_ln728_29' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_80 : Operation 842 [1/1] (2.87ns)   --->   "%add_ln1192_30 = add i40 %shl_ln728_29, i40 %mul_ln703_30"   --->   Operation 842 'add' 'add_ln1192_30' <Predicate = (!icmp_ln57)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 843 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_30, i32 8, i32 39"   --->   Operation 843 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_80 : Operation 844 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr_1 = getelementptr i32 %temp_output3_0_V, i64 0, i64 %j_2_cast" [../build_tools/FPGA_AI/src/hls/matmul.cpp:65]   --->   Operation 844 'getelementptr' 'temp_output3_0_V_addr_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_80 : Operation 845 [1/1] (2.32ns)   --->   "%store_ln65 = store i32 %trunc_ln708_s, i4 %temp_output3_0_V_addr_1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:65]   --->   Operation 845 'store' 'store_ln65' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_80 : Operation 846 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit"   --->   Operation 846 'br' 'br_ln0' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 81 <SV = 28> <Delay = 1.58>
ST_81 : Operation 847 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer3PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit"   --->   Operation 847 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 82 <SV = 29> <Delay = 2.32>
ST_82 : Operation 848 [1/1] (0.00ns)   --->   "%i_3 = phi i5 %add_ln120, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i246.thread, i5 0, void %_Z11hwmm_layer3PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit.preheader" [../build_tools/FPGA_AI/src/hls/matmul.cpp:120]   --->   Operation 848 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 849 [1/1] (1.78ns)   --->   "%add_ln120 = add i5 %i_3, i5 1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:120]   --->   Operation 849 'add' 'add_ln120' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 850 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 850 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 851 [1/1] (1.36ns)   --->   "%icmp_ln120 = icmp_eq  i5 %i_3, i5 16" [../build_tools/FPGA_AI/src/hls/matmul.cpp:120]   --->   Operation 851 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 852 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 852 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 853 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %.split43, void %_Z13hw_act_layer3PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader" [../build_tools/FPGA_AI/src/hls/matmul.cpp:120]   --->   Operation 853 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 854 [1/1] (0.00ns)   --->   "%i_3_cast = zext i5 %i_3" [../build_tools/FPGA_AI/src/hls/matmul.cpp:120]   --->   Operation 854 'zext' 'i_3_cast' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_82 : Operation 855 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr_2 = getelementptr i32 %temp_output3_0_V, i64 0, i64 %i_3_cast"   --->   Operation 855 'getelementptr' 'temp_output3_0_V_addr_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_82 : Operation 856 [2/2] (2.32ns)   --->   "%p_Val2_7 = load i4 %temp_output3_0_V_addr_2"   --->   Operation 856 'load' 'p_Val2_7' <Predicate = (!icmp_ln120)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_82 : Operation 857 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer3PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit"   --->   Operation 857 'br' 'br_ln0' <Predicate = (!icmp_ln120)> <Delay = 0.00>

State 83 <SV = 30> <Delay = 4.87>
ST_83 : Operation 858 [1/1] (0.00ns)   --->   "%specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../build_tools/FPGA_AI/src/hls/matmul.cpp:120]   --->   Operation 858 'specloopname' 'specloopname_ln120' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 859 [1/2] (2.32ns)   --->   "%p_Val2_7 = load i4 %temp_output3_0_V_addr_2"   --->   Operation 859 'load' 'p_Val2_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_83 : Operation 860 [1/1] (2.47ns)   --->   "%icmp_ln885_2 = icmp_eq  i32 %p_Val2_7, i32 0"   --->   Operation 860 'icmp' 'icmp_ln885_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 861 [1/1] (0.00ns)   --->   "%br_ln885 = br i1 %icmp_ln885_2, void %_ifconv51, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i246.thread"   --->   Operation 861 'br' 'br_ln885' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 862 [1/1] (2.55ns)   --->   "%tmp_V_4 = sub i32 0, i32 %p_Val2_7"   --->   Operation 862 'sub' 'tmp_V_4' <Predicate = (!icmp_ln885_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 31> <Delay = 5.80>
ST_84 : Operation 863 [1/1] (0.00ns)   --->   "%p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_7, i32 31"   --->   Operation 863 'bitselect' 'p_Result_23' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_84 : Operation 864 [1/1] (0.69ns)   --->   "%tmp_V_8 = select i1 %p_Result_23, i32 %tmp_V_4, i32 %p_Val2_7"   --->   Operation 864 'select' 'tmp_V_8' <Predicate = (!icmp_ln885_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 865 [1/1] (0.00ns)   --->   "%p_Result_24 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_8, i32 31, i32 0"   --->   Operation 865 'partselect' 'p_Result_24' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_84 : Operation 866 [1/1] (0.00ns)   --->   "%l_2 = cttz i32 @llvm.cttz.i32, i32 %p_Result_24, i1 1"   --->   Operation 866 'cttz' 'l_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_84 : Operation 867 [1/1] (2.55ns)   --->   "%sub_ln894_2 = sub i32 32, i32 %l_2"   --->   Operation 867 'sub' 'sub_ln894_2' <Predicate = (!icmp_ln885_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 868 [1/1] (2.55ns)   --->   "%lsb_index_2 = add i32 %sub_ln894_2, i32 4294967243"   --->   Operation 868 'add' 'lsb_index_2' <Predicate = (!icmp_ln885_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 869 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_2, i32 1, i32 31"   --->   Operation 869 'partselect' 'tmp_83' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_84 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln897_2 = trunc i32 %sub_ln894_2"   --->   Operation 870 'trunc' 'trunc_ln897_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_84 : Operation 871 [1/1] (0.00ns)   --->   "%p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_8, i32 %lsb_index_2"   --->   Operation 871 'bitselect' 'p_Result_25' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_84 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln893_2 = trunc i32 %l_2"   --->   Operation 872 'trunc' 'trunc_ln893_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>

State 85 <SV = 32> <Delay = 7.23>
ST_85 : Operation 873 [1/1] (2.47ns)   --->   "%icmp_ln896_2 = icmp_sgt  i31 %tmp_83, i31 0"   --->   Operation 873 'icmp' 'icmp_ln896_2' <Predicate = (!icmp_ln885_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 874 [1/1] (1.82ns)   --->   "%sub_ln897_2 = sub i6 22, i6 %trunc_ln897_2"   --->   Operation 874 'sub' 'sub_ln897_2' <Predicate = (!icmp_ln885_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_2)   --->   "%zext_ln897_2 = zext i6 %sub_ln897_2"   --->   Operation 875 'zext' 'zext_ln897_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_85 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_2)   --->   "%lshr_ln897_2 = lshr i32 4294967295, i32 %zext_ln897_2"   --->   Operation 876 'lshr' 'lshr_ln897_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_2)   --->   "%shl_ln899_2 = shl i32 1, i32 %lsb_index_2"   --->   Operation 877 'shl' 'shl_ln899_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_2)   --->   "%or_ln899_4 = or i32 %lshr_ln897_2, i32 %shl_ln899_2"   --->   Operation 878 'or' 'or_ln899_4' <Predicate = (!icmp_ln885_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_2)   --->   "%and_ln899_4 = and i32 %tmp_V_8, i32 %or_ln899_4"   --->   Operation 879 'and' 'and_ln899_4' <Predicate = (!icmp_ln885_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 880 [1/1] (4.42ns) (out node of the LUT)   --->   "%icmp_ln899_2 = icmp_ne  i32 %and_ln899_4, i32 0"   --->   Operation 880 'icmp' 'icmp_ln899_2' <Predicate = (!icmp_ln885_2)> <Delay = 4.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_4)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_2, i32 31"   --->   Operation 881 'bitselect' 'tmp_84' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_85 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_4)   --->   "%xor_ln899_2 = xor i1 %tmp_84, i1 1"   --->   Operation 882 'xor' 'xor_ln899_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 883 [1/1] (2.47ns)   --->   "%icmp_ln908_2 = icmp_sgt  i32 %lsb_index_2, i32 0"   --->   Operation 883 'icmp' 'icmp_ln908_2' <Predicate = (!icmp_ln885_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_4)   --->   "%select_ln896_2 = select i1 %icmp_ln896_2, i1 %icmp_ln899_2, i1 %p_Result_25"   --->   Operation 884 'select' 'select_ln896_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_4)   --->   "%and_ln899_5 = and i1 %p_Result_25, i1 %xor_ln899_2"   --->   Operation 885 'and' 'and_ln899_5' <Predicate = (!icmp_ln885_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 886 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln908_4 = select i1 %icmp_ln908_2, i1 %select_ln896_2, i1 %and_ln899_5"   --->   Operation 886 'select' 'select_ln908_4' <Predicate = (!icmp_ln885_2)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 86 <SV = 33> <Delay = 6.97>
ST_86 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln907_2 = zext i32 %tmp_V_8"   --->   Operation 887 'zext' 'zext_ln907_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_86 : Operation 888 [1/1] (2.55ns)   --->   "%add_ln908_2 = add i32 %sub_ln894_2, i32 4294967242"   --->   Operation 888 'add' 'add_ln908_2' <Predicate = (!icmp_ln885_2 & icmp_ln908_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%zext_ln908_2 = zext i32 %add_ln908_2"   --->   Operation 889 'zext' 'zext_ln908_2' <Predicate = (!icmp_ln885_2 & icmp_ln908_2)> <Delay = 0.00>
ST_86 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%lshr_ln908_2 = lshr i64 %zext_ln907_2, i64 %zext_ln908_2"   --->   Operation 890 'lshr' 'lshr_ln908_2' <Predicate = (!icmp_ln885_2 & icmp_ln908_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 891 [1/1] (2.55ns)   --->   "%sub_ln909_2 = sub i32 54, i32 %sub_ln894_2"   --->   Operation 891 'sub' 'sub_ln909_2' <Predicate = (!icmp_ln885_2 & !icmp_ln908_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%zext_ln909_2 = zext i32 %sub_ln909_2"   --->   Operation 892 'zext' 'zext_ln909_2' <Predicate = (!icmp_ln885_2 & !icmp_ln908_2)> <Delay = 0.00>
ST_86 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%shl_ln909_2 = shl i64 %zext_ln907_2, i64 %zext_ln909_2"   --->   Operation 893 'shl' 'shl_ln909_2' <Predicate = (!icmp_ln885_2 & !icmp_ln908_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%m_10 = select i1 %icmp_ln908_2, i64 %lshr_ln908_2, i64 %shl_ln909_2"   --->   Operation 894 'select' 'm_10' <Predicate = (!icmp_ln885_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%zext_ln911_2 = zext i1 %select_ln908_4"   --->   Operation 895 'zext' 'zext_ln911_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_86 : Operation 896 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_11 = add i64 %m_10, i64 %zext_ln911_2"   --->   Operation 896 'add' 'm_11' <Predicate = (!icmp_ln885_2)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 897 [1/1] (0.00ns)   --->   "%m_14 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_11, i32 1, i32 63"   --->   Operation 897 'partselect' 'm_14' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_86 : Operation 898 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_11, i32 54"   --->   Operation 898 'bitselect' 'p_Result_10' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_86 : Operation 899 [1/1] (0.00ns)   --->   "%trunc_ln1506_2 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_11, i32 1, i32 52"   --->   Operation 899 'partselect' 'trunc_ln1506_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>

State 87 <SV = 34> <Delay = 6.32>
ST_87 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln912_2 = zext i63 %m_14"   --->   Operation 900 'zext' 'zext_ln912_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_87 : Operation 901 [1/1] (0.69ns)   --->   "%select_ln893_2 = select i1 %p_Result_10, i11 1023, i11 1022"   --->   Operation 901 'select' 'select_ln893_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 902 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_2 = sub i11 24, i11 %trunc_ln893_2"   --->   Operation 902 'sub' 'sub_ln915_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_87 : Operation 903 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915_2 = add i11 %sub_ln915_2, i11 %select_ln893_2"   --->   Operation 903 'add' 'add_ln915_2' <Predicate = (!icmp_ln885_2)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_87 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_23, i11 %add_ln915_2"   --->   Operation 904 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_87 : Operation 905 [1/1] (0.00ns)   --->   "%p_Result_26 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912_2, i12 %tmp_3, i32 52, i32 63"   --->   Operation 905 'partset' 'p_Result_26' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_87 : Operation 906 [1/1] (1.88ns)   --->   "%icmp_ln1506_4 = icmp_ne  i11 %add_ln915_2, i11 2047"   --->   Operation 906 'icmp' 'icmp_ln1506_4' <Predicate = (!icmp_ln885_2)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 907 [1/1] (2.89ns)   --->   "%icmp_ln1506_5 = icmp_eq  i52 %trunc_ln1506_2, i52 0"   --->   Operation 907 'icmp' 'icmp_ln1506_5' <Predicate = (!icmp_ln885_2)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 35> <Delay = 5.46>
ST_88 : Operation 908 [1/1] (0.00ns)   --->   "%bitcast_ln734_2 = bitcast i64 %p_Result_26"   --->   Operation 908 'bitcast' 'bitcast_ln734_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>
ST_88 : Operation 909 [2/2] (5.46ns)   --->   "%tmp_4 = fcmp_olt  i64 %bitcast_ln734_2, i64 0"   --->   Operation 909 'dcmp' 'tmp_4' <Predicate = (!icmp_ln885_2)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 36> <Delay = 6.43>
ST_89 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node and_ln1506_2)   --->   "%or_ln1506_2 = or i1 %icmp_ln1506_5, i1 %icmp_ln1506_4"   --->   Operation 910 'or' 'or_ln1506_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 911 [1/2] (5.46ns)   --->   "%tmp_4 = fcmp_olt  i64 %bitcast_ln734_2, i64 0"   --->   Operation 911 'dcmp' 'tmp_4' <Predicate = (!icmp_ln885_2)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 912 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1506_2 = and i1 %or_ln1506_2, i1 %tmp_4"   --->   Operation 912 'and' 'and_ln1506_2' <Predicate = (!icmp_ln885_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 913 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %and_ln1506_2, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i246.thread, void" [../build_tools/FPGA_AI/src/hls/matmul.cpp:122]   --->   Operation 913 'br' 'br_ln122' <Predicate = (!icmp_ln885_2)> <Delay = 0.00>

State 90 <SV = 37> <Delay = 2.32>
ST_90 : Operation 914 [1/1] (2.32ns)   --->   "%store_ln123 = store i32 0, i4 %temp_output3_0_V_addr_2" [../build_tools/FPGA_AI/src/hls/matmul.cpp:123]   --->   Operation 914 'store' 'store_ln123' <Predicate = (!icmp_ln885_2 & and_ln1506_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_90 : Operation 915 [1/1] (0.00ns)   --->   "%br_ln123 = br void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i246.thread" [../build_tools/FPGA_AI/src/hls/matmul.cpp:123]   --->   Operation 915 'br' 'br_ln123' <Predicate = (!icmp_ln885_2 & and_ln1506_2)> <Delay = 0.00>

State 91 <SV = 30> <Delay = 2.32>
ST_91 : Operation 916 [1/1] (0.00ns)   --->   "%temp_output4_0_2_V = alloca i32 1"   --->   Operation 916 'alloca' 'temp_output4_0_2_V' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 917 [1/1] (0.00ns)   --->   "%temp_output4_0_2_V_1 = alloca i32 1"   --->   Operation 917 'alloca' 'temp_output4_0_2_V_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 918 [1/1] (0.00ns)   --->   "%temp_output4_0_2_V_2 = alloca i32 1"   --->   Operation 918 'alloca' 'temp_output4_0_2_V_2' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 919 [2/2] (2.32ns)   --->   "%temp_output3_0_V_load = load i4 %temp_output3_0_V_addr"   --->   Operation 919 'load' 'temp_output3_0_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_91 : Operation 920 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr_3 = getelementptr i32 %temp_output3_0_V, i64 0, i64 1"   --->   Operation 920 'getelementptr' 'temp_output3_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 921 [2/2] (2.32ns)   --->   "%temp_output3_0_V_load_1 = load i4 %temp_output3_0_V_addr_3"   --->   Operation 921 'load' 'temp_output3_0_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_91 : Operation 922 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 256, i32 %temp_output4_0_2_V"   --->   Operation 922 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 92 <SV = 31> <Delay = 2.32>
ST_92 : Operation 923 [1/2] (2.32ns)   --->   "%temp_output3_0_V_load = load i4 %temp_output3_0_V_addr"   --->   Operation 923 'load' 'temp_output3_0_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_92 : Operation 924 [1/2] (2.32ns)   --->   "%temp_output3_0_V_load_1 = load i4 %temp_output3_0_V_addr_3"   --->   Operation 924 'load' 'temp_output3_0_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_92 : Operation 925 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr_4 = getelementptr i32 %temp_output3_0_V, i64 0, i64 2"   --->   Operation 925 'getelementptr' 'temp_output3_0_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 926 [2/2] (2.32ns)   --->   "%temp_output3_0_V_load_2 = load i4 %temp_output3_0_V_addr_4"   --->   Operation 926 'load' 'temp_output3_0_V_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_92 : Operation 927 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr_5 = getelementptr i32 %temp_output3_0_V, i64 0, i64 3"   --->   Operation 927 'getelementptr' 'temp_output3_0_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 928 [2/2] (2.32ns)   --->   "%temp_output3_0_V_load_3 = load i4 %temp_output3_0_V_addr_5"   --->   Operation 928 'load' 'temp_output3_0_V_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 93 <SV = 32> <Delay = 2.32>
ST_93 : Operation 929 [1/2] (2.32ns)   --->   "%temp_output3_0_V_load_2 = load i4 %temp_output3_0_V_addr_4"   --->   Operation 929 'load' 'temp_output3_0_V_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_93 : Operation 930 [1/2] (2.32ns)   --->   "%temp_output3_0_V_load_3 = load i4 %temp_output3_0_V_addr_5"   --->   Operation 930 'load' 'temp_output3_0_V_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_93 : Operation 931 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr_6 = getelementptr i32 %temp_output3_0_V, i64 0, i64 4"   --->   Operation 931 'getelementptr' 'temp_output3_0_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 932 [2/2] (2.32ns)   --->   "%temp_output3_0_V_load_4 = load i4 %temp_output3_0_V_addr_6"   --->   Operation 932 'load' 'temp_output3_0_V_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_93 : Operation 933 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr_7 = getelementptr i32 %temp_output3_0_V, i64 0, i64 5"   --->   Operation 933 'getelementptr' 'temp_output3_0_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 934 [2/2] (2.32ns)   --->   "%temp_output3_0_V_load_5 = load i4 %temp_output3_0_V_addr_7"   --->   Operation 934 'load' 'temp_output3_0_V_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 94 <SV = 33> <Delay = 2.32>
ST_94 : Operation 935 [1/2] (2.32ns)   --->   "%temp_output3_0_V_load_4 = load i4 %temp_output3_0_V_addr_6"   --->   Operation 935 'load' 'temp_output3_0_V_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 936 [1/2] (2.32ns)   --->   "%temp_output3_0_V_load_5 = load i4 %temp_output3_0_V_addr_7"   --->   Operation 936 'load' 'temp_output3_0_V_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 937 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr_8 = getelementptr i32 %temp_output3_0_V, i64 0, i64 6"   --->   Operation 937 'getelementptr' 'temp_output3_0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 938 [2/2] (2.32ns)   --->   "%temp_output3_0_V_load_6 = load i4 %temp_output3_0_V_addr_8"   --->   Operation 938 'load' 'temp_output3_0_V_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 939 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr_9 = getelementptr i32 %temp_output3_0_V, i64 0, i64 7"   --->   Operation 939 'getelementptr' 'temp_output3_0_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 940 [2/2] (2.32ns)   --->   "%temp_output3_0_V_load_7 = load i4 %temp_output3_0_V_addr_9"   --->   Operation 940 'load' 'temp_output3_0_V_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 95 <SV = 34> <Delay = 2.32>
ST_95 : Operation 941 [1/2] (2.32ns)   --->   "%temp_output3_0_V_load_6 = load i4 %temp_output3_0_V_addr_8"   --->   Operation 941 'load' 'temp_output3_0_V_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 942 [1/2] (2.32ns)   --->   "%temp_output3_0_V_load_7 = load i4 %temp_output3_0_V_addr_9"   --->   Operation 942 'load' 'temp_output3_0_V_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 943 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr_10 = getelementptr i32 %temp_output3_0_V, i64 0, i64 8"   --->   Operation 943 'getelementptr' 'temp_output3_0_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 944 [2/2] (2.32ns)   --->   "%temp_output3_0_V_load_8 = load i4 %temp_output3_0_V_addr_10"   --->   Operation 944 'load' 'temp_output3_0_V_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 945 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr_11 = getelementptr i32 %temp_output3_0_V, i64 0, i64 9"   --->   Operation 945 'getelementptr' 'temp_output3_0_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 946 [2/2] (2.32ns)   --->   "%temp_output3_0_V_load_9 = load i4 %temp_output3_0_V_addr_11"   --->   Operation 946 'load' 'temp_output3_0_V_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 96 <SV = 35> <Delay = 2.32>
ST_96 : Operation 947 [1/2] (2.32ns)   --->   "%temp_output3_0_V_load_8 = load i4 %temp_output3_0_V_addr_10"   --->   Operation 947 'load' 'temp_output3_0_V_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_96 : Operation 948 [1/2] (2.32ns)   --->   "%temp_output3_0_V_load_9 = load i4 %temp_output3_0_V_addr_11"   --->   Operation 948 'load' 'temp_output3_0_V_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_96 : Operation 949 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr_12 = getelementptr i32 %temp_output3_0_V, i64 0, i64 10"   --->   Operation 949 'getelementptr' 'temp_output3_0_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 950 [2/2] (2.32ns)   --->   "%temp_output3_0_V_load_10 = load i4 %temp_output3_0_V_addr_12"   --->   Operation 950 'load' 'temp_output3_0_V_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_96 : Operation 951 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr_13 = getelementptr i32 %temp_output3_0_V, i64 0, i64 11"   --->   Operation 951 'getelementptr' 'temp_output3_0_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 952 [2/2] (2.32ns)   --->   "%temp_output3_0_V_load_11 = load i4 %temp_output3_0_V_addr_13"   --->   Operation 952 'load' 'temp_output3_0_V_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 97 <SV = 36> <Delay = 2.32>
ST_97 : Operation 953 [1/2] (2.32ns)   --->   "%temp_output3_0_V_load_10 = load i4 %temp_output3_0_V_addr_12"   --->   Operation 953 'load' 'temp_output3_0_V_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_97 : Operation 954 [1/2] (2.32ns)   --->   "%temp_output3_0_V_load_11 = load i4 %temp_output3_0_V_addr_13"   --->   Operation 954 'load' 'temp_output3_0_V_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_97 : Operation 955 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr_14 = getelementptr i32 %temp_output3_0_V, i64 0, i64 12"   --->   Operation 955 'getelementptr' 'temp_output3_0_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 956 [2/2] (2.32ns)   --->   "%temp_output3_0_V_load_12 = load i4 %temp_output3_0_V_addr_14"   --->   Operation 956 'load' 'temp_output3_0_V_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_97 : Operation 957 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr_15 = getelementptr i32 %temp_output3_0_V, i64 0, i64 13"   --->   Operation 957 'getelementptr' 'temp_output3_0_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 958 [2/2] (2.32ns)   --->   "%temp_output3_0_V_load_13 = load i4 %temp_output3_0_V_addr_15"   --->   Operation 958 'load' 'temp_output3_0_V_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 98 <SV = 37> <Delay = 2.32>
ST_98 : Operation 959 [1/2] (2.32ns)   --->   "%temp_output3_0_V_load_12 = load i4 %temp_output3_0_V_addr_14"   --->   Operation 959 'load' 'temp_output3_0_V_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_98 : Operation 960 [1/2] (2.32ns)   --->   "%temp_output3_0_V_load_13 = load i4 %temp_output3_0_V_addr_15"   --->   Operation 960 'load' 'temp_output3_0_V_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_98 : Operation 961 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr_16 = getelementptr i32 %temp_output3_0_V, i64 0, i64 14"   --->   Operation 961 'getelementptr' 'temp_output3_0_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 962 [2/2] (2.32ns)   --->   "%temp_output3_0_V_load_14 = load i4 %temp_output3_0_V_addr_16"   --->   Operation 962 'load' 'temp_output3_0_V_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_98 : Operation 963 [1/1] (0.00ns)   --->   "%temp_output3_0_V_addr_17 = getelementptr i32 %temp_output3_0_V, i64 0, i64 15"   --->   Operation 963 'getelementptr' 'temp_output3_0_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 964 [2/2] (2.32ns)   --->   "%temp_output3_0_V_load_15 = load i4 %temp_output3_0_V_addr_17"   --->   Operation 964 'load' 'temp_output3_0_V_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 99 <SV = 38> <Delay = 2.32>
ST_99 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln1116_31 = sext i32 %temp_output3_0_V_load"   --->   Operation 965 'sext' 'sext_ln1116_31' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln1116_32 = sext i32 %temp_output3_0_V_load_1"   --->   Operation 966 'sext' 'sext_ln1116_32' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln1116_33 = sext i32 %temp_output3_0_V_load_2"   --->   Operation 967 'sext' 'sext_ln1116_33' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln1116_34 = sext i32 %temp_output3_0_V_load_3"   --->   Operation 968 'sext' 'sext_ln1116_34' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln1116_35 = sext i32 %temp_output3_0_V_load_4"   --->   Operation 969 'sext' 'sext_ln1116_35' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln1116_36 = sext i32 %temp_output3_0_V_load_5"   --->   Operation 970 'sext' 'sext_ln1116_36' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln1116_37 = sext i32 %temp_output3_0_V_load_6"   --->   Operation 971 'sext' 'sext_ln1116_37' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln1116_38 = sext i32 %temp_output3_0_V_load_7"   --->   Operation 972 'sext' 'sext_ln1116_38' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln1116_39 = sext i32 %temp_output3_0_V_load_8"   --->   Operation 973 'sext' 'sext_ln1116_39' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln1116_40 = sext i32 %temp_output3_0_V_load_9"   --->   Operation 974 'sext' 'sext_ln1116_40' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 975 [1/1] (0.00ns)   --->   "%sext_ln1116_41 = sext i32 %temp_output3_0_V_load_10"   --->   Operation 975 'sext' 'sext_ln1116_41' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln1116_42 = sext i32 %temp_output3_0_V_load_11"   --->   Operation 976 'sext' 'sext_ln1116_42' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 977 [1/1] (0.00ns)   --->   "%sext_ln1116_43 = sext i32 %temp_output3_0_V_load_12"   --->   Operation 977 'sext' 'sext_ln1116_43' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln1116_44 = sext i32 %temp_output3_0_V_load_13"   --->   Operation 978 'sext' 'sext_ln1116_44' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 979 [1/2] (2.32ns)   --->   "%temp_output3_0_V_load_14 = load i4 %temp_output3_0_V_addr_16"   --->   Operation 979 'load' 'temp_output3_0_V_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_99 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln1116_45 = sext i32 %temp_output3_0_V_load_14"   --->   Operation 980 'sext' 'sext_ln1116_45' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 981 [1/2] (2.32ns)   --->   "%temp_output3_0_V_load_15 = load i4 %temp_output3_0_V_addr_17"   --->   Operation 981 'load' 'temp_output3_0_V_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_99 : Operation 982 [1/1] (0.00ns)   --->   "%temp_output3_0_V_load_15_cast = sext i32 %temp_output3_0_V_load_15"   --->   Operation 982 'sext' 'temp_output3_0_V_load_15_cast' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 983 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer3PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit"   --->   Operation 983 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 100 <SV = 39> <Delay = 1.70>
ST_100 : Operation 984 [1/1] (0.00ns)   --->   "%j_3 = phi i2 0, void %_Z13hw_act_layer3PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader, i2 %add_ln74, void %.split195"   --->   Operation 984 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 985 [1/1] (1.56ns)   --->   "%add_ln74 = add i2 %j_3, i2 1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:74]   --->   Operation 985 'add' 'add_ln74' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 986 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 986 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 987 [1/1] (0.95ns)   --->   "%icmp_ln74 = icmp_eq  i2 %j_3, i2 3" [../build_tools/FPGA_AI/src/hls/matmul.cpp:74]   --->   Operation 987 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 988 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 988 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 989 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %.split, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader" [../build_tools/FPGA_AI/src/hls/matmul.cpp:74]   --->   Operation 989 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 990 [1/1] (1.70ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 45, i32 4294967126, i32 48, i2 %j_3"   --->   Operation 990 'mux' 'tmp_5' <Predicate = (!icmp_ln74)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 991 [1/1] (1.70ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 77, i32 4294967195, i32 19, i2 %j_3"   --->   Operation 991 'mux' 'tmp_6' <Predicate = (!icmp_ln74)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 992 [1/1] (1.70ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 4294967179, i32 4294967289, i32 4294967272, i2 %j_3"   --->   Operation 992 'mux' 'tmp_7' <Predicate = (!icmp_ln74)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 993 [1/1] (1.13ns)   --->   "%switch_ln82 = switch i2 %j_3, void %branch2, i2 0, void %.split..split195_crit_edge, i2 1, void %branch1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:82]   --->   Operation 993 'switch' 'switch_ln82' <Predicate = (!icmp_ln74)> <Delay = 1.13>
ST_100 : Operation 994 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer3PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit"   --->   Operation 994 'br' 'br_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>

State 101 <SV = 40> <Delay = 6.91>
ST_101 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i32 %tmp_5"   --->   Operation 995 'sext' 'sext_ln1118_34' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 996 [2/2] (6.91ns)   --->   "%mul_ln1118_2 = mul i40 %sext_ln1118_34, i40 %sext_ln1116_31"   --->   Operation 996 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i32 %tmp_6"   --->   Operation 997 'sext' 'sext_ln1118_35' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 998 [2/2] (6.91ns)   --->   "%mul_ln1118_3 = mul i40 %sext_ln1118_35, i40 %sext_ln1116_32"   --->   Operation 998 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i32 %tmp_7"   --->   Operation 999 'sext' 'sext_ln1118_36' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1000 [2/2] (6.91ns)   --->   "%mul_ln1118_4 = mul i40 %sext_ln1118_36, i40 %sext_ln1116_33"   --->   Operation 1000 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1001 [1/1] (1.70ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 64, i32 4294967243, i32 55, i2 %j_3"   --->   Operation 1001 'mux' 'tmp_8' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1002 [1/1] (1.70ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 4294967167, i32 36, i32 60, i2 %j_3"   --->   Operation 1002 'mux' 'tmp_9' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 41> <Delay = 6.91>
ST_102 : Operation 1003 [1/2] (6.91ns)   --->   "%mul_ln1118_2 = mul i40 %sext_ln1118_34, i40 %sext_ln1116_31"   --->   Operation 1003 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1004 [1/2] (6.91ns)   --->   "%mul_ln1118_3 = mul i40 %sext_ln1118_35, i40 %sext_ln1116_32"   --->   Operation 1004 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1005 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln1118_2, i32 8, i32 39"   --->   Operation 1005 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1006 [1/2] (6.91ns)   --->   "%mul_ln1118_4 = mul i40 %sext_ln1118_36, i40 %sext_ln1116_33"   --->   Operation 1006 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1007 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i32 %tmp_8"   --->   Operation 1007 'sext' 'sext_ln1118_37' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1008 [2/2] (6.91ns)   --->   "%mul_ln1118_5 = mul i40 %sext_ln1118_37, i40 %sext_ln1116_34"   --->   Operation 1008 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i32 %tmp_9"   --->   Operation 1009 'sext' 'sext_ln1118_38' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1010 [2/2] (6.91ns)   --->   "%mul_ln1118_6 = mul i40 %sext_ln1118_38, i40 %sext_ln1116_35"   --->   Operation 1010 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1011 [1/1] (1.70ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 4294967199, i32 141, i32 22, i2 %j_3"   --->   Operation 1011 'mux' 'tmp_10' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1012 [1/1] (1.70ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 4294967181, i32 46, i32 68, i2 %j_3"   --->   Operation 1012 'mux' 'tmp_11' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 42> <Delay = 6.91>
ST_103 : Operation 1013 [1/1] (0.00ns)   --->   "%shl_ln728_30 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_56, i8 0"   --->   Operation 1013 'bitconcatenate' 'shl_ln728_30' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1014 [1/1] (2.87ns)   --->   "%add_ln1192_32 = add i40 %shl_ln728_30, i40 %mul_ln1118_3"   --->   Operation 1014 'add' 'add_ln1192_32' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_32, i32 8, i32 39"   --->   Operation 1015 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1016 [1/1] (0.00ns)   --->   "%shl_ln728_31 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_57, i8 0"   --->   Operation 1016 'bitconcatenate' 'shl_ln728_31' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1017 [1/1] (2.87ns)   --->   "%add_ln1192_33 = add i40 %shl_ln728_31, i40 %mul_ln1118_4"   --->   Operation 1017 'add' 'add_ln1192_33' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1018 [1/2] (6.91ns)   --->   "%mul_ln1118_5 = mul i40 %sext_ln1118_37, i40 %sext_ln1116_34"   --->   Operation 1018 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1019 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_33, i32 8, i32 39"   --->   Operation 1019 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1020 [1/2] (6.91ns)   --->   "%mul_ln1118_6 = mul i40 %sext_ln1118_38, i40 %sext_ln1116_35"   --->   Operation 1020 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i32 %tmp_10"   --->   Operation 1021 'sext' 'sext_ln1118_39' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1022 [2/2] (6.91ns)   --->   "%mul_ln1118_7 = mul i40 %sext_ln1118_39, i40 %sext_ln1116_36"   --->   Operation 1022 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1023 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i32 %tmp_11"   --->   Operation 1023 'sext' 'sext_ln1118_40' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1024 [2/2] (6.91ns)   --->   "%mul_ln1118_8 = mul i40 %sext_ln1118_40, i40 %sext_ln1116_37"   --->   Operation 1024 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1025 [1/1] (1.70ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 4294967278, i32 55, i32 17, i2 %j_3"   --->   Operation 1025 'mux' 'tmp_12' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1026 [1/1] (1.70ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 4294967246, i32 94, i32 4294967282, i2 %j_3"   --->   Operation 1026 'mux' 'tmp_13' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 43> <Delay = 6.91>
ST_104 : Operation 1027 [1/1] (0.00ns)   --->   "%shl_ln728_32 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_58, i8 0"   --->   Operation 1027 'bitconcatenate' 'shl_ln728_32' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1028 [1/1] (2.87ns)   --->   "%add_ln1192_34 = add i40 %shl_ln728_32, i40 %mul_ln1118_5"   --->   Operation 1028 'add' 'add_ln1192_34' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_34, i32 8, i32 39"   --->   Operation 1029 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1030 [1/1] (0.00ns)   --->   "%shl_ln728_33 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_59, i8 0"   --->   Operation 1030 'bitconcatenate' 'shl_ln728_33' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1031 [1/1] (2.87ns)   --->   "%add_ln1192_35 = add i40 %shl_ln728_33, i40 %mul_ln1118_6"   --->   Operation 1031 'add' 'add_ln1192_35' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1032 [1/2] (6.91ns)   --->   "%mul_ln1118_7 = mul i40 %sext_ln1118_39, i40 %sext_ln1116_36"   --->   Operation 1032 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_35, i32 8, i32 39"   --->   Operation 1033 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1034 [1/2] (6.91ns)   --->   "%mul_ln1118_8 = mul i40 %sext_ln1118_40, i40 %sext_ln1116_37"   --->   Operation 1034 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i32 %tmp_12"   --->   Operation 1035 'sext' 'sext_ln1118_41' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1036 [2/2] (6.91ns)   --->   "%mul_ln1118_9 = mul i40 %sext_ln1118_41, i40 %sext_ln1116_38"   --->   Operation 1036 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i32 %tmp_13"   --->   Operation 1037 'sext' 'sext_ln1118_42' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1038 [2/2] (6.91ns)   --->   "%mul_ln1118_10 = mul i40 %sext_ln1118_42, i40 %sext_ln1116_39"   --->   Operation 1038 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1039 [1/1] (1.70ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 69, i32 4294967257, i32 4294967157, i2 %j_3"   --->   Operation 1039 'mux' 'tmp_14' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1040 [1/1] (1.70ns)   --->   "%tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 4294967168, i32 45, i32 4294967199, i2 %j_3"   --->   Operation 1040 'mux' 'tmp_15' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 44> <Delay = 6.91>
ST_105 : Operation 1041 [1/1] (0.00ns)   --->   "%shl_ln728_34 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_60, i8 0"   --->   Operation 1041 'bitconcatenate' 'shl_ln728_34' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1042 [1/1] (2.87ns)   --->   "%add_ln1192_36 = add i40 %shl_ln728_34, i40 %mul_ln1118_7"   --->   Operation 1042 'add' 'add_ln1192_36' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1043 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_36, i32 8, i32 39"   --->   Operation 1043 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1044 [1/1] (0.00ns)   --->   "%shl_ln728_35 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_61, i8 0"   --->   Operation 1044 'bitconcatenate' 'shl_ln728_35' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1045 [1/1] (2.87ns)   --->   "%add_ln1192_37 = add i40 %shl_ln728_35, i40 %mul_ln1118_8"   --->   Operation 1045 'add' 'add_ln1192_37' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1046 [1/2] (6.91ns)   --->   "%mul_ln1118_9 = mul i40 %sext_ln1118_41, i40 %sext_ln1116_38"   --->   Operation 1046 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1047 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_37, i32 8, i32 39"   --->   Operation 1047 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1048 [1/2] (6.91ns)   --->   "%mul_ln1118_10 = mul i40 %sext_ln1118_42, i40 %sext_ln1116_39"   --->   Operation 1048 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i32 %tmp_14"   --->   Operation 1049 'sext' 'sext_ln1118_43' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1050 [2/2] (6.91ns)   --->   "%mul_ln1118_11 = mul i40 %sext_ln1118_43, i40 %sext_ln1116_40"   --->   Operation 1050 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i32 %tmp_15"   --->   Operation 1051 'sext' 'sext_ln1118_44' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1052 [2/2] (6.91ns)   --->   "%mul_ln1118_12 = mul i40 %sext_ln1118_44, i40 %sext_ln1116_41"   --->   Operation 1052 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1053 [1/1] (1.70ns)   --->   "%tmp_16 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 41, i32 4294967257, i32 2, i2 %j_3"   --->   Operation 1053 'mux' 'tmp_16' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1054 [1/1] (1.70ns)   --->   "%tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 4294967263, i32 49, i32 96, i2 %j_3"   --->   Operation 1054 'mux' 'tmp_17' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 45> <Delay = 6.91>
ST_106 : Operation 1055 [1/1] (0.00ns)   --->   "%shl_ln728_36 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_62, i8 0"   --->   Operation 1055 'bitconcatenate' 'shl_ln728_36' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1056 [1/1] (2.87ns)   --->   "%add_ln1192_38 = add i40 %shl_ln728_36, i40 %mul_ln1118_9"   --->   Operation 1056 'add' 'add_ln1192_38' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_38, i32 8, i32 39"   --->   Operation 1057 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1058 [1/1] (0.00ns)   --->   "%shl_ln728_37 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_63, i8 0"   --->   Operation 1058 'bitconcatenate' 'shl_ln728_37' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1059 [1/1] (2.87ns)   --->   "%add_ln1192_39 = add i40 %shl_ln728_37, i40 %mul_ln1118_10"   --->   Operation 1059 'add' 'add_ln1192_39' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1060 [1/2] (6.91ns)   --->   "%mul_ln1118_11 = mul i40 %sext_ln1118_43, i40 %sext_ln1116_40"   --->   Operation 1060 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1061 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_39, i32 8, i32 39"   --->   Operation 1061 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1062 [1/2] (6.91ns)   --->   "%mul_ln1118_12 = mul i40 %sext_ln1118_44, i40 %sext_ln1116_41"   --->   Operation 1062 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i32 %tmp_16"   --->   Operation 1063 'sext' 'sext_ln1118_45' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1064 [2/2] (6.91ns)   --->   "%mul_ln1118_13 = mul i40 %sext_ln1118_45, i40 %sext_ln1116_42"   --->   Operation 1064 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1065 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i32 %tmp_17"   --->   Operation 1065 'sext' 'sext_ln1118_46' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1066 [2/2] (6.91ns)   --->   "%mul_ln1118_14 = mul i40 %sext_ln1118_46, i40 %sext_ln1116_43"   --->   Operation 1066 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1067 [1/1] (1.70ns)   --->   "%tmp_18 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 4294967185, i32 4294967171, i32 97, i2 %j_3"   --->   Operation 1067 'mux' 'tmp_18' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1068 [1/1] (1.70ns)   --->   "%tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 7, i32 135, i32 4294967240, i2 %j_3"   --->   Operation 1068 'mux' 'tmp_19' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 46> <Delay = 6.91>
ST_107 : Operation 1069 [1/1] (0.00ns)   --->   "%shl_ln728_38 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_64, i8 0"   --->   Operation 1069 'bitconcatenate' 'shl_ln728_38' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1070 [1/1] (2.87ns)   --->   "%add_ln1192_40 = add i40 %shl_ln728_38, i40 %mul_ln1118_11"   --->   Operation 1070 'add' 'add_ln1192_40' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_40, i32 8, i32 39"   --->   Operation 1071 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1072 [1/1] (0.00ns)   --->   "%shl_ln728_39 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_65, i8 0"   --->   Operation 1072 'bitconcatenate' 'shl_ln728_39' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1073 [1/1] (2.87ns)   --->   "%add_ln1192_41 = add i40 %shl_ln728_39, i40 %mul_ln1118_12"   --->   Operation 1073 'add' 'add_ln1192_41' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1074 [1/2] (6.91ns)   --->   "%mul_ln1118_13 = mul i40 %sext_ln1118_45, i40 %sext_ln1116_42"   --->   Operation 1074 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1075 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_41, i32 8, i32 39"   --->   Operation 1075 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1076 [1/2] (6.91ns)   --->   "%mul_ln1118_14 = mul i40 %sext_ln1118_46, i40 %sext_ln1116_43"   --->   Operation 1076 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln1118_47 = sext i32 %tmp_18"   --->   Operation 1077 'sext' 'sext_ln1118_47' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1078 [2/2] (6.91ns)   --->   "%mul_ln1118_15 = mul i40 %sext_ln1118_47, i40 %sext_ln1116_44"   --->   Operation 1078 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1079 [1/1] (0.00ns)   --->   "%sext_ln1118_48 = sext i32 %tmp_19"   --->   Operation 1079 'sext' 'sext_ln1118_48' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1080 [2/2] (6.91ns)   --->   "%mul_ln1118_16 = mul i40 %sext_ln1118_48, i40 %sext_ln1116_45"   --->   Operation 1080 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1081 [1/1] (1.70ns)   --->   "%tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 4294967286, i32 139, i32 4294967291, i2 %j_3"   --->   Operation 1081 'mux' 'tmp_20' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 47> <Delay = 6.91>
ST_108 : Operation 1082 [1/1] (0.00ns)   --->   "%shl_ln728_40 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_66, i8 0"   --->   Operation 1082 'bitconcatenate' 'shl_ln728_40' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1083 [1/1] (2.87ns)   --->   "%add_ln1192_42 = add i40 %shl_ln728_40, i40 %mul_ln1118_13"   --->   Operation 1083 'add' 'add_ln1192_42' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_42, i32 8, i32 39"   --->   Operation 1084 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1085 [1/1] (0.00ns)   --->   "%shl_ln728_41 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_67, i8 0"   --->   Operation 1085 'bitconcatenate' 'shl_ln728_41' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1086 [1/1] (2.87ns)   --->   "%add_ln1192_43 = add i40 %shl_ln728_41, i40 %mul_ln1118_14"   --->   Operation 1086 'add' 'add_ln1192_43' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1087 [1/2] (6.91ns)   --->   "%mul_ln1118_15 = mul i40 %sext_ln1118_47, i40 %sext_ln1116_44"   --->   Operation 1087 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_43, i32 8, i32 39"   --->   Operation 1088 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1089 [1/2] (6.91ns)   --->   "%mul_ln1118_16 = mul i40 %sext_ln1118_48, i40 %sext_ln1116_45"   --->   Operation 1089 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1090 [1/1] (0.00ns)   --->   "%sext_ln1118_49 = sext i32 %tmp_20"   --->   Operation 1090 'sext' 'sext_ln1118_49' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1091 [2/2] (6.91ns)   --->   "%mul_ln1118_17 = mul i40 %sext_ln1118_49, i40 %temp_output3_0_V_load_15_cast"   --->   Operation 1091 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 48> <Delay = 6.91>
ST_109 : Operation 1092 [1/1] (0.00ns)   --->   "%shl_ln728_42 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_68, i8 0"   --->   Operation 1092 'bitconcatenate' 'shl_ln728_42' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1093 [1/1] (2.87ns)   --->   "%add_ln1192_44 = add i40 %shl_ln728_42, i40 %mul_ln1118_15"   --->   Operation 1093 'add' 'add_ln1192_44' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1094 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_44, i32 8, i32 39"   --->   Operation 1094 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1095 [1/1] (0.00ns)   --->   "%shl_ln728_43 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_69, i8 0"   --->   Operation 1095 'bitconcatenate' 'shl_ln728_43' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1096 [1/1] (2.87ns)   --->   "%add_ln1192_45 = add i40 %shl_ln728_43, i40 %mul_ln1118_16"   --->   Operation 1096 'add' 'add_ln1192_45' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1097 [1/2] (6.91ns)   --->   "%mul_ln1118_17 = mul i40 %sext_ln1118_49, i40 %temp_output3_0_V_load_15_cast"   --->   Operation 1097 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_45, i32 8, i32 39"   --->   Operation 1098 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>

State 110 <SV = 49> <Delay = 4.46>
ST_110 : Operation 1099 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../build_tools/FPGA_AI/src/hls/matmul.cpp:74]   --->   Operation 1099 'specloopname' 'specloopname_ln74' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1100 [1/1] (0.00ns)   --->   "%shl_ln728_44 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_70, i8 0"   --->   Operation 1100 'bitconcatenate' 'shl_ln728_44' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1101 [1/1] (2.87ns)   --->   "%add_ln1192_46 = add i40 %shl_ln728_44, i40 %mul_ln1118_17"   --->   Operation 1101 'add' 'add_ln1192_46' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1102 [1/1] (0.00ns)   --->   "%temp_output4_0_0_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_46, i32 8, i32 39"   --->   Operation 1102 'partselect' 'temp_output4_0_0_V' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1103 [1/1] (0.00ns)   --->   "%store_ln82 = store i32 %temp_output4_0_0_V, i32 %temp_output4_0_2_V_1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:82]   --->   Operation 1103 'store' 'store_ln82' <Predicate = (j_3 == 1)> <Delay = 0.00>
ST_110 : Operation 1104 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split195" [../build_tools/FPGA_AI/src/hls/matmul.cpp:82]   --->   Operation 1104 'br' 'br_ln82' <Predicate = (j_3 == 1)> <Delay = 0.00>
ST_110 : Operation 1105 [1/1] (1.58ns)   --->   "%store_ln82 = store i32 %temp_output4_0_0_V, i32 %temp_output4_0_2_V" [../build_tools/FPGA_AI/src/hls/matmul.cpp:82]   --->   Operation 1105 'store' 'store_ln82' <Predicate = (j_3 == 0)> <Delay = 1.58>
ST_110 : Operation 1106 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split195" [../build_tools/FPGA_AI/src/hls/matmul.cpp:82]   --->   Operation 1106 'br' 'br_ln82' <Predicate = (j_3 == 0)> <Delay = 0.00>
ST_110 : Operation 1107 [1/1] (0.00ns)   --->   "%store_ln82 = store i32 %temp_output4_0_0_V, i32 %temp_output4_0_2_V_2" [../build_tools/FPGA_AI/src/hls/matmul.cpp:82]   --->   Operation 1107 'store' 'store_ln82' <Predicate = (j_3 != 0 & j_3 != 1)> <Delay = 0.00>
ST_110 : Operation 1108 [1/1] (0.00ns)   --->   "%br_ln82 = br void %.split195" [../build_tools/FPGA_AI/src/hls/matmul.cpp:82]   --->   Operation 1108 'br' 'br_ln82' <Predicate = (j_3 != 0 & j_3 != 1)> <Delay = 0.00>

State 111 <SV = 40> <Delay = 1.58>
ST_111 : Operation 1109 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i"   --->   Operation 1109 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 112 <SV = 41> <Delay = 4.87>
ST_112 : Operation 1110 [1/1] (0.00ns)   --->   "%i_4 = phi i2 %add_ln138, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i2 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader"   --->   Operation 1110 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1111 [1/1] (0.00ns)   --->   "%max_idx_V = phi i32 %max_idx_V_1, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i32 4294967040, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader"   --->   Operation 1111 'phi' 'max_idx_V' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1112 [1/1] (0.00ns)   --->   "%max_val_V = phi i32 %max_val_V_1, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i32 4294935040, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader"   --->   Operation 1112 'phi' 'max_val_V' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1113 [1/1] (1.56ns)   --->   "%add_ln138 = add i2 %i_4, i2 1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:138]   --->   Operation 1113 'add' 'add_ln138' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1114 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1114 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1115 [1/1] (0.95ns)   --->   "%icmp_ln138 = icmp_eq  i2 %i_4, i2 3" [../build_tools/FPGA_AI/src/hls/matmul.cpp:138]   --->   Operation 1115 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1116 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 1116 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1117 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, void %_Z13hw_act_layer4PA3_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv" [../build_tools/FPGA_AI/src/hls/matmul.cpp:138]   --->   Operation 1117 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1118 [1/1] (0.00ns)   --->   "%temp_output4_0_2_V_load = load i32 %temp_output4_0_2_V"   --->   Operation 1118 'load' 'temp_output4_0_2_V_load' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_112 : Operation 1119 [1/1] (0.00ns)   --->   "%temp_output4_0_2_V_1_load = load i32 %temp_output4_0_2_V_1"   --->   Operation 1119 'load' 'temp_output4_0_2_V_1_load' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_112 : Operation 1120 [1/1] (0.00ns)   --->   "%temp_output4_0_2_V_2_load = load i32 %temp_output4_0_2_V_2"   --->   Operation 1120 'load' 'temp_output4_0_2_V_2_load' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_112 : Operation 1121 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../build_tools/FPGA_AI/src/hls/matmul.cpp:137]   --->   Operation 1121 'specloopname' 'specloopname_ln137' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_112 : Operation 1122 [1/1] (1.70ns)   --->   "%tmp_21 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %temp_output4_0_2_V_load, i32 %temp_output4_0_2_V_1_load, i32 %temp_output4_0_2_V_2_load, i2 %i_4"   --->   Operation 1122 'mux' 'tmp_21' <Predicate = (!icmp_ln138)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1123 [1/1] (2.47ns)   --->   "%icmp_ln1494 = icmp_sgt  i32 %tmp_21, i32 %max_val_V"   --->   Operation 1123 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln138)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1124 [1/1] (0.69ns)   --->   "%max_val_V_1 = select i1 %icmp_ln1494, i32 %tmp_21, i32 %max_val_V" [../build_tools/FPGA_AI/src/hls/matmul.cpp:140]   --->   Operation 1124 'select' 'max_val_V_1' <Predicate = (!icmp_ln138)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 1125 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %i_4, i8 0" [../build_tools/FPGA_AI/src/hls/matmul.cpp:140]   --->   Operation 1125 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_112 : Operation 1126 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i10 %shl_ln1" [../build_tools/FPGA_AI/src/hls/matmul.cpp:140]   --->   Operation 1126 'zext' 'zext_ln140' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_112 : Operation 1127 [1/1] (0.69ns)   --->   "%max_idx_V_1 = select i1 %icmp_ln1494, i32 %zext_ln140, i32 %max_idx_V" [../build_tools/FPGA_AI/src/hls/matmul.cpp:140]   --->   Operation 1127 'select' 'max_idx_V_1' <Predicate = (!icmp_ln138)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 1128 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i"   --->   Operation 1128 'br' 'br_ln0' <Predicate = (!icmp_ln138)> <Delay = 0.00>

State 113 <SV = 42> <Delay = 3.00>
ST_113 : Operation 1129 [1/1] (0.00ns)   --->   "%ret_V_2 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %max_idx_V, i32 8, i32 31"   --->   Operation 1129 'partselect' 'ret_V_2' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %max_idx_V, i32 31"   --->   Operation 1130 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1131 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i32 %max_idx_V"   --->   Operation 1131 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1132 [1/1] (1.55ns)   --->   "%icmp_ln851 = icmp_eq  i8 %trunc_ln851, i8 0"   --->   Operation 1132 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1133 [1/1] (2.31ns)   --->   "%ret_V_3 = add i24 %ret_V_2, i24 1"   --->   Operation 1133 'add' 'ret_V_3' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%select_ln850 = select i1 %icmp_ln851, i24 %ret_V_2, i24 %ret_V_3"   --->   Operation 1134 'select' 'select_ln850' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 1135 [1/1] (0.69ns) (out node of the LUT)   --->   "%ret_V_5 = select i1 %p_Result_12, i24 %select_ln850, i24 %ret_V_2"   --->   Operation 1135 'select' 'ret_V_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln545 = sext i24 %ret_V_5"   --->   Operation 1136 'sext' 'sext_ln545' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1137 [1/1] (0.00ns)   --->   "%ret_ln179 = ret i32 %sext_ln545" [../build_tools/FPGA_AI/src/hls/matmul.cpp:179]   --->   Operation 1137 'ret' 'ret_ln179' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('fp_input_img.V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:159) [74]  (0 ns)
	'getelementptr' operation ('fp_input_img_V_addr') [78]  (0 ns)
	'store' operation ('store_ln586') of constant 256 on array 'fp_input_img.V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:159 [79]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', ../build_tools/FPGA_AI/src/hls/matmul.cpp:5) with incoming values : ('add_ln5', ../build_tools/FPGA_AI/src/hls/matmul.cpp:5) [82]  (0 ns)
	'getelementptr' operation ('input_img_addr', ../build_tools/FPGA_AI/src/hls/matmul.cpp:6) [91]  (0 ns)
	'load' operation ('input_img_load', ../build_tools/FPGA_AI/src/hls/matmul.cpp:6) on array 'input_img' [92]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_img_load', ../build_tools/FPGA_AI/src/hls/matmul.cpp:6) on array 'input_img' [92]  (3.25 ns)

 <State 4>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('d') [94]  (4.44 ns)

 <State 5>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d') [94]  (4.44 ns)
	'icmp' operation ('icmp_ln571') [105]  (2.79 ns)

 <State 6>: 6.7ns
The critical path consists of the following:
	'sub' operation ('F2') [106]  (1.55 ns)
	'icmp' operation ('icmp_ln581') [107]  (1.99 ns)
	'select' operation ('sh_amt') [110]  (0.697 ns)
	'icmp' operation ('icmp_ln603') [115]  (1.49 ns)
	'and' operation ('and_ln603') [131]  (0 ns)
	'or' operation ('or_ln571') [133]  (0.978 ns)

 <State 7>: 6.6ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln585') [127]  (1.99 ns)
	'and' operation ('and_ln585') [128]  (0 ns)
	'select' operation ('select_ln571_1') [134]  (4.61 ns)

 <State 8>: 5.4ns
The critical path consists of the following:
	'shl' operation ('shl_ln604') [121]  (0 ns)
	'select' operation ('select_ln571') [132]  (0 ns)
	'select' operation ('select_ln571_3') [136]  (4.42 ns)
	'select' operation ('select_ln571_4') [138]  (0.978 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_V_addr_1', ../build_tools/FPGA_AI/src/hls/matmul.cpp:6) [139]  (0 ns)
	'store' operation ('store_ln6', ../build_tools/FPGA_AI/src/hls/matmul.cpp:6) of variable 'select_ln571_4' on array 'fp_input_img.V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:159 [140]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output_0_V_addr') [143]  (0 ns)
	'store' operation ('store_ln731') of constant 256 on array 'temp_output[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:162 [144]  (3.25 ns)

 <State 11>: 5.96ns
The critical path consists of the following:
	'phi' operation ('k', ../build_tools/FPGA_AI/src/hls/matmul.cpp:25) with incoming values : ('add_ln25', ../build_tools/FPGA_AI/src/hls/matmul.cpp:25) [153]  (0 ns)
	'icmp' operation ('icmp_ln25', ../build_tools/FPGA_AI/src/hls/matmul.cpp:25) [163]  (1.77 ns)
	'select' operation ('select_ln21', ../build_tools/FPGA_AI/src/hls/matmul.cpp:21) [164]  (0.687 ns)
	'add' operation ('add_ln25', ../build_tools/FPGA_AI/src/hls/matmul.cpp:25) [189]  (1.73 ns)
	'icmp' operation ('ifzero', ../build_tools/FPGA_AI/src/hls/matmul.cpp:25) [190]  (1.77 ns)

 <State 12>: 7.16ns
The critical path consists of the following:
	'add' operation ('add_ln1118_1') [174]  (3.9 ns)
	'getelementptr' operation ('weights_layer1_weights_V_addr') [176]  (0 ns)
	'load' operation ('weights_layer1_weights_V_load') on array 'weights_layer1_weights_V' [181]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'fp_input_img.V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:159 [179]  (3.25 ns)

 <State 14>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [183]  (6.91 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [183]  (6.91 ns)

 <State 16>: 6.13ns
The critical path consists of the following:
	'select' operation ('select_ln21_2', ../build_tools/FPGA_AI/src/hls/matmul.cpp:21) [184]  (0 ns)
	'add' operation ('ret.V') [187]  (2.88 ns)
	'store' operation ('store_ln29', ../build_tools/FPGA_AI/src/hls/matmul.cpp:29) of variable 'sum.V' on array 'temp_output[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:162 [194]  (3.25 ns)

 <State 17>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../build_tools/FPGA_AI/src/hls/matmul.cpp:92) with incoming values : ('add_ln92', ../build_tools/FPGA_AI/src/hls/matmul.cpp:92) [201]  (1.59 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', ../build_tools/FPGA_AI/src/hls/matmul.cpp:92) with incoming values : ('add_ln92', ../build_tools/FPGA_AI/src/hls/matmul.cpp:92) [201]  (0 ns)
	'getelementptr' operation ('temp_output_0_V_addr_1') [210]  (0 ns)
	'load' operation ('__Val2__') on array 'temp_output[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:162 [211]  (3.25 ns)

 <State 19>: 5.81ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'temp_output[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:162 [211]  (3.25 ns)
	'sub' operation ('tmp.V') [216]  (2.55 ns)

 <State 20>: 5.8ns
The critical path consists of the following:
	'select' operation ('tmp.V') [217]  (0.698 ns)
	'cttz' operation ('l') [219]  (0 ns)
	'sub' operation ('sub_ln894') [220]  (2.55 ns)
	'add' operation ('lsb_index') [221]  (2.55 ns)

 <State 21>: 7.24ns
The critical path consists of the following:
	'sub' operation ('sub_ln897') [225]  (1.83 ns)
	'lshr' operation ('lshr_ln897') [227]  (0 ns)
	'or' operation ('or_ln899_3') [229]  (0 ns)
	'and' operation ('and_ln899') [230]  (0 ns)
	'icmp' operation ('icmp_ln899') [231]  (4.42 ns)
	'select' operation ('select_ln896') [237]  (0 ns)
	'select' operation ('select_ln908') [245]  (0.993 ns)

 <State 22>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln908') [238]  (2.55 ns)
	'lshr' operation ('lshr_ln908') [240]  (0 ns)
	'select' operation ('m') [246]  (0 ns)
	'add' operation ('m') [248]  (4.42 ns)

 <State 23>: 6.33ns
The critical path consists of the following:
	'select' operation ('select_ln893') [252]  (0.692 ns)
	'add' operation ('add_ln915') [255]  (3.76 ns)
	'icmp' operation ('icmp_ln1506') [260]  (1.88 ns)

 <State 24>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp') [263]  (5.46 ns)

 <State 25>: 6.44ns
The critical path consists of the following:
	'dcmp' operation ('tmp') [263]  (5.46 ns)
	'and' operation ('and_ln1506') [264]  (0.978 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln95', ../build_tools/FPGA_AI/src/hls/matmul.cpp:95) of constant 0 on array 'temp_output[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:162 [267]  (3.25 ns)

 <State 27>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten10', ../build_tools/FPGA_AI/src/hls/matmul.cpp:40) with incoming values : ('add_ln40_1', ../build_tools/FPGA_AI/src/hls/matmul.cpp:40) [274]  (1.59 ns)

 <State 28>: 5.84ns
The critical path consists of the following:
	'phi' operation ('k', ../build_tools/FPGA_AI/src/hls/matmul.cpp:44) with incoming values : ('add_ln44', ../build_tools/FPGA_AI/src/hls/matmul.cpp:44) [276]  (0 ns)
	'icmp' operation ('icmp_ln44', ../build_tools/FPGA_AI/src/hls/matmul.cpp:44) [286]  (1.49 ns)
	'select' operation ('select_ln40', ../build_tools/FPGA_AI/src/hls/matmul.cpp:40) [287]  (0.993 ns)
	'add' operation ('add_ln44', ../build_tools/FPGA_AI/src/hls/matmul.cpp:44) [308]  (1.87 ns)
	'icmp' operation ('ifzero5', ../build_tools/FPGA_AI/src/hls/matmul.cpp:44) [309]  (1.49 ns)

 <State 29>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln1118_2') [294]  (1.55 ns)
	'getelementptr' operation ('weights_layer2_weights_V_addr') [296]  (0 ns)
	'load' operation ('weights_layer2_weights_V_load') on array 'weights_layer2_weights_V' [301]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'temp_output[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:162 [299]  (3.25 ns)

 <State 31>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [303]  (6.91 ns)

 <State 32>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [303]  (6.91 ns)

 <State 33>: 6.13ns
The critical path consists of the following:
	'select' operation ('select_ln40_2', ../build_tools/FPGA_AI/src/hls/matmul.cpp:40) [304]  (0 ns)
	'add' operation ('ret.V') [306]  (2.88 ns)
	'store' operation ('store_ln48', ../build_tools/FPGA_AI/src/hls/matmul.cpp:48) of variable 'sum.V' on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [313]  (3.25 ns)

 <State 34>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../build_tools/FPGA_AI/src/hls/matmul.cpp:107) with incoming values : ('add_ln107', ../build_tools/FPGA_AI/src/hls/matmul.cpp:107) [320]  (1.59 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', ../build_tools/FPGA_AI/src/hls/matmul.cpp:107) with incoming values : ('add_ln107', ../build_tools/FPGA_AI/src/hls/matmul.cpp:107) [320]  (0 ns)
	'getelementptr' operation ('temp_output2_0_V_addr_1') [329]  (0 ns)
	'load' operation ('__Val2__') on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [330]  (3.25 ns)

 <State 36>: 5.81ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [330]  (3.25 ns)
	'sub' operation ('tmp.V') [335]  (2.55 ns)

 <State 37>: 5.8ns
The critical path consists of the following:
	'select' operation ('tmp.V') [336]  (0.698 ns)
	'cttz' operation ('l') [338]  (0 ns)
	'sub' operation ('sub_ln894_1') [339]  (2.55 ns)
	'add' operation ('lsb_index') [340]  (2.55 ns)

 <State 38>: 7.24ns
The critical path consists of the following:
	'sub' operation ('sub_ln897_1') [344]  (1.83 ns)
	'lshr' operation ('lshr_ln897_1') [346]  (0 ns)
	'or' operation ('or_ln899') [348]  (0 ns)
	'and' operation ('and_ln899_2') [349]  (0 ns)
	'icmp' operation ('icmp_ln899_1') [350]  (4.42 ns)
	'select' operation ('select_ln896_1') [356]  (0 ns)
	'select' operation ('select_ln908_2') [364]  (0.993 ns)

 <State 39>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln908_1') [357]  (2.55 ns)
	'lshr' operation ('lshr_ln908_1') [359]  (0 ns)
	'select' operation ('m') [365]  (0 ns)
	'add' operation ('m') [367]  (4.42 ns)

 <State 40>: 6.33ns
The critical path consists of the following:
	'select' operation ('select_ln893_1') [371]  (0.692 ns)
	'add' operation ('add_ln915_1') [374]  (3.76 ns)
	'icmp' operation ('icmp_ln1506_2') [379]  (1.88 ns)

 <State 41>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_2') [382]  (5.46 ns)

 <State 42>: 6.44ns
The critical path consists of the following:
	'dcmp' operation ('tmp_2') [382]  (5.46 ns)
	'and' operation ('and_ln1506_1') [383]  (0.978 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln110', ../build_tools/FPGA_AI/src/hls/matmul.cpp:110) of constant 0 on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [386]  (3.25 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load') on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [391]  (3.25 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load') on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [391]  (3.25 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_2') on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [397]  (3.25 ns)

 <State 47>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_4') on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [403]  (3.25 ns)

 <State 48>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_6') on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [409]  (3.25 ns)

 <State 49>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_8') on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [415]  (3.25 ns)

 <State 50>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_10') on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [421]  (3.25 ns)

 <State 51>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_12') on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [427]  (3.25 ns)

 <State 52>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_14') on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [433]  (3.25 ns)

 <State 53>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_16') on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [439]  (3.25 ns)

 <State 54>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_18') on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [445]  (3.25 ns)

 <State 55>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_20') on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [451]  (3.25 ns)

 <State 56>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_22') on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [457]  (3.25 ns)

 <State 57>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_24') on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [463]  (3.25 ns)

 <State 58>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_26') on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [469]  (3.25 ns)

 <State 59>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_28') on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [475]  (3.25 ns)

 <State 60>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_30') on array 'temp_output2[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:163 [481]  (3.25 ns)

 <State 61>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j', ../build_tools/FPGA_AI/src/hls/matmul.cpp:57) with incoming values : ('add_ln57', ../build_tools/FPGA_AI/src/hls/matmul.cpp:57) [488]  (0 ns)
	'getelementptr' operation ('layer3_weights_V_0_addr') [497]  (0 ns)
	'load' operation ('layer3_weights_V_0_load') on array 'layer3_weights_V_0' [498]  (2.32 ns)

 <State 62>: 2.32ns
The critical path consists of the following:
	'load' operation ('layer3_weights_V_0_load') on array 'layer3_weights_V_0' [498]  (2.32 ns)

 <State 63>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118') [500]  (6.91 ns)

 <State 64>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118') [500]  (6.91 ns)

 <State 65>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln703_2') [518]  (6.91 ns)

 <State 66>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln703_4') [532]  (6.91 ns)

 <State 67>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln703_6') [546]  (6.91 ns)

 <State 68>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln703_8') [560]  (6.91 ns)

 <State 69>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln703_10') [574]  (6.91 ns)

 <State 70>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln703_12') [588]  (6.91 ns)

 <State 71>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln703_14') [602]  (6.91 ns)

 <State 72>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln703_16') [616]  (6.91 ns)

 <State 73>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln703_18') [630]  (6.91 ns)

 <State 74>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln703_20') [644]  (6.91 ns)

 <State 75>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln703_22') [658]  (6.91 ns)

 <State 76>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln703_24') [672]  (6.91 ns)

 <State 77>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln703_26') [686]  (6.91 ns)

 <State 78>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln703_28') [700]  (6.91 ns)

 <State 79>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln703_30') [714]  (6.91 ns)

 <State 80>: 5.2ns
The critical path consists of the following:
	'add' operation ('add_ln1192_30') [717]  (2.88 ns)
	'store' operation ('store_ln65', ../build_tools/FPGA_AI/src/hls/matmul.cpp:65) of variable 'trunc_ln708_s' on array 'temp_output3[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:164 [720]  (2.32 ns)

 <State 81>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../build_tools/FPGA_AI/src/hls/matmul.cpp:120) with incoming values : ('add_ln120', ../build_tools/FPGA_AI/src/hls/matmul.cpp:120) [725]  (1.59 ns)

 <State 82>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i', ../build_tools/FPGA_AI/src/hls/matmul.cpp:120) with incoming values : ('add_ln120', ../build_tools/FPGA_AI/src/hls/matmul.cpp:120) [725]  (0 ns)
	'getelementptr' operation ('temp_output3_0_V_addr_2') [734]  (0 ns)
	'load' operation ('__Val2__') on array 'temp_output3[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:164 [735]  (2.32 ns)

 <State 83>: 4.87ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'temp_output3[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:164 [735]  (2.32 ns)
	'sub' operation ('tmp.V') [740]  (2.55 ns)

 <State 84>: 5.8ns
The critical path consists of the following:
	'select' operation ('tmp.V') [741]  (0.698 ns)
	'cttz' operation ('l') [743]  (0 ns)
	'sub' operation ('sub_ln894_2') [744]  (2.55 ns)
	'add' operation ('lsb_index') [745]  (2.55 ns)

 <State 85>: 7.24ns
The critical path consists of the following:
	'sub' operation ('sub_ln897_2') [749]  (1.83 ns)
	'lshr' operation ('lshr_ln897_2') [751]  (0 ns)
	'or' operation ('or_ln899_4') [753]  (0 ns)
	'and' operation ('and_ln899_4') [754]  (0 ns)
	'icmp' operation ('icmp_ln899_2') [755]  (4.42 ns)
	'select' operation ('select_ln896_2') [761]  (0 ns)
	'select' operation ('select_ln908_4') [769]  (0.993 ns)

 <State 86>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln908_2') [762]  (2.55 ns)
	'lshr' operation ('lshr_ln908_2') [764]  (0 ns)
	'select' operation ('m') [770]  (0 ns)
	'add' operation ('m') [772]  (4.42 ns)

 <State 87>: 6.33ns
The critical path consists of the following:
	'select' operation ('select_ln893_2') [776]  (0.692 ns)
	'add' operation ('add_ln915_2') [779]  (3.76 ns)
	'icmp' operation ('icmp_ln1506_4') [784]  (1.88 ns)

 <State 88>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_4') [787]  (5.46 ns)

 <State 89>: 6.44ns
The critical path consists of the following:
	'dcmp' operation ('tmp_4') [787]  (5.46 ns)
	'and' operation ('and_ln1506_2') [788]  (0.978 ns)

 <State 90>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln123', ../build_tools/FPGA_AI/src/hls/matmul.cpp:123) of constant 0 on array 'temp_output3[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:164 [791]  (2.32 ns)

 <State 91>: 2.32ns
The critical path consists of the following:
	'load' operation ('temp_output3_0_V_load') on array 'temp_output3[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:164 [799]  (2.32 ns)

 <State 92>: 2.32ns
The critical path consists of the following:
	'load' operation ('temp_output3_0_V_load') on array 'temp_output3[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:164 [799]  (2.32 ns)

 <State 93>: 2.32ns
The critical path consists of the following:
	'load' operation ('temp_output3_0_V_load_2') on array 'temp_output3[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:164 [805]  (2.32 ns)

 <State 94>: 2.32ns
The critical path consists of the following:
	'load' operation ('temp_output3_0_V_load_4') on array 'temp_output3[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:164 [811]  (2.32 ns)

 <State 95>: 2.32ns
The critical path consists of the following:
	'load' operation ('temp_output3_0_V_load_6') on array 'temp_output3[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:164 [817]  (2.32 ns)

 <State 96>: 2.32ns
The critical path consists of the following:
	'load' operation ('temp_output3_0_V_load_8') on array 'temp_output3[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:164 [823]  (2.32 ns)

 <State 97>: 2.32ns
The critical path consists of the following:
	'load' operation ('temp_output3_0_V_load_10') on array 'temp_output3[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:164 [829]  (2.32 ns)

 <State 98>: 2.32ns
The critical path consists of the following:
	'load' operation ('temp_output3_0_V_load_12') on array 'temp_output3[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:164 [835]  (2.32 ns)

 <State 99>: 2.32ns
The critical path consists of the following:
	'load' operation ('temp_output3_0_V_load_14') on array 'temp_output3[0].V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:164 [841]  (2.32 ns)

 <State 100>: 1.71ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('add_ln74', ../build_tools/FPGA_AI/src/hls/matmul.cpp:74) [849]  (0 ns)
	'mux' operation ('tmp_5') [857]  (1.71 ns)

 <State 101>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_2') [859]  (6.91 ns)

 <State 102>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_2') [859]  (6.91 ns)

 <State 103>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_5') [874]  (6.91 ns)

 <State 104>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_7') [886]  (6.91 ns)

 <State 105>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_9') [898]  (6.91 ns)

 <State 106>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_11') [910]  (6.91 ns)

 <State 107>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_13') [922]  (6.91 ns)

 <State 108>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_15') [934]  (6.91 ns)

 <State 109>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_17') [946]  (6.91 ns)

 <State 110>: 4.46ns
The critical path consists of the following:
	'add' operation ('add_ln1192_46') [949]  (2.88 ns)
	'store' operation ('store_ln82', ../build_tools/FPGA_AI/src/hls/matmul.cpp:82) of variable 'temp_output4[0][0].V' on local variable 'temp_output4[0][2].V' [956]  (1.59 ns)

 <State 111>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('add_ln138', ../build_tools/FPGA_AI/src/hls/matmul.cpp:138) [966]  (1.59 ns)

 <State 112>: 4.88ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('add_ln138', ../build_tools/FPGA_AI/src/hls/matmul.cpp:138) [966]  (0 ns)
	'mux' operation ('tmp_21') [979]  (1.71 ns)
	'icmp' operation ('icmp_ln1494') [980]  (2.47 ns)
	'select' operation ('max_val.V', ../build_tools/FPGA_AI/src/hls/matmul.cpp:140) [981]  (0.698 ns)

 <State 113>: 3.01ns
The critical path consists of the following:
	'add' operation ('ret.V') [991]  (2.31 ns)
	'select' operation ('select_ln850') [992]  (0 ns)
	'select' operation ('ret.V') [993]  (0.694 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
