////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: sr_top_timesim.v
// /___/   /\     Timestamp: Fri Dec 04 16:33:46 2015
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -intstyle ise -s 1 -pcf sr_top.pcf -sdf_anno true -sdf_path netgen/par -insert_glbl true -insert_pp_buffers true -w -dir netgen/par -ofmt verilog -sim sr_top.ncd sr_top_timesim.v 
// Device	: 6vlx240tff1156-1 (PRODUCTION 1.17 2013-03-26)
// Input file	: sr_top.ncd
// Output file	: E:\cern\xilinx\dtcTester\bramTry\bramTry_1\netgen\par\sr_top_timesim.v
// # of Modules	: 1
// Design Name	: sr_top
// Xilinx        : C:\Xilinx\14.5\ISE_DS\ISE\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module sr_top (
  clk_in
);
  input clk_in;
  wire \icon_2/U0/U_ICON/iCOMMAND_SEL[3] ;
  wire \icon_2/U0/U_ICON/iCOMMAND_SEL<2>_0 ;
  wire \icon_2/U0/U_ICON/iCOMMAND_SEL[5] ;
  wire \icon_2/U0/U_ICON/iCOMMAND_SEL<4>_0 ;
  wire clk;
  wire \ila_2/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iCAP_DONE ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_RST/HALT_pulse ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_RST/POR ;
  wire \ila_2/U0/I_NO_D.U_ILA/iARM ;
  wire \icon_2/U0/U_ICON/iCOMMAND_SEL[9] ;
  wire \icon_2/U0/U_ICON/iCOMMAND_SEL<8>_0 ;
  wire \icon_2/U0/U_ICON/U_CTRL_OUT/iDATA_VALID ;
  wire \icon_2/U0/U_ICON/iSYNC ;
  wire \icon_2/U0/iSHIFT_OUT ;
  wire \icon_2/U0/U_ICON/U_STAT/iDATA_VALID_0 ;
  wire \control_0[0] ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd1_out ;
  wire \control_0[7] ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd3_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd1_out_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd3_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/rising_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/falling_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd3_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/rising_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd1_out_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/falling_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd3_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/rising_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/falling_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd3_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/clocked ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/clocked_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd1_out_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/clocked_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/clocked ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd1_out_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd1_out ;
  wire \control_1[20] ;
  wire \icon_2/U0/U_ICON/iCOMMAND_SEL[0] ;
  wire \icon_2/U0/U_ICON/iCORE_ID_SEL[1] ;
  wire \icon_2/U0/U_ICON/iCORE_ID_SEL[0] ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/rising_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd1_out_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/falling_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd3_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/clocked ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/clocked ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/rising_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/falling_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd3_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/rising_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/falling_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd3_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/rising_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/falling_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd3_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/rising_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd1_out_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/falling_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd3_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/rising_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/falling_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd3_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/rising_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/falling_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd3_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/rising_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/falling_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd3_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/rising_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd1_out_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/falling_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd3_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/rising_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd1_out_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/falling_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd3_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd5_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd5_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd5_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd5_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd5_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd5_out ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/DSTAT_load ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/CAP_RESET_dly1 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_load_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/clocked ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16_9019 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd5_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd5_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/clocked ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/clocked ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd5_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/clocked_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/clocked ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd5_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd5_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd5_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/clocked ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/clocked ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd5_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd5_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd5_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd5_out ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<0> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<0> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<1> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<1> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<2> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<2> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<4> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<4> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<5> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<5> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<6> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<6> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<7> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<7> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/srl_q<1>_0 ;
  wire \control_1[9] ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<1>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<3>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<0>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<8>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<8>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<9>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<9>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<10>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<10>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<11>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<12> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<12> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<13> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<13> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<14> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<14> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<15> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<15> ;
  wire \control_0[1] ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp ;
  wire \ila_2/U0/I_NO_D.U_ILA/iCAP_WR_EN ;
  wire \ila_2/U0/I_NO_D.U_ILA/iDATA<11>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iDATA<10>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iDATA<9>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iDATA<8>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iDATA<3>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iDATA<2>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iDATA<1>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iDATA<0>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT_0 ;
  wire \control_1[6] ;
  wire \ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<9>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<8>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_CE ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_CE ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY/O ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY/O ;
  wire \icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY/O ;
  wire \icon_2/U0/U_ICON/U_STAT/iSTATCMD_CE_n ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY/O ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.U_MUXCY/O ;
  wire \vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[3].GnH.U_MUXCY/O ;
  wire \vio_2/U0/I_VIO/U_STATUS/CFG_CE_n ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY/O ;
  wire \control_1[14] ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY/O ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/cnt_ce ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/cnt_reset ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY/O ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY/O ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[3].GnH.U_MUXCY/O ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst ;
  wire \clkDiv/clkin1 ;
  wire \icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL ;
  wire \icon_2/U0/U_ICON/iTDO ;
  wire \icon_2/U0/iUPDATE_OUT ;
  wire \icon_2/U0/U_ICON/iTDI ;
  wire \icon_2/U0/U_ICON/iSEL ;
  wire STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_ML_CFGMCLK_SIG;
  wire \clkDiv/clkout0 ;
  wire \clkDiv/clkout1 ;
  wire clk_4;
  wire \clkDiv/clkfbout ;
  wire \clkDiv/clkfbout_buf ;
  wire \clkDiv/mmcm_adv_inst_ML_NEW_I1 ;
  wire \clkDiv/mmcm_adv_inst_ML_NEW_OUT ;
  wire \ila_2/U0/I_NO_D.U_ILA/iTRIGGER ;
  wire \ila_2/U0/I_NO_D.U_ILA/iCAPTURE ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.SRL_MUX_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<5>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<7>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_MUX8_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<1>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_MUX8_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/iDOUT ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/iDOUT_0 ;
  wire \control_1[8] ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat ;
  wire \icon_2/U0/U_ICON/iDATA_CMD ;
  wire \icon_2/U0/U_ICON/iSEL_n ;
  wire \control_0[5] ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/iTRIGGER_OUT ;
  wire \icon_2/U0/U_ICON/U_CMD/iTARGET_CE ;
  wire \icon_2/U0/U_ICON/U_CMD/iSEL_n ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/trigCondOut ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/iTRIGGER ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iCAPTURE ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/iTRIGGER ;
  wire \vio_2/U0/I_VIO/RESET ;
  wire \icon_2/U0/U_ICON/U_SYNC/iDATA_CMD_n ;
  wire \control_1[4] ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/falling ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/rising ;
  wire \control_1[5] ;
  wire \icon_2/U0/U_ICON/iCOMMAND_SEL[1] ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/falling ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/rising ;
  wire \control_1[3] ;
  wire \ila_2/U0/I_NO_D.U_ILA/iSTAT_DOUT ;
  wire \ila_2/U0/I_NO_D.U_ILA/iDATA_DOUT ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3_9356 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4_9358 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1 ;
  wire \ila_2/N18 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT[0] ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17_9369 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18_9371 ;
  wire \control_1[12] ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[4] ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O21_9381 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O22_9382 ;
  wire \control_1[13] ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly[2] ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/falling ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/rising ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ;
  wire \sr_1/sr_temp2_9401 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[0] ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[2] ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_9422 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113_9426 ;
  wire \vio_2/U0/I_VIO/GEN_TRANS.U_ARM/din_latched ;
  wire \vio_2/U0/I_VIO/GEN_TRANS.U_ARM/iCLR ;
  wire \vio_2/U0/I_VIO/ARM_pulse ;
  wire \control_0[6] ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/falling ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/rising ;
  wire MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1_ML_NEW_D;
  wire MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_ML_NEW_D;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/dout_tmp ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<4>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse ;
  wire MMCM_PHASE_CALIBRATION_ML_LDCPE_I0_0_ML_NEW_I0;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/falling ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/rising ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/arm_dly1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/arm_dly2 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly[0] ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/falling ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/rising ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/falling ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/falling ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/falling ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/falling ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/falling ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/falling ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/falling ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/rising ;
  wire \icon_2/U0/U_ICON/U_SYNC/iGOT_SYNC ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_a ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/iCAP_WR_EN ;
  wire \vio_2/U0/I_VIO/STAT_DOUT ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/rising ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/out_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ;
  wire \icon_2/U0/U_ICON/iCOMMAND_SEL[10] ;
  wire \sr_1/sr_temp1_9504 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/rising ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/rising ;
  wire \vio_2/U0/I_VIO/DATA_DOUT ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/rising ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/rising ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/rising ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/iDOUT<1>_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/out_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/out_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/out_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/out_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/out_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/out_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/out_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/SHIFT_OUT_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/out_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/SHIFT_OUT_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/out_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/out_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/out_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/out_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/out_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/out_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/out_temp ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly2 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly3 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112_9573 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_b ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O2 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O23_9581 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O24_9582 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd4_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd4_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd2_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd4_out ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19_9588 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd2_out ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[1] ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_9591 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12_9592 ;
  wire \ila_2/N17 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11_9594 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd2_out ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT[9] ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT[5] ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT[1] ;
  wire \vio_2/U0/I_VIO/GEN_UPDATE_OUT[31].UPDATE_CELL/out_temp_0 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd2_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd4_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd2_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd2_out ;
  wire \icon_2/U0/U_ICON/iCORE_ID_SEL[15] ;
  wire \icon_2/U0/U_ICON/U_SYNC/iGOT_SYNC_LOW ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd2_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd4_out ;
  wire MMCM_PHASE_CALIBRATION_ML_LUT2_4_ML_NEW_CLK;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd4_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd2_out ;
  wire \icon_2/N2 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd2_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd4_out ;
  wire \vio_2/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O21_9628 ;
  wire \vio_2/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O2 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd4_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd2_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd4_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd4_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd2_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd4_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd2_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd4_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd2_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd2_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd2_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd3_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd4_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd4_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd4_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd4_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd2_out ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/muxcy_sel<0> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/lcl_srl_q<2> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/muxcy_sel<3> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/lcl_srl_q<1> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/muxcy_sel<2> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/lcl_srl_q<0> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/muxcy_sel<1> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/muxcy_sel<0> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/srl_q<1> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/muxcy_sel<1> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/lcl_srl_q<0> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/muxcy_sel<2> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/lcl_srl_q<1> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/lcl_srl_q<2> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/muxcy_sel<3> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/O ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/O ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/O ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/O ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>_rt_445 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<2>_rt_437 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<1>_rt_434 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<0>_rt_433 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>_rt_481 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<6>_rt_476 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>_rt_462 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<5>_rt_458 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<8>_rt_496 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<9>_rt_493 ;
  wire \icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<3>_rt_517 ;
  wire \icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<0>_rt_511 ;
  wire \icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<1>_rt_507 ;
  wire \icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<2>_rt_503 ;
  wire \icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<4>_rt_533 ;
  wire \icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<5>_rt_530 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>_rt_558 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<0>_rt_552 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<1>_rt_548 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>_rt_544 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<5>_rt_591 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<6>_rt_583 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<7>_rt_580 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<4>_rt_571 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<8>_rt_602 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>_rt_599 ;
  wire \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<3>_rt_627 ;
  wire \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<0>_rt_621 ;
  wire \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<1>_rt_617 ;
  wire \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<2>_rt_613 ;
  wire \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<7>_rt_659 ;
  wire \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<6>_rt_650 ;
  wire \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<5>_rt_646 ;
  wire \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<4>_rt_642 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>_rt_680 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<2>_rt_672 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<1>_rt_669 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<0>_rt_668 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>_rt_716 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<6>_rt_711 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<4>_rt_697 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<5>_rt_693 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>_rt_736 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<8>_rt_729 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>_rt_726 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<2>_rt_761 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<0>_rt_753 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<1>_rt_750 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<3>_rt_741 ;
  wire \vio_2/U0/I_VIO/addr<2>_rt_787 ;
  wire \vio_2/U0/I_VIO/addr<0>_rt_779 ;
  wire \vio_2/U0/I_VIO/addr<1>_rt_776 ;
  wire \vio_2/U0/I_VIO/addr<3>_rt_767 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<3>_rt_810 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<2>_rt_802 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<1>_rt_799 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<0>_rt_798 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<7>_rt_846 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<6>_rt_841 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<4>_rt_827 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<5>_rt_823 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<8>_rt_861 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<9>_rt_858 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<3>_rt_882 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<2>_rt_874 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<1>_rt_871 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<0>_rt_870 ;
  wire \STARTUP_V6_PWRUP_GTXE1_ML_INSERTED/EOS ;
  wire \STARTUP_V6_PWRUP_GTXE1_ML_INSERTED/DINSPI ;
  wire \STARTUP_V6_PWRUP_GTXE1_ML_INSERTED/PREQ ;
  wire \STARTUP_V6_PWRUP_GTXE1_ML_INSERTED/TCKSPI ;
  wire \STARTUP_V6_PWRUP_GTXE1_ML_INSERTED/CFGCLK ;
  wire \clkDiv/mmcm_adv_inst/DO0 ;
  wire \clkDiv/mmcm_adv_inst/DO1 ;
  wire \clkDiv/mmcm_adv_inst/DO2 ;
  wire \clkDiv/mmcm_adv_inst/DO3 ;
  wire \clkDiv/mmcm_adv_inst/DO4 ;
  wire \clkDiv/mmcm_adv_inst/DO5 ;
  wire \clkDiv/mmcm_adv_inst/DO6 ;
  wire \clkDiv/mmcm_adv_inst/DO7 ;
  wire \clkDiv/mmcm_adv_inst/DO8 ;
  wire \clkDiv/mmcm_adv_inst/DO9 ;
  wire \clkDiv/mmcm_adv_inst/DO10 ;
  wire \clkDiv/mmcm_adv_inst/DO11 ;
  wire \clkDiv/mmcm_adv_inst/DO12 ;
  wire \clkDiv/mmcm_adv_inst/DO13 ;
  wire \clkDiv/mmcm_adv_inst/DO14 ;
  wire \clkDiv/mmcm_adv_inst/DO15 ;
  wire \clkDiv/mmcm_adv_inst/CLKOUT6 ;
  wire \clkDiv/mmcm_adv_inst/PSDONE ;
  wire \clkDiv/mmcm_adv_inst/CLKOUT2B ;
  wire \clkDiv/mmcm_adv_inst/CLKOUT2 ;
  wire \clkDiv/mmcm_adv_inst/CLKOUT0B ;
  wire \clkDiv/mmcm_adv_inst/CLKINSTOPPED ;
  wire \clkDiv/mmcm_adv_inst/CLKOUT1B ;
  wire \clkDiv/mmcm_adv_inst/CLKOUT4 ;
  wire \clkDiv/mmcm_adv_inst/DRDY ;
  wire \clkDiv/mmcm_adv_inst/CLKOUT5 ;
  wire \clkDiv/mmcm_adv_inst/CLKFBOUTB ;
  wire \clkDiv/mmcm_adv_inst/CLKFBSTOPPED ;
  wire \clkDiv/mmcm_adv_inst/CLKOUT3B ;
  wire \clkDiv/mmcm_adv_inst/CLKOUT3 ;
  wire \clkDiv/mmcm_adv_inst/CLKIN1_INT ;
  wire \clkDiv/mmcm_adv_inst/PSEN_INT ;
  wire \clkDiv/mmcm_adv_inst/PSINCDEC_INT ;
  wire \clkDiv/mmcm_adv_inst/RST_INT ;
  wire \clkDiv/mmcm_adv_inst/CLKIN2_INT ;
  wire \clkDiv/mmcm_adv_inst/CLKINSEL_INT ;
  wire \clkDiv/mmcm_adv_inst/PWRDWN_INT ;
  wire \clkDiv/mmcm_adv_inst/CLKFBIN_INT ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/SHIFT_OUT_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/SHIFT_OUT_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/SHIFT_OUT_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/SHIFT_OUT_temp ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/iTRIGGER_IN ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_MUX8 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.SRL_MUX ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.SRL_Q31 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.SRL_Q31 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/iTRIGGER_OUT_rt_6454 ;
  wire \ila_2/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/SHIFT_OUT_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/SHIFT_OUT_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/SHIFT_OUT_temp_pack_3 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/SHIFT_OUT_temp_pack_6 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/SHIFT_OUT_temp ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_MUX8 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/SHIFT_OUT_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/SHIFT_OUT_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/SHIFT_OUT_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/SHIFT_OUT_temp ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/SHIFT_OUT_temp ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/iDOUT ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iCFG_DATA<0>_pack_3 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.SRL_Q31 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_FULL_glue_set_6853 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/SHIFT_OUT_temp ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>_pack_1 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>_rt_6932 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<14>_rt_6927 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>_pack_5 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>_rt_6922 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<14>_pack_3 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>_rt_6918 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER_glue_set_7003 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_load ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_FALLINGCLK ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<4>_rt_7179 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/U_FALLINGCLK ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd4_out_pack_2 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd4_out_pack_3 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/async_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd2_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/async_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd4_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/SHIFT_OUT_temp ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_ARM_glue_set_7423 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd2_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/async_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/async_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/mux1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/mux1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/U_FALLINGCLK ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<9>_rt_7591 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<9> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<10> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<10>_rt_7584 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>_rt_7580 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<11> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<8>_rt_7573 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<8> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/TDO_next ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd2_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/async_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/async_mux_r_out ;
  wire \ila_2/U0/iTRIG_IN<9>_rt_7721 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<9> ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<10> ;
  wire \ila_2/U0/iTRIG_IN<10>_rt_7714 ;
  wire \ila_2/U0/iTRIG_IN<11>_rt_7710 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11> ;
  wire \ila_2/U0/iTRIG_IN<8>_rt_7703 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<8> ;
  wire \ila_2/U0/iTRIG_IN<13>_rt_7743 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<13>_pack_2 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<14>_pack_3 ;
  wire \ila_2/U0/iTRIG_IN<14>_rt_7736 ;
  wire \ila_2/U0/iTRIG_IN<15>_rt_7732 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<15>_pack_4 ;
  wire \ila_2/U0/iTRIG_IN<12>_rt_7725 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<12>_pack_1 ;
  wire \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT<5>_pack_9 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/mux1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/mux1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/clocked ;
  wire \n0008<2>_rt_7826 ;
  wire \icon_2/U0/U_ICON/iCOMMAND_SEL[8] ;
  wire \vio_2/U0/I_VIO/GEN_UPDATE_OUT[31].UPDATE_CELL/out_temp ;
  wire \vio_2/U0/I_VIO/OUTPUT_SHIFT<31>_rt_7896 ;
  wire \icon_2/U0/U_ICON/iCOMMAND_SEL[4] ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd2_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/async_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/async_mux_r_out ;
  wire \icon_2/U0/U_ICON/iCOMMAND_SEL[2] ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd4_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/U_FALLINGCLK ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/async_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd2_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/async_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/iDOUT<0>_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/iDOUT<0>_rt_8032 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/U_FALLINGCLK ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/U_FALLINGCLK ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/clocked ;
  wire \n0008<1>_rt_8088 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd2_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/async_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/async_mux_r_out ;
  wire \icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<6>_rt_8157 ;
  wire \icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<5>_pack_9 ;
  wire \icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<5>_rt_8143 ;
  wire \icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<4>_pack_7 ;
  wire \icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<6>_pack_12 ;
  wire \control_0<1>_rt_8134 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/async_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd2_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/async_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/mux1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/mux1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd4_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/U_FALLINGCLK ;
  wire \icon_2/U0/U_ICON/iCORE_ID_SEL<0>_pack_3 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/U_FALLINGCLK ;
  wire \sr_1/sr_temp2_rt_8274 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT<0>_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd4_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/mux1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/mux1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/async_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd2_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/async_mux_f_out ;
  wire \icon_2/U0/U_ICON/U_STAT/iTDO_next ;
  wire \icon_2/U0/U_ICON/U_STAT/iDATA_VALID ;
  wire \icon_2/U0/U_ICON/iTDO_next ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd2_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/async_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/async_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/mux1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/mux1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/clocked ;
  wire \addra<0>_rt_8436 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_FALLINGCLK ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd4_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_mux_r_out ;
  wire \vio_2/U0/I_VIO/U_STATUS/TDO_next ;
  wire \MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_ML_NEW_D/INV_MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2CLK ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd4_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/U_FALLINGCLK ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd2_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/async_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/async_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd4_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd4_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/async_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd2_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/async_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_FALLINGCLK ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd4_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/mux1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/mux1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/U_FALLINGCLK ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/mux1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/mux1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/async_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/async_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd2_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/sync_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/sync_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd4_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/async_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/async_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd2_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/async_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd2_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/async_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd4_out_pack_6 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/mux1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/mux1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd1_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/async_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/async_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd2_out_pack_3 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd4_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd4_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_mux_r_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd4_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/U_FALLINGCLK ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd2_out_pack_1 ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/async_mux_f_out ;
  wire \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/async_mux_r_out ;
  wire \icon_2/U0/U_ICON/iDATA_CMD_n ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/A<0> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/A<1> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/A<2> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/A<3> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/A<0> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/A<1> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/A<2> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/A<3> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/A<0> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/A<1> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/A<2> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/A<3> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/A<0> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/A<1> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/A<2> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/A<3> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/A<0> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/A<1> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/A<2> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/A<3> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/A<0> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/A<1> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/A<2> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/A<3> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/A<0> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/A<1> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/A<2> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/A<3> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/A<0> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/A<1> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/A<2> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/A<3> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/CLK ;
  wire \NlwBufferSignal_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<5> ;
  wire \NlwBufferSignal_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<6> ;
  wire \NlwBufferSignal_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<5> ;
  wire \NlwBufferSignal_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<6> ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ENARDEN ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[3].U_FDRE/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[2].U_FDRE/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[1].U_FDRE/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[0].U_FDRE/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[6].U_FDRE/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[5].U_FDRE/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[4].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[3].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[2].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[1].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[0].U_FDRE/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/IN ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS/TDO ;
  wire \NlwBufferSignal_clkDiv/clkout1_buf/IN ;
  wire \NlwBufferSignal_clkDiv/clkout2_buf/IN ;
  wire \NlwBufferSignal_clkDiv/clkf_buf/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/A0 ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/A1 ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/A2 ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/A3 ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E/A0 ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY2_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY1_REG/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[18].UPDATE_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[18].UPDATE_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[17].UPDATE_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[17].UPDATE_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[16].UPDATE_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_CR/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/A0 ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/A1 ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/A2 ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/A3 ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/D ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[16].UPDATE_CELL/GEN_CLK.USER_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL3/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL2/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_FALLING/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_GEN_DELAY[1].U_FD/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_TFDRE/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_TFDRE/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/U_FALLING/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_RISING/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[23].UPDATE_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[23].UPDATE_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[22].UPDATE_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[22].UPDATE_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[21].UPDATE_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[21].UPDATE_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[20].UPDATE_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[20].UPDATE_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STATE1/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STATE0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/S_SYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/S_SYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/S_SYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/S_SYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/U_RISING/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/S_SYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/S_SYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ;
  wire \NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[7].U_TQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[6].U_TQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[5].U_TQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[4].U_TQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[3].U_TQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[2].U_TQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[1].U_TQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[0].U_TQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E/D ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/USER_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/USER_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/USER_CLK_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[13].U_TQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/USER_CLK_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/U_RISING/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/U_FALLING/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_TDO/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[11].U_TQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[10].U_TQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[9].U_TQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[8].U_TQ/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/USER_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/USER_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/USER_CLK_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[30].UPDATE_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[30].UPDATE_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[29].UPDATE_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[29].UPDATE_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[28].UPDATE_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[28].UPDATE_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE/CLK ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[27].UPDATE_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[27].UPDATE_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[31].UPDATE_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[26].UPDATE_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[26].UPDATE_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[25].UPDATE_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[25].UPDATE_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[24].UPDATE_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[24].UPDATE_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1/IN ;
  wire \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_SYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_SYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/U_FALLING/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/U_RISING/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/U_RISING/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET/IN ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET/IN ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET/IN ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/reset_f_edge/U_DOUT0/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/reset_f_edge/U_DOUT1/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/reset_f_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/U_FALLING/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/U_RISING/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT/IN ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET/IN ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/U_FALLING/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_CLK_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/U_RISING/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET/IN ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET/IN ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET/IN ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET/IN ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR/IN ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR/IN ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR/IN ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR/IN ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/U_RISING/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/USER_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/S_SYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/S_SYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/U_FALLING/CLK ;
  wire \NlwBufferSignal_addra_1/CLK ;
  wire \NlwBufferSignal_addra_0/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/USER_CLK_REG/IN ;
  wire \NlwBufferSignal_sr_1/sr_temp1/CLK ;
  wire \NlwBufferSignal_sr_1/sr_temp1/IN ;
  wire \NlwBufferSignal_MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/USER_CLK_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/U_FALLING/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_sr_1/sr_temp2/IN ;
  wire \NlwBufferSignal_MMCM_PHASE_CALIBRATION_ML_LDCPE_I0_0/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/S_SYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/S_SYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/USER_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/USER_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_TDO/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_TDO_reg/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/U_SYNC/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/U_RISING/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/USER_CLK_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/USER_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/USER_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_RISING/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_FALLING/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/S_SYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/S_SYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_TDO/CLK ;
  wire \NlwBufferSignal_MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2/CLK ;
  wire \NlwBufferSignal_MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/S_SYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/S_SYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/U_FALLING/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/S_SYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/S_SYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_SYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_SYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_RISING/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/USER_CLK_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/U_DATA_OUT/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/U_DATA_OUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_FALLING/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/S_SYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/S_SYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/USER_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/USER_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/U_FALLING/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_TDI_reg/CLK ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_TDI_reg/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/USER_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/USER_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_SYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_SYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/SHIFT_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/SHIFT_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/USER_CLK_REG/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/S_SYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/S_SYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/USER_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/USER_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/S_SYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/S_SYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/U_RISING/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/S_SYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/S_SYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_SYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_SYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ;
  wire \NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ;
  wire \NlwBufferSignal_icon_2/U0/U_ICON/U_iDATA_CMD/CLK ;
  wire \NLW_ProtoComp12.CYINITVCC_O_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD_CO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD_O[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD_O[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD_O[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD_O[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA_Q31_UNCONNECTED ;
  wire \NLW_ProtoComp13.CYINITVCC_O_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_CO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[3]_UNCONNECTED ;
  wire \NLW_ProtoComp13.CYINITVCC.1_O_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_CO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[3]_UNCONNECTED ;
  wire \NLW_ProtoComp13.CYINITVCC.2_O_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_CO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD_CO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD_O[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD_O[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD_O[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD_O[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[3]_UNCONNECTED ;
  wire VCC;
  wire GND;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/N0.A6LUT_O_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[10]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[11]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[12]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[13]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[14]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[15]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[2]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[3]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[4]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[5]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[6]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[7]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[0]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[1]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[10]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[11]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[12]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[13]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[14]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[15]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[2]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[3]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[4]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[5]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[6]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[7]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[8]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[9]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOPADOP[0]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOPADOP[1]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOPBDOP[0]_UNCONNECTED ;
  wire \NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOPBDOP[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOADO[10]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOADO[11]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOADO[12]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOADO[13]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOADO[14]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOADO[15]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOADO[8]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOADO[9]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[10]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[11]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[12]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[13]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[14]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[15]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[4]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[5]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[6]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[7]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[8]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[9]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOPADOP[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOPBDOP[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOPBDOP[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/GAND_CI_I_2.A6LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/GAND_CI_I_2.A6LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/GAND_CI_I_2.A6LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_32.D5LUT_O_UNCONNECTED ;
  wire \NLW_ProtoComp19.CYINITVCC_O_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY_CO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/N1_33.C5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_34.B5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_35.A5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_28.D5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY_CO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/N1_29.C5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_30.B5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_31.A5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_CO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_CO[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_DI[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_DI[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_DI[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_O[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_O[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_S[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_S[3]_UNCONNECTED ;
  wire \NLW_ila_2/N1_27.A5LUT_O_UNCONNECTED ;
  wire \NLW_control_0<2>_4.D5LUT_O_UNCONNECTED ;
  wire \NLW_ProtoComp22.CYINITVCC_O_UNCONNECTED ;
  wire \NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY_CO[0]_UNCONNECTED ;
  wire \NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY_CO[1]_UNCONNECTED ;
  wire \NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY_CO[2]_UNCONNECTED ;
  wire \NLW_control_0<2>_3.C5LUT_O_UNCONNECTED ;
  wire \NLW_control_0<2>_2.B5LUT_O_UNCONNECTED ;
  wire \NLW_control_0<2>.A5LUT_O_UNCONNECTED ;
  wire \NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_CO[0]_UNCONNECTED ;
  wire \NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_CO[1]_UNCONNECTED ;
  wire \NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_CO[2]_UNCONNECTED ;
  wire \NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_CO[3]_UNCONNECTED ;
  wire \NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_DI[1]_UNCONNECTED ;
  wire \NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_DI[2]_UNCONNECTED ;
  wire \NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_DI[3]_UNCONNECTED ;
  wire \NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_O[2]_UNCONNECTED ;
  wire \NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_O[3]_UNCONNECTED ;
  wire \NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_S[2]_UNCONNECTED ;
  wire \NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_S[3]_UNCONNECTED ;
  wire \NLW_control_0<2>_5.A5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_21.D5LUT_O_UNCONNECTED ;
  wire \NLW_ProtoComp22.CYINITVCC.1_O_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY_CO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/N1_20.C5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_19.B5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_18.A5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_25.D5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.U_MUXCY_CO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.U_MUXCY_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.U_MUXCY_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/N1_24.C5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_23.B5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_22.A5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_CO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_CO[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_DI[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_DI[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_DI[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_O[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_O[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_S[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_S[3]_UNCONNECTED ;
  wire \NLW_ila_2/N1_26.A5LUT_O_UNCONNECTED ;
  wire \NLW_vio_2/N1_4.D5LUT_O_UNCONNECTED ;
  wire \NLW_ProtoComp22.CYINITVCC.2_O_UNCONNECTED ;
  wire \NLW_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[3].GnH.U_MUXCY_CO[0]_UNCONNECTED ;
  wire \NLW_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[3].GnH.U_MUXCY_CO[1]_UNCONNECTED ;
  wire \NLW_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[3].GnH.U_MUXCY_CO[2]_UNCONNECTED ;
  wire \NLW_vio_2/N1_3.C5LUT_O_UNCONNECTED ;
  wire \NLW_vio_2/N1_2.B5LUT_O_UNCONNECTED ;
  wire \NLW_vio_2/N1.A5LUT_O_UNCONNECTED ;
  wire \NLW_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_XORCY_CO[0]_UNCONNECTED ;
  wire \NLW_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_XORCY_CO[1]_UNCONNECTED ;
  wire \NLW_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_XORCY_CO[2]_UNCONNECTED ;
  wire \NLW_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_XORCY_CO[3]_UNCONNECTED ;
  wire \NLW_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_XORCY_DI[3]_UNCONNECTED ;
  wire \NLW_vio_2/N1_7.C5LUT_O_UNCONNECTED ;
  wire \NLW_vio_2/N1_6.B5LUT_O_UNCONNECTED ;
  wire \NLW_vio_2/N1_5.A5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_48.D5LUT_O_UNCONNECTED ;
  wire \NLW_ProtoComp19.CYINITVCC.1_O_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY_CO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/N1_47.C5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_46.B5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_45.A5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_52.D5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY_CO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/N1_51.C5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_50.B5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_49.A5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_XORCY_CO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_XORCY_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_XORCY_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_XORCY_CO[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_XORCY_DI[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_XORCY_DI[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_XORCY_O[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_XORCY_S[3]_UNCONNECTED ;
  wire \NLW_ila_2/N1_54.B5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_53.A5LUT_O_UNCONNECTED ;
  wire \NLW_ProtoComp27.CYINITVCC_O_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_XORCY_CO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_XORCY_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_XORCY_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_XORCY_CO[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_XORCY_DI[3]_UNCONNECTED ;
  wire \NLW_ila_2/N1_61.C5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_60.B5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_59.A5LUT_O_UNCONNECTED ;
  wire \NLW_ProtoComp27.CYINITVCC.1_O_UNCONNECTED ;
  wire \NLW_vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_XORCY_CO[0]_UNCONNECTED ;
  wire \NLW_vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_XORCY_CO[1]_UNCONNECTED ;
  wire \NLW_vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_XORCY_CO[2]_UNCONNECTED ;
  wire \NLW_vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_XORCY_CO[3]_UNCONNECTED ;
  wire \NLW_vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_XORCY_DI[3]_UNCONNECTED ;
  wire \NLW_vio_2/N1_10.C5LUT_O_UNCONNECTED ;
  wire \NLW_vio_2/N1_9.B5LUT_O_UNCONNECTED ;
  wire \NLW_vio_2/N1_8.A5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_41.D5LUT_O_UNCONNECTED ;
  wire \NLW_ProtoComp19.CYINITVCC.2_O_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY_CO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/N1_42.C5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_43.B5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_44.A5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_37.D5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY_CO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/N1_38.C5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_39.B5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_40.A5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_CO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_CO[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_DI[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_DI[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_DI[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_O[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_O[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_S[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_S[3]_UNCONNECTED ;
  wire \NLW_ila_2/N1_36.A5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_58.D5LUT_O_UNCONNECTED ;
  wire \NLW_ProtoComp19.CYINITVCC.3_O_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[3].GnH.U_MUXCY_CO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[3].GnH.U_MUXCY_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[3].GnH.U_MUXCY_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/N1_57.C5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_56.B5LUT_O_UNCONNECTED ;
  wire \NLW_ila_2/N1_55.A5LUT_O_UNCONNECTED ;
  wire \NLW_icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_CAPTURE_UNCONNECTED ;
  wire \NLW_icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_RESET_UNCONNECTED ;
  wire \NLW_icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_RUNTEST_UNCONNECTED ;
  wire \NLW_icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_TCK_UNCONNECTED ;
  wire \NLW_icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_TMS_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32_Q31_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E_Q15_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX_Q15_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_CO[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_CO[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_CO[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_CO[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_DI[0]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_DI[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_DI[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_DI[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_O[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_O[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_O[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_S[1]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_S[2]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_S[3]_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ;
  wire \NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ;
  wire [11 : 8] \icon_2/U0/U_ICON/U_CMD/iTARGET ;
  wire [16 : 1] \vio_2/U0/I_VIO/INPUT_SHIFT ;
  wire [1 : 0] \icon_2/U0/U_ICON/iCOMMAND_GRP ;
  wire [3 : 0] \icon_2/U0/U_ICON/iCORE_ID ;
  wire [7 : 0] \ila_2/U0/I_NO_D.U_ILA/iRESET ;
  wire [9 : 0] \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT ;
  wire [9 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT ;
  wire [4 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data ;
  wire [9 : 0] \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES ;
  wire [3 : 0] n0008;
  wire [1 : 0] addra;
  wire [8 : 0] \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data ;
  wire [15 : 0] \ila_2/U0/I_NO_D.U_ILA/iDATA ;
  wire [10 : 0] \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr ;
  wire [9 : 0] \ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR ;
  wire [5 : 0] \icon_2/U0/U_ICON/U_STAT/iSTAT_CNT ;
  wire [7 : 0] \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT ;
  wire [3 : 0] \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide ;
  wire [3 : 0] \vio_2/U0/I_VIO/addr ;
  wire [4 : 0] \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count ;
  wire [1 : 0] \ila_2/U0/I_NO_D.U_ILA/iCAP_STATE ;
  wire [15 : 0] \ila_2/U0/iTRIG_IN ;
  wire [16 : 1] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec ;
  wire [9 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR ;
  wire [31 : 1] \vio_2/U0/I_VIO/OUTPUT_SHIFT ;
  wire [9 : 0] \ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat ;
  wire [0 : 0] \icon_2/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL ;
  wire [1 : 0] \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly ;
  wire [1 : 0] \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN ;
  wire [3 : 0] \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly ;
  wire [1 : 0] \ila_2/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat ;
  wire [1 : 0] \vio_2/U0/I_VIO/GEN_TRANS.U_ARM/iDIN ;
  wire [1 : 0] \vio_2/U0/I_VIO/GEN_TRANS.U_ARM/iDOUT_dly ;
  wire [1 : 0] \vio_2/U0/I_VIO/reset_f_edge/iDOUT ;
  wire [1 : 0] \ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN ;
  wire [1 : 0] \ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN ;
  wire [0 : 0] \vio_2/U0/I_VIO/UPDATE ;
  wire [0 : 0] sync_out;
  wire [1 : 0] \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT ;
  wire [0 : 0] \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iCFG_DATA ;
  wire [6 : 0] \icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD ;
  wire [15 : 15] \icon_2/U0/U_ICON/iTDO_VEC ;
  wire [3 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel ;
  wire [2 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q ;
  wire [3 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel ;
  wire [2 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q ;
  wire [3 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel ;
  wire [2 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q ;
  wire [9 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data ;
  wire [9 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D ;
  wire [5 : 0] \icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/D ;
  wire [9 : 0] \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D ;
  wire [7 : 0] \vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/D ;
  wire [10 : 0] \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D ;
  wire [3 : 0] \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/D ;
  wire [3 : 0] \vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/D ;
  wire [9 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D ;
  wire [4 : 0] \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/D ;
  wire [3 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_Q ;
  wire [2 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_Q31 ;
  wire [1 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_MUX7 ;
  wire [1 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.SRL_Q ;
  wire [1 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.SRL_Q ;
  wire [3 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_Q ;
  wire [2 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_Q31 ;
  wire [1 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_MUX7 ;
  wire [9 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next ;
  wire [1 : 0] \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.SRL_Q ;
  wire [0 : 0] \ila_2/U0/I_NO_D.U_ILA/U_RST/iRESET ;
  wire [15 : 0] \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp ;
  wire [1 : 0] Result;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A ;
  wire [13 : 3] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR ;
  wire [13 : 4] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR ;
  wire [15 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI ;
  wire [0 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIPBDIP ;
  wire [1 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/WEBWE ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/A ;
  wire [4 : 0] \NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A/A ;
  initial $sdf_annotate("netgen/par/sr_top_timesim.sdf");
  X_SRLC32E #(
    .LOC ( "SLICE_X44Y113" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD  (
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/CLK )
,
    .D
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/D )
,
    .Q31
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/lcl_srl_q<2> )
,
    .Q
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/muxcy_sel<3> )
,
    .CE(\control_1[20] ),
    .A({1'b1, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/A<3> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/A<2> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/A<1> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/A<0> 
})
  );
  X_ONE #(
    .LOC ( "SLICE_X44Y113" ))
  \ProtoComp12.CYINITVCC  (
    .O(\NLW_ProtoComp12.CYINITVCC_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y113" ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD  (
    .CI(1'b0),
    .CYINIT(1'b1),
    .CO({
\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD_CO[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD_CO[1]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD_O[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD_O[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD_O[1]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD_O[0]_UNCONNECTED 
}),
    .S({
\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/muxcy_sel<3> 
, 
\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/muxcy_sel<2> 
, 
\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/muxcy_sel<1> 
, 
\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/muxcy_sel<0> 
})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X44Y113" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC  (
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/CLK )
,
    .D
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/lcl_srl_q<2> )
,
    .Q31
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/lcl_srl_q<1> )
,
    .Q
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/muxcy_sel<2> )
,
    .CE(\control_1[20] ),
    .A({1'b1, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/A<3> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/A<2> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/A<1> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/A<0> 
})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X44Y113" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB  (
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/CLK )
,
    .D
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/lcl_srl_q<1> )
,
    .Q31
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/lcl_srl_q<0> )
,
    .Q
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/muxcy_sel<1> )
,
    .CE(\control_1[20] ),
    .A({1'b1, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/A<3> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/A<2> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/A<1> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/A<0> 
})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X44Y113" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA  (
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK )
,
    .D
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/lcl_srl_q<0> )
,
    .Q31
(\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA_Q31_UNCONNECTED )
,
    .Q
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/muxcy_sel<0> )
,
    .CE(\control_1[20] ),
    .A({1'b1, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/A<3> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/A<2> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/A<1> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/A<0> 
})
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O_DMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data [1]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<1>_0 )
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X34Y121" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD  (
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/CLK )
,
    .D
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/D )
,
    .Q31
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q [2])
,
    .Q
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [3])
,
    .CE(\control_1[9] ),
    .A({1'b1, 1'b1, 1'b1, 1'b1, 1'b1})
  );
  X_ONE #(
    .LOC ( "SLICE_X34Y121" ))
  \ProtoComp13.CYINITVCC  (
    .O(\NLW_ProtoComp13.CYINITVCC_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X34Y121" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD  (
    .CI(1'b0),
    .CYINIT(1'b1),
    .CO({
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_CO[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_CO[1]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[1]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[0]_UNCONNECTED 
}),
    .S({
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [3]
, 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [2]
, 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [1]
, 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [0]
})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X34Y121" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC  (
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC/CLK )
,
    .D
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q [2])
,
    .Q31
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q [1])
,
    .Q
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [2])
,
    .CE(\control_1[9] ),
    .A({1'b1, 1'b1, 1'b1, 1'b1, 1'b1})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X34Y121" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB  (
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK )
,
    .D
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q [1])
,
    .Q31
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q [0])
,
    .Q
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [1])
,
    .CE(\control_1[9] ),
    .A({
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [4]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [3]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [2]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [1]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [0]
})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X34Y121" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA  (
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK )
,
    .D
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q [0])
,
    .Q31(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data [1]),
    .Q
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [0])
,
    .CE(\control_1[9] ),
    .A({
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [4]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [3]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [2]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [1]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [0]
})
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O_DMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data [3]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<3>_0 )
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X36Y123" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD  (
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/CLK )
,
    .D
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/D )
,
    .Q31
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q [2])
,
    .Q
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [3])
,
    .CE(\control_1[9] ),
    .A({1'b1, 1'b1, 1'b1, 1'b1, 1'b1})
  );
  X_ONE #(
    .LOC ( "SLICE_X36Y123" ))
  \ProtoComp13.CYINITVCC.1  (
    .O(\NLW_ProtoComp13.CYINITVCC.1_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X36Y123" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD  (
    .CI(1'b0),
    .CYINIT(1'b1),
    .CO({
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_CO[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_CO[1]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[1]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[0]_UNCONNECTED 
}),
    .S({
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [3]
, 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [2]
, 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [1]
, 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [0]
})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X36Y123" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC  (
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC/CLK )
,
    .D
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q [2])
,
    .Q31
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q [1])
,
    .Q
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [2])
,
    .CE(\control_1[9] ),
    .A({1'b1, 1'b1, 1'b1, 1'b1, 1'b1})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X36Y123" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB  (
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK )
,
    .D
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q [1])
,
    .Q31
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q [0])
,
    .Q
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [1])
,
    .CE(\control_1[9] ),
    .A({
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [4]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [3]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [2]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [1]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [0]
})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X36Y123" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA  (
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK )
,
    .D
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q [0])
,
    .Q31(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data [3]),
    .Q
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [0])
,
    .CE(\control_1[9] ),
    .A({
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [4]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [3]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [2]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [1]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [0]
})
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O/ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O_DMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data [0]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<0>_0 )
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X34Y123" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD  (
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/CLK )
,
    .D
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/D )
,
    .Q31
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q [2])
,
    .Q
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [3])
,
    .CE(\control_1[9] ),
    .A({1'b1, 1'b1, 1'b1, 1'b1, 1'b1})
  );
  X_ONE #(
    .LOC ( "SLICE_X34Y123" ))
  \ProtoComp13.CYINITVCC.2  (
    .O(\NLW_ProtoComp13.CYINITVCC.2_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X34Y123" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD  (
    .CI(1'b0),
    .CYINIT(1'b1),
    .CO({
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_CO[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_CO[1]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[1]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD_O[0]_UNCONNECTED 
}),
    .S({
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [3]
, 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [2]
, 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [1]
, 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [0]
})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X34Y123" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC  (
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC/CLK )
,
    .D
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q [2])
,
    .Q31
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q [1])
,
    .Q
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [2])
,
    .CE(\control_1[9] ),
    .A({1'b1, 1'b1, 1'b1, 1'b1, 1'b1})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X34Y123" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB  (
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK )
,
    .D
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q [1])
,
    .Q31
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q [0])
,
    .Q
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [1])
,
    .CE(\control_1[9] ),
    .A({
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [4]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [3]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [2]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [1]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [0]
})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X34Y123" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA  (
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK )
,
    .D
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/lcl_srl_q [0])
,
    .Q31(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data [0]),
    .Q
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/muxcy_sel [0])
,
    .CE(\control_1[9] ),
    .A({
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [4]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [3]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [2]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [1]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [0]
})
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O/ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O_DMUX_Delay  (
    .I
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/srl_q<1> )
,
    .O
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/srl_q<1>_0 )

  );
  X_SRLC32E #(
    .LOC ( "SLICE_X44Y114" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD  (
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/CLK )
,
    .D
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/D )
,
    .Q31
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/lcl_srl_q<2> )
,
    .Q
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/muxcy_sel<3> )
,
    .CE(\control_1[20] ),
    .A({1'b1, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/A<3> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/A<2> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/A<1> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/A<0> 
})
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y114" ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD  (
    .CI
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O )
,
    .CYINIT(1'b0),
    .CO({
\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD_CO[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD_CO[1]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD_O[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD_O[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD_O[1]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD_O[0]_UNCONNECTED 
}),
    .S({
\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/muxcy_sel<3> 
, 
\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/muxcy_sel<2> 
, 
\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/muxcy_sel<1> 
, 
\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/muxcy_sel<0> 
})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X44Y114" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC  (
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/CLK )
,
    .D
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/lcl_srl_q<2> )
,
    .Q31
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/lcl_srl_q<1> )
,
    .Q
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/muxcy_sel<2> )
,
    .CE(\control_1[20] ),
    .A({1'b1, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/A<3> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/A<2> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/A<1> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/A<0> 
})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X44Y114" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB  (
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/CLK )
,
    .D
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/lcl_srl_q<1> )
,
    .Q31
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/lcl_srl_q<0> )
,
    .Q
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/muxcy_sel<1> )
,
    .CE(\control_1[20] ),
    .A({1'b1, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/A<3> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/A<2> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/A<1> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/A<0> 
})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X44Y114" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA  (
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/CLK )
,
    .D
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/lcl_srl_q<0> )
,
    .Q31
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/srl_q<1> )
,
    .Q
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/muxcy_sel<0> )
,
    .CE(\control_1[20] ),
    .A({1'b1, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/A<3> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/A<2> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/A<1> 
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/A<0> 
})
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y115" ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF  (
    .CI
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O )
,
    .CYINIT(1'b0),
    .CO({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[1]_UNCONNECTED 
, 
\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/O 
}),
    .DI({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[1]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[0]_UNCONNECTED 
}),
    .O({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[1]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[0]_UNCONNECTED 
}),
    .S({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[1]_UNCONNECTED 
, 1'b1})
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y115" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG  (
    .CE(VCC),
    .CLK(clk),
    .I
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/O )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp ),
    .SSET(\ila_2/U0/I_NO_D.U_ILA/iRESET [0]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y115" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFF ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/N0.A6LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O
(\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/N0.A6LUT_O_UNCONNECTED )

  );
  X_RAMB18E1 #(
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .READ_WIDTH_A ( 18 ),
    .READ_WIDTH_B ( 18 ),
    .WRITE_WIDTH_A ( 18 ),
    .WRITE_WIDTH_B ( 18 ),
    .RAM_MODE ( "TDP" ),
    .RDADDR_COLLISION_HWCONFIG ( "DELAYED_WRITE" ),
    .RSTREG_PRIORITY_A ( "REGCE" ),
    .RSTREG_PRIORITY_B ( "REGCE" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000302000000030000010300000202 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB18_X3Y42" ))
  \bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram  (
    .CLKARDCLK(clk),
    .CLKBWRCLK(clk),
    .ENARDEN(1'b1),
    .ENBWREN(1'b1),
    .REGCEAREGCE(1'b0),
    .REGCEB(1'b0),
    .RSTRAMARSTRAM(1'b0),
    .RSTRAMB(1'b0),
    .RSTREGARSTREG(1'b0),
    .RSTREGB(1'b0),
    .ADDRARDADDR({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<6> 
, 
\NlwBufferSignal_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<5> 
, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRBWRADDR({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<6> 
, 
\NlwBufferSignal_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<5> 
, 1'b1, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIADI({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIBDI({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPADIP({1'b0, 1'b0}),
    .DIPBDIP({1'b0, 1'b0}),
    .DOADO({
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[15]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[14]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[13]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[12]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[11]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[10]_UNCONNECTED 
, n0008[3], n0008[2], 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[7]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[6]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[5]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[4]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[3]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOADO[2]_UNCONNECTED 
, n0008[1], n0008[0]}),
    .DOBDO({
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[15]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[14]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[13]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[12]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[11]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[10]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[9]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[8]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[7]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[6]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[5]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[4]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[3]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[2]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[1]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOBDO[0]_UNCONNECTED 
}),
    .DOPADOP({
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOPADOP[1]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOPADOP[0]_UNCONNECTED 
}),
    .DOPBDOP({
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOPBDOP[1]_UNCONNECTED 
, 
\NLW_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram_DOPBDOP[0]_UNCONNECTED 
}),
    .WEA({1'b0, 1'b0}),
    .WEBWE({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB18E1 #(
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .READ_WIDTH_A ( 9 ),
    .READ_WIDTH_B ( 18 ),
    .WRITE_WIDTH_A ( 9 ),
    .WRITE_WIDTH_B ( 18 ),
    .RAM_MODE ( "TDP" ),
    .RDADDR_COLLISION_HWCONFIG ( "DELAYED_WRITE" ),
    .RSTREG_PRIORITY_A ( "REGCE" ),
    .RSTREG_PRIORITY_B ( "REGCE" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .SIM_COLLISION_CHECK ( "WARNING_ONLY" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB18_X2Y46" ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1  (
    .CLKARDCLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK )
,
    .CLKBWRCLK(clk),
    .ENARDEN
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ENARDEN )
,
    .ENBWREN(1'b1),
    .REGCEAREGCE(1'b0),
    .REGCEB(1'b0),
    .RSTRAMARSTRAM(1'b0),
    .RSTRAMB(1'b0),
    .RSTREGARSTREG(1'b0),
    .RSTREGB(1'b0),
    .ADDRARDADDR({
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [13]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [12]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [11]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [10]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [9]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [8]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [7]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [6]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [5]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [4]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [3]
, 1'b1, 1'b1, 1'b1}),
    .ADDRBWRADDR({
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR [13]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR [12]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR [11]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR [10]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR [9]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR [8]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR [7]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR [6]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR [5]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR [4]
, 1'b1, 1'b1, 1'b1, 1'b1}),
    .DIADI({1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1}),
    .DIBDI({
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [15]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [14]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [13]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [12]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [11]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [10]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [9]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [8]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [7]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [6]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [5]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [4]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [3]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [2]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [1]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [0]
}),
    .DIPADIP({1'b1, 1'b1}),
    .DIPBDIP({1'b0, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIPBDIP [0]
}),
    .DOADO({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOADO[15]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOADO[14]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOADO[13]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOADO[12]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOADO[11]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOADO[10]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOADO[9]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOADO[8]_UNCONNECTED 
, \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data [7], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data [6], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data [5], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data [4], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data [3], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data [2], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data [1], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data [0]}),
    .DOBDO({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[15]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[14]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[13]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[12]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[11]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[10]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[9]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[8]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[7]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[6]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[5]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[4]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[1]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOBDO[0]_UNCONNECTED 
}),
    .DOPADOP({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOPADOP[1]_UNCONNECTED 
, \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data [8]}),
    .DOPBDOP({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOPBDOP[1]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1_DOPBDOP[0]_UNCONNECTED 
}),
    .WEA({1'b0, 1'b0}),
    .WEBWE({1'b0, 1'b0, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/WEBWE [1]
, 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/WEBWE [0]
})
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X34Y124" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF  (
    .CI
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O )
,
    .CYINIT(1'b0),
    .CO({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[1]_UNCONNECTED 
, 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/O 
}),
    .DI({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[1]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[0]_UNCONNECTED 
}),
    .O({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[1]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[0]_UNCONNECTED 
}),
    .S({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[1]_UNCONNECTED 
, 1'b1})
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y124" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_CE ),
    .CLK(clk),
    .I
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/O )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y124" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFF ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/GAND_CI_I_2.A6LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O
(\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/GAND_CI_I_2.A6LUT_O_UNCONNECTED )

  );
  X_CARRY4 #(
    .LOC ( "SLICE_X36Y124" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF  (
    .CI
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O )
,
    .CYINIT(1'b0),
    .CO({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[1]_UNCONNECTED 
, 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/O 
}),
    .DI({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[1]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[0]_UNCONNECTED 
}),
    .O({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[1]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[0]_UNCONNECTED 
}),
    .S({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[1]_UNCONNECTED 
, 1'b1})
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y124" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_CE ),
    .CLK(clk),
    .I
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/O )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y124" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFF ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/GAND_CI_I_2.A6LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O
(\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/GAND_CI_I_2.A6LUT_O_UNCONNECTED )

  );
  X_CARRY4 #(
    .LOC ( "SLICE_X34Y122" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF  (
    .CI
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O )
,
    .CYINIT(1'b0),
    .CO({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_CO[1]_UNCONNECTED 
, 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/O 
}),
    .DI({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[1]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_DI[0]_UNCONNECTED 
}),
    .O({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[1]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_O[0]_UNCONNECTED 
}),
    .S({
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[3]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[2]_UNCONNECTED 
, 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF_S[1]_UNCONNECTED 
, 1'b1})
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE ),
    .CLK(clk),
    .I
(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF/O )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y122" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFF ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/GAND_CI_I_2.A6LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O
(\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/GAND_CI_I_2.A6LUT_O_UNCONNECTED )

  );
  X_SFF #(
    .LOC ( "SLICE_X32Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE ),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D [3]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [3]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y122" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [3]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>_rt_445 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y122" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_32.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_32.D5LUT_O_UNCONNECTED )
  );
  X_ONE #(
    .LOC ( "SLICE_X32Y122" ))
  \ProtoComp19.CYINITVCC  (
    .O(\NLW_ProtoComp19.CYINITVCC_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE ),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D [2]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [2]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X32Y122" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY  (
    .CI(1'b0),
    .CYINIT(1'b1),
    .CO({\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY/O , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY_CO[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY_CO[1]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D [3], 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D [2], 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D [1], 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D [0]}),
    .S({\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>_rt_445 , 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<2>_rt_437 , \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<1>_rt_434 , 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<0>_rt_433 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y122" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<2>_rt_437 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y122" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_33.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_33.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE ),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D [1]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [1]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y122" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [1]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<1>_rt_434 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y122" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_34.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_34.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE ),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D [0]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [0]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y122" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<0>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [0]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<0>_rt_433 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y122" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_35.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_35.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE ),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D [7]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [7]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y123" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [7]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>_rt_481 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y123" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_28.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_28.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE ),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D [6]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [6]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X32Y123" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY  (
    .CI(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].GnH.U_MUXCY/O ),
    .CYINIT(1'b0),
    .CO({\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY/O , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY_CO[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY_CO[1]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D [7], 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D [6], 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D [5], 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D [4]}),
    .S({\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>_rt_481 , 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<6>_rt_476 , \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<5>_rt_458 , 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>_rt_462 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y123" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [6]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<6>_rt_476 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y123" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_29.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_29.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE ),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D [5]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [5]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y123" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [5]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<5>_rt_458 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y123" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_30.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_30.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE ),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D [4]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [4]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y123" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [4]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>_rt_462 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y123" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_31.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_31.A5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X32Y124" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY  (
    .CI(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].GnH.U_MUXCY/O ),
    .CYINIT(1'b0),
    .CO({\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_CO[3]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_CO[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_CO[1]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_CO[0]_UNCONNECTED }),
    .DI({\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_DI[3]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_DI[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_DI[1]_UNCONNECTED , 1'b0}),
    .O({\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_O[3]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_O[2]_UNCONNECTED , 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D [9], 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D [8]}),
    .S({\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_S[3]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_XORCY_S[2]_UNCONNECTED , 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<9>_rt_493 , \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<8>_rt_496 })
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y124" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE ),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D [9]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [9]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y124" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [9]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<9>_rt_493 )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y124" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE ),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/D [8]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [8]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y124" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [8]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<8>_rt_496 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y124" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_27.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_27.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y114" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE/CLK ),
    .I(\icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/D [3]),
    .O(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT [3]),
    .SRST(\icon_2/U0/U_ICON/U_STAT/iSTATCMD_CE_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X54Y114" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT [3]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<3>_rt_517 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y114" ),
    .INIT ( 32'h00000000 ))
  \control_0<2>_4.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_control_0<2>_4.D5LUT_O_UNCONNECTED )
  );
  X_ONE #(
    .LOC ( "SLICE_X54Y114" ))
  \ProtoComp22.CYINITVCC  (
    .O(\NLW_ProtoComp22.CYINITVCC_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y114" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE/CLK ),
    .I(\icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/D [2]),
    .O(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT [2]),
    .SRST(\icon_2/U0/U_ICON/U_STAT/iSTATCMD_CE_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X54Y114" ))
  \icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY  (
    .CI(1'b0),
    .CYINIT(1'b1),
    .CO({\icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY/O , \NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY_CO[2]_UNCONNECTED , 
\NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY_CO[1]_UNCONNECTED , 
\NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/D [3], \icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/D [2], \icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/D [1], 
\icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/D [0]}),
    .S({\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<3>_rt_517 , \icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<2>_rt_503 , \icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<1>_rt_507 , 
\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<0>_rt_511 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X54Y114" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT [2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<2>_rt_503 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y114" ),
    .INIT ( 32'h00000000 ))
  \control_0<2>_3.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_control_0<2>_3.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y114" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE/CLK ),
    .I(\icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/D [1]),
    .O(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT [1]),
    .SRST(\icon_2/U0/U_ICON/U_STAT/iSTATCMD_CE_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X54Y114" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT [1]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<1>_rt_507 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y114" ),
    .INIT ( 32'h00000000 ))
  \control_0<2>_2.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_control_0<2>_2.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y114" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE/CLK ),
    .I(\icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/D [0]),
    .O(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT [0]),
    .SRST(\icon_2/U0/U_ICON/U_STAT/iSTATCMD_CE_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X54Y114" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<0>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT [0]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<0>_rt_511 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y114" ),
    .INIT ( 32'h00000000 ))
  \control_0<2>.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_control_0<2>.A5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X54Y115" ))
  \icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY  (
    .CI(\icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY/O ),
    .CYINIT(1'b0),
    .CO({\NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_CO[3]_UNCONNECTED , 
\NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_CO[2]_UNCONNECTED , \NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_CO[1]_UNCONNECTED , 
\NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_CO[0]_UNCONNECTED }),
    .DI({\NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_DI[3]_UNCONNECTED , 
\NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_DI[2]_UNCONNECTED , \NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_DI[1]_UNCONNECTED , 1'b0
}),
    .O({\NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_O[3]_UNCONNECTED , \NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_O[2]_UNCONNECTED 
, \icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/D [5], \icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/D [4]}),
    .S({\NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_S[3]_UNCONNECTED , \NLW_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_XORCY_S[2]_UNCONNECTED 
, \icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<5>_rt_530 , \icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<4>_rt_533 })
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y115" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE/CLK ),
    .I(\icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/D [5]),
    .O(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT [5]),
    .SRST(\icon_2/U0/U_ICON/U_STAT/iSTATCMD_CE_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X54Y115" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT [5]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<5>_rt_530 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y115" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE/CLK ),
    .I(\icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/D [4]),
    .O(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT [4]),
    .SRST(\icon_2/U0/U_ICON/U_STAT/iSTATCMD_CE_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X54Y115" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT [4]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT<4>_rt_533 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y115" ),
    .INIT ( 32'h00000000 ))
  \control_0<2>_5.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_control_0<2>_5.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y127" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D [3]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [3]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y127" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [3]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>_rt_558 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y127" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_21.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_21.D5LUT_O_UNCONNECTED )
  );
  X_ONE #(
    .LOC ( "SLICE_X44Y127" ))
  \ProtoComp22.CYINITVCC.1  (
    .O(\NLW_ProtoComp22.CYINITVCC.1_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y127" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D [2]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [2]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y127" ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY  (
    .CI(1'b0),
    .CYINIT(1'b1),
    .CO({\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY/O , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY_CO[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY_CO[1]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D [3], \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D [2], \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D [1]
, \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D [0]}),
    .S({\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<3>_rt_558 , \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>_rt_544 , 
\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<1>_rt_548 , \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<0>_rt_552 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y127" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>_rt_544 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y127" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_20.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_20.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y127" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D [1]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [1]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y127" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [1]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<1>_rt_548 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y127" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_19.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_19.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y127" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D [0]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [0]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y127" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<0>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [0]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<0>_rt_552 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y127" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_18.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_18.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y128" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D [7]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [7]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y128" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [7]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<7>_rt_580 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y128" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_25.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_25.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y128" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D [6]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [6]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y128" ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.U_MUXCY  (
    .CI(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY/O ),
    .CYINIT(1'b0),
    .CO({\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.U_MUXCY/O , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.U_MUXCY_CO[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.U_MUXCY_CO[1]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.U_MUXCY_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D [7], \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D [6], \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D [5]
, \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D [4]}),
    .S({\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<7>_rt_580 , \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<6>_rt_583 , 
\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<5>_rt_591 , \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<4>_rt_571 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y128" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [6]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<6>_rt_583 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y128" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_24.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_24.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y128" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D [5]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [5]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y128" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [5]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<5>_rt_591 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y128" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_23.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_23.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y128" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D [4]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [4]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y128" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [4]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<4>_rt_571 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y128" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_22.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_22.A5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y129" ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY  (
    .CI(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.U_MUXCY/O ),
    .CYINIT(1'b0),
    .CO({\NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_CO[3]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_CO[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_CO[1]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_CO[0]_UNCONNECTED }),
    .DI({\NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_DI[3]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_DI[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_DI[1]_UNCONNECTED , 1'b0}),
    .O({\NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_O[3]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_O[2]_UNCONNECTED , \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D [9], 
\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D [8]}),
    .S({\NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_S[3]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_XORCY_S[2]_UNCONNECTED , \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>_rt_599 , 
\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<8>_rt_602 })
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y129" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D [9]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [9]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y129" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [9]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>_rt_599 )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y129" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/D [8]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [8]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y129" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [8]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<8>_rt_602 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y129" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_26.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_26.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y118" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[3].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[3].U_FDRE/CLK ),
    .I(\vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/D [3]),
    .O(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [3]),
    .SRST(\vio_2/U0/I_VIO/U_STATUS/CFG_CE_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y118" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<3>_rt  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [3]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<3>_rt_627 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X57Y118" ),
    .INIT ( 32'h00000000 ))
  \vio_2/N1_4.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_vio_2/N1_4.D5LUT_O_UNCONNECTED )
  );
  X_ONE #(
    .LOC ( "SLICE_X57Y118" ))
  \ProtoComp22.CYINITVCC.2  (
    .O(\NLW_ProtoComp22.CYINITVCC.2_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y118" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[2].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[2].U_FDRE/CLK ),
    .I(\vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/D [2]),
    .O(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [2]),
    .SRST(\vio_2/U0/I_VIO/U_STATUS/CFG_CE_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X57Y118" ))
  \vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[3].GnH.U_MUXCY  (
    .CI(1'b0),
    .CYINIT(1'b1),
    .CO({\vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[3].GnH.U_MUXCY/O , \NLW_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[3].GnH.U_MUXCY_CO[2]_UNCONNECTED , 
\NLW_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[3].GnH.U_MUXCY_CO[1]_UNCONNECTED , 
\NLW_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[3].GnH.U_MUXCY_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/D [3], \vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/D [2], \vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/D [1], 
\vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/D [0]}),
    .S({\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<3>_rt_627 , \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<2>_rt_613 , \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<1>_rt_617 , 
\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<0>_rt_621 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y118" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<2>_rt_613 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X57Y118" ),
    .INIT ( 32'h00000000 ))
  \vio_2/N1_3.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_vio_2/N1_3.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y118" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[1].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[1].U_FDRE/CLK ),
    .I(\vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/D [1]),
    .O(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [1]),
    .SRST(\vio_2/U0/I_VIO/U_STATUS/CFG_CE_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y118" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [1]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<1>_rt_617 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X57Y118" ),
    .INIT ( 32'h00000000 ))
  \vio_2/N1_2.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_vio_2/N1_2.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y118" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[0].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[0].U_FDRE/CLK ),
    .I(\vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/D [0]),
    .O(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [0]),
    .SRST(\vio_2/U0/I_VIO/U_STATUS/CFG_CE_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y118" ),
    .INIT ( 64'hF0F0F0F0F0F0F0F0 ))
  \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<0>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [0]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<0>_rt_621 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X57Y118" ),
    .INIT ( 32'h00000000 ))
  \vio_2/N1.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_vio_2/N1.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y119" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE/CLK ),
    .I(\vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/D [7]),
    .O(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [7]),
    .SRST(\vio_2/U0/I_VIO/U_STATUS/CFG_CE_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y119" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [7]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<7>_rt_659 )
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y119" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[6].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[6].U_FDRE/CLK ),
    .I(\vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/D [6]),
    .O(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [6]),
    .SRST(\vio_2/U0/I_VIO/U_STATUS/CFG_CE_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X57Y119" ))
  \vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_XORCY  (
    .CI(\vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[3].GnH.U_MUXCY/O ),
    .CYINIT(1'b0),
    .CO({\NLW_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_XORCY_CO[3]_UNCONNECTED , 
\NLW_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_XORCY_CO[2]_UNCONNECTED , \NLW_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_XORCY_CO[1]_UNCONNECTED , 
\NLW_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_XORCY_CO[0]_UNCONNECTED }),
    .DI({\NLW_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_XORCY_DI[3]_UNCONNECTED , 1'b0, 1'b0, 1'b0}),
    .O({\vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/D [7], \vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/D [6], \vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/D [5], 
\vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/D [4]}),
    .S({\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<7>_rt_659 , \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<6>_rt_650 , \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<5>_rt_646 , 
\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<4>_rt_642 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y119" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [6]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<6>_rt_650 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X57Y119" ),
    .INIT ( 32'h00000000 ))
  \vio_2/N1_7.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_vio_2/N1_7.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y119" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[5].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[5].U_FDRE/CLK ),
    .I(\vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/D [5]),
    .O(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [5]),
    .SRST(\vio_2/U0/I_VIO/U_STATUS/CFG_CE_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y119" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [5]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<5>_rt_646 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X57Y119" ),
    .INIT ( 32'h00000000 ))
  \vio_2/N1_6.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_vio_2/N1_6.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y119" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[4].U_FDRE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[4].U_FDRE/CLK ),
    .I(\vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/D [4]),
    .O(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [4]),
    .SRST(\vio_2/U0/I_VIO/U_STATUS/CFG_CE_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y119" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [4]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT<4>_rt_642 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X57Y119" ),
    .INIT ( 32'h00000000 ))
  \vio_2/N1_5.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_vio_2/N1_5.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y117" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_0 ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [3]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [3]),
    .SRST(\control_1[14] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y117" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [3]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>_rt_680 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X39Y117" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_48.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_48.D5LUT_O_UNCONNECTED )
  );
  X_ONE #(
    .LOC ( "SLICE_X39Y117" ))
  \ProtoComp19.CYINITVCC.1  (
    .O(\NLW_ProtoComp19.CYINITVCC.1_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y117" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_0 ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [2]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [2]),
    .SRST(\control_1[14] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X39Y117" ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY  (
    .CI(1'b0),
    .CYINIT(1'b1),
    .CO({\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY/O , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY_CO[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY_CO[1]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [3], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [2], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [1], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [0]}),
    .S({\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>_rt_680 , 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<2>_rt_672 , 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<1>_rt_669 , 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<0>_rt_668 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y117" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<2>_rt_672 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X39Y117" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_47.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_47.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y117" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_0 ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [1]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [1]),
    .SRST(\control_1[14] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y117" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [1]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<1>_rt_669 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X39Y117" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_46.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_46.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y117" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_0 ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [0]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [0]),
    .SRST(\control_1[14] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y117" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<0>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [0]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<0>_rt_668 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X39Y117" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_45.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_45.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y118" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_0 ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [7]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [7]),
    .SRST(\control_1[14] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y118" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [7]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>_rt_716 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X39Y118" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_52.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_52.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y118" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_0 ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [6]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [6]),
    .SRST(\control_1[14] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X39Y118" ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY  (
    .CI(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].GnH.U_MUXCY/O ),
    .CYINIT(1'b0),
    .CO({\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY/O , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY_CO[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY_CO[1]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [7], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [6], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [5], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [4]}),
    .S({\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>_rt_716 , 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<6>_rt_711 , 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<5>_rt_693 , 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<4>_rt_697 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y118" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [6]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<6>_rt_711 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X39Y118" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_51.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_51.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y118" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_0 ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [5]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [5]),
    .SRST(\control_1[14] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y118" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [5]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<5>_rt_693 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X39Y118" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_50.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_50.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y118" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_0 ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [4]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [4]),
    .SRST(\control_1[14] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y118" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [4]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<4>_rt_697 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X39Y118" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_49.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_49.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y119" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_0 ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [10]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [10]),
    .SRST(\control_1[14] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X39Y119" ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_XORCY  (
    .CI(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].GnH.U_MUXCY/O ),
    .CYINIT(1'b0),
    .CO({\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_XORCY_CO[3]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_XORCY_CO[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_XORCY_CO[1]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_XORCY_CO[0]_UNCONNECTED }),
    .DI({\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_XORCY_DI[3]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_XORCY_DI[2]_UNCONNECTED , 1'b0, 1'b0}),
    .O({\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_XORCY_O[3]_UNCONNECTED , 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [10], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [9], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [8]}),
    .S({\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_XORCY_S[3]_UNCONNECTED , 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>_rt_736 , 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>_rt_726 , 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<8>_rt_729 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y119" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [10]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>_rt_736 )
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y119" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_0 ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [9]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [9]),
    .SRST(\control_1[14] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y119" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [9]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>_rt_726 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X39Y119" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_54.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_54.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y119" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_0 ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/D [8]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [8]),
    .SRST(\control_1[14] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y119" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [8]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<8>_rt_729 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X39Y119" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_53.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_53.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X41Y117" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_FDRE  (
    .CE(\control_1[6] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/D [3]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide [3]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y117" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide [3]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<3>_rt_741 )
  );
  X_ONE #(
    .LOC ( "SLICE_X41Y117" ))
  \ProtoComp27.CYINITVCC  (
    .O(\NLW_ProtoComp27.CYINITVCC_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X41Y117" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE  (
    .CE(\control_1[6] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/D [2]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide [2]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X41Y117" ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_XORCY  (
    .CI(1'b0),
    .CYINIT(1'b1),
    .CO({\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_XORCY_CO[3]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_XORCY_CO[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_XORCY_CO[1]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_XORCY_CO[0]_UNCONNECTED }),
    .DI({\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_XORCY_DI[3]_UNCONNECTED , 1'b0, 
1'b0, 1'b0}),
    .O({\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/D [3], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/D [2], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/D [1], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/D [0]}),
    .S({\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<3>_rt_741 , 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<2>_rt_761 , 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<1>_rt_750 , 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<0>_rt_753 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y117" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide [2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<2>_rt_761 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X41Y117" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_61.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_61.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X41Y117" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE  (
    .CE(\control_1[6] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/D [1]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide [1]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y117" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide [1]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<1>_rt_750 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X41Y117" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_60.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_60.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X41Y117" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE  (
    .CE(\control_1[6] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/D [0]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide [0]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y117" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<0>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide [0]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<0>_rt_753 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X41Y117" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_59.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_59.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y109" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_FDRE  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/cnt_ce ),
    .CLK(clk),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/D [3]),
    .O(\vio_2/U0/I_VIO/addr [3]),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/cnt_reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y109" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \vio_2/U0/I_VIO/addr<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\vio_2/U0/I_VIO/addr [3]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/addr<3>_rt_767 )
  );
  X_ONE #(
    .LOC ( "SLICE_X35Y109" ))
  \ProtoComp27.CYINITVCC.1  (
    .O(\NLW_ProtoComp27.CYINITVCC.1_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y109" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/cnt_ce ),
    .CLK(clk),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/D [2]),
    .O(\vio_2/U0/I_VIO/addr [2]),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/cnt_reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X35Y109" ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_XORCY  (
    .CI(1'b0),
    .CYINIT(1'b1),
    .CO({\NLW_vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_XORCY_CO[3]_UNCONNECTED , 
\NLW_vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_XORCY_CO[2]_UNCONNECTED , 
\NLW_vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_XORCY_CO[1]_UNCONNECTED , 
\NLW_vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_XORCY_CO[0]_UNCONNECTED }),
    .DI({\NLW_vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_XORCY_DI[3]_UNCONNECTED , 1'b0, 1'b0, 1'b0}),
    .O({\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/D [3], \vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/D [2], 
\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/D [1], \vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/D [0]}),
    .S({\vio_2/U0/I_VIO/addr<3>_rt_767 , \vio_2/U0/I_VIO/addr<2>_rt_787 , \vio_2/U0/I_VIO/addr<1>_rt_776 , \vio_2/U0/I_VIO/addr<0>_rt_779 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y109" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vio_2/U0/I_VIO/addr<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\vio_2/U0/I_VIO/addr [2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/addr<2>_rt_787 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X35Y109" ),
    .INIT ( 32'h00000000 ))
  \vio_2/N1_10.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_vio_2/N1_10.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y109" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/cnt_ce ),
    .CLK(clk),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/D [1]),
    .O(\vio_2/U0/I_VIO/addr [1]),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/cnt_reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y109" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \vio_2/U0/I_VIO/addr<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\vio_2/U0/I_VIO/addr [1]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/addr<1>_rt_776 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X35Y109" ),
    .INIT ( 32'h00000000 ))
  \vio_2/N1_9.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_vio_2/N1_9.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y109" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/cnt_ce ),
    .CLK(clk),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/D [0]),
    .O(\vio_2/U0/I_VIO/addr [0]),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/cnt_reset ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y109" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \vio_2/U0/I_VIO/addr<0>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\vio_2/U0/I_VIO/addr [0]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/addr<0>_rt_779 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X35Y109" ),
    .INIT ( 32'h00000000 ))
  \vio_2/N1_8.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_vio_2/N1_8.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE ),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D [3]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [3]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y122" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [3]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<3>_rt_810 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X35Y122" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_41.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_41.D5LUT_O_UNCONNECTED )
  );
  X_ONE #(
    .LOC ( "SLICE_X35Y122" ))
  \ProtoComp19.CYINITVCC.2  (
    .O(\NLW_ProtoComp19.CYINITVCC.2_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE ),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D [2]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [2]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X35Y122" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY  (
    .CI(1'b0),
    .CYINIT(1'b1),
    .CO({\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY/O , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY_CO[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY_CO[1]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D [3], 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D [2], 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D [1], 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D [0]}),
    .S({\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<3>_rt_810 , \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<2>_rt_802 , 
\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<1>_rt_799 , \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<0>_rt_798 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y122" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<2>_rt_802 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X35Y122" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_42.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_42.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE ),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D [1]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [1]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y122" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [1]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<1>_rt_799 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X35Y122" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_43.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_43.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE ),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D [0]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [0]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y122" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<0>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [0]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<0>_rt_798 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X35Y122" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_44.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_44.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE ),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D [7]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [7]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y123" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [7]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<7>_rt_846 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X35Y123" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_37.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_37.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE ),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D [6]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [6]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X35Y123" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY  (
    .CI(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].GnH.U_MUXCY/O ),
    .CYINIT(1'b0),
    .CO({\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY/O , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY_CO[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY_CO[1]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D [7], 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D [6], 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D [5], 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D [4]}),
    .S({\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<7>_rt_846 , \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<6>_rt_841 , 
\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<5>_rt_823 , \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<4>_rt_827 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y123" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [6]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<6>_rt_841 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X35Y123" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_38.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_38.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE ),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D [5]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [5]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y123" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [5]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<5>_rt_823 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X35Y123" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_39.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_39.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE ),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D [4]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [4]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y123" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [4]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<4>_rt_827 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X35Y123" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_40.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_40.A5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X35Y124" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY  (
    .CI(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].GnH.U_MUXCY/O ),
    .CYINIT(1'b0),
    .CO({\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_CO[3]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_CO[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_CO[1]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_CO[0]_UNCONNECTED }),
    .DI({\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_DI[3]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_DI[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_DI[1]_UNCONNECTED , 1'b0}),
    .O({\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_O[3]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_O[2]_UNCONNECTED , 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D [9], 
\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D [8]}),
    .S({\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_S[3]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_XORCY_S[2]_UNCONNECTED , 
\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<9>_rt_858 , \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<8>_rt_861 })
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y124" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE ),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D [9]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [9]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y124" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [9]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<9>_rt_858 )
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y124" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE ),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/D [8]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [8]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y124" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [8]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<8>_rt_861 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X35Y124" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_36.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_36.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y116" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[3].U_FDRE  (
    .CE(\control_1[6] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[3].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/D [3]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count [3]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y116" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count [3]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<3>_rt_882 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y116" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_58.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_58.D5LUT_O_UNCONNECTED )
  );
  X_ONE #(
    .LOC ( "SLICE_X40Y116" ))
  \ProtoComp19.CYINITVCC.3  (
    .O(\NLW_ProtoComp19.CYINITVCC.3_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y116" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[2].U_FDRE  (
    .CE(\control_1[6] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[2].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/D [2]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count [2]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X40Y116" ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[3].GnH.U_MUXCY  (
    .CI(1'b0),
    .CYINIT(1'b1),
    .CO({\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[3].GnH.U_MUXCY/O , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[3].GnH.U_MUXCY_CO[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[3].GnH.U_MUXCY_CO[1]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[3].GnH.U_MUXCY_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/D [3], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/D [2], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/D [1], 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/D [0]}),
    .S({\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<3>_rt_882 , 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<2>_rt_874 , 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<1>_rt_871 , 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<0>_rt_870 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y116" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count [2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<2>_rt_874 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y116" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_57.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_57.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y116" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[1].U_FDRE  (
    .CE(\control_1[6] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[1].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/D [1]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count [1]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y116" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count [1]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<1>_rt_871 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y116" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_56.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_56.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y116" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[0].U_FDRE  (
    .CE(\control_1[6] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[0].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/D [0]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count [0]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y116" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<0>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count [0]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<0>_rt_870 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y116" ),
    .INIT ( 32'h00000000 ))
  \ila_2/N1_55.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_ila_2/N1_55.A5LUT_O_UNCONNECTED )
  );
  X_IPAD #(
    .LOC ( "IOB_X1Y99" ))
  clk_in_297 (
    .PAD(clk_in)
  );
  X_BUF #(
    .LOC ( "IOB_X1Y99" ))
  \clkDiv/clkin1_buf  (
    .O(\clkDiv/clkin1 ),
    .I(clk_in)
  );
  X_CKBUF #(
    .LOC ( "BUFGCTRL_X0Y31" ))
  \icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG  (
    .I(\NlwBufferSignal_icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/IN ),
    .O(\control_0[0] )
  );
  X_BSCAN_VIRTEX6   \icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS  (
    .CAPTURE(\NLW_icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_CAPTURE_UNCONNECTED ),
    .DRCK(\icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL ),
    .RESET(\NLW_icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_RESET_UNCONNECTED ),
    .RUNTEST(\NLW_icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_RUNTEST_UNCONNECTED ),
    .SEL(\icon_2/U0/U_ICON/iSEL ),
    .SHIFT(\icon_2/U0/iSHIFT_OUT ),
    .TCK(\NLW_icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_TCK_UNCONNECTED ),
    .TDI(\icon_2/U0/U_ICON/iTDI ),
    .TDO(\NlwBufferSignal_icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS/TDO ),
    .TMS(\NLW_icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_TMS_UNCONNECTED ),
    .UPDATE(\icon_2/U0/iUPDATE_OUT )
  );
  X_CKBUF #(
    .LOC ( "BUFGCTRL_X0Y0" ))
  \clkDiv/clkout1_buf  (
    .I(\NlwBufferSignal_clkDiv/clkout1_buf/IN ),
    .O(clk)
  );
  X_CKBUF #(
    .LOC ( "BUFGCTRL_X0Y1" ))
  \clkDiv/clkout2_buf  (
    .I(\NlwBufferSignal_clkDiv/clkout2_buf/IN ),
    .O(clk_4)
  );
  X_CKBUF #(
    .LOC ( "BUFGCTRL_X0Y2" ))
  \clkDiv/clkf_buf  (
    .I(\NlwBufferSignal_clkDiv/clkf_buf/IN ),
    .O(\clkDiv/clkfbout_buf )
  );
  X_BUF #(
    .LOC ( "MMCM_ADV_X0Y4" ))
  \clkDiv/mmcm_adv_inst/CLKIN1  (
    .I(\clkDiv/clkin1 ),
    .O(\clkDiv/mmcm_adv_inst/CLKIN1_INT )
  );
  X_BUF #(
    .LOC ( "MMCM_ADV_X0Y4" ))
  \clkDiv/mmcm_adv_inst/PSENINV  (
    .I(GND),
    .O(\clkDiv/mmcm_adv_inst/PSEN_INT )
  );
  X_BUF #(
    .LOC ( "MMCM_ADV_X0Y4" ))
  \clkDiv/mmcm_adv_inst/PSINCDECINV  (
    .I(GND),
    .O(\clkDiv/mmcm_adv_inst/PSINCDEC_INT )
  );
  X_BUF #(
    .LOC ( "MMCM_ADV_X0Y4" ))
  \clkDiv/mmcm_adv_inst/RSTINV  (
    .I(\clkDiv/mmcm_adv_inst_ML_NEW_OUT ),
    .O(\clkDiv/mmcm_adv_inst/RST_INT )
  );
  X_BUF #(
    .LOC ( "MMCM_ADV_X0Y4" ))
  \clkDiv/mmcm_adv_inst/CLKIN2  (
    .I(1'b0),
    .O(\clkDiv/mmcm_adv_inst/CLKIN2_INT )
  );
  X_BUF #(
    .LOC ( "MMCM_ADV_X0Y4" ))
  \clkDiv/mmcm_adv_inst/CLKINSELINV  (
    .I(VCC),
    .O(\clkDiv/mmcm_adv_inst/CLKINSEL_INT )
  );
  X_BUF #(
    .LOC ( "MMCM_ADV_X0Y4" ))
  \clkDiv/mmcm_adv_inst/PWRDWNINV  (
    .I(GND),
    .O(\clkDiv/mmcm_adv_inst/PWRDWN_INT )
  );
  X_BUF #(
    .LOC ( "MMCM_ADV_X0Y4" ))
  \clkDiv/mmcm_adv_inst/CLKFBIN  (
    .I(\clkDiv/clkfbout_buf ),
    .O(\clkDiv/mmcm_adv_inst/CLKFBIN_INT )
  );
  X_MMCM_ADV #(
    .CLOCK_HOLD ( "FALSE" ),
    .CLKOUT4_CASCADE ( "FALSE" ),
    .BANDWIDTH ( "LOW" ),
    .CLKFBOUT_USE_FINE_PS ( "FALSE" ),
    .CLKOUT0_USE_FINE_PS ( "FALSE" ),
    .CLKOUT1_USE_FINE_PS ( "FALSE" ),
    .CLKOUT2_USE_FINE_PS ( "FALSE" ),
    .CLKOUT3_USE_FINE_PS ( "FALSE" ),
    .CLKOUT4_USE_FINE_PS ( "FALSE" ),
    .CLKOUT5_USE_FINE_PS ( "FALSE" ),
    .CLKOUT6_USE_FINE_PS ( "FALSE" ),
    .COMPENSATION ( "ZHOLD" ),
    .STARTUP_WAIT ( "FALSE" ),
    .CLKFBOUT_MULT_F ( 10.000000 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKOUT0_DIVIDE_F ( 10.000000 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 0.000000 ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT2_PHASE ( 0.000000 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_PHASE ( 0.000000 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_PHASE ( 0.000000 ),
    .CLKOUT6_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT6_PHASE ( 0.000000 ),
    .REF_JITTER1 ( 0.010000 ),
    .REF_JITTER2 ( 0.010000 ),
    .CLKOUT1_DIVIDE ( 40 ),
    .CLKOUT2_DIVIDE ( 1 ),
    .CLKOUT3_DIVIDE ( 1 ),
    .CLKOUT4_DIVIDE ( 1 ),
    .CLKOUT5_DIVIDE ( 1 ),
    .CLKOUT6_DIVIDE ( 1 ),
    .DIVCLK_DIVIDE ( 1 ),
    .CLKIN1_PERIOD ( 10 ),
    .CLKIN2_PERIOD ( 0 ),
    .LOC ( "MMCM_ADV_X0Y4" ),
    .VCOCLK_FREQ_MAX ( 1200.000000 ),
    .VCOCLK_FREQ_MIN ( 600.000000 ),
    .CLKIN_FREQ_MAX ( 700.000000 ),
    .CLKIN_FREQ_MIN ( 10.000000 ),
    .CLKPFD_FREQ_MAX ( 450.000000 ),
    .CLKPFD_FREQ_MIN ( 10.000000 ))
  \clkDiv/mmcm_adv_inst  (
    .CLKFBIN(\clkDiv/mmcm_adv_inst/CLKFBIN_INT ),
    .PSCLK(GND),
    .PWRDWN(\clkDiv/mmcm_adv_inst/PWRDWN_INT ),
    .DCLK(GND),
    .DEN(GND),
    .CLKINSEL(\clkDiv/mmcm_adv_inst/CLKINSEL_INT ),
    .CLKIN2(\clkDiv/mmcm_adv_inst/CLKIN2_INT ),
    .RST(\clkDiv/mmcm_adv_inst/RST_INT ),
    .PSINCDEC(\clkDiv/mmcm_adv_inst/PSINCDEC_INT ),
    .DWE(GND),
    .PSEN(\clkDiv/mmcm_adv_inst/PSEN_INT ),
    .CLKIN1(\clkDiv/mmcm_adv_inst/CLKIN1_INT ),
    .CLKOUT3(\clkDiv/mmcm_adv_inst/CLKOUT3 ),
    .CLKOUT3B(\clkDiv/mmcm_adv_inst/CLKOUT3B ),
    .CLKFBOUT(\clkDiv/clkfbout ),
    .CLKFBSTOPPED(\clkDiv/mmcm_adv_inst/CLKFBSTOPPED ),
    .CLKFBOUTB(\clkDiv/mmcm_adv_inst/CLKFBOUTB ),
    .CLKOUT1(\clkDiv/clkout1 ),
    .CLKOUT5(\clkDiv/mmcm_adv_inst/CLKOUT5 ),
    .DRDY(\clkDiv/mmcm_adv_inst/DRDY ),
    .CLKOUT0(\clkDiv/clkout0 ),
    .CLKOUT4(\clkDiv/mmcm_adv_inst/CLKOUT4 ),
    .CLKOUT1B(\clkDiv/mmcm_adv_inst/CLKOUT1B ),
    .CLKINSTOPPED(\clkDiv/mmcm_adv_inst/CLKINSTOPPED ),
    .CLKOUT0B(\clkDiv/mmcm_adv_inst/CLKOUT0B ),
    .CLKOUT2(\clkDiv/mmcm_adv_inst/CLKOUT2 ),
    .CLKOUT2B(\clkDiv/mmcm_adv_inst/CLKOUT2B ),
    .PSDONE(\clkDiv/mmcm_adv_inst/PSDONE ),
    .CLKOUT6(\clkDiv/mmcm_adv_inst/CLKOUT6 ),
    .LOCKED(\clkDiv/mmcm_adv_inst_ML_NEW_I1 ),
    .DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
    .DADDR({GND, GND, GND, GND, GND, GND, GND}),
    .DO({\clkDiv/mmcm_adv_inst/DO15 , \clkDiv/mmcm_adv_inst/DO14 , \clkDiv/mmcm_adv_inst/DO13 , \clkDiv/mmcm_adv_inst/DO12 , 
\clkDiv/mmcm_adv_inst/DO11 , \clkDiv/mmcm_adv_inst/DO10 , \clkDiv/mmcm_adv_inst/DO9 , \clkDiv/mmcm_adv_inst/DO8 , \clkDiv/mmcm_adv_inst/DO7 , 
\clkDiv/mmcm_adv_inst/DO6 , \clkDiv/mmcm_adv_inst/DO5 , \clkDiv/mmcm_adv_inst/DO4 , \clkDiv/mmcm_adv_inst/DO3 , \clkDiv/mmcm_adv_inst/DO2 , 
\clkDiv/mmcm_adv_inst/DO1 , \clkDiv/mmcm_adv_inst/DO0 })
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE/ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE_DMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data [5]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<5>_0 )
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X30Y124" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E  (
    .A0(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/A0 ),
    .A1(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/A1 ),
    .A2(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/A2 ),
    .A3(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/A3 ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/CLK ),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/D ),
    .Q15(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data [5]),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE ),
    .CE(\control_1[9] )
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [5]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/out_temp/vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/out_temp_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/SHIFT_OUT_temp_0 )
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X32Y106" ),
    .INIT ( 16'h0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL  (
    .A0(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ),
    .A1(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ),
    .A2(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ),
    .A3(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ),
    .D(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ),
    .Q15(\vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .Q(\vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/out_temp ),
    .CE(\control_0[5] )
  );
  X_BUF   \vio_2/U0/I_VIO/OUTPUT_SHIFT<10>/vio_2/U0/I_VIO/OUTPUT_SHIFT<10>_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/SHIFT_OUT_temp_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y107" ),
    .INIT ( 64'hF0F0F0F000000000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/LUT_OUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR5(\control_0[5] ),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [10])
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X32Y107" ),
    .INIT ( 16'h0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL  (
    .A0(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ),
    .A1(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ),
    .A2(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ),
    .A3(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ),
    .D(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ),
    .Q15(\vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .Q(\vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/out_temp ),
    .CE(\control_0[5] )
  );
  X_BUF   \vio_2/U0/I_VIO/OUTPUT_SHIFT<13>/vio_2/U0/I_VIO/OUTPUT_SHIFT<13>_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/SHIFT_OUT_temp_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y108" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/LUT_OUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR4(\control_0[5] ),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [13])
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X32Y108" ),
    .INIT ( 16'h0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL  (
    .A0(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ),
    .A1(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ),
    .A2(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ),
    .A3(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ),
    .D(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ),
    .Q15(\vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .Q(\vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/out_temp ),
    .CE(\control_0[5] )
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/out_temp/vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/out_temp_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/SHIFT_OUT_temp_0 )
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X32Y109" ),
    .INIT ( 16'h0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL  (
    .A0(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ),
    .A1(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ),
    .A2(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ),
    .A3(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ),
    .D(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ),
    .Q15(\vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .Q(\vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/out_temp ),
    .CE(\control_0[5] )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y120" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/iTRIGGER_IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/iTRIGGER_OUT ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y120" ),
    .INIT ( 64'h0A000A000A000A00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/iTRIGGER_IN )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/trigCondOut ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iCAPTURE ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [4]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<1>/ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<1>_DMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data [1]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<1>_0 )
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<1>/ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<1>_BMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_MUX8 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_MUX8_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X32Y125" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_MUXF8  (
    .IA(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_MUX7 [0]),
    .IB(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_MUX7 [1]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_MUX8 ),
    .SEL(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X32Y125" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_MUXF7_AB  (
    .IA(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_Q [0]),
    .IB(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_Q [1]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_MUX7 [0]),
    .SEL(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X32Y125" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_MUXF7_CD  (
    .IA(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_Q [2]),
    .IB(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_Q [3]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_MUX7 [1]),
    .SEL(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q )
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X32Y125" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D  (
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/CLK ),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/D ),
    .Q31(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_Q31 [0]),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_Q [0]),
    .CE(\control_1[9] ),
    .A({\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/A [4], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/A [3], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/A [2], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/A [1], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/A [0]})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X32Y125" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C  (
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C/CLK ),
    .D(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_Q31 [0]),
    .Q31(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_Q31 [1]),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_Q [1]),
    .CE(\control_1[9] ),
    .A({\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C/A [4], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C/A [3], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C/A [2], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C/A [1], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C/A [0]})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X32Y125" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B  (
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B/CLK ),
    .D(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_Q31 [1]),
    .Q31(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_Q31 [2]),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_Q [2]),
    .CE(\control_1[9] ),
    .A({\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [4], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [3], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [2], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [1], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [0]})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X32Y125" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A  (
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A/CLK ),
    .D(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_Q31 [2]),
    .Q31(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data [1]),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_Q [3]),
    .CE(\control_1[9] ),
    .A({\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [4], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [3], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [2], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [1], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [0]})
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<7>/ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<7>_DMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data [7]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<7>_0 )
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<7>/ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<7>_CMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET_0 )
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<7>/ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<7>_AMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.SRL_MUX ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.SRL_MUX_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X32Y126" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_MUXF7  (
    .IA(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.SRL_Q [0]),
    .IB(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.SRL_Q [1]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET ),
    .SEL(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X32Y126" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_MUXF7  (
    .IA(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.SRL_Q [0]),
    .IB(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.SRL_Q [1]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.SRL_MUX ),
    .SEL(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q )
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X32Y126" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B  (
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/CLK ),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/D ),
    .Q31(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.SRL_Q31 ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.SRL_Q [0]),
    .CE(\control_1[9] ),
    .A({\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [4], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [3], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [2], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [1], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [0]})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X32Y126" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A  (
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A/CLK ),
    .D(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.SRL_Q31 ),
    .Q31(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data [6]),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.SRL_Q [1]),
    .CE(\control_1[9] ),
    .A({\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [4], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [3], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [2], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [1], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [0]})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X32Y126" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B  (
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B/CLK ),
    .D(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data [6]),
    .Q31(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.SRL_Q31 ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.SRL_Q [0]),
    .CE(\control_1[9] ),
    .A({\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [4], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [3], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [2], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [1], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [0]})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X32Y126" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A  (
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A/CLK ),
    .D(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.SRL_Q31 ),
    .Q31(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data [7]),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.SRL_Q [1]),
    .CE(\control_1[9] ),
    .A({\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [4], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [3], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [2], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [1], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y107" ),
    .INIT ( 64'hFF000000FF000000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/LUT_OUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR4(\control_0[5] ),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [9])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y107" ),
    .INIT ( 64'hAAAAAAAA00000000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/LUT_OUT  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(\control_0[5] ),
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [14])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y108" ),
    .INIT ( 64'h8888888888888888 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/LUT_OUT  (
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\control_0[5] ),
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [6])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y108" ),
    .INIT ( 64'hAAAAAAAA00000000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/LUT_OUT  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\control_0[5] ),
    .ADR5(\vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [11])
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/iCAP_WR_EN/ila_2/U0/I_NO_D.U_ILA/iCAP_WR_EN_AMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y120" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_EN ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y120" ),
    .INIT ( 32'hCCCCCCCC ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/iTRIGGER_OUT_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/iTRIGGER_OUT ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/iTRIGGER_OUT_rt_6454 )
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y120" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/iTRIGGER_OUT_rt_6454 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [7]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y121" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iRESET [7]),
    .SSET(\ila_2/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0 ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y121" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SSET(\ila_2/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0 ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y121" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iRESET [5]),
    .SSET(\ila_2/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0 ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y121" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iRESET [4]),
    .SSET(\ila_2/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0 ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAPTURE ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/iCAP_WR_EN ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y124" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_DONE ),
    .SRST(GND),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y125" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y125" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/out_temp/vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/out_temp_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/SHIFT_OUT_temp_0 )
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X34Y106" ),
    .INIT ( 16'h0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL  (
    .A0(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ),
    .A1(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ),
    .A2(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ),
    .A3(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ),
    .D(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ),
    .Q15(\vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .Q(\vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/out_temp ),
    .CE(\control_0[5] )
  );
  X_BUF   \vio_2/U0/I_VIO/OUTPUT_SHIFT<8>/vio_2/U0/I_VIO/OUTPUT_SHIFT<8>_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/SHIFT_OUT_temp_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y107" ),
    .INIT ( 64'hCCCCCCCC00000000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/LUT_OUT  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\control_0[5] ),
    .ADR5(\vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [8])
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X34Y107" ),
    .INIT ( 16'h0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL  (
    .A0(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ),
    .A1(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ),
    .A2(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ),
    .A3(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ),
    .D(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ),
    .Q15(\vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .Q(\vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/out_temp ),
    .CE(\control_0[5] )
  );
  X_BUF   \vio_2/U0/I_VIO/OUTPUT_SHIFT<7>/vio_2/U0/I_VIO/OUTPUT_SHIFT<7>_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/SHIFT_OUT_temp_pack_3 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/SHIFT_OUT_temp )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y108" ),
    .INIT ( 64'hF000F000F000F000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/LUT_OUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR3(\control_0[5] ),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [7])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y108" ),
    .INIT ( 64'hCC00CC00CC00CC00 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/LUT_OUT  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\control_0[5] ),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [12])
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X34Y108" ),
    .INIT ( 16'h0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL  (
    .A0(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ),
    .A1(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ),
    .A2(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ),
    .A3(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ),
    .D(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ),
    .Q15(\vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/SHIFT_OUT_temp_pack_3 ),
    .Q(\vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/out_temp ),
    .CE(\control_0[5] )
  );
  X_BUF   \vio_2/U0/I_VIO/OUTPUT_SHIFT<5>/vio_2/U0/I_VIO/OUTPUT_SHIFT<5>_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/SHIFT_OUT_temp_pack_6 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/SHIFT_OUT_temp )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y109" ),
    .INIT ( 64'hCCCCCCCC00000000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/LUT_OUT  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\control_0[5] ),
    .ADR5(\vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y109" ),
    .INIT ( 64'h3FFF3FFFFFFFFFFF ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/LUT_CE  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(\vio_2/U0/I_VIO/addr [0]),
    .ADR1(\vio_2/U0/I_VIO/addr [1]),
    .ADR3(\vio_2/U0/I_VIO/addr [2]),
    .ADR5(\vio_2/U0/I_VIO/addr [3]),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/cnt_ce )
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X34Y109" ),
    .INIT ( 16'h0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL  (
    .A0(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ),
    .A1(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ),
    .A2(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ),
    .A3(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ),
    .D(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ),
    .Q15(\vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/SHIFT_OUT_temp_pack_6 ),
    .Q(\vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/out_temp ),
    .CE(\control_0[5] )
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/out_temp/vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/out_temp_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/SHIFT_OUT_temp_0 )
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X34Y110" ),
    .INIT ( 16'h0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL  (
    .A0(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ),
    .A1(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ),
    .A2(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ),
    .A3(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ),
    .D(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ),
    .Q15(\vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .Q(\vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/out_temp ),
    .CE(\control_0[5] )
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>/ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>_DMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data [2]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>_0 )
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>/ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>_BMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_MUX8 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_MUX8_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X34Y125" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_MUXF8  (
    .IA(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_MUX7 [0]),
    .IB(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_MUX7 [1]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_MUX8 ),
    .SEL(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X34Y125" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_MUXF7_AB  (
    .IA(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_Q [0]),
    .IB(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_Q [1]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_MUX7 [0]),
    .SEL(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X34Y125" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_MUXF7_CD  (
    .IA(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_Q [2]),
    .IB(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_Q [3]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_MUX7 [1]),
    .SEL(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q )
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X34Y125" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D  (
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/CLK ),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/D ),
    .Q31(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_Q31 [0]),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_Q [0]),
    .CE(\control_1[9] ),
    .A({\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/A [4], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/A [3], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/A [2], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/A [1], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/A [0]})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X34Y125" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C  (
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C/CLK ),
    .D(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_Q31 [0]),
    .Q31(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_Q31 [1]),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_Q [1]),
    .CE(\control_1[9] ),
    .A({\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C/A [4], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C/A [3], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C/A [2], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C/A [1], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C/A [0]})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X34Y125" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B  (
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B/CLK ),
    .D(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_Q31 [1]),
    .Q31(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_Q31 [2]),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_Q [2]),
    .CE(\control_1[9] ),
    .A({\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [4], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [3], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [2], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [1], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [0]})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X34Y125" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A  (
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A/CLK ),
    .D(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_Q31 [2]),
    .Q31(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data [2]),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_Q [3]),
    .CE(\control_1[9] ),
    .A({\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [4], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [3], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [2], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [1], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [0]})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X34Y126" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32  (
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/CLK ),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/D ),
    .Q31(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data [8]),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE ),
    .CE(\control_1[9] ),
    .A({\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/A [4], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/A [3], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/A [2], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/A [1], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/A [0]})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X34Y126" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32  (
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32/CLK ),
    .D(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data [8]),
    .Q31(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data [9]),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_CE ),
    .CE(\control_1[9] ),
    .A({\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32/A [4], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32/A [3], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32/A [2], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32/A [1], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32/A [0]})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X34Y126" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32  (
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32/CLK ),
    .D(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data [9]),
    .Q31(\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32_Q31_UNCONNECTED ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_CE ),
    .CE(\control_1[9] ),
    .A({\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32/A [4], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32/A [3], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32/A [2], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32/A [1], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32/A [0]})
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y120" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR [7]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y120" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR [6]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y120" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR [5]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y120" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR [4]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next [7]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR [7]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y121" ),
    .INIT ( 64'hFF55AA00FF55AA00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [7]),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [7]),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [8]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next [7])
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next [6]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR [6]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y121" ),
    .INIT ( 64'hF0F0F0F0CCCCCCCC ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [6]),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [6]),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [7]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next [6])
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next [5]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR [5]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y121" ),
    .INIT ( 64'hFFFFFF0000FF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [5]),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [5]),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [6]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next [5])
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next [4]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR [4]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y121" ),
    .INIT ( 64'hBBBBBBBB88888888 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX  (
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [4]),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [4]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [5]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next [4])
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/out_temp/vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/out_temp_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/SHIFT_OUT_temp_0 )
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X36Y107" ),
    .INIT ( 16'h0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL  (
    .A0(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ),
    .A1(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ),
    .A2(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ),
    .A3(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ),
    .D(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ),
    .Q15(\vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .Q(\vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/out_temp ),
    .CE(\control_0[5] )
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/out_temp/vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/out_temp_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/SHIFT_OUT_temp_0 )
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X36Y108" ),
    .INIT ( 16'h0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL  (
    .A0(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ),
    .A1(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ),
    .A2(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ),
    .A3(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ),
    .D(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ),
    .Q15(\vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .Q(\vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/out_temp ),
    .CE(\control_0[5] )
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/out_temp/vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/out_temp_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/SHIFT_OUT_temp_0 )
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X36Y109" ),
    .INIT ( 16'h0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL  (
    .A0(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ),
    .A1(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ),
    .A2(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ),
    .A3(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ),
    .D(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ),
    .Q15(\vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .Q(\vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/out_temp ),
    .CE(\control_0[5] )
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/cnt_reset/vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/cnt_reset_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/SHIFT_OUT_temp_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y110" ),
    .INIT ( 64'h00FF00FF00000000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/LUT_OUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR5(\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/arm_dly2 ),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/arm_dly1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/cnt_reset )
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X36Y110" ),
    .INIT ( 16'h0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL  (
    .A0(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ),
    .A1(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ),
    .A2(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ),
    .A3(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ),
    .D(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ),
    .Q15(\vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .Q(\vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/out_temp ),
    .CE(\control_0[5] )
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/out_temp/vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/out_temp_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/SHIFT_OUT_temp_0 )
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X36Y111" ),
    .INIT ( 16'h0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL  (
    .A0(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ),
    .A1(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ),
    .A2(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ),
    .A3(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ),
    .D(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ),
    .Q15(\vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .Q(\vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/out_temp ),
    .CE(\control_0[5] )
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/iDOUT/ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/iDOUT_DMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iCFG_DATA<0>_pack_3 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iCFG_DATA [0])
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/iDOUT/ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/iDOUT_AMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/iDOUT ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/iDOUT_0 )
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X36Y118" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E  (
    .A0
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E/A0 )
,
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b1),
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E/CLK )
,
    .D
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E/D )
,
    .Q15(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iCFG_DATA<0>_pack_3 ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/iDOUT ),
    .CE(\control_1[8] )
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X36Y118" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E  (
    .A0(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn ),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b1),
    .CLK
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E/CLK )
,
    .D
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E/D )
,
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/iDOUT ),
    .CE(\control_1[8] ),
    .Q15
(\NLW_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E_Q15_UNCONNECTED )

  );
  X_SFF #(
    .LOC ( "SLICE_X36Y119" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR [3]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y119" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR [2]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y119" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR [1]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y119" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR [0]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y120" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/iTRIGGER ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>/ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>_BMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR [9]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<9>_0 )
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>/ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>_AMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR [8]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<8>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next [3]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR [3]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y121" ),
    .INIT ( 64'hFFFFFF000000FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [3]),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [3]),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [4]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next [3])
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next [2]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR [2]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y121" ),
    .INIT ( 64'hFCFC3030FCFC3030 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR_MUX  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [2]),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [2]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [3]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next [1]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR [1]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y121" ),
    .INIT ( 64'hCCCCCCCCFF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [1]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [1]),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [2]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next [1])
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR [9]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next [0]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR [0]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y121" ),
    .INIT ( 64'hF5A0F5A0F5A0F5A0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [0]),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [0]),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [1]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next [0])
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR [8]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X36Y122" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b1),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX/CLK ),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX/D ),
    .Q15(\NLW_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX_Q15_UNCONNECTED ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data [0]),
    .CE(\control_1[9] )
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>/ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>_DMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data [3]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>_0 )
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>/ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>_AMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X36Y125" ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_MUXF7  (
    .IA(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.SRL_Q [0]),
    .IB(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.SRL_Q [1]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET ),
    .SEL(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q )
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X36Y125" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B  (
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/CLK ),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/D ),
    .Q31(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.SRL_Q31 ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.SRL_Q [0]),
    .CE(\control_1[9] ),
    .A({\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [4], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [3], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [2], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [1], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [0]})
  );
  X_SRLC32E #(
    .LOC ( "SLICE_X36Y125" ),
    .INIT ( 32'h00000000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A  (
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A/CLK ),
    .D(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.SRL_Q31 ),
    .Q31(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data [3]),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.SRL_Q [1]),
    .CE(\control_1[9] ),
    .A({\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [4], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [3], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [2], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [1], 
\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y109" ),
    .INIT ( 64'hCC00CC00CC00CC00 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/LUT_OUT  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\control_0[5] ),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y109" ),
    .INIT ( 64'hFF000000FF000000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/LUT_OUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR4(\control_0[5] ),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [15])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y109" ),
    .INIT ( 64'hAA00AA00AA00AA00 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/LUT_OUT  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR0(\control_0[5] ),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [4])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y110" ),
    .INIT ( 64'h8888888888888888 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/LUT_OUT  (
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\control_0[5] ),
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [2])
  );
  X_FF #(
    .LOC ( "SLICE_X37Y110" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY2_REG  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY2_REG/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/arm_dly2 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X37Y110" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY1_REG  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY1_REG/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/arm_dly1 ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X37Y120" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/iTRIGGER ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [3]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X37Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL  (
    .CE(\control_1[9] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [4]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X37Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL  (
    .CE(\control_1[9] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [3]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X37Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL  (
    .CE(\control_1[9] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [2]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X37Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL  (
    .CE(\control_1[9] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [1]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>/ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>_DMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data [2]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X37Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_load_0 ),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat [3]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iARM ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y123" ),
    .INIT ( 64'hF000F000F000F000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<3>_0 ),
    .ADR2(\control_1[9] ),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data [4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X37Y123" ),
    .INIT ( 32'hC0C0C0C0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<1>_0 ),
    .ADR3(1'b1),
    .ADR2(\control_1[9] ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X37Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_load_0 ),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat [2]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iARM ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y123" ),
    .INIT ( 64'h8080000080800000 ))
  \icon_2/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_LCE  (
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR4(\icon_2/U0/U_ICON/U_CTRL_OUT/iDATA_VALID ),
    .ADR1(\icon_2/U0/U_ICON/iCOMMAND_SEL[5] ),
    .ADR0(\icon_2/U0/U_ICON/iCORE_ID_SEL[1] ),
    .ADR2(\icon_2/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL [0]),
    .O(\control_1[9] )
  );
  X_SFF #(
    .LOC ( "SLICE_X37Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_load_0 ),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat [1]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iARM ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X37Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_load_0 ),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat [0]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iARM ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X37Y124" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_FULL  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_FULL_glue_set_6853 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iARM ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y124" ),
    .INIT ( 64'hFEFEFEFEFEFEFEFE ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_PRST0  (
    .ADR4(1'b1),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/iCAP_DONE ),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_RST/HALT_pulse ),
    .ADR3(1'b1),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_RST/POR ),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X37Y124" ),
    .INIT ( 32'hFFF0FFF0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_FULL_glue_set  (
    .ADR0(1'b1),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/iCAP_DONE ),
    .ADR1(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat ),
    .ADR4(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_FULL_glue_set_6853 )
  );
  X_FF #(
    .LOC ( "SLICE_X37Y125" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_POR  (
    .CE(VCC),
    .CLK(clk),
    .I(1'b0),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_RST/POR ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y93" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/falling ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X38Y109" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/SHIFT_REG  (
    .CE(\control_0[5] ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [20]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X38Y109" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_UPDATE_OUT[18].UPDATE_CELL/SHIFT_REG  (
    .CE(\control_0[5] ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[18].UPDATE_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[18].UPDATE_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [19]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X38Y109" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_UPDATE_OUT[17].UPDATE_CELL/SHIFT_REG  (
    .CE(\control_0[5] ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[17].UPDATE_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[17].UPDATE_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [18]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X38Y109" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_UPDATE_OUT[16].UPDATE_CELL/SHIFT_REG  (
    .CE(\control_0[5] ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[16].UPDATE_CELL/SHIFT_REG/CLK ),
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [16]),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [17]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y109" ),
    .INIT ( 64'hF0F0F0F000000000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/LUT_OUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\control_0[5] ),
    .ADR5(\vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [16])
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/out_temp/vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/out_temp_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/SHIFT_OUT_temp_0 )
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X38Y110" ),
    .INIT ( 16'h0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL  (
    .A0(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ),
    .A1(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ),
    .A2(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ),
    .A3(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ),
    .D(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ),
    .Q15(\vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .Q(\vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/out_temp ),
    .CE(\control_0[5] )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/ARM_pulse ),
    .SRST(\vio_2/U0/I_VIO/GEN_TRANS.U_ARM/iDIN [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y118" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn ),
    .SSET(\ila_2/U0/I_NO_D.U_ILA/iRESET [2]),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X38Y119" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/dout_tmp ),
    .SET(\ila_2/U0/I_NO_D.U_ILA/iRESET [1]),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y120" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iRESET [3]),
    .SSET(\ila_2/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0 ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y120" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iRESET [2]),
    .SSET(\ila_2/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0 ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y120" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iRESET [1]),
    .SSET(\ila_2/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0 ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y120" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_RST/iRESET [0]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iRESET [0]),
    .SSET(\ila_2/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0 ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y120" ),
    .INIT ( 64'h0F0F00000F0F0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_RST0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/iRESET [0]),
    .ADR3(1'b1),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/iARM ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_RST/iRESET [0])
  );
  X_FF #(
    .LOC ( "SLICE_X38Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_CR  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_CR/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/CAP_RESET_dly1 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>/ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>_DMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [16]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>_0 )
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>/ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>_CMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>_pack_5 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [15])
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>/ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>_BMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<14>_pack_3 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [14])
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>/ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>_AMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>_pack_1 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [13])
  );
  X_FF #(
    .LOC ( "SLICE_X38Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL  (
    .CE(\control_1[9] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [12]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y122" ),
    .INIT ( 32'hFF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [15]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>_rt_6932 )
  );
  X_FF #(
    .LOC ( "SLICE_X38Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL  (
    .CE(\control_1[9] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>_rt_6932 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [16]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X38Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL  (
    .CE(\control_1[9] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [11]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y122" ),
    .INIT ( 32'hCCCCCCCC ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<14>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [14]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<14>_rt_6927 )
  );
  X_FF #(
    .LOC ( "SLICE_X38Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL  (
    .CE(\control_1[9] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<14>_rt_6927 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>_pack_5 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X38Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL  (
    .CE(\control_1[9] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [10]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y122" ),
    .INIT ( 32'hF0F0F0F0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [13]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>_rt_6922 )
  );
  X_FF #(
    .LOC ( "SLICE_X38Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL  (
    .CE(\control_1[9] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>_rt_6922 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<14>_pack_3 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X38Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL  (
    .CE(\control_1[9] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [9]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y122" ),
    .INIT ( 32'hFF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [12]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>_rt_6918 )
  );
  X_FF #(
    .LOC ( "SLICE_X38Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL  (
    .CE(\control_1[9] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>_rt_6918 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y123" ),
    .INIT ( 64'hFDEC7564B9A83120 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3  (
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [1]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [0]),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat [6]),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat [7]),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat [5]),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat [4]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3_9356 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y123" ),
    .INIT ( 64'hF3F3BB88C0C0BB88 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4  (
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [1]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [0]),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat [2]),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat [3]),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat [1]),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat [0]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4_9358 )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next [9]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR [9]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y123" ),
    .INIT ( 64'hCCCCCCCCFF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [9]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [9]),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [10]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next [9])
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next [8]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR [8]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y123" ),
    .INIT ( 64'hFF00F0F0FF00F0F0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR_MUX  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [8]),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [8]),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [9]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/CAP_ADDR_next [8])
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE/ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE_DMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data [4]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<4>_0 )
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X38Y124" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E  (
    .A0(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/A0 ),
    .A1(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/A1 ),
    .A2(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/A2 ),
    .A3(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/A3 ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/CLK ),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/D ),
    .Q15(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data [4]),
    .Q(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE ),
    .CE(\control_1[9] )
  );
  X_FF #(
    .LOC ( "SLICE_X39Y93" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X39Y93" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y109" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_UPDATE_OUT[16].UPDATE_CELL/GEN_CLK.USER_REG  (
    .CE(\vio_2/U0/I_VIO/ARM_pulse ),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[16].UPDATE_CELL/GEN_CLK.USER_REG/IN ),
    .O(\vio_2/U0/I_VIO/UPDATE [0]),
    .SRST(\control_0[5] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X39Y110" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE  (
    .CE(\vio_2/U0/I_VIO/ARM_pulse ),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE/IN ),
    .O(\vio_2/U0/I_VIO/GEN_TRANS.U_ARM/iDOUT_dly [0]),
    .RST(\vio_2/U0/I_VIO/GEN_TRANS.U_ARM/iCLR ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X39Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_TRANS.U_ARM/iDIN [1]),
    .RST(\vio_2/U0/I_VIO/GEN_TRANS.U_ARM/iCLR ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X39Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_TRANS.U_ARM/iDIN [0]),
    .RST(\vio_2/U0/I_VIO/GEN_TRANS.U_ARM/iCLR ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y116" ),
    .INIT ( 64'hAAA00A00AAA00A00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O23  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly [1]),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly [2]),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data [2]),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data [6]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O22_9382 )
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y120" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER_glue_set_7003 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y120" ),
    .INIT ( 64'hFFCCFFCCFFCCFFCC ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER_glue_set  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat ),
    .ADR4(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT_0 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER_glue_set_7003 )
  );
  X_FF #(
    .LOC ( "SLICE_X39Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL  (
    .CE(\control_1[9] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [8]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X39Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL  (
    .CE(\control_1[9] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [7]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X39Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL  (
    .CE(\control_1[9] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X39Y121" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL  (
    .CE(\control_1[9] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [5]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly3/ila_2/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly3_AMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_load ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_load_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X39Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL3  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL3/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly3 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X39Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL2  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL2/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly2 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y122" ),
    .INIT ( 64'h00F000F000F000F0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly2 ),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly3 ),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DSTAT_load )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X39Y122" ),
    .INIT ( 32'h33330F00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_NSL  (
    .ADR0(1'b1),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/CAP_RESET_dly1 ),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/iRESET [0]),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly2 ),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly3 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_load )
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_load_0 ),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat [7]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iARM ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_load_0 ),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat [6]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iARM ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_load_0 ),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat [5]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iARM ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_load_0 ),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat [4]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iARM ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y124" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_load_0 ),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat [9]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iARM ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y124" ),
    .INIT ( 64'hEE22EE22EE22EE22 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113  (
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat [9]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [0]),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat [8]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112_9573 )
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y124" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_load_0 ),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/NS_dstat [8]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iARM ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y124" ),
    .INIT ( 64'h00004444FF00F0F0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114  (
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [3]),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [2]),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4_9358 ),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3_9356 ),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [1]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112_9573 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113_9426 )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y87" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/rising ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X40Y90" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X40Y90" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y91" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/rising ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X40Y92" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X40Y92" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y93" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/U_SYNC_F  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/falling ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_FALLINGCLK  (
    .I(n0008[0]),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_FALLINGCLK )
  );
  X_FF #(
    .LOC ( "SLICE_X40Y94" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_FALLING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_FALLING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/falling_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X40Y95" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X40Y95" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y96" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/rising ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X40Y110" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_GEN_DELAY[1].U_FD  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_GEN_DELAY[1].U_FD/IN ),
    .O(\vio_2/U0/I_VIO/GEN_TRANS.U_ARM/iDOUT_dly [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X40Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_TFDRE  (
    .CE(\control_0[6] ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_TFDRE/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_TFDRE/IN ),
    .O(\vio_2/U0/I_VIO/GEN_TRANS.U_ARM/din_latched ),
    .RST(\vio_2/U0/I_VIO/GEN_TRANS.U_ARM/iCLR ),
    .SET(GND)
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/iDATA<4>/ila_2/U0/I_NO_D.U_ILA/iDATA<4>_DMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA [0]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA<0>_0 )
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/iDATA<4>/ila_2/U0/I_NO_D.U_ILA/iDATA<4>_CMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA [1]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA<1>_0 )
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/iDATA<4>/ila_2/U0/I_NO_D.U_ILA/iDATA<4>_BMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA [2]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA<2>_0 )
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/iDATA<4>/ila_2/U0/I_NO_D.U_ILA/iDATA<4>_AMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA [3]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA<3>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X40Y113" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [4]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA [4]),
    .RST(GND),
    .SET(GND)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X40Y113" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b0),
    .CLK(clk),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E/D ),
    .Q15(\NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [4]),
    .CE(1'b1)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X40Y113" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b0),
    .CLK(clk),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E/D ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [0]),
    .CE(1'b1),
    .Q15(\NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X40Y113" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [0]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA [0]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X40Y113" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [5]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA [5]),
    .RST(GND),
    .SET(GND)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X40Y113" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b0),
    .CLK(clk),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E/D ),
    .Q15(\NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [5]),
    .CE(1'b1)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X40Y113" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b0),
    .CLK(clk),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E/D ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [1]),
    .CE(1'b1),
    .Q15(\NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X40Y113" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [1]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X40Y113" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [6]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA [6]),
    .RST(GND),
    .SET(GND)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X40Y113" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b0),
    .CLK(clk),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E/D ),
    .Q15(\NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [6]),
    .CE(1'b1)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X40Y113" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b0),
    .CLK(clk),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E/D ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [2]),
    .CE(1'b1),
    .Q15(\NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X40Y113" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [2]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA [2]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X40Y113" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [7]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA [7]),
    .RST(GND),
    .SET(GND)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X40Y113" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b0),
    .CLK(clk),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E/D ),
    .Q15(\NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [7]),
    .CE(1'b1)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X40Y113" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b0),
    .CLK(clk),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E/D ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [3]),
    .CE(1'b1),
    .Q15(\NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X40Y113" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [3]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y115" ),
    .INIT ( 64'h0000000000030000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/I_WIDTH_5.u_tc/YES_LUT6.U_LUT5  (
    .ADR0(1'b1),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count [0]),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count [1]),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count [2]),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count [3]),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count [4]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_a )
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<4>/ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<4>_DMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y117" ),
    .INIT ( 64'hFFFFFCFCFFFFFCFC ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_b ),
    .ADR1(\control_1[14] ),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_a ),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y117" ),
    .INIT ( 32'hFFFFF0F0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_OR_RD_ROW_EN  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_b ),
    .ADR3(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_a ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X40Y117" ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY  (
    .CI(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[3].GnH.U_MUXCY/O ),
    .CYINIT(1'b0),
    .CO({\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_CO[3]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_CO[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_CO[1]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_CO[0]_UNCONNECTED }),
    .DI({\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_DI[3]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_DI[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_DI[1]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_DI[0]_UNCONNECTED }),
    .O({\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_O[3]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_O[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_O[1]_UNCONNECTED , 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/D [4]}),
    .S({\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_S[3]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_S[2]_UNCONNECTED , 
\NLW_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_XORCY_S[1]_UNCONNECTED , 
\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<4>_rt_7179 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y117" ),
    .INIT ( 64'h0000000000000C0C ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/I_WIDTH_4.u_tc  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide [0]),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide [1]),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide [2]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide [3]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_b )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y117" ),
    .INIT ( 64'h8000800080008000 ))
  \icon_2/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[10].U_LCE  (
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR3(\icon_2/U0/U_ICON/U_CTRL_OUT/iDATA_VALID ),
    .ADR1(\icon_2/U0/U_ICON/iCOMMAND_SEL[10] ),
    .ADR2(\icon_2/U0/U_ICON/iCORE_ID_SEL[1] ),
    .ADR0(\icon_2/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL [0]),
    .O(\control_1[14] )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y117" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE  (
    .CE(\control_1[6] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/D [4]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count [4]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y117" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count [4]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<4>_rt_7179 )
  );
  X_FF #(
    .LOC ( "SLICE_X41Y87" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X41Y87" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X41Y90" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/falling ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X41Y91" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_SYNC_R  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/rising ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X41Y92" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/U_SYNC_R  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/rising ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/U_FALLINGCLK  (
    .I(n0008[3]),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/U_FALLINGCLK )
  );
  X_FF #(
    .LOC ( "SLICE_X41Y93" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/U_FALLING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/U_FALLING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/falling_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X41Y94" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_RISING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_RISING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/rising_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X41Y96" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/U_SYNC_R  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/rising ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X41Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_UPDATE_OUT[23].UPDATE_CELL/SHIFT_REG  (
    .CE(\control_0[5] ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[23].UPDATE_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[23].UPDATE_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [24]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X41Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_UPDATE_OUT[22].UPDATE_CELL/SHIFT_REG  (
    .CE(\control_0[5] ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[22].UPDATE_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[22].UPDATE_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [23]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X41Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_UPDATE_OUT[21].UPDATE_CELL/SHIFT_REG  (
    .CE(\control_0[5] ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[21].UPDATE_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[21].UPDATE_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [22]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X41Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_UPDATE_OUT[20].UPDATE_CELL/SHIFT_REG  (
    .CE(\control_0[5] ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[20].UPDATE_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[20].UPDATE_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [21]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y113" ),
    .INIT ( 64'h0F000F000F000F00 ))
  \vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_CLEAR  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR3(\vio_2/U0/I_VIO/GEN_TRANS.U_ARM/iDOUT_dly [1]),
    .ADR2(\control_0[6] ),
    .O(\vio_2/U0/I_VIO/GEN_TRANS.U_ARM/iCLR )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y113" ),
    .INIT ( 64'hA0000000A0000000 ))
  \icon_2/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR0(\icon_2/U0/U_ICON/U_CTRL_OUT/iDATA_VALID ),
    .ADR2(\icon_2/U0/U_ICON/iCOMMAND_SEL<2>_0 ),
    .ADR4(\icon_2/U0/U_ICON/iCORE_ID_SEL[0] ),
    .ADR3(\icon_2/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL [0]),
    .O(\control_0[6] )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y115" ),
    .INIT ( 64'hAFAFAFAAAAAFAAAA ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O22  (
    .ADR1(1'b1),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly [1]),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly [2]),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data [4]),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data [0]),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly [0]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O21_9381 )
  );
  X_SFF #(
    .LOC ( "SLICE_X41Y116" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE  (
    .CE(\control_1[6] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly [3]),
    .SRST(\control_1[14] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y116" ),
    .INIT ( 64'h00EEFFFF0044FFFF ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O24  (
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly [1]),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly [2]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data [1]),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data [5]),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly [0]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O23_9581 )
  );
  X_SFF #(
    .LOC ( "SLICE_X41Y116" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE  (
    .CE(\control_1[6] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly [2]),
    .SRST(\control_1[14] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y116" ),
    .INIT ( 64'h0000004000000040 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O21  (
    .ADR5(1'b1),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data [8]),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly [1]),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly [2]),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly [3]),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly [0]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O2 )
  );
  X_SFF #(
    .LOC ( "SLICE_X41Y116" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE  (
    .CE(\control_1[6] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly [1]),
    .SRST(\control_1[14] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y116" ),
    .INIT ( 64'hAA00CC00AA00CC00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O25  (
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly [2]),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly [1]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data [3]),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data [7]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O24_9582 )
  );
  X_SFF #(
    .LOC ( "SLICE_X41Y116" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE  (
    .CE(\control_1[6] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly [0]),
    .SRST(\control_1[14] ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y116" ),
    .INIT ( 64'hF0FFF0FAF0FCF0F8 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O26  (
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O2 ),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O21_9381 ),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O22_9382 ),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O23_9581 ),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O24_9582 ),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly [3]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA_DOUT )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y118" ),
    .INIT ( 64'hFFFFFFFFFFFF0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_rst  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en_a ),
    .ADR5(\control_1[14] ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst )
  );
  X_SFF #(
    .LOC ( "SLICE_X41Y124" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STATE1  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DSTAT_load ),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STATE1/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat [1]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iARM ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X41Y124" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STATE0  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DSTAT_load ),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STATE0/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat [0]),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iARM ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y88" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/falling ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd5_out/vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd5_out_CMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd4_out_pack_3 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd4_out )
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd5_out/vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd5_out_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd4_out_pack_2 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd4_out )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/S_SYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/S_SYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd5_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 64'hF3F3C0C0F3F3C0C0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/SYNC_F_MUX  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_out ),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd4_out ),
    .ADR1(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 32'hBB88BB88 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/SYNC_R_MUX  (
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_out ),
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd3_out ),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR1(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/S_SYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/S_SYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd4_out_pack_3 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/S_SYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/S_SYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd5_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 64'hF0FFF000F0FFF000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/SYNC_F_MUX  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_out ),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd4_out ),
    .ADR3(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 32'hCCAACCAA ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/SYNC_R_MUX  (
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_out ),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd3_out ),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/S_SYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/S_SYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd4_out_pack_2 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X42Y93" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/U_RISING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/U_RISING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/rising_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd3_out/vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd3_out_CMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd2_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd2_out )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y94" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/S_ASYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/async_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd3_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y94" ),
    .INIT ( 64'hF0F0FF00F0F0FF00 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/ASYNC_F_MUX  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/falling_out ),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd2_out ),
    .ADR4(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/async_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y94" ),
    .INIT ( 32'hCCCCAAAA ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/ASYNC_R_MUX  (
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/rising_out ),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd1_out ),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/async_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y94" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/S_ASYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/async_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd2_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd5_out/vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd5_out_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd4_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd4_out )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y96" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/S_SYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/S_SYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd5_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y96" ),
    .INIT ( 64'hF0F0FF00F0F0FF00 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/SYNC_F_MUX  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_out ),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd4_out ),
    .ADR4(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y96" ),
    .INIT ( 32'hAAAACCCC ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/SYNC_R_MUX  (
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_out ),
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd3_out ),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y96" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/S_SYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/S_SYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd4_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/out_temp/vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/out_temp_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/SHIFT_OUT_temp_0 )
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X42Y111" ),
    .INIT ( 16'h0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL  (
    .A0(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 ),
    .A1(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 ),
    .A2(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 ),
    .A3(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK ),
    .D(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D ),
    .Q15(\vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/SHIFT_OUT_temp ),
    .Q(\vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/out_temp ),
    .CE(\control_0[5] )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y112" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_TQ0.G_TW[7].U_TQ  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[7].U_TQ/IN ),
    .O(\ila_2/U0/iTRIG_IN [7]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X42Y112" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_TQ0.G_TW[6].U_TQ  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[6].U_TQ/IN ),
    .O(\ila_2/U0/iTRIG_IN [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X42Y112" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_TQ0.G_TW[5].U_TQ  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[5].U_TQ/IN ),
    .O(\ila_2/U0/iTRIG_IN [5]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X42Y112" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_TQ0.G_TW[4].U_TQ  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[4].U_TQ/IN ),
    .O(\ila_2/U0/iTRIG_IN [4]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X42Y113" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_TQ0.G_TW[3].U_TQ  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[3].U_TQ/IN ),
    .O(\ila_2/U0/iTRIG_IN [3]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X42Y113" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_TQ0.G_TW[2].U_TQ  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[2].U_TQ/IN ),
    .O(\ila_2/U0/iTRIG_IN [2]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X42Y113" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_TQ0.G_TW[1].U_TQ  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[1].U_TQ/IN ),
    .O(\ila_2/U0/iTRIG_IN [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X42Y113" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_TQ0.G_TW[0].U_TQ  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[0].U_TQ/IN ),
    .O(\ila_2/U0/iTRIG_IN [0]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/iDATA<12>/ila_2/U0/I_NO_D.U_ILA/iDATA<12>_DMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA [8]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA<8>_0 )
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/iDATA<12>/ila_2/U0/I_NO_D.U_ILA/iDATA<12>_CMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA [9]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA<9>_0 )
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/iDATA<12>/ila_2/U0/I_NO_D.U_ILA/iDATA<12>_BMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA [10]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA<10>_0 )
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/iDATA<12>/ila_2/U0/I_NO_D.U_ILA/iDATA<12>_AMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA [11]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA<11>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y114" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [12]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA [12]),
    .RST(GND),
    .SET(GND)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X42Y114" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b0),
    .CLK(clk),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E/D ),
    .Q15(\NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [12]),
    .CE(1'b1)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X42Y114" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b0),
    .CLK(clk),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E/D ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [8]),
    .CE(1'b1),
    .Q15(\NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y114" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [8]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA [8]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X42Y114" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [13]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA [13]),
    .RST(GND),
    .SET(GND)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X42Y114" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b0),
    .CLK(clk),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E/D ),
    .Q15(\NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [13]),
    .CE(1'b1)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X42Y114" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b0),
    .CLK(clk),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E/D ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [9]),
    .CE(1'b1),
    .Q15(\NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y114" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [9]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA [9]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X42Y114" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [14]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA [14]),
    .RST(GND),
    .SET(GND)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X42Y114" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b0),
    .CLK(clk),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E/D ),
    .Q15(\NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [14]),
    .CE(1'b1)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X42Y114" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b0),
    .CLK(clk),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E/D ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [10]),
    .CE(1'b1),
    .Q15(\NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y114" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [10]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA [10]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X42Y114" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [15]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA [15]),
    .RST(GND),
    .SET(GND)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X42Y114" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b0),
    .CLK(clk),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E/D ),
    .Q15(\NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [15]),
    .CE(1'b1)
  );
  X_SRLC16E #(
    .LOC ( "SLICE_X42Y114" ),
    .INIT ( 16'h0000 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E  (
    .A0(1'b1),
    .A1(1'b1),
    .A2(1'b1),
    .A3(1'b0),
    .CLK(clk),
    .D(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E/D ),
    .Q(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [11]),
    .CE(1'b1),
    .Q15(\NLW_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E_Q15_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y114" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/temp [11]),
    .O(\ila_2/U0/I_NO_D.U_ILA/iDATA [11]),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y116" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_ARM  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_ARM_glue_set_7423 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iRESET [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y116" ),
    .INIT ( 64'hCFCFC0C0CFCFC0C0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_DOUT  (
    .ADR0(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/iSTAT_DOUT ),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/iDATA_DOUT ),
    .ADR3(1'b1),
    .ADR2(\control_1[6] ),
    .ADR5(1'b1),
    .O(\control_1[3] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y116" ),
    .INIT ( 32'hFFAAFFAA ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_ARM_glue_set  (
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/iARM ),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat ),
    .ADR4(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_ARM_glue_set_7423 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y116" ),
    .INIT ( 64'hA000A00000000000 ))
  \icon_2/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[2].U_LCE  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR5(\icon_2/U0/U_ICON/U_CTRL_OUT/iDATA_VALID ),
    .ADR0(\icon_2/U0/U_ICON/iCOMMAND_SEL<2>_0 ),
    .ADR2(\icon_2/U0/U_ICON/iCORE_ID_SEL[1] ),
    .ADR3(\icon_2/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL [0]),
    .O(\control_1[6] )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y120" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iARM ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X42Y122" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X42Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1 ),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly [0]),
    .RST(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y124" ),
    .INIT ( 64'hFAFAF0F0AAAACCCC ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110  (
    .ADR3(1'b1),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat ),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat ),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat [1]),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [3]),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [2]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19_9588 )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y124" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1 ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y124" ),
    .INIT ( 64'hFFFFECA00000ECA0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111  (
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [0]),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat ),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [3]),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [2]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat [0]),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19_9588 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_9422 )
  );
  X_FF #(
    .LOC ( "SLICE_X43Y88" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X43Y88" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y91" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/U_SYNC_F  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/falling ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y92" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_SYNC_F  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/falling ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd3_out/vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd3_out_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd2_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd2_out )
  );
  X_FF #(
    .LOC ( "SLICE_X43Y93" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/S_ASYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/async_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd3_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y93" ),
    .INIT ( 64'hCCCCFF00CCCCFF00 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/ASYNC_F_MUX  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/falling_out ),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd2_out ),
    .ADR4(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/async_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X43Y93" ),
    .INIT ( 32'hF0F0AAAA ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/ASYNC_R_MUX  (
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/rising_out ),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd1_out_0 ),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/async_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X43Y93" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/S_ASYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/async_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd2_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd1_out/vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd1_out_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd1_out_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X43Y94" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/USER_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/USER_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/mux1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd1_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y94" ),
    .INIT ( 64'hAAFFAA00AAFFAA00 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/USER_MUX  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/clocked ),
    .ADR0(\vio_2/U0/I_VIO/INPUT_SHIFT [6]),
    .ADR3(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/mux1_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X43Y94" ),
    .INIT ( 32'hCCF0CCF0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/USER_MUX  (
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/clocked ),
    .ADR1(\vio_2/U0/I_VIO/INPUT_SHIFT [5]),
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/mux1_out )
  );
  X_FF #(
    .LOC ( "SLICE_X43Y94" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/USER_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/USER_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/mux1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd1_out ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X43Y95" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/USER_CLK_REG  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/USER_CLK_REG/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/clocked ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X43Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG  (
    .CE(\vio_2/U0/I_VIO/UPDATE [0]),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG/IN ),
    .O(sync_out[0]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X43Y112" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1  (
    .CE(VCC),
    .CLK(clk),
    .I
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<7> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X43Y112" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1  (
    .CE(VCC),
    .CLK(clk),
    .I
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<6> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X43Y112" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1  (
    .CE(VCC),
    .CLK(clk),
    .I
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<5> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X43Y112" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1  (
    .CE(VCC),
    .CLK(clk),
    .I
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<4> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X43Y113" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1  (
    .CE(VCC),
    .CLK(clk),
    .I
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y113" ),
    .INIT ( 64'hC0C0C0C0C0C0C0C0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/LUT_OUT  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\control_0[5] ),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/SHIFT_OUT_temp_0 ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [1])
  );
  X_FF #(
    .LOC ( "SLICE_X43Y113" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1  (
    .CE(VCC),
    .CLK(clk),
    .I
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<2> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y113" ),
    .INIT ( 64'h8000800080008000 ))
  \icon_2/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE  (
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR1(\icon_2/U0/U_ICON/U_CTRL_OUT/iDATA_VALID ),
    .ADR2(\icon_2/U0/U_ICON/iCOMMAND_SEL[1] ),
    .ADR3(\icon_2/U0/U_ICON/iCORE_ID_SEL[0] ),
    .ADR0(\icon_2/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL [0]),
    .O(\control_0[5] )
  );
  X_FF #(
    .LOC ( "SLICE_X43Y113" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1  (
    .CE(VCC),
    .CLK(clk),
    .I
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<1> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X43Y113" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1  (
    .CE(VCC),
    .CLK(clk),
    .I
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<0> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X43Y114" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_TQ0.G_TW[15].U_TQ  (
    .CE(VCC),
    .CLK(clk),
    .I(1'b0),
    .O(\ila_2/U0/iTRIG_IN [15]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X43Y114" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_TQ0.G_TW[14].U_TQ  (
    .CE(VCC),
    .CLK(clk),
    .I(1'b0),
    .O(\ila_2/U0/iTRIG_IN [14]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X43Y114" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_TQ0.G_TW[13].U_TQ  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[13].U_TQ/IN ),
    .O(\ila_2/U0/iTRIG_IN [13]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X43Y114" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_TQ0.G_TW[12].U_TQ  (
    .CE(VCC),
    .CLK(clk),
    .I(clk),
    .O(\ila_2/U0/iTRIG_IN [12]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X43Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_RST/HALT_pulse ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X43Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly[2] ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X43Y124" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN [1]),
    .RST(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X43Y124" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN [0]),
    .RST(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y124" ),
    .INIT ( 64'h0003020300000203 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19  (
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [3]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [0]),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [1]),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [2]),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat ),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18_9371 )
  );
  X_FF #(
    .LOC ( "SLICE_X43Y125" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RISING  (
    .CE(VCC),
    .CLK(clk),
    .I(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat ),
    .RST(\ila_2/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X44Y94" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/USER_CLK_REG  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/USER_CLK_REG/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/clocked ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X44Y96" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/U_RISING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/U_RISING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/rising_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_INV   \INV_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/U_FALLINGCLK  (
    .I(n0008[1]),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/U_FALLINGCLK )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y97" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/U_FALLING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/U_FALLING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/falling_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<7>/ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<7>_DMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<11> ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<11>_0 )
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<7>/ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<7>_CMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<10> ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<10>_0 )
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<7>/ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<7>_BMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<9> ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<9>_0 )
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<7>/ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<7>_AMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<8> ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<8>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y112" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2  (
    .CE(VCC),
    .CLK(clk),
    .I
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2/IN )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<7> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y112" ),
    .INIT ( 32'hFF00FF00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>_0 ),
    .O
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>_rt_7580 )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y112" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2  (
    .CE(VCC),
    .CLK(clk),
    .I
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>_rt_7580 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<11> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X44Y112" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2  (
    .CE(VCC),
    .CLK(clk),
    .I
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2/IN )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<6> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y112" ),
    .INIT ( 32'hF0F0F0F0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<10>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<10>_0 ),
    .O
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<10>_rt_7584 )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y112" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2  (
    .CE(VCC),
    .CLK(clk),
    .I
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<10>_rt_7584 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<10> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X44Y112" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2  (
    .CE(VCC),
    .CLK(clk),
    .I
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2/IN )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<5> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y112" ),
    .INIT ( 32'hCCCCCCCC ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<9>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<9>_0 ),
    .O
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<9>_rt_7591 )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y112" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2  (
    .CE(VCC),
    .CLK(clk),
    .I
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<9>_rt_7591 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<9> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X44Y112" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2  (
    .CE(VCC),
    .CLK(clk),
    .I
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2/IN )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<4> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y112" ),
    .INIT ( 32'hF0F0F0F0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<8>_0 ),
    .O
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<8>_rt_7573 )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y112" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2  (
    .CE(VCC),
    .CLK(clk),
    .I
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<8>_rt_7573 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<8> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y117" ),
    .INIT ( 64'hAA00000000000000 ))
  \icon_2/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[4].U_LCE  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\icon_2/U0/U_ICON/U_CTRL_OUT/iDATA_VALID ),
    .ADR5(\icon_2/U0/U_ICON/iCOMMAND_SEL<4>_0 ),
    .ADR4(\icon_2/U0/U_ICON/iCORE_ID_SEL[1] ),
    .ADR3(\icon_2/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL [0]),
    .O(\control_1[8] )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y120" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[4] ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X44Y120" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[2] ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X44Y120" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[1] ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR/ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR_DMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y123" ),
    .INIT ( 64'h0C0C0C0C0C0C0C0C ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly [1]),
    .ADR2(\control_1[5] ),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y123" ),
    .INIT ( 32'h000F000F ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\control_1[4] ),
    .ADR4(1'b1),
    .ADR2(\control_1[5] ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y123" ),
    .INIT ( 64'h8080808000000000 ))
  \icon_2/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE  (
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR5(\icon_2/U0/U_ICON/U_CTRL_OUT/iDATA_VALID ),
    .ADR2(\icon_2/U0/U_ICON/iCOMMAND_SEL[1] ),
    .ADR0(\icon_2/U0/U_ICON/iCORE_ID_SEL[1] ),
    .ADR1(\icon_2/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL [0]),
    .O(\control_1[5] )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y124" ),
    .INIT ( 64'hFFFFFFFF00FE00FC ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112  (
    .ADR3(\control_1[4] ),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [1]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17_9369 ),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18_9371 ),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_9422 ),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16_9019 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_9591 )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y124" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_TDO  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_TDO/CLK ),
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/TDO_next ),
    .O(\ila_2/U0/I_NO_D.U_ILA/iSTAT_DOUT ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y124" ),
    .INIT ( 64'hAEFF04FFAEAA0400 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115  (
    .ADR0(\control_1[4] ),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [5]),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [4]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113_9426 ),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111_9591 ),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/TDO_next )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y125" ),
    .INIT ( 64'hFFFFBA00FFFFAA00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18  (
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [3]),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [2]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [1]),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat ),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [0]),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [4]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17_9369 )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y125" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X44Y125" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y126" ),
    .INIT ( 64'h00F000F000004100 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16_SW0  (
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [7]),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [6]),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [0]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [1]),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [2]),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [3]),
    .O(\ila_2/N17 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y126" ),
    .INIT ( 64'h0055005500550055 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [4]),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [5]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11_9594 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y126" ),
    .INIT ( 64'hF0E0C0E0C0E00020 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13  (
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [6]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [7]),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11_9594 ),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT[0] ),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [2]),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [3]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12_9592 )
  );
  X_FF #(
    .LOC ( "SLICE_X44Y126" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0 ),
    .RST(\ila_2/U0/I_NO_D.U_ILA/iARM ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y126" ),
    .INIT ( 64'hFFFFFFFFF8FCF8F0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16  (
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [5]),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [4]),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1 ),
    .ADR0(\ila_2/N18 ),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12_9592 ),
    .ADR4(\ila_2/N17 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15 )
  );
  X_FF #(
    .LOC ( "SLICE_X45Y94" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/SHIFT_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/INPUT_SHIFT [8]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X45Y94" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/SHIFT_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/INPUT_SHIFT [7]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X45Y94" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/SHIFT_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/INPUT_SHIFT [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X45Y94" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/SHIFT_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/INPUT_SHIFT [5]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd3_out/vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd3_out_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd2_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd2_out )
  );
  X_FF #(
    .LOC ( "SLICE_X45Y96" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/S_ASYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/async_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd3_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y96" ),
    .INIT ( 64'hCFCFC0C0CFCFC0C0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/ASYNC_F_MUX  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/falling_out ),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd2_out ),
    .ADR2(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/async_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y96" ),
    .INIT ( 32'hFA0AFA0A ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/ASYNC_R_MUX  (
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/rising_out ),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd1_out_0 ),
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/async_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X45Y96" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/S_ASYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/async_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd2_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X45Y112" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_TQ0.G_TW[11].U_TQ  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[11].U_TQ/IN ),
    .O(\ila_2/U0/iTRIG_IN [11]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X45Y112" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_TQ0.G_TW[10].U_TQ  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[10].U_TQ/IN ),
    .O(\ila_2/U0/iTRIG_IN [10]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X45Y112" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_TQ0.G_TW[9].U_TQ  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[9].U_TQ/IN ),
    .O(\ila_2/U0/iTRIG_IN [9]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X45Y112" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_TQ0.G_TW[8].U_TQ  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[8].U_TQ/IN ),
    .O(\ila_2/U0/iTRIG_IN [8]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>/ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>_DMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11> ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>_0 )
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>/ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>_CMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<10> ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<10>_0 )
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>/ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>_BMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<9> ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<9>_0 )
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>/ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>_AMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<8> ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<8>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X45Y113" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2  (
    .CE(VCC),
    .CLK(clk),
    .I
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2/IN )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y113" ),
    .INIT ( 32'hFF00FF00 ))
  \ila_2/U0/iTRIG_IN<11>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\ila_2/U0/iTRIG_IN [11]),
    .O(\ila_2/U0/iTRIG_IN<11>_rt_7710 )
  );
  X_FF #(
    .LOC ( "SLICE_X45Y113" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/iTRIG_IN<11>_rt_7710 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X45Y113" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2  (
    .CE(VCC),
    .CLK(clk),
    .I
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2/IN )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<2> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y113" ),
    .INIT ( 32'hF0F0F0F0 ))
  \ila_2/U0/iTRIG_IN<10>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\ila_2/U0/iTRIG_IN [10]),
    .O(\ila_2/U0/iTRIG_IN<10>_rt_7714 )
  );
  X_FF #(
    .LOC ( "SLICE_X45Y113" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/iTRIG_IN<10>_rt_7714 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<10> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X45Y113" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2  (
    .CE(VCC),
    .CLK(clk),
    .I
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2/IN )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<1> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y113" ),
    .INIT ( 32'hAAAAAAAA ))
  \ila_2/U0/iTRIG_IN<9>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\ila_2/U0/iTRIG_IN [9]),
    .O(\ila_2/U0/iTRIG_IN<9>_rt_7721 )
  );
  X_FF #(
    .LOC ( "SLICE_X45Y113" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/iTRIG_IN<9>_rt_7721 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<9> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X45Y113" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2  (
    .CE(VCC),
    .CLK(clk),
    .I
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2/IN )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<0> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y113" ),
    .INIT ( 32'hCCCCCCCC ))
  \ila_2/U0/iTRIG_IN<8>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\ila_2/U0/iTRIG_IN [8]),
    .O(\ila_2/U0/iTRIG_IN<8>_rt_7703 )
  );
  X_FF #(
    .LOC ( "SLICE_X45Y113" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/iTRIG_IN<8>_rt_7703 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<8> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<15>/ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<15>_DMUX_Delay  (
    .I
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<15>_pack_4 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<15> )
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<15>/ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<15>_CMUX_Delay  (
    .I
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<14>_pack_3 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<14> )
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<15>/ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<15>_BMUX_Delay  (
    .I
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<13>_pack_2 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<13> )
  );
  X_BUF 
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<15>/ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<15>_AMUX_Delay  (
    .I
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<12>_pack_1 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<12> )
  );
  X_FF #(
    .LOC ( "SLICE_X45Y114" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2  (
    .CE(VCC),
    .CLK(clk),
    .I
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2/IN )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<15> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y114" ),
    .INIT ( 32'hFF00FF00 ))
  \ila_2/U0/iTRIG_IN<15>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\ila_2/U0/iTRIG_IN [15]),
    .O(\ila_2/U0/iTRIG_IN<15>_rt_7732 )
  );
  X_FF #(
    .LOC ( "SLICE_X45Y114" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/iTRIG_IN<15>_rt_7732 ),
    .O
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<15>_pack_4 ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X45Y114" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2  (
    .CE(VCC),
    .CLK(clk),
    .I
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2/IN )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<14> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y114" ),
    .INIT ( 32'hFFFF0000 ))
  \ila_2/U0/iTRIG_IN<14>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\ila_2/U0/iTRIG_IN [14]),
    .O(\ila_2/U0/iTRIG_IN<14>_rt_7736 )
  );
  X_FF #(
    .LOC ( "SLICE_X45Y114" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/iTRIG_IN<14>_rt_7736 ),
    .O
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<14>_pack_3 ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X45Y114" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2  (
    .CE(VCC),
    .CLK(clk),
    .I
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2/IN )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<13> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y114" ),
    .INIT ( 32'hFF00FF00 ))
  \ila_2/U0/iTRIG_IN<13>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\ila_2/U0/iTRIG_IN [13]),
    .O(\ila_2/U0/iTRIG_IN<13>_rt_7743 )
  );
  X_FF #(
    .LOC ( "SLICE_X45Y114" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/iTRIG_IN<13>_rt_7743 ),
    .O
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<13>_pack_2 ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X45Y114" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2  (
    .CE(VCC),
    .CLK(clk),
    .I
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2/IN )
,
    .O(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<12> ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y114" ),
    .INIT ( 32'hFFFF0000 ))
  \ila_2/U0/iTRIG_IN<12>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\ila_2/U0/iTRIG_IN [12]),
    .O(\ila_2/U0/iTRIG_IN<12>_rt_7725 )
  );
  X_FF #(
    .LOC ( "SLICE_X45Y114" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1  (
    .CE(VCC),
    .CLK(clk),
    .I(\ila_2/U0/iTRIG_IN<12>_rt_7725 ),
    .O
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<12>_pack_1 ),
    .SET(\control_1[20] ),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X45Y120" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT ),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[0] ),
    .RST(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X45Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE  (
    .CE(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT ),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly[0] ),
    .RST(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X45Y124" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE  (
    .CE(\control_1[5] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched ),
    .RST(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR ),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y125" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y126" ),
    .INIT ( 64'hBBBBABBAAAABAEAA ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16_SW1  (
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [6]),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [7]),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [0]),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [1]),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [2]),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [3]),
    .O(\ila_2/N18 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y126" ),
    .INIT ( 64'hAAF0AAF0AAF0AAF0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL ),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0 ),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat )
  );
  X_FF #(
    .LOC ( "SLICE_X45Y126" ),
    .INIT ( 1'b1 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1 ),
    .SET(\control_1[13] ),
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y126" ),
    .INIT ( 64'h0000000F0000000F ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[0].I_STAT.U_STAT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [0]),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [1]),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [2]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT[0] )
  );
  X_BUF   \ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT<1>/ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT<1>_DMUX_Delay  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT<5>_pack_9 ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT[5] )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y127" ),
    .INIT ( 64'hCCC00C3CCCC00C3C ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[1].I_STAT.U_STAT  (
    .ADR0(1'b1),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [0]),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [1]),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [2]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [3]),
    .ADR5(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT[1] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y127" ),
    .INIT ( 32'h00333333 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[5].I_STAT.U_STAT  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [1]),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [2]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [3]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT<5>_pack_9 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y127" ),
    .INIT ( 64'hF0F0404000004040 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17  (
    .ADR3(1'b1),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [7]),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [6]),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [4]),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT[5] ),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT[1] ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16_9019 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y127" ),
    .INIT ( 64'h111111111D1D1D1D ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[9].I_STAT.U_STAT  (
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [0]),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [1]),
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [2]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [3]),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT[9] )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y127" ),
    .INIT ( 64'hFFEEFEEEFEEEFEEE ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11  (
    .ADR0(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [9]),
    .ADR1(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [8]),
    .ADR2(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [6]),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [7]),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT [4]),
    .ADR5(\ila_2/U0/I_NO_D.U_ILA/U_STAT/iSTAT[9] ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O1 )
  );
  X_FF #(
    .LOC ( "SLICE_X46Y93" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X46Y93" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd1_out/vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd1_out_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd1_out_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X46Y96" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/USER_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/USER_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/mux1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd1_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y96" ),
    .INIT ( 64'hFAFA5050FAFA5050 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/USER_MUX  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/clocked_0 ),
    .ADR4(\vio_2/U0/I_VIO/INPUT_SHIFT [8]),
    .ADR0(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/mux1_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y96" ),
    .INIT ( 32'hEE44EE44 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/USER_MUX  (
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/clocked ),
    .ADR3(\vio_2/U0/I_VIO/INPUT_SHIFT [7]),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR0(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/mux1_out )
  );
  X_FF #(
    .LOC ( "SLICE_X46Y96" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/USER_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/USER_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/mux1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd1_out ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/clocked/vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/clocked_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/clocked ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/clocked_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X46Y97" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/USER_CLK_REG  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/USER_CLK_REG/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/clocked ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y97" ),
    .INIT ( 32'hFF00FF00 ))
  \n0008<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(n0008[2]),
    .O(\n0008<2>_rt_7826 )
  );
  X_FF #(
    .LOC ( "SLICE_X46Y97" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/USER_CLK_REG  (
    .CE(VCC),
    .CLK(clk),
    .I(\n0008<2>_rt_7826 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/clocked ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X46Y114" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_UPDATE_OUT[30].UPDATE_CELL/SHIFT_REG  (
    .CE(\control_0[5] ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[30].UPDATE_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[30].UPDATE_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [31]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X46Y114" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_UPDATE_OUT[29].UPDATE_CELL/SHIFT_REG  (
    .CE(\control_0[5] ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[29].UPDATE_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[29].UPDATE_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [30]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X46Y114" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_UPDATE_OUT[28].UPDATE_CELL/SHIFT_REG  (
    .CE(\control_0[5] ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[28].UPDATE_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[28].UPDATE_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [29]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \icon_2/U0/U_ICON/iCOMMAND_SEL<9>/icon_2/U0/U_ICON/iCOMMAND_SEL<9>_DMUX_Delay  (
    .I(\icon_2/U0/U_ICON/iCOMMAND_SEL[8] ),
    .O(\icon_2/U0/U_ICON/iCOMMAND_SEL<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y116" ),
    .INIT ( 64'h0030000000300000 ))
  \icon_2/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT  (
    .ADR0(1'b1),
    .ADR4(\icon_2/U0/U_ICON/U_CMD/iTARGET [8]),
    .ADR1(\icon_2/U0/U_ICON/U_CMD/iTARGET [9]),
    .ADR3(\icon_2/U0/U_ICON/U_CMD/iTARGET [10]),
    .ADR2(\icon_2/U0/U_ICON/U_CMD/iTARGET [11]),
    .ADR5(1'b1),
    .O(\icon_2/U0/U_ICON/iCOMMAND_SEL[9] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y116" ),
    .INIT ( 32'h00000030 ))
  \icon_2/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT  (
    .ADR0(1'b1),
    .ADR4(\icon_2/U0/U_ICON/U_CMD/iTARGET [8]),
    .ADR1(\icon_2/U0/U_ICON/U_CMD/iTARGET [9]),
    .ADR3(\icon_2/U0/U_ICON/U_CMD/iTARGET [10]),
    .ADR2(\icon_2/U0/U_ICON/U_CMD/iTARGET [11]),
    .O(\icon_2/U0/U_ICON/iCOMMAND_SEL[8] )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y116" ),
    .INIT ( 64'h00000000000F0000 ))
  \icon_2/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\icon_2/U0/U_ICON/U_CMD/iTARGET [8]),
    .ADR5(\icon_2/U0/U_ICON/U_CMD/iTARGET [9]),
    .ADR3(\icon_2/U0/U_ICON/U_CMD/iTARGET [10]),
    .ADR2(\icon_2/U0/U_ICON/U_CMD/iTARGET [11]),
    .O(\icon_2/U0/U_ICON/iCOMMAND_SEL[1] )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y118" ),
    .INIT ( 64'hAA00000000000000 ))
  \icon_2/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_LCE  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\icon_2/U0/U_ICON/U_CTRL_OUT/iDATA_VALID ),
    .ADR3(\icon_2/U0/U_ICON/iCOMMAND_SEL[0] ),
    .ADR5(\icon_2/U0/U_ICON/iCORE_ID_SEL[1] ),
    .ADR4(\icon_2/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL [0]),
    .O(\control_1[4] )
  );
  X_FF #(
    .LOC ( "SLICE_X46Y119" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE  (
    .CE(\control_1[12] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched ),
    .RST(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X46Y120" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN [1]),
    .RST(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X46Y120" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN [0]),
    .RST(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y123" ),
    .INIT ( 64'h0F000F000F000F00 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR3(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly[2] ),
    .ADR2(\control_1[13] ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y123" ),
    .INIT ( 64'hC0000000C0000000 ))
  \icon_2/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR3(\icon_2/U0/U_ICON/U_CTRL_OUT/iDATA_VALID ),
    .ADR2(\icon_2/U0/U_ICON/iCOMMAND_SEL[9] ),
    .ADR1(\icon_2/U0/U_ICON/iCORE_ID_SEL[1] ),
    .ADR4(\icon_2/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL [0]),
    .O(\control_1[13] )
  );
  X_FF #(
    .LOC ( "SLICE_X46Y124" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE  (
    .CE(\control_1[13] ),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE/CLK ),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched ),
    .RST(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR ),
    .SET(GND)
  );
  X_LATCHE #(
    .LOC ( "SLICE_X46Y126" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC  (
    .GE(VCC),
    .CLK(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC/CLK ),
    .I(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL ),
    .RST(\ila_2/U0/I_NO_D.U_ILA/iARM ),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y93" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/falling ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y94" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/U_SYNC_F  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/falling ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/OUTPUT_SHIFT<28>/vio_2/U0/I_VIO/OUTPUT_SHIFT<28>_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_UPDATE_OUT[31].UPDATE_CELL/out_temp ),
    .O(\vio_2/U0/I_VIO/GEN_UPDATE_OUT[31].UPDATE_CELL/out_temp_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X47Y114" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_UPDATE_OUT[27].UPDATE_CELL/SHIFT_REG  (
    .CE(\control_0[5] ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[27].UPDATE_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[27].UPDATE_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [28]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X47Y114" ),
    .INIT ( 32'hF0F0F0F0 ))
  \vio_2/U0/I_VIO/OUTPUT_SHIFT<31>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\vio_2/U0/I_VIO/OUTPUT_SHIFT [31]),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT<31>_rt_7896 )
  );
  X_FF #(
    .LOC ( "SLICE_X47Y114" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_UPDATE_OUT[31].UPDATE_CELL/SHIFT_REG  (
    .CE(\control_0[5] ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[31].UPDATE_CELL/SHIFT_REG/CLK ),
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT<31>_rt_7896 ),
    .O(\vio_2/U0/I_VIO/GEN_UPDATE_OUT[31].UPDATE_CELL/out_temp ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X47Y114" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_UPDATE_OUT[26].UPDATE_CELL/SHIFT_REG  (
    .CE(\control_0[5] ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[26].UPDATE_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[26].UPDATE_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [27]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X47Y114" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_UPDATE_OUT[25].UPDATE_CELL/SHIFT_REG  (
    .CE(\control_0[5] ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[25].UPDATE_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[25].UPDATE_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [26]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X47Y114" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_UPDATE_OUT[24].UPDATE_CELL/SHIFT_REG  (
    .CE(\control_0[5] ),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[24].UPDATE_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[24].UPDATE_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/OUTPUT_SHIFT [25]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \icon_2/U0/U_ICON/iCOMMAND_SEL<5>/icon_2/U0/U_ICON/iCOMMAND_SEL<5>_DMUX_Delay  (
    .I(\icon_2/U0/U_ICON/iCOMMAND_SEL[4] ),
    .O(\icon_2/U0/U_ICON/iCOMMAND_SEL<4>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y116" ),
    .INIT ( 64'h0400040004000400 ))
  \icon_2/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT  (
    .ADR4(1'b1),
    .ADR1(\icon_2/U0/U_ICON/U_CMD/iTARGET [8]),
    .ADR2(\icon_2/U0/U_ICON/U_CMD/iTARGET [9]),
    .ADR3(\icon_2/U0/U_ICON/U_CMD/iTARGET [10]),
    .ADR0(\icon_2/U0/U_ICON/U_CMD/iTARGET [11]),
    .ADR5(1'b1),
    .O(\icon_2/U0/U_ICON/iCOMMAND_SEL[5] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X47Y116" ),
    .INIT ( 32'h01000100 ))
  \icon_2/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[4].U_LUT  (
    .ADR4(1'b1),
    .ADR1(\icon_2/U0/U_ICON/U_CMD/iTARGET [8]),
    .ADR2(\icon_2/U0/U_ICON/U_CMD/iTARGET [9]),
    .ADR3(\icon_2/U0/U_ICON/U_CMD/iTARGET [10]),
    .ADR0(\icon_2/U0/U_ICON/U_CMD/iTARGET [11]),
    .O(\icon_2/U0/U_ICON/iCOMMAND_SEL[4] )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y116" ),
    .INIT ( 64'h0000000000A000A0 ))
  \icon_2/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[10].U_LUT  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR5(\icon_2/U0/U_ICON/U_CMD/iTARGET [8]),
    .ADR0(\icon_2/U0/U_ICON/U_CMD/iTARGET [9]),
    .ADR3(\icon_2/U0/U_ICON/U_CMD/iTARGET [10]),
    .ADR2(\icon_2/U0/U_ICON/U_CMD/iTARGET [11]),
    .O(\icon_2/U0/U_ICON/iCOMMAND_SEL[10] )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y119" ),
    .INIT ( 64'h0F0F00000F0F0000 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR4(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[4] ),
    .ADR2(\control_1[12] ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y119" ),
    .INIT ( 64'hCC00000000000000 ))
  \icon_2/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[8].U_LCE  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\icon_2/U0/U_ICON/U_CTRL_OUT/iDATA_VALID ),
    .ADR1(\icon_2/U0/U_ICON/iCOMMAND_SEL<8>_0 ),
    .ADR5(\icon_2/U0/U_ICON/iCORE_ID_SEL[1] ),
    .ADR4(\icon_2/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL [0]),
    .O(\control_1[12] )
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y120" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN [1]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X47Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN [1]),
    .RST(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X47Y123" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0/IN ),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN [0]),
    .RST(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR ),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y125" ),
    .INIT ( 1'b0 ))
  \ila_2/U0/I_NO_D.U_ILA/U_STAT/U_ECR  (
    .CE(VCC),
    .CLK(clk),
    .I(1'b1),
    .O(\ila_2/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat ),
    .SRST(\ila_2/U0/I_NO_D.U_ILA/iARM ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y90" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/rising ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y91" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/U_SYNC_R  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/rising ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd3_out/vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd3_out_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd2_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd2_out )
  );
  X_FF #(
    .LOC ( "SLICE_X48Y96" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/async_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd3_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y96" ),
    .INIT ( 64'hCCFFCC00CCFFCC00 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/ASYNC_F_MUX  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/falling_out ),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd2_out ),
    .ADR3(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/async_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X48Y96" ),
    .INIT ( 32'hF0AAF0AA ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/ASYNC_R_MUX  (
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/rising_out ),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd1_out ),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/async_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X48Y96" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/async_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd2_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \icon_2/U0/U_ICON/iCOMMAND_SEL<3>/icon_2/U0/U_ICON/iCOMMAND_SEL<3>_AMUX_Delay  (
    .I(\icon_2/U0/U_ICON/iCOMMAND_SEL[2] ),
    .O(\icon_2/U0/U_ICON/iCOMMAND_SEL<2>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y116" ),
    .INIT ( 64'h00000C0000000C00 ))
  \icon_2/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT  (
    .ADR0(1'b1),
    .ADR3(\icon_2/U0/U_ICON/U_CMD/iTARGET [8]),
    .ADR1(\icon_2/U0/U_ICON/U_CMD/iTARGET [9]),
    .ADR2(\icon_2/U0/U_ICON/U_CMD/iTARGET [10]),
    .ADR4(\icon_2/U0/U_ICON/U_CMD/iTARGET [11]),
    .ADR5(1'b1),
    .O(\icon_2/U0/U_ICON/iCOMMAND_SEL[3] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X48Y116" ),
    .INIT ( 32'h0000000C ))
  \icon_2/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT  (
    .ADR0(1'b1),
    .ADR3(\icon_2/U0/U_ICON/U_CMD/iTARGET [8]),
    .ADR1(\icon_2/U0/U_ICON/U_CMD/iTARGET [9]),
    .ADR2(\icon_2/U0/U_ICON/U_CMD/iTARGET [10]),
    .ADR4(\icon_2/U0/U_ICON/U_CMD/iTARGET [11]),
    .O(\icon_2/U0/U_ICON/iCOMMAND_SEL[2] )
  );
  X_FF #(
    .LOC ( "SLICE_X49Y90" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X49Y90" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd5_out/vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd5_out_BMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd4_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd4_out )
  );
  X_FF #(
    .LOC ( "SLICE_X49Y94" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_SYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_SYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd5_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y94" ),
    .INIT ( 64'hCCFFCC00CCFFCC00 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/SYNC_F_MUX  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_out ),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd4_out ),
    .ADR3(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y94" ),
    .INIT ( 32'hF0AAF0AA ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/SYNC_R_MUX  (
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_out ),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd3_out ),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X49Y94" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_SYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_SYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd4_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_INV   \INV_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/U_FALLINGCLK  (
    .I(n0008[2]),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/U_FALLINGCLK )
  );
  X_FF #(
    .LOC ( "SLICE_X49Y96" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/U_FALLING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/U_FALLING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/falling_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X49Y97" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/U_RISING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/U_RISING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/rising_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X49Y98" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/U_RISING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/U_RISING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/rising_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X49Y116" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET  (
    .CE(\icon_2/U0/U_ICON/U_CMD/iTARGET_CE ),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET/CLK ),
    .I(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET/IN ),
    .O(\icon_2/U0/U_ICON/U_CMD/iTARGET [11]),
    .RST(\icon_2/U0/U_ICON/U_CMD/iSEL_n ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X49Y116" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET  (
    .CE(\icon_2/U0/U_ICON/U_CMD/iTARGET_CE ),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET/CLK ),
    .I(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET/IN ),
    .O(\icon_2/U0/U_ICON/U_CMD/iTARGET [10]),
    .RST(\icon_2/U0/U_ICON/U_CMD/iSEL_n ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X49Y116" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET  (
    .CE(\icon_2/U0/U_ICON/U_CMD/iTARGET_CE ),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET/CLK ),
    .I(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET/IN ),
    .O(\icon_2/U0/U_ICON/U_CMD/iTARGET [9]),
    .RST(\icon_2/U0/U_ICON/U_CMD/iSEL_n ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X49Y116" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET  (
    .CE(\icon_2/U0/U_ICON/U_CMD/iTARGET_CE ),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET/CLK ),
    .I(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET/IN ),
    .O(\icon_2/U0/U_ICON/U_CMD/iTARGET [8]),
    .RST(\icon_2/U0/U_ICON/U_CMD/iSEL_n ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y116" ),
    .INIT ( 64'h0000000001010101 ))
  \icon_2/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT  (
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR1(\icon_2/U0/U_ICON/U_CMD/iTARGET [9]),
    .ADR2(\icon_2/U0/U_ICON/U_CMD/iTARGET [8]),
    .ADR0(\icon_2/U0/U_ICON/U_CMD/iTARGET [10]),
    .ADR5(\icon_2/U0/U_ICON/U_CMD/iTARGET [11]),
    .O(\icon_2/U0/U_ICON/iCOMMAND_SEL[0] )
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd3_out/vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd3_out_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd2_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd2_out )
  );
  X_FF #(
    .LOC ( "SLICE_X50Y98" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/S_ASYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/async_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd3_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y98" ),
    .INIT ( 64'hF5A0F5A0F5A0F5A0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/ASYNC_F_MUX  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/falling_out ),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd2_out ),
    .ADR0(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/async_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y98" ),
    .INIT ( 32'hEEEE4444 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/ASYNC_R_MUX  (
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/rising_out ),
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd1_out ),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/async_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X50Y98" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/S_ASYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/async_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd2_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y104" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/rising ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/iDOUT<1>_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF 
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/iDOUT<1>/vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/iDOUT<1>_BMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/iDOUT<1>_0 )
  );
  X_BUF 
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/iDOUT<1>/vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/iDOUT<1>_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/iDOUT<0>_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/iDOUT<0> )
  );
  X_FF #(
    .LOC ( "SLICE_X50Y105" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y105" ),
    .INIT ( 32'hF0F0F0F0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/iDOUT<0>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/iDOUT<0>_rt_8032 )
  );
  X_FF #(
    .LOC ( "SLICE_X50Y105" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/iDOUT<0>_rt_8032 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X50Y105" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X50Y105" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/iDOUT<0>_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X50Y114" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/reset_f_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/reset_f_edge/U_DOUT0/CLK ),
    .I(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/reset_f_edge/iDOUT [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y114" ),
    .INIT ( 64'hC0000000C0000000 ))
  \icon_2/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR4(\icon_2/U0/U_ICON/U_CTRL_OUT/iDATA_VALID ),
    .ADR3(\icon_2/U0/U_ICON/iCOMMAND_SEL[3] ),
    .ADR1(\icon_2/U0/U_ICON/iCORE_ID_SEL[0] ),
    .ADR2(\icon_2/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL [0]),
    .O(\control_0[7] )
  );
  X_FF #(
    .LOC ( "SLICE_X50Y114" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/reset_f_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/reset_f_edge/U_DOUT1/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/reset_f_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/reset_f_edge/iDOUT [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y114" ),
    .INIT ( 64'h0000000000FF00FF ))
  \icon_2/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\icon_2/U0/U_ICON/iCOMMAND_GRP [0]),
    .ADR5(\icon_2/U0/U_ICON/iCOMMAND_GRP [1]),
    .O(\icon_2/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL [0])
  );
  X_INV   \INV_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/U_FALLINGCLK  (
    .I(n0008[2]),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/U_FALLINGCLK )
  );
  X_FF #(
    .LOC ( "SLICE_X51Y98" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/U_FALLING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/U_FALLING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/falling_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y105" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/falling ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X51Y106" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/U_RISING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/U_RISING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/rising_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y113" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/RESET ),
    .SRST(\vio_2/U0/I_VIO/reset_f_edge/iDOUT [0]),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X51Y114" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET  (
    .CE(\icon_2/U0/U_ICON/U_CMD/iTARGET_CE ),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET/CLK ),
    .I(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET/IN ),
    .O(\icon_2/U0/U_ICON/iCOMMAND_GRP [1]),
    .RST(\icon_2/U0/U_ICON/U_CMD/iSEL_n ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X51Y114" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET  (
    .CE(\icon_2/U0/U_ICON/U_CMD/iTARGET_CE ),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET/CLK ),
    .I(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET/IN ),
    .O(\icon_2/U0/U_ICON/iCOMMAND_GRP [0]),
    .RST(\icon_2/U0/U_ICON/U_CMD/iSEL_n ),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y94" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/rising ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X52Y95" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X52Y95" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_INV   \INV_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/U_FALLINGCLK  (
    .I(n0008[1]),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/U_FALLINGCLK )
  );
  X_FF #(
    .LOC ( "SLICE_X52Y98" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/U_FALLING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/U_FALLING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/falling_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/clocked/vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/clocked_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/clocked ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/clocked_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X52Y100" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_CLK_REG  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_CLK_REG/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/clocked ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X52Y100" ),
    .INIT ( 32'hFF00FF00 ))
  \n0008<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(n0008[1]),
    .O(\n0008<1>_rt_8088 )
  );
  X_FF #(
    .LOC ( "SLICE_X52Y100" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/USER_CLK_REG  (
    .CE(VCC),
    .CLK(clk),
    .I(\n0008<1>_rt_8088 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/clocked ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y104" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/U_SYNC_F  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/falling ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd3_out/vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd3_out_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd2_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd2_out )
  );
  X_FF #(
    .LOC ( "SLICE_X52Y106" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/S_ASYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/async_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd3_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X52Y106" ),
    .INIT ( 64'hCFC0CFC0CFC0CFC0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/ASYNC_F_MUX  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/falling_out ),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd2_out ),
    .ADR2(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/async_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X52Y106" ),
    .INIT ( 32'hAFAFA0A0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/ASYNC_R_MUX  (
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/rising_out ),
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd1_out_0 ),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/async_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X52Y106" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/S_ASYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/async_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd2_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X52Y109" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/U_RISING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/U_RISING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/rising_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X52Y114" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET  (
    .CE(\icon_2/U0/U_ICON/U_CMD/iTARGET_CE ),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET/CLK ),
    .I(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET/IN ),
    .O(\icon_2/U0/U_ICON/iCORE_ID [3]),
    .RST(\icon_2/U0/U_ICON/U_CMD/iSEL_n ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X52Y114" ),
    .INIT ( 64'hAA00000000000000 ))
  \icon_2/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[15].U_LUT  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4(\icon_2/U0/U_ICON/iCORE_ID [0]),
    .ADR3(\icon_2/U0/U_ICON/iCORE_ID [3]),
    .ADR5(\icon_2/U0/U_ICON/iCORE_ID [1]),
    .ADR0(\icon_2/U0/U_ICON/iCORE_ID [2]),
    .O(\icon_2/U0/U_ICON/iCORE_ID_SEL[15] )
  );
  X_FF #(
    .LOC ( "SLICE_X52Y114" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET  (
    .CE(\icon_2/U0/U_ICON/U_CMD/iTARGET_CE ),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET/CLK ),
    .I(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET/IN ),
    .O(\icon_2/U0/U_ICON/iCORE_ID [2]),
    .RST(\icon_2/U0/U_ICON/U_CMD/iSEL_n ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X52Y114" ),
    .INIT ( 64'hFFFFFFFFFF7FFF7F ))
  \icon_2/U0/U_ICON/U_STAT/U_STATCMD  (
    .ADR4(1'b1),
    .ADR0(\icon_2/U0/U_ICON/U_STAT/iDATA_VALID_0 ),
    .ADR2(\icon_2/U0/U_ICON/iCOMMAND_SEL[0] ),
    .ADR1(\icon_2/U0/U_ICON/iCORE_ID_SEL[15] ),
    .ADR5(\icon_2/U0/U_ICON/iCOMMAND_GRP [0]),
    .ADR3(\icon_2/U0/U_ICON/iCOMMAND_GRP [1]),
    .O(\icon_2/U0/U_ICON/U_STAT/iSTATCMD_CE_n )
  );
  X_FF #(
    .LOC ( "SLICE_X52Y114" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET  (
    .CE(\icon_2/U0/U_ICON/U_CMD/iTARGET_CE ),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET/CLK ),
    .I(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET/IN ),
    .O(\icon_2/U0/U_ICON/iCORE_ID [1]),
    .RST(\icon_2/U0/U_ICON/U_CMD/iSEL_n ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X52Y114" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET  (
    .CE(\icon_2/U0/U_ICON/U_CMD/iTARGET_CE ),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET/CLK ),
    .I(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET/IN ),
    .O(\icon_2/U0/U_ICON/iCORE_ID [0]),
    .RST(\icon_2/U0/U_ICON/U_CMD/iSEL_n ),
    .SET(GND)
  );
  X_BUF   \icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<3>/icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<3>_CMUX_Delay  (
    .I(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<6>_pack_12 ),
    .O(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD [6])
  );
  X_BUF   \icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<3>/icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<3>_BMUX_Delay  (
    .I(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<5>_pack_9 ),
    .O(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD [5])
  );
  X_BUF   \icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<3>/icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<3>_AMUX_Delay  (
    .I(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<4>_pack_7 ),
    .O(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD [4])
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y115" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR/CLK ),
    .I(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR/IN ),
    .O(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD [3]),
    .SRST(\icon_2/U0/U_ICON/U_SYNC/iDATA_CMD_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y115" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR/CLK ),
    .I(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR/IN ),
    .O(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD [2]),
    .SRST(\icon_2/U0/U_ICON/U_SYNC/iDATA_CMD_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X52Y115" ),
    .INIT ( 32'hAAAAAAAA ))
  \control_0<1>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\control_0[1] ),
    .O(\control_0<1>_rt_8134 )
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y115" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR/CLK ),
    .I(\control_0<1>_rt_8134 ),
    .O(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<6>_pack_12 ),
    .SRST(\icon_2/U0/U_ICON/U_SYNC/iDATA_CMD_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y115" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR/CLK ),
    .I(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR/IN ),
    .O(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD [1]),
    .SRST(\icon_2/U0/U_ICON/U_SYNC/iDATA_CMD_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X52Y115" ),
    .INIT ( 64'h0000220000002200 ))
  \icon_2/U0/U_ICON/U_SYNC/U_GOT_SYNC_L  (
    .ADR2(1'b1),
    .ADR0(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD [0]),
    .ADR4(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD [2]),
    .ADR1(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD [1]),
    .ADR3(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD [3]),
    .ADR5(1'b1),
    .O(\icon_2/U0/U_ICON/U_SYNC/iGOT_SYNC_LOW )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X52Y115" ),
    .INIT ( 32'hF0F0F0F0 ))
  \icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<6>_rt  (
    .ADR2(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD [6]),
    .ADR1(1'b1),
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<6>_rt_8157 )
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y115" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR/CLK ),
    .I(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<6>_rt_8157 ),
    .O(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<5>_pack_9 ),
    .SRST(\icon_2/U0/U_ICON/U_SYNC/iDATA_CMD_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y115" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR/CLK ),
    .I(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR/IN ),
    .O(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD [0]),
    .SRST(\icon_2/U0/U_ICON/U_SYNC/iDATA_CMD_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X52Y115" ),
    .INIT ( 64'h0400000004000000 ))
  \icon_2/U0/U_ICON/U_SYNC/U_GOT_SYNC  (
    .ADR1(\icon_2/U0/U_ICON/U_SYNC/iGOT_SYNC_LOW ),
    .ADR2(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD [4]),
    .ADR4(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD [5]),
    .ADR0(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD [6]),
    .ADR3(\control_0[1] ),
    .ADR5(1'b1),
    .O(\icon_2/U0/U_ICON/U_SYNC/iGOT_SYNC )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X52Y115" ),
    .INIT ( 32'hFFFF0000 ))
  \icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD [5]),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .O(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<5>_rt_8143 )
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y115" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR/CLK ),
    .I(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<5>_rt_8143 ),
    .O(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD<4>_pack_7 ),
    .SRST(\icon_2/U0/U_ICON/U_SYNC/iDATA_CMD_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X53Y95" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X53Y95" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X53Y97" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/U_RISING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/U_RISING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/rising_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd3_out/vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd3_out_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd2_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd2_out )
  );
  X_FF #(
    .LOC ( "SLICE_X53Y98" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/S_ASYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/async_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd3_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y98" ),
    .INIT ( 64'hFCFC3030FCFC3030 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/ASYNC_F_MUX  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/falling_out ),
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd2_out ),
    .ADR1(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/async_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X53Y98" ),
    .INIT ( 32'hBB88BB88 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/ASYNC_R_MUX  (
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/rising_out ),
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd1_out_0 ),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR1(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/async_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X53Y98" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/S_ASYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/async_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd2_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd1_out/vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd1_out_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd1_out_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X53Y100" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/mux1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd1_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y100" ),
    .INIT ( 64'hFFF000F0FFF000F0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_MUX  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/clocked ),
    .ADR4(\vio_2/U0/I_VIO/INPUT_SHIFT [4]),
    .ADR3(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/mux1_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X53Y100" ),
    .INIT ( 32'hCCAACCAA ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/USER_MUX  (
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/clocked_0 ),
    .ADR1(\vio_2/U0/I_VIO/INPUT_SHIFT [3]),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/mux1_out )
  );
  X_FF #(
    .LOC ( "SLICE_X53Y100" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/USER_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/USER_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/mux1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd1_out ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd5_out/vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd5_out_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd4_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd4_out )
  );
  X_FF #(
    .LOC ( "SLICE_X53Y103" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/S_SYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/S_SYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd5_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y103" ),
    .INIT ( 64'hCACACACACACACACA ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/SYNC_F_MUX  (
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_out ),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd4_out ),
    .ADR2(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X53Y103" ),
    .INIT ( 32'hFF0FF000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/SYNC_R_MUX  (
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_out ),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd3_out ),
    .ADR1(1'b1),
    .ADR0(1'b1),
    .ADR2(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X53Y103" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/S_SYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/S_SYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd4_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y104" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/U_SYNC_R  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/rising ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/U_FALLINGCLK  (
    .I(addra[1]),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/U_FALLINGCLK )
  );
  X_FF #(
    .LOC ( "SLICE_X53Y106" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/U_FALLING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/U_FALLING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/falling_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X53Y107" ),
    .INIT ( 1'b0 ))
  addra_1 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_addra_1/CLK ),
    .I(Result[1]),
    .O(addra[1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y107" ),
    .INIT ( 64'h55AA55AA55AA55AA ))
  \Mcount_addra_xor<1>11  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(addra[1]),
    .ADR4(1'b1),
    .ADR0(addra[0]),
    .O(Result[1])
  );
  X_FF #(
    .LOC ( "SLICE_X53Y107" ),
    .INIT ( 1'b0 ))
  addra_0 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_addra_0/CLK ),
    .I(Result[0]),
    .O(addra[0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y107" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \Mcount_addra_xor<0>11_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(addra[0]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(Result[0])
  );
  X_FF #(
    .LOC ( "SLICE_X53Y109" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/USER_CLK_REG  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/USER_CLK_REG/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/clocked ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X53Y111" ),
    .INIT ( 1'b0 ))
  \sr_1/sr_temp1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_sr_1/sr_temp1/CLK ),
    .I(\NlwBufferSignal_sr_1/sr_temp1/IN ),
    .O(\sr_1/sr_temp1_9504 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/U_STATUS/CFG_CE_n/vio_2/U0/I_VIO/U_STATUS/CFG_CE_n_BMUX_Delay  (
    .I(\icon_2/U0/U_ICON/iCORE_ID_SEL<0>_pack_3 ),
    .O(\icon_2/U0/U_ICON/iCORE_ID_SEL[0] )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y114" ),
    .INIT ( 64'h3F3FFFFFFFFFFFFF ))
  \icon_2/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR5(\icon_2/U0/U_ICON/U_CTRL_OUT/iDATA_VALID ),
    .ADR4(\icon_2/U0/U_ICON/iCOMMAND_SEL[0] ),
    .ADR1(\icon_2/U0/U_ICON/iCORE_ID_SEL[0] ),
    .ADR2(\icon_2/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL [0]),
    .O(\vio_2/U0/I_VIO/U_STATUS/CFG_CE_n )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y114" ),
    .INIT ( 64'h0010001000100010 ))
  \icon_2/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT  (
    .ADR4(1'b1),
    .ADR2(\icon_2/U0/U_ICON/iCORE_ID [0]),
    .ADR0(\icon_2/U0/U_ICON/iCORE_ID [1]),
    .ADR3(\icon_2/U0/U_ICON/iCORE_ID [2]),
    .ADR1(\icon_2/U0/U_ICON/iCORE_ID [3]),
    .ADR5(1'b1),
    .O(\icon_2/U0/U_ICON/iCORE_ID_SEL[1] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X53Y114" ),
    .INIT ( 32'h00010001 ))
  \icon_2/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT  (
    .ADR4(1'b1),
    .ADR2(\icon_2/U0/U_ICON/iCORE_ID [0]),
    .ADR0(\icon_2/U0/U_ICON/iCORE_ID [1]),
    .ADR3(\icon_2/U0/U_ICON/iCORE_ID [2]),
    .ADR1(\icon_2/U0/U_ICON/iCORE_ID [3]),
    .O(\icon_2/U0/U_ICON/iCORE_ID_SEL<0>_pack_3 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y114" ),
    .INIT ( 64'h0000000080008000 ))
  \icon_2/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE  (
    .ADR4(1'b1),
    .ADR2(\icon_2/U0/U_ICON/U_CTRL_OUT/iDATA_VALID ),
    .ADR0(\icon_2/U0/U_ICON/iCOMMAND_SEL[0] ),
    .ADR1(\icon_2/U0/U_ICON/iCORE_ID_SEL[1] ),
    .ADR3(\icon_2/U0/U_ICON/iCOMMAND_GRP [0]),
    .ADR5(\icon_2/U0/U_ICON/iCOMMAND_GRP [1]),
    .O(\control_1[20] )
  );
  X_FF #(
    .LOC ( "SLICE_X54Y91" ),
    .INIT ( 1'b0 ))
  MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1/CLK ),
    .I(1'b1),
    .O(MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1_ML_NEW_D),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X54Y91" ),
    .INIT ( 64'hA0A0A0A0A0A0A0A0 ))
  MMCM_PHASE_CALIBRATION_ML_LUT2_4 (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(MMCM_PHASE_CALIBRATION_ML_LDCPE_I0_0_ML_NEW_I0),
    .ADR0(\clkDiv/mmcm_adv_inst_ML_NEW_I1 ),
    .O(MMCM_PHASE_CALIBRATION_ML_LUT2_4_ML_NEW_CLK)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y95" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/falling ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X54Y106" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/USER_CLK_REG  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/USER_CLK_REG/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/clocked ),
    .RST(GND),
    .SET(GND)
  );
  X_INV   \INV_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/U_FALLINGCLK  (
    .I(\sr_1/sr_temp2_9401 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/U_FALLINGCLK )
  );
  X_FF #(
    .LOC ( "SLICE_X54Y109" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/U_FALLING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/U_FALLING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/falling_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X54Y110" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X54Y110" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT<1>/vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT<1>_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT<0>_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT<0> )
  );
  X_FF #(
    .LOC ( "SLICE_X54Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X54Y111" ),
    .INIT ( 1'b0 ))
  \sr_1/sr_temp2  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_sr_1/sr_temp2/IN ),
    .O(\sr_1/sr_temp2_9401 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y111" ),
    .INIT ( 32'hFFFF0000 ))
  \sr_1/sr_temp2_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\sr_1/sr_temp2_9401 ),
    .ADR3(1'b1),
    .O(\sr_1/sr_temp2_rt_8274 )
  );
  X_FF #(
    .LOC ( "SLICE_X54Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\sr_1/sr_temp2_rt_8274 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT<0>_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_LATCHE #(
    .LOC ( "SLICE_X55Y91" ),
    .INIT ( 1'b0 ))
  MMCM_PHASE_CALIBRATION_ML_LDCPE_I0_0 (
    .GE(VCC),
    .CLK(\NlwBufferSignal_MMCM_PHASE_CALIBRATION_ML_LDCPE_I0_0/CLK ),
    .I(1'b1),
    .O(MMCM_PHASE_CALIBRATION_ML_LDCPE_I0_0_ML_NEW_I0),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y94" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/U_SYNC_R  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/rising ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y95" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/U_SYNC_F  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/falling ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd5_out/vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd5_out_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd4_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd4_out )
  );
  X_FF #(
    .LOC ( "SLICE_X55Y97" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/S_SYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/S_SYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd5_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X55Y97" ),
    .INIT ( 64'hF3F3C0C0F3F3C0C0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/SYNC_F_MUX  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_out ),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd4_out ),
    .ADR1(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X55Y97" ),
    .INIT ( 32'hEE22EE22 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/SYNC_R_MUX  (
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_out ),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd3_out ),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR1(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X55Y97" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/S_SYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/S_SYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd4_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X55Y100" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/SHIFT_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/INPUT_SHIFT [4]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X55Y100" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/SHIFT_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/INPUT_SHIFT [3]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X55Y100" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/SHIFT_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/INPUT_SHIFT [2]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X55Y100" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/SHIFT_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/INPUT_SHIFT [1]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd1_out/vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd1_out_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd1_out_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X55Y106" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/USER_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/USER_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/mux1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd1_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X55Y106" ),
    .INIT ( 64'hAACCAACCAACCAACC ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/USER_MUX  (
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/clocked ),
    .ADR0(\vio_2/U0/I_VIO/INPUT_SHIFT [10]),
    .ADR3(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/mux1_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X55Y106" ),
    .INIT ( 32'hFFF000F0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/USER_MUX  (
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/clocked ),
    .ADR4(\vio_2/U0/I_VIO/INPUT_SHIFT [1]),
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/mux1_out )
  );
  X_FF #(
    .LOC ( "SLICE_X55Y106" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/USER_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/USER_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/mux1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd1_out ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd3_out/vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd3_out_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd2_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd2_out )
  );
  X_FF #(
    .LOC ( "SLICE_X55Y109" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/S_ASYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/async_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd3_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X55Y109" ),
    .INIT ( 64'hF3C0F3C0F3C0F3C0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/ASYNC_F_MUX  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/falling_out ),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd2_out ),
    .ADR1(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/async_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X55Y109" ),
    .INIT ( 32'hEEEE2222 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/ASYNC_R_MUX  (
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/rising_out ),
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd1_out ),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/async_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X55Y109" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/S_ASYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/async_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd2_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y110" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/falling ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/rising ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \icon_2/U0/U_ICON/iTDO_VEC<15>/icon_2/U0/U_ICON/iTDO_VEC<15>_DMUX_Delay  (
    .I(\icon_2/U0/U_ICON/U_STAT/iDATA_VALID ),
    .O(\icon_2/U0/U_ICON/U_STAT/iDATA_VALID_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X55Y114" ),
    .INIT ( 64'hAAAA0000AAAA0000 ))
  \icon_2/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\icon_2/U0/U_ICON/iSYNC ),
    .ADR0(\icon_2/U0/iSHIFT_OUT ),
    .ADR5(1'b1),
    .O(\icon_2/U0/U_ICON/U_CTRL_OUT/iDATA_VALID )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X55Y114" ),
    .INIT ( 32'hAAAA0000 ))
  \icon_2/U0/U_ICON/U_STAT/U_DATA_VALID  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\icon_2/U0/U_ICON/iSYNC ),
    .ADR0(\icon_2/U0/iSHIFT_OUT ),
    .O(\icon_2/U0/U_ICON/U_STAT/iDATA_VALID )
  );
  X_FF #(
    .LOC ( "SLICE_X55Y114" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_STAT/U_TDO  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_TDO/CLK ),
    .I(\icon_2/U0/U_ICON/U_STAT/iTDO_next ),
    .O(\icon_2/U0/U_ICON/iTDO_VEC [15]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X55Y114" ),
    .INIT ( 64'h2700E18500000901 ))
  \icon_2/U0/U_ICON/U_STAT/U_TDO_next  (
    .ADR1(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT [5]),
    .ADR3(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT [4]),
    .ADR2(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT [0]),
    .ADR4(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT [1]),
    .ADR0(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT [2]),
    .ADR5(\icon_2/U0/U_ICON/U_STAT/iSTAT_CNT [3]),
    .O(\icon_2/U0/U_ICON/U_STAT/iTDO_next )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X55Y114" ),
    .INIT ( 64'h0022CCEE1133DDFF ))
  \icon_2/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1_SW0  (
    .ADR2(1'b1),
    .ADR1(\icon_2/U0/U_ICON/iCORE_ID [0]),
    .ADR4(\control_1[3] ),
    .ADR5(\vio_2/U0/I_VIO/STAT_DOUT ),
    .ADR3(\vio_2/U0/I_VIO/DATA_DOUT ),
    .ADR0(\control_0[7] ),
    .O(\icon_2/N2 )
  );
  X_FF #(
    .LOC ( "SLICE_X55Y114" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_TDO_reg  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_TDO_reg/CLK ),
    .I(\icon_2/U0/U_ICON/iTDO_next ),
    .O(\icon_2/U0/U_ICON/iTDO ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X55Y114" ),
    .INIT ( 64'h8000000080000303 ))
  \icon_2/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1  (
    .ADR2(\icon_2/U0/U_ICON/iCORE_ID [3]),
    .ADR1(\icon_2/U0/U_ICON/iCORE_ID [2]),
    .ADR4(\icon_2/U0/U_ICON/iCORE_ID [1]),
    .ADR5(\icon_2/N2 ),
    .ADR3(\icon_2/U0/U_ICON/iCORE_ID [0]),
    .ADR0(\icon_2/U0/U_ICON/iTDO_VEC [15]),
    .O(\icon_2/U0/U_ICON/iTDO_next )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y115" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_SYNC/U_SYNC  (
    .CE(\icon_2/U0/U_ICON/U_SYNC/iGOT_SYNC ),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/U_SYNC/CLK ),
    .I(1'b1),
    .O(\icon_2/U0/U_ICON/iSYNC ),
    .SRST(\icon_2/U0/U_ICON/U_SYNC/iDATA_CMD_n ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y91" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/U_SYNC_R  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/rising ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y91" ),
    .INIT ( 64'h5000500050005000 ))
  MMCM_PHASE_CALIBRATION_ML_LUT3_6 (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(\clkDiv/mmcm_adv_inst_ML_NEW_I1 ),
    .ADR0(MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_ML_NEW_D),
    .ADR2(MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1_ML_NEW_D),
    .O(\clkDiv/mmcm_adv_inst_ML_NEW_OUT )
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y92" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/rising ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y93" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/falling ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y94" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/U_SYNC_F  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/falling ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X56Y95" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X56Y95" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y96" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/U_SYNC_F  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/falling ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd3_out/vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd3_out_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd2_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd2_out )
  );
  X_FF #(
    .LOC ( "SLICE_X56Y97" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/S_ASYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/async_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd3_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y97" ),
    .INIT ( 64'hCCCCAAAACCCCAAAA ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/ASYNC_F_MUX  (
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/falling_out ),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd2_out ),
    .ADR4(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/async_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X56Y97" ),
    .INIT ( 32'hFF00F0F0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/ASYNC_R_MUX  (
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/rising_out ),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd1_out ),
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/async_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X56Y97" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/S_ASYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/async_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd2_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X56Y98" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/U_RISING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/U_RISING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/rising_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X56Y99" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/USER_CLK_REG  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/USER_CLK_REG/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/clocked ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd1_out/vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd1_out_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd1_out_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X56Y100" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/USER_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/USER_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/mux1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd1_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y100" ),
    .INIT ( 64'hCFCFC0C0CFCFC0C0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/USER_MUX  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/clocked ),
    .ADR1(\vio_2/U0/I_VIO/INPUT_SHIFT [2]),
    .ADR2(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/mux1_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X56Y100" ),
    .INIT ( 32'h0A0A0A0A ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/USER_MUX  (
    .ADR1(1'b1),
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/clocked_0 ),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/mux1_out )
  );
  X_FF #(
    .LOC ( "SLICE_X56Y100" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/USER_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/USER_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/mux1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd1_out ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/iDOUT<1>/vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/iDOUT<1>_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/clocked ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/clocked_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X56Y101" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X56Y101" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X56Y101" ),
    .INIT ( 32'hF0F0F0F0 ))
  \addra<0>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(addra[0]),
    .O(\addra<0>_rt_8436 )
  );
  X_FF #(
    .LOC ( "SLICE_X56Y101" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/USER_CLK_REG  (
    .CE(VCC),
    .CLK(clk),
    .I(\addra<0>_rt_8436 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/clocked ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y103" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_SYNC_F  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/falling ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X56Y104" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_RISING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_RISING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/rising_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_INV   \INV_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_FALLINGCLK  (
    .I(n0008[3]),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_FALLINGCLK )
  );
  X_FF #(
    .LOC ( "SLICE_X56Y105" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_FALLING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_FALLING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/falling_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd5_out/vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd5_out_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd4_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd4_out )
  );
  X_FF #(
    .LOC ( "SLICE_X56Y109" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/S_SYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/S_SYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd5_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y109" ),
    .INIT ( 64'hCCF0CCF0CCF0CCF0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/SYNC_F_MUX  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_out ),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd4_out ),
    .ADR3(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X56Y109" ),
    .INIT ( 32'hFFAA00AA ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/SYNC_R_MUX  (
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_out ),
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd3_out ),
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR3(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X56Y109" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/S_SYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/S_SYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd4_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y110" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/U_SYNC_R  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/rising ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y118" ),
    .INIT ( 64'h101501001401004B ))
  \vio_2/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O21  (
    .ADR1(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [5]),
    .ADR0(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [6]),
    .ADR3(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [0]),
    .ADR5(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [1]),
    .ADR2(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [2]),
    .ADR4(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [3]),
    .O(\vio_2/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O2 )
  );
  X_FF #(
    .LOC ( "SLICE_X56Y118" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/U_STATUS/U_TDO  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_TDO/CLK ),
    .I(\vio_2/U0/I_VIO/U_STATUS/TDO_next ),
    .O(\vio_2/U0/I_VIO/STAT_DOUT ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y118" ),
    .INIT ( 64'hFEFEFEFEDCDCDCDC ))
  \vio_2/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O210  (
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR0(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [4]),
    .ADR1(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [7]),
    .ADR2(\vio_2/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O21_9628 ),
    .ADR5(\vio_2/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O2 ),
    .O(\vio_2/U0/I_VIO/U_STATUS/TDO_next )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y118" ),
    .INIT ( 64'h0000000040050001 ))
  \vio_2/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O22  (
    .ADR1(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [5]),
    .ADR0(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [6]),
    .ADR3(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [0]),
    .ADR5(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [1]),
    .ADR2(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [2]),
    .ADR4(\vio_2/U0/I_VIO/U_STATUS/iSTAT_CNT [3]),
    .O(\vio_2/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O21_9628 )
  );
  X_INV   INV_MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2CLK (
    .I(\clkDiv/mmcm_adv_inst_ML_NEW_OUT ),
    .O(\MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_ML_NEW_D/INV_MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2CLK )
  );
  X_FF #(
    .LOC ( "SLICE_X57Y91" ),
    .INIT ( 1'b0 ))
  MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2/CLK ),
    .I(\NlwBufferSignal_MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2/IN ),
    .O(MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_ML_NEW_D),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X57Y92" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X57Y92" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X57Y93" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X57Y93" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y95" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/falling ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd5_out/vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd5_out_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd4_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd4_out )
  );
  X_FF #(
    .LOC ( "SLICE_X57Y96" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/S_SYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/S_SYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd5_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y96" ),
    .INIT ( 64'hE2E2E2E2E2E2E2E2 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/SYNC_F_MUX  (
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_out ),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd4_out ),
    .ADR1(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X57Y96" ),
    .INIT ( 32'hFF33CC00 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/SYNC_R_MUX  (
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_out ),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd3_out ),
    .ADR2(1'b1),
    .ADR0(1'b1),
    .ADR1(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X57Y96" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/S_SYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/S_SYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd4_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_INV   \INV_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/U_FALLINGCLK  (
    .I(n0008[0]),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/U_FALLINGCLK )
  );
  X_FF #(
    .LOC ( "SLICE_X57Y97" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/U_FALLING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/U_FALLING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/falling_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y101" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/falling ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd3_out/vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd3_out_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd2_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd2_out )
  );
  X_FF #(
    .LOC ( "SLICE_X57Y105" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/S_ASYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/async_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd3_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y105" ),
    .INIT ( 64'hCCCCF0F0CCCCF0F0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/ASYNC_F_MUX  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/falling_out ),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd2_out ),
    .ADR4(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/async_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X57Y105" ),
    .INIT ( 32'hAAAAFF00 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/ASYNC_R_MUX  (
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/rising_out ),
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd1_out_0 ),
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/async_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X57Y105" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/S_ASYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/async_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd2_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y110" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/U_SYNC_F  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/falling ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y95" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/rising ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y96" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/U_SYNC_R  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/rising ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd5_out/vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd5_out_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd4_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd4_out )
  );
  X_FF #(
    .LOC ( "SLICE_X58Y98" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/S_SYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/S_SYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd5_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y98" ),
    .INIT ( 64'hE4E4E4E4E4E4E4E4 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/SYNC_F_MUX  (
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_out ),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd4_out ),
    .ADR0(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y98" ),
    .INIT ( 32'hFFAA5500 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/SYNC_R_MUX  (
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_out ),
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd3_out ),
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X58Y98" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/S_SYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/S_SYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd4_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd5_out/vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd5_out_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd4_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd4_out )
  );
  X_FF #(
    .LOC ( "SLICE_X58Y100" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_SYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_SYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd5_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y100" ),
    .INIT ( 64'hDDDD8888DDDD8888 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/SYNC_F_MUX  (
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_out ),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd4_out ),
    .ADR0(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y100" ),
    .INIT ( 32'hF5A0F5A0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/SYNC_R_MUX  (
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_out ),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd3_out ),
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR0(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X58Y100" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_SYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_SYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd4_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd3_out/vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd3_out_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd2_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd2_out )
  );
  X_FF #(
    .LOC ( "SLICE_X58Y101" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_ASYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/async_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd3_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y101" ),
    .INIT ( 64'hF5A0F5A0F5A0F5A0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/ASYNC_F_MUX  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/falling_out ),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd2_out ),
    .ADR0(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/async_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y101" ),
    .INIT ( 32'hEEEE4444 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/ASYNC_R_MUX  (
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/rising_out ),
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd1_out_0 ),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/async_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X58Y101" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_ASYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/async_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd2_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X58Y102" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_RISING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_RISING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/rising_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X58Y105" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/USER_CLK_REG  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/USER_CLK_REG/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/clocked ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X58Y106" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/SHIFT_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/INPUT_SHIFT [12]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X58Y106" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/SHIFT_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/INPUT_SHIFT [11]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X58Y106" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/SHIFT_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/INPUT_SHIFT [10]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X58Y106" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/SHIFT_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/INPUT_SHIFT [9]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X58Y112" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/U_DATA_OUT  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/U_DATA_OUT/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/U_DATA_OUT/IN ),
    .O(\vio_2/U0/I_VIO/DATA_DOUT ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X59Y95" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X59Y95" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_INV   \INV_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_FALLINGCLK  (
    .I(addra[0]),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_FALLINGCLK )
  );
  X_FF #(
    .LOC ( "SLICE_X59Y101" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_FALLING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_FALLING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/falling_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y102" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_SYNC_R  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/rising ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd5_out/vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd5_out_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd4_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd4_out )
  );
  X_FF #(
    .LOC ( "SLICE_X59Y104" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/S_SYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/S_SYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd5_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y104" ),
    .INIT ( 64'hE4E4E4E4E4E4E4E4 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/SYNC_F_MUX  (
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_out ),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd4_out ),
    .ADR0(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y104" ),
    .INIT ( 32'hFF55AA00 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/SYNC_R_MUX  (
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_out ),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd3_out ),
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X59Y104" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/S_SYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/S_SYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd4_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd1_out/vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd1_out_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd1_out_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X59Y106" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/USER_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/USER_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/mux1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd1_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y106" ),
    .INIT ( 64'hAAAA0000AAAA0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/USER_MUX  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\vio_2/U0/I_VIO/INPUT_SHIFT [15]),
    .ADR0(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/mux1_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y106" ),
    .INIT ( 32'hE4E4E4E4 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/USER_MUX  (
    .ADR4(1'b1),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/clocked ),
    .ADR2(\vio_2/U0/I_VIO/INPUT_SHIFT [9]),
    .ADR3(1'b1),
    .ADR0(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/mux1_out )
  );
  X_FF #(
    .LOC ( "SLICE_X59Y106" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/USER_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/USER_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/mux1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd1_out ),
    .RST(GND),
    .SET(GND)
  );
  X_INV   \INV_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/U_FALLINGCLK  (
    .I(clk_4),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/U_FALLINGCLK )
  );
  X_FF #(
    .LOC ( "SLICE_X59Y110" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/U_FALLING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/U_FALLING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/falling_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X59Y112" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_TDI_reg  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_TDI_reg/CLK ),
    .I(\NlwBufferSignal_icon_2/U0/U_ICON/U_TDI_reg/IN ),
    .O(\control_0[1] ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X60Y100" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_SYNC_F  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/falling ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X60Y101" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X60Y101" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X60Y102" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X60Y102" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd1_out/vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd1_out_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd1_out_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X60Y108" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/USER_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/USER_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/mux1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd1_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X60Y108" ),
    .INIT ( 64'hFFAA5500FFAA5500 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/USER_MUX  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/clocked ),
    .ADR4(\vio_2/U0/I_VIO/INPUT_SHIFT [12]),
    .ADR0(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/mux1_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X60Y108" ),
    .INIT ( 32'hE4E4E4E4 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/USER_MUX  (
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/clocked ),
    .ADR2(\vio_2/U0/I_VIO/INPUT_SHIFT [11]),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR0(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/mux1_out )
  );
  X_FF #(
    .LOC ( "SLICE_X60Y108" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/USER_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/USER_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/mux1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd1_out ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd3_out/vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd3_out_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd2_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd2_out )
  );
  X_FF #(
    .LOC ( "SLICE_X60Y109" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_ASYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/async_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd3_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X60Y109" ),
    .INIT ( 64'hA0A0A0A0A0A0A0A0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/ASYNC_F_MUX  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd2_out ),
    .ADR0(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/async_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X60Y109" ),
    .INIT ( 32'hAA00AA00 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/ASYNC_R_MUX  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd1_out ),
    .ADR2(1'b1),
    .ADR0(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/async_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X60Y109" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_ASYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/async_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd2_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd5_out/vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd5_out_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd4_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd4_out )
  );
  X_FF #(
    .LOC ( "SLICE_X60Y110" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_SYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_SYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/sync_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd5_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X60Y110" ),
    .INIT ( 64'hA0A0A0A0A0A0A0A0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/SYNC_F_MUX  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd4_out ),
    .ADR0(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/sync_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X60Y110" ),
    .INIT ( 32'hAAAA0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/SYNC_R_MUX  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd3_out ),
    .ADR3(1'b1),
    .ADR0(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/sync_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X60Y110" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_SYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_SYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/sync_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd4_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X60Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/SHIFT_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/INPUT_SHIFT [16]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X60Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/SHIFT_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/INPUT_SHIFT [15]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X60Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/SHIFT_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/INPUT_SHIFT [14]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X60Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/SHIFT_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/SHIFT_REG/CLK ),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/SHIFT_REG/IN ),
    .O(\vio_2/U0/I_VIO/INPUT_SHIFT [13]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd3_out/vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd3_out_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd2_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd2_out )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X60Y112" ),
    .INIT ( 64'h5050505050505050 ))
  \icon_2/U0/U_ICON/U_CMD/U_TARGET_CE  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR0(\icon_2/U0/U_ICON/iDATA_CMD ),
    .ADR2(\icon_2/U0/iSHIFT_OUT ),
    .O(\icon_2/U0/U_ICON/U_CMD/iTARGET_CE )
  );
  X_FF #(
    .LOC ( "SLICE_X60Y112" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/S_ASYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/async_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd3_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X60Y112" ),
    .INIT ( 64'hA0A0A0A0A0A0A0A0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/ASYNC_F_MUX  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd2_out ),
    .ADR0(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/async_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X60Y112" ),
    .INIT ( 32'hAAAA0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/ASYNC_R_MUX  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd1_out_0 ),
    .ADR3(1'b1),
    .ADR0(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/async_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X60Y112" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/S_ASYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/async_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd2_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X60Y113" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X60Y113" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X61Y100" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_SYNC_R  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/rising ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X61Y101" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/falling ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X61Y102" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/rising ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X61Y108" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/USER_CLK_REG  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/USER_CLK_REG/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/clocked ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd3_out/vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd3_out_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd2_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd2_out )
  );
  X_FF #(
    .LOC ( "SLICE_X61Y110" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/S_ASYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/async_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd3_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X61Y110" ),
    .INIT ( 64'hF0AAF0AAF0AAF0AA ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/ASYNC_F_MUX  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/falling_out ),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd2_out ),
    .ADR3(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/async_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X61Y110" ),
    .INIT ( 32'hFFCC00CC ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/ASYNC_R_MUX  (
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/rising_out ),
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd1_out ),
    .ADR2(1'b1),
    .ADR0(1'b1),
    .ADR3(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/async_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X61Y110" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/S_ASYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/async_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd2_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd5_out/vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd5_out_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd4_out_pack_6 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd4_out )
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd5_out/vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd5_out_CMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd1_out_0 )
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd5_out/vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd5_out_AMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd2_out_pack_3 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd2_out )
  );
  X_FF #(
    .LOC ( "SLICE_X61Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/S_SYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/S_SYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd5_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X61Y111" ),
    .INIT ( 64'hC0C0C0C0C0C0C0C0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/SYNC_F_MUX  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd4_out ),
    .ADR2(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X61Y111" ),
    .INIT ( 32'hF0F00000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/SYNC_R_MUX  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd3_out ),
    .ADR3(1'b1),
    .ADR2(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X61Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/S_SYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/S_SYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd4_out_pack_6 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X61Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/USER_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/USER_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/mux1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd1_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X61Y111" ),
    .INIT ( 64'h8888888888888888 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/USER_MUX  (
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR0(\vio_2/U0/I_VIO/INPUT_SHIFT [14]),
    .ADR1(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/mux1_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X61Y111" ),
    .INIT ( 32'hC0C0C0C0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/USER_MUX  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(\vio_2/U0/I_VIO/INPUT_SHIFT [13]),
    .ADR3(1'b1),
    .ADR1(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/mux1_out )
  );
  X_FF #(
    .LOC ( "SLICE_X61Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/USER_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/USER_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/mux1_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd1_out ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X61Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/S_ASYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/async_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd3_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X61Y111" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/ASYNC_F_MUX  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd2_out ),
    .ADR4(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/async_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X61Y111" ),
    .INIT ( 32'hAAAA0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/ASYNC_R_MUX  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd1_out ),
    .ADR3(1'b1),
    .ADR4(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/async_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X61Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/S_ASYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/async_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd2_out_pack_3 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd5_out/vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd5_out_BMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd4_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd4_out )
  );
  X_FF #(
    .LOC ( "SLICE_X61Y112" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/S_SYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/S_SYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd5_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X61Y112" ),
    .INIT ( 64'hCCCC0000CCCC0000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/SYNC_F_MUX  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd4_out ),
    .ADR4(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X61Y112" ),
    .INIT ( 32'hF0F00000 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/SYNC_R_MUX  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd3_out ),
    .ADR3(1'b1),
    .ADR4(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X61Y112" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/S_SYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/S_SYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/sync_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd4_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X61Y112" ),
    .INIT ( 64'h00000000FFFFFFFF ))
  \icon_2/U0/U_ICON/U_SYNC/U_iDATA_CMD_n  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR5(\icon_2/U0/U_ICON/iDATA_CMD ),
    .O(\icon_2/U0/U_ICON/U_SYNC/iDATA_CMD_n )
  );
  X_SFF #(
    .LOC ( "SLICE_X61Y113" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/rising ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X62Y100" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/rising ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X62Y107" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/U_RISING  (
    .CE(VCC),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/rising_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X62Y108" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/USER_CLK_REG  (
    .CE(VCC),
    .CLK(clk),
    .I(clk),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/clocked ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X62Y110" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/U_RISING  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/U_RISING/CLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/rising_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd5_out/vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd5_out_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd4_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd4_out )
  );
  X_FF #(
    .LOC ( "SLICE_X62Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/S_SYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/S_SYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd5_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X62Y111" ),
    .INIT ( 64'hD8D8D8D8D8D8D8D8 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/SYNC_F_MUX  (
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_out ),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd4_out ),
    .ADR0(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X62Y111" ),
    .INIT ( 32'hFF55AA00 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/SYNC_R_MUX  (
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_out ),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd3_out ),
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X62Y111" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/S_SYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/S_SYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd4_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X62Y112" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/U_SYNC_R  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/rising ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X62Y113" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X62Y113" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X63Y100" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X63Y100" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd5_out/vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd5_out_BMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd4_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd4_out )
  );
  X_FF #(
    .LOC ( "SLICE_X63Y105" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_SYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_SYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd5_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X63Y105" ),
    .INIT ( 64'hCCCCFF00CCCCFF00 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/SYNC_F_MUX  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_out ),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd4_out ),
    .ADR4(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X63Y105" ),
    .INIT ( 32'hAAAAF0F0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/SYNC_R_MUX  (
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_out ),
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd3_out ),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X63Y105" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_SYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_SYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd4_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_INV   \INV_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/U_FALLINGCLK  (
    .I(clk),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/U_FALLINGCLK )
  );
  X_FF #(
    .LOC ( "SLICE_X63Y106" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/U_FALLING  (
    .CE(VCC),
    .CLK(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/U_FALLINGCLK ),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/falling_out ),
    .RST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND)
  );
  X_BUF   \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd3_out/vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd3_out_DMUX_Delay  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd2_out_pack_1 ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd2_out )
  );
  X_FF #(
    .LOC ( "SLICE_X63Y107" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_ASYNC_F_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_ASYNC_F_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/async_mux_f_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd3_out ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X63Y107" ),
    .INIT ( 64'hCCFFCC00CCFFCC00 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/ASYNC_F_MUX  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR4(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/falling_out ),
    .ADR1(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd2_out ),
    .ADR3(\control_0[7] ),
    .ADR5(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/async_mux_f_out )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X63Y107" ),
    .INIT ( 32'hAAF0AAF0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/ASYNC_R_MUX  (
    .ADR2(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/rising_out ),
    .ADR0(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd1_out_0 ),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(\control_0[7] ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/async_mux_r_out )
  );
  X_FF #(
    .LOC ( "SLICE_X63Y107" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_ASYNC_R_REG  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_ASYNC_R_REG/CLK ),
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/async_mux_r_out ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd2_out_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X63Y112" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/U_SYNC_F  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/falling ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X63Y113" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/falling ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X64Y103" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X64Y103" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(clk),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X64Y104" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/U_SYNC_F  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/falling ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X65Y103" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/falling ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X65Y104" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/U_SYNC_R  (
    .CE(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/rising ),
    .CLK(clk),
    .I(1'b1),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_out ),
    .SRST(\vio_2/U0/I_VIO/RESET ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X66Y102" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/U_DOUT1  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X66Y102" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/U_DOUT0  (
    .CE(VCC),
    .CLK(clk),
    .I(clk),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X66Y109" ),
    .INIT ( 64'h0F0F0F0F0F0F0F0F ))
  \icon_2/U0/U_ICON/U_iSEL_n  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR2(\icon_2/U0/U_ICON/iSEL ),
    .O(\icon_2/U0/U_ICON/iSEL_n )
  );
  X_SFF #(
    .LOC ( "SLICE_X67Y102" ),
    .INIT ( 1'b0 ))
  \vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT  (
    .CE(VCC),
    .CLK(clk),
    .I(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN ),
    .O(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/rising ),
    .SRST(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/iDOUT<1> ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X67Y109" ),
    .INIT ( 1'b0 ))
  \icon_2/U0/U_ICON/U_iDATA_CMD  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_icon_2/U0/U_ICON/U_iDATA_CMD/CLK ),
    .I(\icon_2/U0/U_ICON/iDATA_CMD_n ),
    .O(\icon_2/U0/U_ICON/iDATA_CMD ),
    .RST(\icon_2/U0/U_ICON/iSEL_n ),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X67Y109" ),
    .INIT ( 64'h00FF00FF00FF00FF ))
  \icon_2/U0/U_ICON/U_iDATA_CMD_n  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\icon_2/U0/U_ICON/iDATA_CMD ),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\icon_2/U0/U_ICON/iDATA_CMD_n )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X67Y109" ),
    .INIT ( 64'h0F0F0F0F0F0F0F0F ))
  \icon_2/U0/U_ICON/U_CMD/U_SEL_n  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR2(\icon_2/U0/U_ICON/iSEL ),
    .O(\icon_2/U0/U_ICON/U_CMD/iSEL_n )
  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<6> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/A<0> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<6> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/A<1> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<7> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/A<2> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<7> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/A<3> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/D  (
    .I
(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/srl_q<1>_0 )
,
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD/D )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<4> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/A<0> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<4> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/A<1> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<5> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/A<2> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<5> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/A<3> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<2> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/A<0> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<2> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/A<1> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/A<2> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/A<3> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<0> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/A<0> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<0> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/A<1> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<1> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/A<2> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<1> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/A<3> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/D  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data [0]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/D )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [5]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [0])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [6]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [1])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [7]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [2])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [8]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [3])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [9]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [4])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [0]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [0])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [1]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [1])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [2]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [2])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [3]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [3])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT [4]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [4])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/D  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>_0 ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/D )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [5]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [0])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [6]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [1])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [7]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [2])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [8]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [3])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [9]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [4])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [0]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [0])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [1]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [1])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [2]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [2])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [3]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [3])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [4]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [4])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/D  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data [4]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD/D )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [5]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [0])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [6]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [1])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [7]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [2])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [8]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [3])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [9]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/A [4])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [0]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [0])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [1]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [1])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [2]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [2])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [3]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [3])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [4]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/A [4])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<14> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/A<0> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<14> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/A<1> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<15> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/A<2> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<15> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/A<3> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/D  (
    .I(\control_0[1] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD/D )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<12> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/A<0> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<12> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/A<1> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<13> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/A<2> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<13> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/A<3> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<10>_0 ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/A<0> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<10>_0 ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/A<1> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>_0 ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/A<2> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<11>_0 ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/A<3> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<8>_0 ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/A<0> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<8>_0 ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/A<1> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<9>_0 ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/A<2> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<9>_0 ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/A<3> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA/CLK )

  );
  X_BUF 
  \NlwBufferBlock_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<5>  (
    .I(addra[0]),
    .O
(\NlwBufferSignal_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<5> )

  );
  X_BUF 
  \NlwBufferBlock_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<6>  (
    .I(addra[1]),
    .O
(\NlwBufferSignal_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR<6> )

  );
  X_BUF 
  \NlwBufferBlock_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<5>  (
    .I(addra[0]),
    .O
(\NlwBufferSignal_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<5> )

  );
  X_BUF 
  \NlwBufferBlock_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<6>  (
    .I(addra[1]),
    .O
(\NlwBufferSignal_bram_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR<6> )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR<10>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [7]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [10])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR<11>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [8]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [11])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR<12>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [9]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [12])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR<13>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [10]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [13])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [0]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [3])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [1]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [4])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR<5>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [2]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [5])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR<6>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [3]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [6])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR<7>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [4]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [7])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR<8>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [5]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [8])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR<9>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr [6]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRARDADDR [9])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR<10>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR [6]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR [10])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR<11>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR [7]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR [11])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR<12>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<8>_0 ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR [12])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR<13>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<9>_0 ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR [13])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR [0]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR [4])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR<5>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR [1]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR [5])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR<6>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR [2]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR [6])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR<7>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR [3]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR [7])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR<8>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR [4]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR [8])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR<9>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_ADDR [5]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ADDRBWRADDR [9])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_TRIGGER_OUT_0 ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [0])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA<0>_0 ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [1])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI<10>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA<10>_0 ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [10])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI<11>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA<11>_0 ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [11])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI<12>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA [12]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [12])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI<13>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA [13]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [13])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI<14>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA [14]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [14])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI<15>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA [15]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [15])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA<1>_0 ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [2])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA<2>_0 ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [3])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA<3>_0 ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [4])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI<5>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA [4]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [5])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI<6>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA [5]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [6])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI<7>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA [6]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [7])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI<8>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA<8>_0 ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [8])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI<9>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA<9>_0 ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIBDI [9])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIPBDIP<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iDATA [7]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/DIPBDIP [0])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ENARDEN  (
    .I(\control_1[6] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/ENARDEN )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/WEBWE<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_EN ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/WEBWE [0])

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/WEBWE<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_WR_EN ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/WEBWE [1])

  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[3].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[3].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[2].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[2].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[1].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[1].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[0].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[0].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[7].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[6].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[6].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[5].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[5].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[4].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_STAT_CNT/G[4].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[3].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[3].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[2].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[2].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[1].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[1].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[0].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[0].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/IN  (
    .I(\icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/IN )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS/TDO  (
    .I(\icon_2/U0/U_ICON/iTDO ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS/TDO )
  );
  X_BUF   \NlwBufferBlock_clkDiv/clkout1_buf/IN  (
    .I(\clkDiv/clkout0 ),
    .O(\NlwBufferSignal_clkDiv/clkout1_buf/IN )
  );
  X_BUF   \NlwBufferBlock_clkDiv/clkout2_buf/IN  (
    .I(\clkDiv/clkout1 ),
    .O(\NlwBufferSignal_clkDiv/clkout2_buf/IN )
  );
  X_BUF   \NlwBufferBlock_clkDiv/clkf_buf/IN  (
    .I(\clkDiv/clkfbout ),
    .O(\NlwBufferSignal_clkDiv/clkf_buf/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/A0  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/A0 )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/A1  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/A1 )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/A2  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/A2 )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/A3  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAPTURE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/A3 )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/D  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<4>_0 ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/trigCondOut ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0  (
    .I(\vio_2/U0/I_VIO/addr [0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1  (
    .I(\vio_2/U0/I_VIO/addr [1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2  (
    .I(\vio_2/U0/I_VIO/addr [2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3  (
    .I(\vio_2/U0/I_VIO/addr [3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [8]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0  (
    .I(\vio_2/U0/I_VIO/addr [0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1  (
    .I(\vio_2/U0/I_VIO/addr [1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2  (
    .I(\vio_2/U0/I_VIO/addr [2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3  (
    .I(\vio_2/U0/I_VIO/addr [3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [10]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[10].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0  (
    .I(\vio_2/U0/I_VIO/addr [0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1  (
    .I(\vio_2/U0/I_VIO/addr [1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2  (
    .I(\vio_2/U0/I_VIO/addr [2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3  (
    .I(\vio_2/U0/I_VIO/addr [3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [6]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0  (
    .I(\vio_2/U0/I_VIO/addr [0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1  (
    .I(\vio_2/U0/I_VIO/addr [1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2  (
    .I(\vio_2/U0/I_VIO/addr [2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3  (
    .I(\vio_2/U0/I_VIO/addr [3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [13]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[13].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/A [0])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/A [1])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/A [2])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAPTURE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/A [3])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/A [4])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/D  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<0>_0 ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_D/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C/A [0])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C/A [1])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C/A [2])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAPTURE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C/A [3])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C/A [4])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_C/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [0])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [1])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [2])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAPTURE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [3])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [4])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_B/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [0])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [1])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [2])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAPTURE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [3])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [4])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.U_SRL32_A/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [0])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [1])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [2])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAPTURE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [3])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [4])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/D  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<5>_0 ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_B/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [0])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [1])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [2])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAPTURE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [3])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [4])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_NO_RPM.U_SRL32_A/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [0])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [1])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [2])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAPTURE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [3])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [4])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_B/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [0])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [1])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [2])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAPTURE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [3])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [4])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.U_SRL32_A/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/iCAP_WR_EN ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iRESET [6]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iRESET [5]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iRESET [4]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iRESET [3]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iCAPTURE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.SRL_MUX_0 ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.SRL_MUX8_0 ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.SRL_MUX8_0 ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0  (
    .I(\vio_2/U0/I_VIO/addr [0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1  (
    .I(\vio_2/U0/I_VIO/addr [1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2  (
    .I(\vio_2/U0/I_VIO/addr [2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3  (
    .I(\vio_2/U0/I_VIO/addr [3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [12]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0  (
    .I(\vio_2/U0/I_VIO/addr [0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1  (
    .I(\vio_2/U0/I_VIO/addr [1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2  (
    .I(\vio_2/U0/I_VIO/addr [2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3  (
    .I(\vio_2/U0/I_VIO/addr [3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [9]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[9].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0  (
    .I(\vio_2/U0/I_VIO/addr [0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1  (
    .I(\vio_2/U0/I_VIO/addr [1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2  (
    .I(\vio_2/U0/I_VIO/addr [2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3  (
    .I(\vio_2/U0/I_VIO/addr [3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [11]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[11].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0  (
    .I(\vio_2/U0/I_VIO/addr [0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1  (
    .I(\vio_2/U0/I_VIO/addr [1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2  (
    .I(\vio_2/U0/I_VIO/addr [2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3  (
    .I(\vio_2/U0/I_VIO/addr [3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [4]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0  (
    .I(\vio_2/U0/I_VIO/addr [0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1  (
    .I(\vio_2/U0/I_VIO/addr [1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2  (
    .I(\vio_2/U0/I_VIO/addr [2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3  (
    .I(\vio_2/U0/I_VIO/addr [3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [5]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/A [0])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/A [1])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/A [2])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAPTURE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/A [3])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/A [4])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/D  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<1>_0 ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_D/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C/A [0])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C/A [1])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C/A [2])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAPTURE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C/A [3])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C/A [4])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_C/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [0])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [1])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [2])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAPTURE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [3])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [4])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_B/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [0])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [1])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [2])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAPTURE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [3])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [4])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/A [0])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/A [1])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/A [2])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAPTURE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/A [3])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/A [4])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/D  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<7>_0 ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32/A [0])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32/A [1])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32/A [2])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAPTURE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32/A [3])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32/A [4])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32/A [0])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32/A [1])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32/A [2])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAPTURE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32/A [3])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32/A [4])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR [7]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR [6]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR [5]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR [4]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0  (
    .I(\vio_2/U0/I_VIO/addr [0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1  (
    .I(\vio_2/U0/I_VIO/addr [1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2  (
    .I(\vio_2/U0/I_VIO/addr [2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3  (
    .I(\vio_2/U0/I_VIO/addr [3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [14]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[14].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0  (
    .I(\vio_2/U0/I_VIO/addr [0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1  (
    .I(\vio_2/U0/I_VIO/addr [1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2  (
    .I(\vio_2/U0/I_VIO/addr [2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3  (
    .I(\vio_2/U0/I_VIO/addr [3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [7]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0  (
    .I(\vio_2/U0/I_VIO/addr [0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1  (
    .I(\vio_2/U0/I_VIO/addr [1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2  (
    .I(\vio_2/U0/I_VIO/addr [2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3  (
    .I(\vio_2/U0/I_VIO/addr [3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0  (
    .I(\vio_2/U0/I_VIO/addr [0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1  (
    .I(\vio_2/U0/I_VIO/addr [1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2  (
    .I(\vio_2/U0/I_VIO/addr [2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3  (
    .I(\vio_2/U0/I_VIO/addr [3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [15]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[15].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0  (
    .I(\vio_2/U0/I_VIO/addr [0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1  (
    .I(\vio_2/U0/I_VIO/addr [1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2  (
    .I(\vio_2/U0/I_VIO/addr [2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3  (
    .I(\vio_2/U0/I_VIO/addr [3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D )
  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E/A0  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E/A0 )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E/D  (
    .I(\control_0[1] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E/D )
  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E/CLK  (
    .I(\control_0[0] ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E/CLK )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E/D  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iCFG_DATA [0]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E/D )

  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR [3]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR [2]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/iDOUT ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR [9]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR [8]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX/D  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>_0 ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [0])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [1])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [2])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAPTURE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [3])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/A [4])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/D  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<2>_0 ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<0>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [0])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<1>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [1])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<2>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [2])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<3>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAPTURE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [3])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A/A<4>  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A/A [4])
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_A/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY2_REG/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/arm_dly1 ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY2_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY1_REG/IN  (
    .I(\vio_2/U0/I_VIO/ARM_pulse ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY1_REG/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/iDOUT_0 ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [3]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [2]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL/IN  (
    .I(\control_0[1] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [3]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [2]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [19]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[19].UPDATE_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[18].UPDATE_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[18].UPDATE_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[18].UPDATE_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [18]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[18].UPDATE_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[17].UPDATE_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[17].UPDATE_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[17].UPDATE_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [17]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[17].UPDATE_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[16].UPDATE_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[16].UPDATE_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0  (
    .I(\vio_2/U0/I_VIO/addr [0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1  (
    .I(\vio_2/U0/I_VIO/addr [1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2  (
    .I(\vio_2/U0/I_VIO/addr [2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3  (
    .I(\vio_2/U0/I_VIO/addr [3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[1].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_TRANS.U_ARM/iDIN [0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/dout_tmp ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iRESET [2]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iRESET [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iRESET [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_CR/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iRESET [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_CR/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [11]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [10]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [9]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [8]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/A0  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/A0 )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/A1  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/A1 )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/A2  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iTRIGGER ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/A2 )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/A3  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAPTURE ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/A3 )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/D  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>_0 ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E/D )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN  (
    .I(n0008[1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[16].UPDATE_CELL/GEN_CLK.USER_REG/IN  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [17]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[16].UPDATE_CELL/GEN_CLK.USER_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE/IN  (
    .I(\vio_2/U0/I_VIO/ARM_pulse ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_TRANS.U_ARM/iDIN [0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0/IN  (
    .I(\vio_2/U0/I_VIO/GEN_TRANS.U_ARM/din_latched ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [7]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [6]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [5]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec [4]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL3/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly2 ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL3/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL2/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1 ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL2/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [7]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [6]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [5]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [4]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [9]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES [8]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN  (
    .I(n0008[3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN  (
    .I(n0008[0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_FALLING/CLK  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_FALLINGCLK ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_FALLING/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN  (
    .I(n0008[1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_GEN_DELAY[1].U_FD/IN  (
    .I(\vio_2/U0/I_VIO/GEN_TRANS.U_ARM/iDOUT_dly [0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_GEN_DELAY[1].U_FD/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_TFDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_TFDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_TFDRE/IN  (
    .I(\control_0[6] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_TRANS.U_ARM/U_TFDRE/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E/D  (
    .I(\ila_2/U0/iTRIG_IN [4]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E/D  (
    .I(\ila_2/U0/iTRIG_IN [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E/D  (
    .I(\ila_2/U0/iTRIG_IN [5]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E/D  (
    .I(\ila_2/U0/iTRIG_IN [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E/D  (
    .I(\ila_2/U0/iTRIG_IN [6]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E/D  (
    .I(\ila_2/U0/iTRIG_IN [2]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E/D  (
    .I(\ila_2/U0/iTRIG_IN [7]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E/D  (
    .I(\ila_2/U0/iTRIG_IN [3]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN  (
    .I(n0008[3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/U_FALLING/CLK  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/U_FALLINGCLK ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/U_FALLING/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_RISING/CLK  (
    .I(n0008[0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_RISING/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[23].UPDATE_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[23].UPDATE_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[23].UPDATE_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [23]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[23].UPDATE_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[22].UPDATE_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[22].UPDATE_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[22].UPDATE_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [22]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[22].UPDATE_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[21].UPDATE_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[21].UPDATE_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[21].UPDATE_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [21]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[21].UPDATE_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[20].UPDATE_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[20].UPDATE_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[20].UPDATE_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [20]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[20].UPDATE_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide [3]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide [2]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STATE1/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STATE1/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STATE0/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iCAP_STATE [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_STATE0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/S_SYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/S_SYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/S_SYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/S_SYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/S_SYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/S_SYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/S_SYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/S_SYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/U_RISING/CLK  (
    .I(n0008[3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/U_RISING/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/S_ASYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/S_ASYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/S_ASYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/S_ASYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/S_SYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/S_SYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/S_SYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/S_SYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0  (
    .I(\vio_2/U0/I_VIO/addr [0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A0 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1  (
    .I(\vio_2/U0/I_VIO/addr [1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A1 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2  (
    .I(\vio_2/U0/I_VIO/addr [2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A2 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3  (
    .I(\vio_2/U0/I_VIO/addr [3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/A3 )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D  (
    .I(\control_0[1] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/I_SRL_T2.U_SRL/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_TQ0.G_TW[7].U_TQ/IN  (
    .I(n0008[0]),
    .O(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[7].U_TQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_TQ0.G_TW[6].U_TQ/IN  (
    .I(n0008[3]),
    .O(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[6].U_TQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_TQ0.G_TW[5].U_TQ/IN  (
    .I(n0008[2]),
    .O(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[5].U_TQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_TQ0.G_TW[4].U_TQ/IN  (
    .I(n0008[1]),
    .O(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[4].U_TQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_TQ0.G_TW[3].U_TQ/IN  (
    .I(n0008[0]),
    .O(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[3].U_TQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_TQ0.G_TW[2].U_TQ/IN  (
    .I(addra[1]),
    .O(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[2].U_TQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_TQ0.G_TW[1].U_TQ/IN  (
    .I(addra[0]),
    .O(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[1].U_TQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_TQ0.G_TW[0].U_TQ/IN  (
    .I(sync_out[0]),
    .O(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[0].U_TQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E/D  (
    .I(\ila_2/U0/iTRIG_IN [12]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E/D  (
    .I(\ila_2/U0/iTRIG_IN [8]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E/D  (
    .I(\ila_2/U0/iTRIG_IN [13]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E/D  (
    .I(\ila_2/U0/iTRIG_IN [9]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E/D  (
    .I(\ila_2/U0/iTRIG_IN [14]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E/D  (
    .I(\ila_2/U0/iTRIG_IN [10]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E/D  (
    .I(\ila_2/U0/iTRIG_IN [15]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E/D  (
    .I(\ila_2/U0/iTRIG_IN [11]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E/D )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[2] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1 ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN  (
    .I(n0008[0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/S_ASYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/S_ASYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/S_ASYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/S_ASYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/USER_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/USER_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/USER_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/USER_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/USER_CLK_REG/IN  (
    .I(n0008[0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/USER_CLK_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/out_temp ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG/IN )
  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN  (
    .I(\ila_2/U0/iTRIG_IN [7]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN  (
    .I(\ila_2/U0/iTRIG_IN [6]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN  (
    .I(\ila_2/U0/iTRIG_IN [5]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN  (
    .I(\ila_2/U0/iTRIG_IN [4]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN  (
    .I(\ila_2/U0/iTRIG_IN [3]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN  (
    .I(\ila_2/U0/iTRIG_IN [2]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN  (
    .I(\ila_2/U0/iTRIG_IN [1]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN  (
    .I(\ila_2/U0/iTRIG_IN [0]),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1/IN )

  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_TQ0.G_TW[13].U_TQ/IN  (
    .I(clk_4),
    .O(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[13].U_TQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_RST/HALT_pulse ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/USER_CLK_REG/IN  (
    .I(n0008[3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/USER_CLK_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/U_RISING/CLK  (
    .I(n0008[1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/U_RISING/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/U_FALLING/CLK  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/U_FALLINGCLK ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/U_FALLING/CLK )
  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<7> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2/IN )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<6> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2/IN )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<5> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2/IN )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<4> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2/IN )

  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/iARM ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[1] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_TDO/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_TDO/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0/IN  (
    .I(\control_1[5] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/fd5_out ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/fd5_out ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/fd5_out ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[5].SYNC_IN_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/fd5_out ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/S_ASYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/S_ASYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/S_ASYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/S_ASYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_TQ0.G_TW[11].U_TQ/IN  (
    .I(\sr_1/sr_temp2_9401 ),
    .O(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[11].U_TQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_TQ0.G_TW[10].U_TQ/IN  (
    .I(n0008[3]),
    .O(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[10].U_TQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_TQ0.G_TW[9].U_TQ/IN  (
    .I(n0008[2]),
    .O(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[9].U_TQ/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_TQ0.G_TW[8].U_TQ/IN  (
    .I(n0008[1]),
    .O(\NlwBufferSignal_ila_2/U0/I_TQ0.G_TW[8].U_TQ/IN )
  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2/IN )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<2> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2/IN )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<1> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2/IN )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<0> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2/IN )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<15> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2/IN )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<14> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2/IN )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<13> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2/IN )

  );
  X_BUF 
  \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<12> ),
    .O
(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2/IN )

  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE/IN  (
    .I(\control_1[5] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT [1]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN  (
    .I(n0008[2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/USER_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/USER_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/USER_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/USER_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/USER_CLK_REG/IN  (
    .I(n0008[1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[7].SYNC_IN_CELL/USER_CLK_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[30].UPDATE_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[30].UPDATE_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[30].UPDATE_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [30]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[30].UPDATE_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[29].UPDATE_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[29].UPDATE_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[29].UPDATE_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [29]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[29].UPDATE_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[28].UPDATE_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[28].UPDATE_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[28].UPDATE_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [28]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[28].UPDATE_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/IN  (
    .I(\control_1[12] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE/CLK )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE/IN  (
    .I(\control_1[13] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC/CLK  (
    .I(\control_1[13] ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[27].UPDATE_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[27].UPDATE_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[27].UPDATE_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [27]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[27].UPDATE_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[31].UPDATE_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[31].UPDATE_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[26].UPDATE_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[26].UPDATE_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[26].UPDATE_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [26]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[26].UPDATE_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[25].UPDATE_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[25].UPDATE_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[25].UPDATE_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [25]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[25].UPDATE_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[24].UPDATE_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[24].UPDATE_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_UPDATE_OUT[24].UPDATE_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/OUTPUT_SHIFT [24]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_UPDATE_OUT[24].UPDATE_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN [0]),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0/IN  (
    .I(\ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched ),
    .O(\NlwBufferSignal_ila_2/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_ASYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN  (
    .I(n0008[2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_SYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_SYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_SYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/S_SYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/U_FALLING/CLK  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/U_FALLINGCLK ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/U_FALLING/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/U_RISING/CLK  (
    .I(n0008[2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/U_RISING/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/U_RISING/CLK  (
    .I(n0008[2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/U_RISING/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET/IN  (
    .I(\icon_2/U0/U_ICON/iCORE_ID [0]),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET/IN )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET/IN  (
    .I(\icon_2/U0/U_ICON/U_CMD/iTARGET [11]),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET/IN )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET/IN  (
    .I(\icon_2/U0/U_ICON/U_CMD/iTARGET [10]),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET/IN )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET/IN  (
    .I(\icon_2/U0/U_ICON/U_CMD/iTARGET [9]),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/S_ASYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/S_ASYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/S_ASYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/S_ASYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN  (
    .I(addra[1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN  (
    .I(addra[1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/reset_f_edge/U_DOUT0/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/reset_f_edge/U_DOUT0/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/reset_f_edge/U_DOUT1/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/reset_f_edge/U_DOUT1/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/reset_f_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/reset_f_edge/iDOUT [0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/reset_f_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/U_FALLING/CLK  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/U_FALLINGCLK ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/U_FALLING/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/U_RISING/CLK  (
    .I(addra[1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/U_RISING/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/reset_f_edge/iDOUT [1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET/IN  (
    .I(\icon_2/U0/U_ICON/U_CMD/iTARGET [8]),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET/IN )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET/IN  (
    .I(\icon_2/U0/U_ICON/iCOMMAND_GRP [1]),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN  (
    .I(n0008[1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/U_FALLING/CLK  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/U_FALLINGCLK ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/U_FALLING/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_CLK_REG/IN  (
    .I(n0008[2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_CLK_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/S_ASYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/S_ASYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/S_ASYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/S_ASYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/U_RISING/CLK  (
    .I(\sr_1/sr_temp2_9401 ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/U_RISING/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET/IN  (
    .I(\control_0[1] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET/IN )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET/IN  (
    .I(\icon_2/U0/U_ICON/iCORE_ID [3]),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET/IN )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET/IN  (
    .I(\icon_2/U0/U_ICON/iCORE_ID [2]),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET/IN )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET/IN  (
    .I(\icon_2/U0/U_ICON/iCORE_ID [1]),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET/IN )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR/IN  (
    .I(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD [4]),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR/IN )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR/IN  (
    .I(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD [3]),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR/IN )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR/IN  (
    .I(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD [2]),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR/IN )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR/IN  (
    .I(\icon_2/U0/U_ICON/U_SYNC/iSYNC_WORD [1]),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR/IN )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN  (
    .I(n0008[1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/U_RISING/CLK  (
    .I(n0008[1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/U_RISING/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/S_ASYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/S_ASYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/S_ASYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/S_ASYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[4].SYNC_IN_CELL/USER_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/USER_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/USER_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/S_SYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/S_SYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/S_SYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/S_SYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/U_FALLING/CLK  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/U_FALLINGCLK ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/U_FALLING/CLK )
  );
  X_BUF   \NlwBufferBlock_addra_1/CLK  (
    .I(clk_4),
    .O(\NlwBufferSignal_addra_1/CLK )
  );
  X_BUF   \NlwBufferBlock_addra_0/CLK  (
    .I(clk_4),
    .O(\NlwBufferSignal_addra_0/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/USER_CLK_REG/IN  (
    .I(\sr_1/sr_temp2_9401 ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/USER_CLK_REG/IN )
  );
  X_BUF   \NlwBufferBlock_sr_1/sr_temp1/CLK  (
    .I(clk_4),
    .O(\NlwBufferSignal_sr_1/sr_temp1/CLK )
  );
  X_BUF   \NlwBufferBlock_sr_1/sr_temp1/IN  (
    .I(n0008[0]),
    .O(\NlwBufferSignal_sr_1/sr_temp1/IN )
  );
  X_BUF   \NlwBufferBlock_MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1/CLK  (
    .I(MMCM_PHASE_CALIBRATION_ML_LUT2_4_ML_NEW_CLK),
    .O(\NlwBufferSignal_MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/USER_CLK_REG/IN  (
    .I(addra[1]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/USER_CLK_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/U_FALLING/CLK  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/U_FALLINGCLK ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/U_FALLING/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN  (
    .I(\sr_1/sr_temp2_9401 ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_sr_1/sr_temp2/IN  (
    .I(\sr_1/sr_temp1_9504 ),
    .O(\NlwBufferSignal_sr_1/sr_temp2/IN )
  );
  X_BUF   \NlwBufferBlock_MMCM_PHASE_CALIBRATION_ML_LDCPE_I0_0/CLK  (
    .I(\clkDiv/mmcm_adv_inst_ML_NEW_I1 ),
    .O(\NlwBufferSignal_MMCM_PHASE_CALIBRATION_ML_LDCPE_I0_0/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/S_SYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/S_SYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/S_SYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/S_SYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/fd5_out ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[3].SYNC_IN_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/fd5_out ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/fd5_out ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/fd5_out ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/USER_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/USER_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/USER_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[1].SYNC_IN_CELL/USER_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/S_ASYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/S_ASYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/S_ASYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/S_ASYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_STAT/U_TDO/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_STAT/U_TDO/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_TDO_reg/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_TDO_reg/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_SYNC/U_SYNC/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_SYNC/U_SYNC/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN  (
    .I(n0008[2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/S_ASYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/S_ASYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/S_ASYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/S_ASYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/U_RISING/CLK  (
    .I(n0008[0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/U_RISING/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/USER_CLK_REG/IN  (
    .I(n0008[0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/USER_CLK_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/USER_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/USER_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/USER_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/USER_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN  (
    .I(n0008[3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_RISING/CLK  (
    .I(n0008[3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_RISING/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_FALLING/CLK  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_FALLINGCLK ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/U_FALLING/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/S_SYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/S_SYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/S_SYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/S_SYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/U_STATUS/U_TDO/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/U_STATUS/U_TDO/CLK )
  );
  X_BUF   \NlwBufferBlock_MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2/CLK  (
    .I(\MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_ML_NEW_D/INV_MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2CLK ),
    .O(\NlwBufferSignal_MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2/CLK )
  );
  X_BUF   \NlwBufferBlock_MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2/IN  (
    .I(MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1_ML_NEW_D),
    .O(\NlwBufferSignal_MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN  (
    .I(n0008[0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN  (
    .I(n0008[0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/S_SYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/S_SYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/S_SYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/S_SYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/U_FALLING/CLK  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/U_FALLINGCLK ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[2].SYNC_IN_CELL/U_FALLING/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/S_ASYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/S_ASYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/S_ASYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/S_ASYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/S_SYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/S_SYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/S_SYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/S_SYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_SYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_SYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_SYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_SYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_ASYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_ASYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_ASYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/S_ASYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_RISING/CLK  (
    .I(addra[0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_RISING/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/USER_CLK_REG/IN  (
    .I(n0008[3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/USER_CLK_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/fd5_out ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/fd5_out ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[10].SYNC_IN_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/fd5_out ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/fd5_out ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/U_DATA_OUT/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/U_DATA_OUT/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/U_DATA_OUT/IN  (
    .I(\vio_2/U0/I_VIO/INPUT_SHIFT [16]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/U_DATA_OUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN  (
    .I(n0008[2]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[8].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_FALLING/CLK  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_FALLINGCLK ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/U_FALLING/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/S_SYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/S_SYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/S_SYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/S_SYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/USER_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/USER_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/USER_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/USER_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/U_FALLING/CLK  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/falling_out/INV_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/U_FALLINGCLK ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/U_FALLING/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_TDI_reg/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_TDI_reg/CLK )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_TDI_reg/IN  (
    .I(\icon_2/U0/U_ICON/iTDI ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_TDI_reg/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN  (
    .I(addra[0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN  (
    .I(n0008[3]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/USER_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/USER_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/USER_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/USER_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_ASYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_ASYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_ASYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_ASYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_SYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_SYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_SYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/S_SYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/fd5_out ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[15].SYNC_IN_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/fd5_out ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/fd5_out ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/SHIFT_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/SHIFT_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/SHIFT_REG/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/fd5_out ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/SHIFT_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/S_ASYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/S_ASYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/S_ASYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/S_ASYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN  (
    .I(clk_4),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[9].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/USER_CLK_REG/IN  (
    .I(clk_4),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/USER_CLK_REG/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/S_ASYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/S_ASYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/S_ASYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/S_ASYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/S_SYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/S_SYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/S_SYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/S_SYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/USER_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/USER_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/USER_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/USER_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/S_ASYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/S_ASYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/S_ASYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/S_ASYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/S_SYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/S_SYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/S_SYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[13].SYNC_IN_CELL/S_SYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/U_RISING/CLK  (
    .I(clk_4),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/U_RISING/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/S_SYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/S_SYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/S_SYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/S_SYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN  (
    .I(clk_4),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN  (
    .I(addra[0]),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[0].SYNC_IN_CELL/sync_r_edge/U_DOUT0/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_SYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_SYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_SYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_SYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_ASYNC_F_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_ASYNC_F_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_ASYNC_R_REG/CLK  (
    .I(\control_0[0] ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/S_ASYNC_R_REG/CLK )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[12].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/iDOUT<1> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/U_DOUT1/IN )
  );
  X_BUF   \NlwBufferBlock_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN  (
    .I(\vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/iDOUT<0> ),
    .O(\NlwBufferSignal_vio_2/U0/I_VIO/GEN_SYNC_IN[11].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT/IN )
  );
  X_BUF   \NlwBufferBlock_icon_2/U0/U_ICON/U_iDATA_CMD/CLK  (
    .I(\icon_2/U0/iUPDATE_OUT ),
    .O(\NlwBufferSignal_icon_2/U0/U_ICON/U_iDATA_CMD/CLK )
  );
  X_ONE   NlwBlock_sr_top_VCC (
    .O(VCC)
  );
  X_ZERO   NlwBlock_sr_top_GND (
    .O(GND)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

