acom -O3 -e 100 -work CPU -2002  $dsn/src/alu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# Error: COMP96_0078: controller.vhd : (29, 75): Unknown identifier "a".
# Error: COMP96_0133: controller.vhd : (29, 75): Cannot find object declaration.
# Error: COMP96_0077: controller.vhd : (29, 12): Undefined type of expression. Expected type 'STD_ULOGIC'.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "gate_level" of Entity "register_file"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/id_stage.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "gate_level" of Entity "instruction_decode"
# Compile failure 3 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# Error: COMP96_0078: controller.vhd : (31, 2): Unknown identifier "is_ssl".
# Error: COMP96_0133: controller.vhd : (31, 2): Cannot find object declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# Error: COMP96_0078: controller.vhd : (31, 2): Unknown identifier "is_ssl".
# Error: COMP96_0133: controller.vhd : (31, 2): Cannot find object declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# Error: COMP96_0078: controller.vhd : (29, 75): Unknown identifier "a".
# Error: COMP96_0133: controller.vhd : (29, 75): Cannot find object declaration.
# Error: COMP96_0077: controller.vhd : (29, 12): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "gate_level" of Entity "register_file"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/id_stage.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "gate_level" of Entity "instruction_decode"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Warning: COMP96_0003: Source file "C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd" is empty.
# Compile success 0 Errors 1 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mid_register.vhd
# Compile Entity "mid_reg"
# Error: COMP96_0018: mid_register.vhd : (17, 1): Identifier expected.
# Compile Architecture "gate_level" of Entity "mid_reg"
# Error: COMP96_0056: mid_register.vhd : (20, 1): Cannot find referenced entity declaration "mid_reg".
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mid_register.vhd
# Compile Entity "mid_reg"
# Compile Architecture "gate_level" of Entity "mid_reg"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/CAP23.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Error: COMP96_0015: CAP23.vhd : (12, 14): ':' expected.
# Error: COMP96_0018: CAP23.vhd : (12, 14): Identifier expected.
# Error: COMP96_0016: CAP23.vhd : (15, 2): Design unit declaration expected.
# Compile Architecture "gate_level" of Entity "cap23"
# Error: COMP96_0056: CAP23.vhd : (25, 1): Cannot find referenced entity declaration "cap23".
# Compile failure 4 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/CAP23.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/if_stage.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/CAP23.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Error: COMP96_0018: CAP23.vhd : (19, 1): Identifier expected.
# Compile Architecture "gate_level" of Entity "cap23"
# Error: COMP96_0122: CAP23.vhd : (61, 1): Symbol "set_pc" has already been declared in this scope.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/CAP23.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# Error: COMP96_0122: CAP23.vhd : (61, 1): Symbol "set_pc" has already been declared in this scope.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/CAP23.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/CAP23.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# Error: COMP96_0078: CAP23.vhd : (86, 19): Unknown identifier "write_address".
# Error: COMP96_0078: CAP23.vhd : (87, 16): Unknown identifier "write_data".
# Error: COMP96_0078: CAP23.vhd : (88, 15): Unknown identifier "reg_write".
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/CAP23.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Error: COMP96_0018: controller.vhd : (15, 1): Identifier expected.
# Compile Architecture "gate_level" of Entity "controller"
# Error: COMP96_0078: controller.vhd : (37, 2): Unknown identifier "internal_res".
# Error: COMP96_0133: controller.vhd : (37, 2): Cannot find object declaration.
# Error: COMP96_0078: controller.vhd : (37, 18): Unknown identifier "dm_data_out".
# Error: COMP96_0078: controller.vhd : (38, 2): Unknown identifier "exec_res".
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "gate_level" of Entity "register_file"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/id_stage.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "gate_level" of Entity "instruction_decode"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# Error: COMP96_0028: CAP23.vhd : (97, 1): Identifier or keyword expected.
# Error: COMP96_0019: CAP23.vhd : (98, 0): Keyword 'end' expected.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mid_register.vhd
# Compile Entity "mid_reg"
# Compile Architecture "gate_level" of Entity "mid_reg"
# Compile failure 7 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/exec_stage.vhd
# Compile Entity "exec_stage"
# Compile Architecture "exec_struc" of Entity "exec_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mem_stage.vhd
# Compile Entity "mem_stage"
# Compile Architecture "mem_struc" of Entity "mem_stage"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/alu.vhd
# Compile Entity "alu"
# Compile Architecture "alu_struc" of Entity "alu"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/adder.vhd
# Compile Entity "Adder16"
# Compile Architecture "adder_struc" of Entity "Adder16"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "gate_level" of Entity "instruction_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/controller.vhd
# Compile Entity "controller"
# Compile Architecture "gate_level" of Entity "controller"
# Error: COMP96_0078: controller.vhd : (37, 2): Unknown identifier "internal_res".
# Error: COMP96_0133: controller.vhd : (37, 2): Cannot find object declaration.
# Error: COMP96_0078: controller.vhd : (37, 18): Unknown identifier "dm_data_out".
# Error: COMP96_0078: controller.vhd : (38, 2): Unknown identifier "exec_res".
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "gate_level" of Entity "register_file"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/if_stage.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "gate_level" of Entity "instruction_fetch"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/id_stage.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "gate_level" of Entity "instruction_decode"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/CAP23.vhd
# Compile Entity "cap23"
# Compile Architecture "gate_level" of Entity "cap23"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/mid_register.vhd
# Compile Entity "mid_reg"
# Compile Architecture "gate_level" of Entity "mid_reg"
# Compile failure 4 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work CPU -2002  $dsn/src/data_memory.vhd $dsn/src/exec_stage.vhd $dsn/src/mem_stage.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/instruction_memory.vhd $dsn/src/controller.vhd $dsn/src/register_file.vhd $dsn/src/if_stage.vhd $dsn/src/id_stage.vhd $dsn/src/CAP23.vhd $dsn/src/mid_register.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU/src/data_memory.vhd
# Compile Entity "data_memory"
# Compile Architecture "dm_struc" of Entity "data_memory"
# File: C:/Users/mpc/Desktop/ca_project/FinalProject/CPU