#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e6de20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e7d4b0 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0x1e71c10 .functor NOT 1, L_0x1ecd9c0, C4<0>, C4<0>, C4<0>;
L_0x1e96a00 .functor XOR 1, L_0x1ecd5f0, L_0x1ecd720, C4<0>, C4<0>;
L_0x1ecd8b0 .functor XOR 1, L_0x1e96a00, L_0x1ecd810, C4<0>, C4<0>;
v0x1ebb3f0_0 .net *"_ivl_10", 0 0, L_0x1ecd810;  1 drivers
v0x1ebb4f0_0 .net *"_ivl_12", 0 0, L_0x1ecd8b0;  1 drivers
v0x1ebb5d0_0 .net *"_ivl_2", 0 0, L_0x1ecd550;  1 drivers
v0x1ebb690_0 .net *"_ivl_4", 0 0, L_0x1ecd5f0;  1 drivers
v0x1ebb770_0 .net *"_ivl_6", 0 0, L_0x1ecd720;  1 drivers
v0x1ebb8a0_0 .net *"_ivl_8", 0 0, L_0x1e96a00;  1 drivers
v0x1ebb980_0 .net "areset", 0 0, L_0x1e6bd00;  1 drivers
v0x1ebba20_0 .var "clk", 0 0;
v0x1ebbac0_0 .var/2u "stats1", 159 0;
v0x1ebbc30_0 .var/2u "strobe", 0 0;
v0x1ebbcf0_0 .net "tb_match", 0 0, L_0x1ecd9c0;  1 drivers
v0x1ebbd90_0 .net "tb_mismatch", 0 0, L_0x1e71c10;  1 drivers
v0x1ebbe30_0 .net "wavedrom_enable", 0 0, v0x1eba130_0;  1 drivers
v0x1ebbed0_0 .net "wavedrom_title", 511 0, v0x1eba220_0;  1 drivers
v0x1ebbf70_0 .net "x", 0 0, v0x1eba300_0;  1 drivers
v0x1ebc010_0 .net "z_dut", 0 0, L_0x1ecd370;  1 drivers
v0x1ebc0b0_0 .net "z_ref", 0 0, L_0x1e6c980;  1 drivers
L_0x1ecd550 .concat [ 1 0 0 0], L_0x1e6c980;
L_0x1ecd5f0 .concat [ 1 0 0 0], L_0x1e6c980;
L_0x1ecd720 .concat [ 1 0 0 0], L_0x1ecd370;
L_0x1ecd810 .concat [ 1 0 0 0], L_0x1e6c980;
L_0x1ecd9c0 .cmp/eeq 1, L_0x1ecd550, L_0x1ecd8b0;
S_0x1e87610 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0x1e7d4b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x1e95ad0 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x1e95b10 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0x1e6bf40 .functor AND 1, L_0x1ecc430, L_0x1ecc700, C4<1>, C4<1>;
L_0x1e6c200 .functor AND 1, L_0x1eccad0, L_0x1eccd40, C4<1>, C4<1>;
L_0x1e6c980 .functor OR 1, L_0x1e6bf40, L_0x1e6c200, C4<0>, C4<0>;
v0x1e717e0_0 .net *"_ivl_0", 31 0, L_0x1ebc2c0;  1 drivers
L_0x7f308bc8a0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e71b20_0 .net *"_ivl_11", 30 0, L_0x7f308bc8a0a8;  1 drivers
L_0x7f308bc8a0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1e71d20_0 .net/2u *"_ivl_12", 31 0, L_0x7f308bc8a0f0;  1 drivers
v0x1e6bd70_0 .net *"_ivl_14", 0 0, L_0x1ecc700;  1 drivers
v0x1e6c010_0 .net *"_ivl_17", 0 0, L_0x1e6bf40;  1 drivers
v0x1e6c2d0_0 .net *"_ivl_18", 31 0, L_0x1ecc940;  1 drivers
L_0x7f308bc8a138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e6cad0_0 .net *"_ivl_21", 30 0, L_0x7f308bc8a138;  1 drivers
L_0x7f308bc8a180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1eb83c0_0 .net/2u *"_ivl_22", 31 0, L_0x7f308bc8a180;  1 drivers
v0x1eb84a0_0 .net *"_ivl_24", 0 0, L_0x1eccad0;  1 drivers
v0x1eb85f0_0 .net *"_ivl_26", 31 0, L_0x1eccc50;  1 drivers
L_0x7f308bc8a1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1eb86d0_0 .net *"_ivl_29", 30 0, L_0x7f308bc8a1c8;  1 drivers
L_0x7f308bc8a018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1eb87b0_0 .net *"_ivl_3", 30 0, L_0x7f308bc8a018;  1 drivers
L_0x7f308bc8a210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1eb8890_0 .net/2u *"_ivl_30", 31 0, L_0x7f308bc8a210;  1 drivers
v0x1eb8970_0 .net *"_ivl_32", 0 0, L_0x1eccd40;  1 drivers
v0x1eb8a30_0 .net *"_ivl_35", 0 0, L_0x1e6c200;  1 drivers
L_0x7f308bc8a060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1eb8af0_0 .net/2u *"_ivl_4", 31 0, L_0x7f308bc8a060;  1 drivers
v0x1eb8bd0_0 .net *"_ivl_6", 0 0, L_0x1ecc430;  1 drivers
v0x1eb8c90_0 .net *"_ivl_8", 31 0, L_0x1ecc5a0;  1 drivers
v0x1eb8d70_0 .net "areset", 0 0, L_0x1e6bd00;  alias, 1 drivers
v0x1eb8e30_0 .net "clk", 0 0, v0x1ebba20_0;  1 drivers
v0x1eb8ef0_0 .var "state", 0 0;
v0x1eb8fb0_0 .net "x", 0 0, v0x1eba300_0;  alias, 1 drivers
v0x1eb9070_0 .net "z", 0 0, L_0x1e6c980;  alias, 1 drivers
E_0x1e7b600 .event posedge, v0x1eb8d70_0, v0x1eb8e30_0;
L_0x1ebc2c0 .concat [ 1 31 0 0], v0x1eb8ef0_0, L_0x7f308bc8a018;
L_0x1ecc430 .cmp/eq 32, L_0x1ebc2c0, L_0x7f308bc8a060;
L_0x1ecc5a0 .concat [ 1 31 0 0], v0x1eba300_0, L_0x7f308bc8a0a8;
L_0x1ecc700 .cmp/eq 32, L_0x1ecc5a0, L_0x7f308bc8a0f0;
L_0x1ecc940 .concat [ 1 31 0 0], v0x1eb8ef0_0, L_0x7f308bc8a138;
L_0x1eccad0 .cmp/eq 32, L_0x1ecc940, L_0x7f308bc8a180;
L_0x1eccc50 .concat [ 1 31 0 0], v0x1eba300_0, L_0x7f308bc8a1c8;
L_0x1eccd40 .cmp/eq 32, L_0x1eccc50, L_0x7f308bc8a210;
S_0x1eb91b0 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0x1e7d4b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x1e6bd00 .functor BUFZ 1, v0x1eb9fc0_0, C4<0>, C4<0>, C4<0>;
v0x1eb9e20_0 .net "areset", 0 0, L_0x1e6bd00;  alias, 1 drivers
v0x1eb9ef0_0 .net "clk", 0 0, v0x1ebba20_0;  alias, 1 drivers
v0x1eb9fc0_0 .var "reset", 0 0;
v0x1eba090_0 .net "tb_match", 0 0, L_0x1ecd9c0;  alias, 1 drivers
v0x1eba130_0 .var "wavedrom_enable", 0 0;
v0x1eba220_0 .var "wavedrom_title", 511 0;
v0x1eba300_0 .var "x", 0 0;
E_0x1e7b0e0/0 .event negedge, v0x1eb8e30_0;
E_0x1e7b0e0/1 .event posedge, v0x1eb8e30_0;
E_0x1e7b0e0 .event/or E_0x1e7b0e0/0, E_0x1e7b0e0/1;
S_0x1eb9450 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0x1eb91b0;
 .timescale -12 -12;
v0x1eb9660_0 .var/2u "arfail", 0 0;
v0x1eb9740_0 .var "async", 0 0;
v0x1eb9800_0 .var/2u "datafail", 0 0;
v0x1eb98a0_0 .var/2u "srfail", 0 0;
E_0x1e649f0 .event posedge, v0x1eb8e30_0;
E_0x1e9ac80 .event negedge, v0x1eb8e30_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1e649f0;
    %wait E_0x1e649f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1eb9fc0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e649f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1e9ac80;
    %load/vec4 v0x1eba090_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1eb9800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1eb9fc0_0, 0;
    %wait E_0x1e649f0;
    %load/vec4 v0x1eba090_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1eb9660_0, 0, 1;
    %wait E_0x1e649f0;
    %load/vec4 v0x1eba090_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1eb98a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1eb9fc0_0, 0;
    %load/vec4 v0x1eb98a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1eb9660_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1eb9740_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1eb9800_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1eb9740_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1eb9960 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0x1eb91b0;
 .timescale -12 -12;
v0x1eb9b60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1eb9c40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0x1eb91b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1eba440 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0x1e7d4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
L_0x1e880a0 .functor OR 1, L_0x1ecd0f0, L_0x1ecd190, C4<0>, C4<0>;
L_0x7f308bc8a258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1eba680_0 .net/2u *"_ivl_0", 1 0, L_0x7f308bc8a258;  1 drivers
L_0x7f308bc8a2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1eba760_0 .net/2u *"_ivl_10", 0 0, L_0x7f308bc8a2e8;  1 drivers
L_0x7f308bc8a330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1eba840_0 .net/2u *"_ivl_12", 0 0, L_0x7f308bc8a330;  1 drivers
v0x1eba930_0 .net *"_ivl_2", 0 0, L_0x1ecd0f0;  1 drivers
L_0x7f308bc8a2a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1eba9f0_0 .net/2u *"_ivl_4", 1 0, L_0x7f308bc8a2a0;  1 drivers
v0x1ebab20_0 .net *"_ivl_6", 0 0, L_0x1ecd190;  1 drivers
v0x1ebabe0_0 .net *"_ivl_9", 0 0, L_0x1e880a0;  1 drivers
v0x1ebaca0_0 .net "areset", 0 0, L_0x1e6bd00;  alias, 1 drivers
v0x1ebad90_0 .net "clk", 0 0, v0x1ebba20_0;  alias, 1 drivers
v0x1ebaec0_0 .var "state", 1 0;
v0x1ebafa0_0 .net "x", 0 0, v0x1eba300_0;  alias, 1 drivers
v0x1ebb090_0 .net "z", 0 0, L_0x1ecd370;  alias, 1 drivers
L_0x1ecd0f0 .cmp/eq 2, v0x1ebaec0_0, L_0x7f308bc8a258;
L_0x1ecd190 .cmp/eq 2, v0x1ebaec0_0, L_0x7f308bc8a2a0;
L_0x1ecd370 .functor MUXZ 1, L_0x7f308bc8a330, L_0x7f308bc8a2e8, L_0x1e880a0, C4<>;
S_0x1ebb1d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0x1e7d4b0;
 .timescale -12 -12;
E_0x1e7ae80 .event anyedge, v0x1ebbc30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ebbc30_0;
    %nor/r;
    %assign/vec4 v0x1ebbc30_0, 0;
    %wait E_0x1e7ae80;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1eb91b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1eba300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1eb9fc0_0, 0;
    %wait E_0x1e649f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1eb9fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1eba300_0, 0;
    %wait E_0x1e649f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1eba300_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1eb9740_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1eb9450;
    %join;
    %wait E_0x1e9ac80;
    %wait E_0x1e649f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1eba300_0, 0;
    %assign/vec4 v0x1eb9fc0_0, 0;
    %wait E_0x1e649f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1eba300_0, 0;
    %assign/vec4 v0x1eb9fc0_0, 0;
    %wait E_0x1e649f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1eba300_0, 0;
    %assign/vec4 v0x1eb9fc0_0, 0;
    %wait E_0x1e649f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1eba300_0, 0;
    %assign/vec4 v0x1eb9fc0_0, 0;
    %wait E_0x1e649f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1eba300_0, 0;
    %assign/vec4 v0x1eb9fc0_0, 0;
    %wait E_0x1e649f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1eba300_0, 0;
    %assign/vec4 v0x1eb9fc0_0, 0;
    %wait E_0x1e649f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1eba300_0, 0;
    %assign/vec4 v0x1eb9fc0_0, 0;
    %wait E_0x1e649f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1eba300_0, 0;
    %assign/vec4 v0x1eb9fc0_0, 0;
    %wait E_0x1e649f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1eba300_0, 0;
    %assign/vec4 v0x1eb9fc0_0, 0;
    %wait E_0x1e9ac80;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1eb9c40;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e7b0e0;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x1eba300_0, 0;
    %assign/vec4 v0x1eb9fc0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1e87610;
T_5 ;
    %wait E_0x1e7b600;
    %load/vec4 v0x1eb8d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1eb8ef0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1eb8ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x1eb8fb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0x1eb8ef0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1eb8ef0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1eba440;
T_6 ;
    %wait E_0x1e7b600;
    %load/vec4 v0x1ebaca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ebaec0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1ebaec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x1ebafa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1ebaec0_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ebaec0_0, 0;
T_6.8 ;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x1ebafa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1ebaec0_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1ebaec0_0, 0;
T_6.10 ;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1ebaec0_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1ebaec0_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1e7d4b0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ebba20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ebbc30_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1e7d4b0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ebba20_0;
    %inv;
    %store/vec4 v0x1ebba20_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1e7d4b0;
T_9 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1eb9ef0_0, v0x1ebbd90_0, v0x1ebba20_0, v0x1ebb980_0, v0x1ebbf70_0, v0x1ebc0b0_0, v0x1ebc010_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1e7d4b0;
T_10 ;
    %load/vec4 v0x1ebbac0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1ebbac0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ebbac0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1ebbac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ebbac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ebbac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ebbac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1e7d4b0;
T_11 ;
    %wait E_0x1e7b0e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ebbac0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ebbac0_0, 4, 32;
    %load/vec4 v0x1ebbcf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1ebbac0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ebbac0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ebbac0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ebbac0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1ebc0b0_0;
    %load/vec4 v0x1ebc0b0_0;
    %load/vec4 v0x1ebc010_0;
    %xor;
    %load/vec4 v0x1ebc0b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1ebbac0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ebbac0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1ebbac0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ebbac0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2014_q5b/iter0/response12/top_module.sv";
