<Window x:Class="Power_Distribution_Networks.MainWindow"
        xmlns="http://schemas.microsoft.com/winfx/2006/xaml/presentation"
        xmlns:x="http://schemas.microsoft.com/winfx/2006/xaml"
        xmlns:d="http://schemas.microsoft.com/expression/blend/2008"
        xmlns:mc="http://schemas.openxmlformats.org/markup-compatibility/2006"
        xmlns:local="clr-namespace:Power_Distribution_Networks"
        mc:Ignorable="d"
        Title="MainWindow" Height="708.334" Width="1280.666" MaxWidth="1280" MaxHeight="708">
    <Grid Margin="0,0,3,3">
        <Grid.Background>
            <LinearGradientBrush EndPoint="0.5,1" StartPoint="0.5,0">
                <GradientStop Color="Black" Offset="0"/>
                <GradientStop Color="{DynamicResource {x:Static SystemColors.ActiveCaptionColorKey}}" Offset="1"/>
            </LinearGradientBrush>
        </Grid.Background>
        <RichTextBox HorizontalAlignment="Left" Height="568" Margin="9,10,0,0" VerticalAlignment="Top" Width="722" RenderTransformOrigin="-1.137,-0.217">
            <FlowDocument>
                <Paragraph BorderBrush="Black" BorderThickness="0,0,0,1" FontWeight="Bold" FontSize="26.6666666666667" FontFamily="Cambria" Margin="0" Padding="1.33" TextAlignment="Center">
                    <Run FontSize="16" Text="Theory of Power Distribution Network Analysis"/>
                </Paragraph>
                <Paragraph FontSize="16" FontFamily="Calibri" Margin="0,16,0,13.33" TextAlignment="Justify">
                    <Run FontSize="14" Text="It is critical to limit voltage noise margins on a board design that contains RF circuitry, hence understanding the power distribution network of a fabricated board design is essential so that one can achieve the expected results.  A PDN analysis involves identifying a target impedance for the board design. This target impedance needs to take into consideration the bypass capacitance network, the stack up of the board design or the substrate thickness of a system on chip, via inductance, size of the anti-pads, shape of the power plane, dielectric thickness (thickness of the core and prepeg) and dielectric laminate parameters. The most important criteria is understanding the transient current requirements for the device / board. If the maximum allowable impedance of the PDN is Z"/>
                    <Run FontSize="14" Text="target , " Typography.Variants="Subscript"/>
                    <Run FontSize="14" Text="then Z"/>
                    <Run FontSize="14" Text="target  " Typography.Variants="Subscript"/>
                    <Run FontSize="14" Text="&lt; Vdd*% of Ripple voltage / transient current.  For e.g for a 5% ripple voltage, 1v supply voltage, 1 watt power dissipation, the Z"/>
                    <Run FontSize="14" Text="target  " Typography.Variants="Subscript"/>
                    <Run FontSize="14" Text="is 0.1ohm. The transient current fluctuates for an FPGA since it's applications can be varied, hence designing the PDN for an FPGA can require the utilization of 3D FEM industry level tools including Sigrity and Ansys SI Wave.   The diagram Figure A shows the impedance profile for a demo board from Ansys SI Wave, you can see that minimizing inductance is the key to achieving the target impedance. "/>
                </Paragraph>
                <Paragraph FontWeight="Bold" FontSize="21.3333333333333" FontFamily="Times New Roman" Margin="0,13.33,0,0" TextAlignment="Left">
                    <Run FontSize="14" FontFamily="Cambria" Text="Impact of Pad Inductance for Board Capacitors"/>
                </Paragraph>
                <Paragraph FontSize="14.6666666666667" FontFamily="Calibri" Margin="0,0,0,13.33" TextAlignment="Left">
                    <Run FontSize="14" Text="The inductance property of  a capacitor opposes changes in current flow due to the momentum (caused by the stored magnetic field energy)  of current charge.  The greater the inductance the greater the resistance to change and the longer it takes for the current level to change. Minimizing inductance is important to achieving the target impedance. The magnitude of the anti resonant spike is determined by the ESR of the decoupling capacitor.  The magnitude decreases with a larger ESR value.  Large anti resonant spikes are produced when low ESR decoupling capacitors are placed on inductive pads.  Small values of capacitors with low ESR values should be used with low inductance pads, 0201 size pads for example.    Because of the high inductance from the via (e.g 1nh  for a 62 mil board) combined with pad inductance (ranges from 400pH to 1nH) the bypass frequency of the on-board capacitance is limited within the range of approximately 500Mhz.   For example the bypass frequency for a 10pF with 1.7nH is approximately 1.2Ghz for a  100pF  it is 386Mhz.  Hence rises the need to utilize in-package decoupling capacitors for frequencies beyond 1Ghz."/>
                    <Run FontSize="14" FontFamily="Cambria" Text="  "/>
                    <Run FontWeight="Bold" FontSize="14" FontFamily="Cambria"/>
                </Paragraph>
                <Paragraph FontSize="14.6666666666667" FontFamily="Calibri" Margin="0,0,0,13.33" TextAlignment="Left">
                    <Run FontWeight="Bold" FontSize="14" FontFamily="Cambria" Text="In-package decoupling capacitors :"/>
                    <Run FontSize="14" Text=" Several types of on-chip capacitances contribute to the overall on chip decoupling capacitance. The intrinsic decoupling capacitance is the capacitance of the transistors and interconnects that exist between the power and ground terminals. Intrinsic decoupling capacitance also includes the parasitic device capacitances such as drain junction capacitance and gate to source capacitance. The intentional decoupling capacitance is the on-chip power decoupling capacitance. The contribution of the transistor and interconnect capacitance to the overall decoupling capacitance is difficult to determine.  Hence utilizing 3DFEM tools such as Ansys SI wave, Cadence Sigrity PI and Mentor graphics power integrity analysis becomes essential. "/>
                </Paragraph>
            </FlowDocument>
        </RichTextBox>
        <Image Margin="737,10,15,347" Source="Image1.png" Stretch="Fill"/>
        <Image Margin="739,374,13,47" Source="Image2.png" Stretch="Fill"/>
        <RichTextBox HorizontalAlignment="Left" Height="35" Margin="738,335,0,0" VerticalAlignment="Top" Width="516">
            <FlowDocument>
                <Paragraph FontFamily="Calibri" Margin="0,0,0,13.33" TextAlignment="Left">
                    <Span>
                        <Run Text="Source: Power Distribution Networks with On-Chip Decoupling Capacitors – 2011 , "/>
                    </Span>
                    <Span FontStyle="Italic">
                        <Run Text="Renatas Jakushokas Mikhail Popovich Andrey V. Mezhiba Selçuk Köse Eby G. Friedman"/>
                    </Span>
                </Paragraph>
            </FlowDocument>
        </RichTextBox>
        <RichTextBox HorizontalAlignment="Left" Height="80" Margin="6,583,0,0" VerticalAlignment="Top" Width="727" FontSize="14">
            <FlowDocument>
                <Paragraph FontFamily="Calibri" Margin="0,16,0,13.33" TextAlignment="Justify">
                    <Run FontWeight="Bold" FontFamily="Cambria" Text="Lab measurements"/>
                    <Run FontWeight="Bold" Text=": "/>
                    <Run Text="Set the scope at infinite persistence, to measure the gnd bounce on the digital I/O pins. A spectrum analyzer can be connected to visualize the voltage versus frequency chart and hence determine if there is excessive noise at  certain frequencies. A network analyzer can also be utilized to measure the impedance profile at each frequency point. The results of both lab equipment measurements can be combined to determine the transient current as a function of frequency."/>
                </Paragraph>
            </FlowDocument>
        </RichTextBox>
        <RichTextBox HorizontalAlignment="Left" Height="25" Margin="739,634,0,0" VerticalAlignment="Top" Width="517">
            <FlowDocument>
                <Paragraph>
                    <Run Text="                                                    Figure A: Impedance versus Frequency "/>
                </Paragraph>
            </FlowDocument>
        </RichTextBox>

    </Grid>
</Window>
