INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/projects/verilog_practice/latches_and_dffs/latches_and_dffs.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/projects/verilog_practice/latches_and_dffs/latches_and_dffs.srcs/sources_1/new/compare_storage_elements.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_storage_elements
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/projects/verilog_practice/latches_and_dffs/latches_and_dffs.srcs/sources_1/new/dff_neg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_neg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/projects/verilog_practice/latches_and_dffs/latches_and_dffs.srcs/sources_1/new/dff_pos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_pos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/projects/verilog_practice/latches_and_dffs/latches_and_dffs.srcs/sim_1/new/compare_storage_elements_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare_storage_elements_tb
