<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p960" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_960{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_960{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_960{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_960{left:69px;bottom:1083px;letter-spacing:0.14px;}
#t5_960{left:151px;bottom:1083px;letter-spacing:0.16px;}
#t6_960{left:69px;bottom:1059px;letter-spacing:-0.14px;}
#t7_960{left:98px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#t8_960{left:262px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-1px;}
#t9_960{left:69px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_960{left:69px;bottom:1025px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tb_960{left:69px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tc_960{left:69px;bottom:984px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_960{left:69px;bottom:967px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#te_960{left:69px;bottom:834px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_960{left:69px;bottom:817px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_960{left:69px;bottom:800px;letter-spacing:-0.13px;word-spacing:-0.4px;}
#th_960{left:69px;bottom:776px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#ti_960{left:69px;bottom:759px;letter-spacing:-0.12px;}
#tj_960{left:95px;bottom:759px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#tk_960{left:229px;bottom:759px;letter-spacing:-0.13px;word-spacing:-0.74px;}
#tl_960{left:612px;bottom:759px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#tm_960{left:678px;bottom:759px;letter-spacing:-0.13px;word-spacing:-0.79px;}
#tn_960{left:69px;bottom:742px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#to_960{left:69px;bottom:684px;letter-spacing:0.14px;}
#tp_960{left:151px;bottom:684px;letter-spacing:0.16px;word-spacing:0.01px;}
#tq_960{left:69px;bottom:660px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#tr_960{left:69px;bottom:643px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#ts_960{left:410px;bottom:643px;letter-spacing:-0.19px;word-spacing:-0.74px;}
#tt_960{left:537px;bottom:643px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#tu_960{left:593px;bottom:643px;letter-spacing:-0.19px;word-spacing:-0.74px;}
#tv_960{left:727px;bottom:643px;letter-spacing:-0.13px;word-spacing:-0.79px;}
#tw_960{left:69px;bottom:626px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tx_960{left:517px;bottom:626px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#ty_960{left:712px;bottom:626px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tz_960{left:769px;bottom:626px;letter-spacing:-0.2px;}
#t10_960{left:69px;bottom:609px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t11_960{left:188px;bottom:609px;}
#t12_960{left:69px;bottom:585px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t13_960{left:69px;bottom:568px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_960{left:69px;bottom:510px;letter-spacing:0.14px;}
#t15_960{left:151px;bottom:510px;letter-spacing:0.16px;word-spacing:0.01px;}
#t16_960{left:69px;bottom:486px;letter-spacing:-0.14px;}
#t17_960{left:98px;bottom:486px;letter-spacing:-0.16px;word-spacing:-0.85px;}
#t18_960{left:269px;bottom:486px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t19_960{left:69px;bottom:469px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1a_960{left:69px;bottom:452px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1b_960{left:69px;bottom:394px;letter-spacing:0.14px;}
#t1c_960{left:151px;bottom:394px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1d_960{left:69px;bottom:370px;letter-spacing:-0.14px;}
#t1e_960{left:98px;bottom:370px;letter-spacing:-0.16px;word-spacing:-0.85px;}
#t1f_960{left:270px;bottom:370px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#t1g_960{left:69px;bottom:353px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1h_960{left:69px;bottom:336px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t1i_960{left:69px;bottom:277px;letter-spacing:0.14px;}
#t1j_960{left:151px;bottom:277px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1k_960{left:69px;bottom:254px;letter-spacing:-0.14px;}
#t1l_960{left:99px;bottom:254px;letter-spacing:-0.18px;word-spacing:-0.37px;}
#t1m_960{left:292px;bottom:254px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1n_960{left:69px;bottom:237px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1o_960{left:69px;bottom:220px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1p_960{left:289px;bottom:933px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1q_960{left:384px;bottom:933px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1r_960{left:75px;bottom:914px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1s_960{left:174px;bottom:914px;letter-spacing:-0.19px;}
#t1t_960{left:298px;bottom:914px;letter-spacing:-0.13px;}
#t1u_960{left:75px;bottom:891px;}
#t1v_960{left:174px;bottom:891px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1w_960{left:298px;bottom:891px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#t1x_960{left:298px;bottom:874px;letter-spacing:-0.11px;}

.s1_960{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_960{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_960{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_960{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_960{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_960{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_960{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s8_960{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts960" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg960Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg960" style="-webkit-user-select: none;"><object width="935" height="1210" data="960/960.svg" type="image/svg+xml" id="pdf960" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_960" class="t s1_960">25-18 </span><span id="t2_960" class="t s1_960">Vol. 3C </span>
<span id="t3_960" class="t s2_960">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_960" class="t s3_960">25.6.14 </span><span id="t5_960" class="t s3_960">VM-Function Controls </span>
<span id="t6_960" class="t s4_960">The </span><span id="t7_960" class="t s5_960">VM-function controls </span><span id="t8_960" class="t s4_960">constitute a 64-bit vector that governs use of the VMFUNC instruction in VMX non-root </span>
<span id="t9_960" class="t s4_960">operation. This field is supported only on processors that support the 1-settings of both the “activate secondary </span>
<span id="ta_960" class="t s4_960">controls” primary processor-based VM-execution control and the “enable VM functions” secondary processor- </span>
<span id="tb_960" class="t s4_960">based VM-execution control. </span>
<span id="tc_960" class="t s4_960">Table 25-10 lists the VM-function controls. See Section 26.5.6 for more details of how these controls affect </span>
<span id="td_960" class="t s4_960">processor behavior in VMX non-root operation. </span>
<span id="te_960" class="t s4_960">All other bits in this field are reserved to 0. Software should consult the VMX capability MSR IA32_VMX_VMFUNC </span>
<span id="tf_960" class="t s4_960">(see Appendix A.11) to determine which bits are reserved. Failure to clear reserved bits causes subsequent </span>
<span id="tg_960" class="t s4_960">VM entries to fail (see Section 27.2.1.1). </span>
<span id="th_960" class="t s4_960">Processors that support the 1-setting of the “EPTP switching” VM-function control also support a 64-bit field called </span>
<span id="ti_960" class="t s4_960">the </span><span id="tj_960" class="t s5_960">EPTP-list address</span><span id="tk_960" class="t s4_960">. This field contains the physical address of the 4-KByte </span><span id="tl_960" class="t s5_960">EPTP list</span><span id="tm_960" class="t s4_960">. The EPTP list comprises </span>
<span id="tn_960" class="t s4_960">512 8-Byte entries (each an EPTP value) and is used by the EPTP-switching VM function (see Section 26.5.6.3). </span>
<span id="to_960" class="t s3_960">25.6.15 </span><span id="tp_960" class="t s3_960">VMCS Shadowing Bitmap Addresses </span>
<span id="tq_960" class="t s4_960">On processors that support the 1-setting of the “VMCS shadowing” VM-execution control, the VM-execution control </span>
<span id="tr_960" class="t s4_960">fields include the 64-bit physical addresses of the </span><span id="ts_960" class="t s5_960">VMREAD bitmap </span><span id="tt_960" class="t s4_960">and the </span><span id="tu_960" class="t s5_960">VMWRITE bitmap</span><span id="tv_960" class="t s4_960">. Each bitmap is 4 </span>
<span id="tw_960" class="t s4_960">KBytes in size and thus contains 32 KBits. The addresses are the </span><span id="tx_960" class="t s5_960">VMREAD-bitmap address </span><span id="ty_960" class="t s4_960">and the </span><span id="tz_960" class="t s5_960">VMWRITE- </span>
<span id="t10_960" class="t s5_960">bitmap address</span><span id="t11_960" class="t s4_960">. </span>
<span id="t12_960" class="t s4_960">If the “VMCS shadowing” VM-execution control is 1, executions of VMREAD and VMWRITE may consult these </span>
<span id="t13_960" class="t s4_960">bitmaps (see Section 25.10 and Section 31.3). </span>
<span id="t14_960" class="t s3_960">25.6.16 </span><span id="t15_960" class="t s3_960">ENCLS-Exiting Bitmap </span>
<span id="t16_960" class="t s4_960">The </span><span id="t17_960" class="t s5_960">ENCLS-exiting bitmap </span><span id="t18_960" class="t s4_960">is a 64-bit field. If the “enable ENCLS exiting” VM-execution control is 1, execution of </span>
<span id="t19_960" class="t s4_960">ENCLS causes a VM exit if the bit in this field corresponding to the value of EAX is 1. If the bit is 0, the instruction </span>
<span id="t1a_960" class="t s4_960">executes normally. See Section 26.1.3 for more information. </span>
<span id="t1b_960" class="t s3_960">25.6.17 </span><span id="t1c_960" class="t s3_960">ENCLV-Exiting Bitmap </span>
<span id="t1d_960" class="t s4_960">The </span><span id="t1e_960" class="t s5_960">ENCLV-exiting bitmap </span><span id="t1f_960" class="t s4_960">is a 64-bit field. If the “enable ENCLV exiting” VM-execution control is 1, execution of </span>
<span id="t1g_960" class="t s4_960">ENCLV causes a VM exit if the bit in this field corresponding to the value of EAX is 1. If the bit is 0, the instruction </span>
<span id="t1h_960" class="t s4_960">executes normally. See Section 26.1.3 for more information. </span>
<span id="t1i_960" class="t s3_960">25.6.18 </span><span id="t1j_960" class="t s3_960">PCONFIG-Exiting Bitmap </span>
<span id="t1k_960" class="t s4_960">The </span><span id="t1l_960" class="t s5_960">PCONFIG-exiting bitmap </span><span id="t1m_960" class="t s4_960">is a 64-bit field. If the “enable PCONFIG” VM-execution control is 1, execution of </span>
<span id="t1n_960" class="t s4_960">PCONFIG causes a VM exit if the bit in this field corresponding to the value of EAX is 1. If the control is 0, any </span>
<span id="t1o_960" class="t s4_960">execution of PCONFIG causes a #UD. See Section 26.1.3 for more information. </span>
<span id="t1p_960" class="t s6_960">Table 25-10. </span><span id="t1q_960" class="t s6_960">Definitions of VM-Function Controls </span>
<span id="t1r_960" class="t s7_960">Bit Position(s) </span><span id="t1s_960" class="t s7_960">Name </span><span id="t1t_960" class="t s7_960">Description </span>
<span id="t1u_960" class="t s8_960">0 </span><span id="t1v_960" class="t s8_960">EPTP switching </span><span id="t1w_960" class="t s8_960">The EPTP-switching VM function changes the EPT pointer to a value chosen from the EPTP list. </span>
<span id="t1x_960" class="t s8_960">See Section 26.5.6.3. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
