<root><simulation><result_generated_time />2023-05-16 15:04:33<layer><layer_spec />{'B': 1, 'K': 1001, 'C': 1024, 'OY': 1, 'OX': 1, 'IY': 1, 'IX': 1, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1025024<total_data_size_element />{'W': 1025024, 'I': 1024, 'O': 1001}<total_data_reuse />{'W': 1, 'I': 1001.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />3/5</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />30</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [832, 1, 1], 'I': [64, 1, 1], 'O': [13, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 2), ('K', 13)], [('C', 32)]], [], []]<I />[[[('K', 13)], []], [[('C', 2)], [('C', 32)]], [], []]<O />[[[('C', 2)], [('C', 32)]], [[('K', 13)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2), ('C', 2)], [('K', 7), ('C', 2), ('C', 2), ('K', 11)], []]<I />[[('C', 2), ('C', 2), ('K', 7), ('C', 2), ('C', 2), ('K', 11)], [], []]<O />[[('C', 2), ('C', 2)], [('K', 7), ('C', 2), ('C', 2), ('K', 11)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 1], 'I': [13.0, 77.0, 1.0, 1.0], 'O': [64.0, 4, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 8200192, 8200192], 'I': [128, 8192, 8192], 'O': [8, 8008, 8008], 'O_partial': [8, 8008, 0], 'O_final': [0, 0, 8008]}<actual_mem_utilization_individual />{'W': [0.06, 0.24, 0.0], 'I': [0.25, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.24, 0.0], 'I': [0.25, 0.24, 0.0], 'O': [0.02, 0.24, 0.0]}<effective_mem_size_bit />{'W': [16, 1171456, 8200192], 'I': [128, 8192, 8192], 'O': [8, 728, 8008], 'O_partial': [8, 728, 0], 'O_final': [0, 0, 8008]}<total_unit_count />{'W': [832, 832, 1, 1], 'I': [832, 64, 1, 1], 'O': [832, 13, 1, 1]}<unique_unit_count />{'W': [832, 832, 1, 1], 'I': [64, 64, 1, 1], 'O': [13, 13, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [13.0, 1.0, 1.0, 1.0], 'O': [64.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1025024, 1025024], [1025024, 1025024], [1025024, 0]]<I />[[78848, 1024], [1024, 1024], [1024, 0]]<O />[[(15015, 16016), (4004, 3003)], [(3003, 4004), (1001, 0)], [(0, 1001), (0, 0)]]<O_partial />[[(15015, 16016), (4004, 3003)], [(3003, 4004), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (1001, 0)], [(0, 1001), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[128128, 128128], [16016, 16016], [4004, 0]]<I />[[9856, 128], [16, 16], [4, 0]]<O />[[(1877, 2002), (500, 375)], [(47, 63), (16, 0)], [(0, 4), (0, 0)]]<O_partial />[([1877, 2002], [500, 375]), ([47, 63], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [16, 0]), ([0, 4], [0, 0])]</mem_access_count_word><mac_count><active />1025024<idle />236544</mac_count></basic_info><energy><total_energy />2261157.5<mem_energy_breakdown><W />[89.8, 3174.2, 5332.7]<I />[3.4, 3.2, 5.3]<O />[1.7, 12.4, 5.2]</mem_energy_breakdown><MAC_energy><active_MAC />2240702.5<idle_MAC />11827.2<total />2252529.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0313<utilization_without_data_loading />0.0627<utilization_spatial />0.8125<utilization_temporal_with_data_loading />0.0385<mac_utilize_temporal_without_data_loading />0.0772</mac_array_utilization><latency><latency_cycle_with_data_loading />32016<latency_cycle_without_data_loading />15968<ideal_computing_cycle />1232<data_loading><load_cycle_total />16048<load_cycle_individual />{'W': [52, 16016, 0], 'I': [16, 16, 0]}<load_cycle_combined />{'W': 16016, 'I': 17}</data_loading><mem_stalling><mem_stall_cycle_total />14736<mem_stall_cycle_individual />{'W': [[-1231], [-1228, 14736], [-1232, -1232]], 'I': [[-1231], [-1232, -1232], [-1232, -1232]], 'O': [[-1232], [-1232, -1232], [-1216, -1228]]}<mem_stall_cycle_shared />{'W': [[-1231], [-1228, 14736], [0, 0]], 'I': [[-1231], [-1232, 14736], [0, 0]], 'O': [[-1232], [-1232, -1232], [-1216, -1228]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 8200192, 8200192], 'I': [128, 8192, 8192], 'O': [8, 8008, 8008], 'O_partial': [8, 8008, 0], 'O_final': [0, 0, 8008]}<data_size_each_level_total />{'W': [26624, 8200192, 8200192], 'I': [8192, 8192, 8192], 'O': [104, 8008, 8008]}<loop_cycles_each_level />{'W': [4, 1232, 1232], 'I': [1232, 1232, 1232], 'O': [4, 1232, 1232]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [11, 1, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [6656.0, 6656.0], [6656.0, 6656.0]], 'I': [[8.0, 0.1], [6.6, 6.6], [6.6, 6.6]], 'O': [[8.0, 2.0], [26.0, 6.5], [6.5, 6.5]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [6656.0, 6656.0], [6656.0, 6656.0]], 'I': [[8.0, 1.1], [73.1, 6.6], [6.6, 6.6]], 'O': [[8.0, 8.0], [104.0, 6.5], [6.5, 6.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [6656.0, 6656.0], [6656.0, 0]], 'I': [[8.0, 0.1], [6.6, 6.6], [6.6, 0]], 'O': [[8.0, 2.0], [26.0, 6.5], [6.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [6695.1, 6688.6], [6662.6, 6.5]], 'I': [[8.0, 0.1], [6695.1, 6688.6], [6662.6, 6.5]], 'O': [[8.0, 2.0], [6695.1, 6688.6], [6662.6, 6.5]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 1232], [4, 4, 308], [1232, 1232, 1]], 'I': [[1, 1, 1232], [1232, 1232, 1], [1232, 1232, 1]], 'O': [[1, 1, 1232], [4, 4, 308], [1232, 1232, 1]]}<trans_time_real />{'W': [[0, 1, 1232], [[0, 4, 308], [52, 4, 308]], [[16016, 1232, 1], [4004, 1232, 1]]], 'I': [[0, 1, 1232], [[2, 1232, 1], [16, 1232, 1]], [[16, 1232, 1], [4, 1232, 1]]], 'O': [[0, 1, 1232], [[0, 4, 308], [0, 4, 308]], [[16, 1232, 1], [4, 1232, 1]]]}<single_stall_cycle />{'W': [[-1], [-4, 48], [14784, 2772]], 'I': [[-1], [-1230, -1216], [-1216, -1228]], 'O': [[-1], [-4, -4], [-1216, -1228]]}<single_stall_count />{'W': [1231, 307, 0], 'I': [1231, 0, 0], 'O': [1232, 308, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [16, 0]}, 1: {'W': [1228, 0], 'I': [0, 0], 'O': [0, 16]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1232, -1232], [-1216, -1232]], 1: [[-4, -1232], [-1232, -1216]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>