

================================================================
== Vitis HLS Report for 'krnl_mmult'
================================================================
* Date:           Tue Dec  5 21:22:08 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        systolic_hls
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                              |                                                   |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_krnl_mmult_Pipeline_readA_readA_i_readA_k_fu_804          |krnl_mmult_Pipeline_readA_readA_i_readA_k          |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |grp_krnl_mmult_Pipeline_fill_localC_fill_localC_inner_fu_829  |krnl_mmult_Pipeline_fill_localC_fill_localC_inner  |       18|       18|   0.180 us|   0.180 us|    18|    18|       no|
        |grp_krnl_mmult_Pipeline_readB_readB_j_readB_k_fu_865          |krnl_mmult_Pipeline_readB_readB_j_readB_k          |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |grp_krnl_mmult_Pipeline_systolick_fu_890                      |krnl_mmult_Pipeline_systolick                      |     1034|     1034|  10.340 us|  10.340 us|  1034|  1034|       no|
        |grp_krnl_mmult_Pipeline_Accum_C_fu_990                        |krnl_mmult_Pipeline_Accum_C                        |        6|        6|  60.000 ns|  60.000 ns|     6|     6|       no|
        |grp_krnl_mmult_Pipeline_writeC_writeC_inner_fu_1090           |krnl_mmult_Pipeline_writeC_writeC_inner            |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- outer_i   |        ?|        ?|         ?|          -|          -|  1024|        no|
        | + outer_j  |        ?|        ?|         ?|          -|          -|  1024|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    458|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       58|  207|   12484|  19669|    0|
|Memory           |       64|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   2337|    -|
|Register         |        -|    -|    1426|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      122|  207|   13910|  22464|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       28|   57|       9|     31|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+-----+------+-------+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP |  FF  |  LUT  | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+-----+------+-------+-----+
    |control_s_axi_U                                               |control_s_axi                                      |        0|    0|   360|    616|    0|
    |gmem_m_axi_U                                                  |gmem_m_axi                                         |       58|    0|  1415|   1585|    0|
    |grp_krnl_mmult_Pipeline_Accum_C_fu_990                        |krnl_mmult_Pipeline_Accum_C                        |        0|    0|   518|   1136|    0|
    |grp_krnl_mmult_Pipeline_fill_localC_fill_localC_inner_fu_829  |krnl_mmult_Pipeline_fill_localC_fill_localC_inner  |        0|    0|   525|    296|    0|
    |grp_krnl_mmult_Pipeline_readA_readA_i_readA_k_fu_804          |krnl_mmult_Pipeline_readA_readA_i_readA_k          |        0|    0|  1202|    953|    0|
    |grp_krnl_mmult_Pipeline_readB_readB_j_readB_k_fu_865          |krnl_mmult_Pipeline_readB_readB_j_readB_k          |        0|    0|  1202|    953|    0|
    |grp_krnl_mmult_Pipeline_systolick_fu_890                      |krnl_mmult_Pipeline_systolick                      |        0|  192|  6044|  10598|    0|
    |grp_krnl_mmult_Pipeline_writeC_writeC_inner_fu_1090           |krnl_mmult_Pipeline_writeC_writeC_inner            |        0|    0|  1218|   3487|    0|
    |mul_64ns_64ns_128_1_1_U374                                    |mul_64ns_64ns_128_1_1                              |        0|   15|     0|     45|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+-----+------+-------+-----+
    |Total                                                         |                                                   |       58|  207| 12484|  19669|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+-----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |   Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------+---------+---+----+-----+------+-----+------+-------------+
    |localA_0_0_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localA_0_1_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localA_0_2_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localA_0_3_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localA_1_0_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localA_1_1_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localA_1_2_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localA_1_3_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localA_2_0_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localA_2_1_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localA_2_2_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localA_2_3_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localA_3_0_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localA_3_1_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localA_3_2_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localA_3_3_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localB_0_0_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localB_0_1_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localB_0_2_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localB_0_3_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localB_1_0_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localB_1_1_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localB_1_2_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localB_1_3_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localB_2_0_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localB_2_1_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localB_2_2_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localB_2_3_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localB_3_0_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localB_3_1_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localB_3_2_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |localB_3_3_U  |localA_0_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +--------------+------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |            |       64|  0|   0|    0| 32768| 1024|    32|      1048576|
    +--------------+------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln202_fu_1171_p2               |         +|   0|  0|  18|          11|           1|
    |add_ln226_fu_1291_p2               |         +|   0|  0|  18|          11|           1|
    |add_ln238_fu_1337_p2               |         +|   0|  0|  71|          64|          64|
    |empty_45_fu_1239_p2                |         +|   0|  0|  21|          14|          14|
    |empty_47_fu_1193_p2                |         +|   0|  0|  71|          64|          64|
    |empty_51_fu_1315_p2                |         +|   0|  0|  21|          14|          14|
    |indvars_iv_next100_fu_1364_p2      |         +|   0|  0|  20|          13|           4|
    |indvars_iv_next109_fu_1262_p2      |         +|   0|  0|  20|          13|           3|
    |indvars_iv_next131_fu_1833_p2      |         +|   0|  0|  20|          13|           3|
    |indvars_iv_next88_fu_1370_p2       |         +|   0|  0|  20|          13|           3|
    |indvars_iv_next90_fu_1376_p2       |         +|   0|  0|  20|          13|           3|
    |indvars_iv_next93_fu_1382_p2       |         +|   0|  0|  20|          13|           4|
    |indvars_iv_next95_fu_1352_p2       |         +|   0|  0|  20|          13|           3|
    |indvars_iv_next97_fu_1358_p2       |         +|   0|  0|  20|          13|           3|
    |empty_44_fu_1221_p2                |      icmp|   0|  0|  12|          13|          13|
    |empty_50_fu_1297_p2                |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln202_fu_1165_p2              |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln226_fu_1285_p2              |      icmp|   0|  0|  12|          11|          12|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state147_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |smax91_fu_1227_p3                  |    select|   0|  0|  13|           1|          13|
    |smax98_fu_1303_p3                  |    select|   0|  0|  13|           1|          13|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 458|         334|         262|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  812|        154|    1|        154|
    |ap_done               |    9|          2|    1|          2|
    |gmem_ARADDR           |   26|          5|   64|        320|
    |gmem_ARBURST          |   14|          3|    2|          6|
    |gmem_ARCACHE          |   14|          3|    4|         12|
    |gmem_ARID             |   14|          3|    1|          3|
    |gmem_ARLEN            |   20|          4|   32|        128|
    |gmem_ARLOCK           |   14|          3|    2|          6|
    |gmem_ARPROT           |   14|          3|    3|          9|
    |gmem_ARQOS            |   14|          3|    4|         12|
    |gmem_ARREGION         |   14|          3|    4|         12|
    |gmem_ARSIZE           |   14|          3|    3|          9|
    |gmem_ARUSER           |   14|          3|    1|          3|
    |gmem_ARVALID          |   20|          4|    1|          4|
    |gmem_AWVALID          |    9|          2|    1|          2|
    |gmem_BREADY           |    9|          2|    1|          2|
    |gmem_RREADY           |   14|          3|    1|          3|
    |gmem_WVALID           |    9|          2|    1|          2|
    |gmem_blk_n_AR         |    9|          2|    1|          2|
    |i_fu_120              |    9|          2|   13|         26|
    |indvar172_reg_781     |    9|          2|   11|         22|
    |indvar_fu_124         |    9|          2|   11|         22|
    |indvars_iv87_fu_128   |    9|          2|   13|         26|
    |indvars_iv89_fu_132   |    9|          2|   13|         26|
    |indvars_iv92_fu_136   |    9|          2|   13|         26|
    |indvars_iv94_reg_770  |    9|          2|   13|         26|
    |indvars_iv96_reg_759  |    9|          2|   13|         26|
    |indvars_iv99_reg_748  |    9|          2|   13|         26|
    |j0_reg_792            |    9|          2|   13|         26|
    |localA_0_0_address0   |   14|          3|   10|         30|
    |localA_0_0_ce0        |   14|          3|    1|          3|
    |localA_0_0_we0        |    9|          2|    1|          2|
    |localA_0_1_address0   |   14|          3|   10|         30|
    |localA_0_1_ce0        |   14|          3|    1|          3|
    |localA_0_1_we0        |    9|          2|    1|          2|
    |localA_0_2_address0   |   14|          3|   10|         30|
    |localA_0_2_ce0        |   14|          3|    1|          3|
    |localA_0_2_we0        |    9|          2|    1|          2|
    |localA_0_3_address0   |   14|          3|   10|         30|
    |localA_0_3_ce0        |   14|          3|    1|          3|
    |localA_0_3_we0        |    9|          2|    1|          2|
    |localA_1_0_address0   |   14|          3|   10|         30|
    |localA_1_0_ce0        |   14|          3|    1|          3|
    |localA_1_0_we0        |    9|          2|    1|          2|
    |localA_1_1_address0   |   14|          3|   10|         30|
    |localA_1_1_ce0        |   14|          3|    1|          3|
    |localA_1_1_we0        |    9|          2|    1|          2|
    |localA_1_2_address0   |   14|          3|   10|         30|
    |localA_1_2_ce0        |   14|          3|    1|          3|
    |localA_1_2_we0        |    9|          2|    1|          2|
    |localA_1_3_address0   |   14|          3|   10|         30|
    |localA_1_3_ce0        |   14|          3|    1|          3|
    |localA_1_3_we0        |    9|          2|    1|          2|
    |localA_2_0_address0   |   14|          3|   10|         30|
    |localA_2_0_ce0        |   14|          3|    1|          3|
    |localA_2_0_we0        |    9|          2|    1|          2|
    |localA_2_1_address0   |   14|          3|   10|         30|
    |localA_2_1_ce0        |   14|          3|    1|          3|
    |localA_2_1_we0        |    9|          2|    1|          2|
    |localA_2_2_address0   |   14|          3|   10|         30|
    |localA_2_2_ce0        |   14|          3|    1|          3|
    |localA_2_2_we0        |    9|          2|    1|          2|
    |localA_2_3_address0   |   14|          3|   10|         30|
    |localA_2_3_ce0        |   14|          3|    1|          3|
    |localA_2_3_we0        |    9|          2|    1|          2|
    |localA_3_0_address0   |   14|          3|   10|         30|
    |localA_3_0_ce0        |   14|          3|    1|          3|
    |localA_3_0_we0        |    9|          2|    1|          2|
    |localA_3_1_address0   |   14|          3|   10|         30|
    |localA_3_1_ce0        |   14|          3|    1|          3|
    |localA_3_1_we0        |    9|          2|    1|          2|
    |localA_3_2_address0   |   14|          3|   10|         30|
    |localA_3_2_ce0        |   14|          3|    1|          3|
    |localA_3_2_we0        |    9|          2|    1|          2|
    |localA_3_3_address0   |   14|          3|   10|         30|
    |localA_3_3_ce0        |   14|          3|    1|          3|
    |localA_3_3_we0        |    9|          2|    1|          2|
    |localB_0_0_address0   |   14|          3|   10|         30|
    |localB_0_0_ce0        |   14|          3|    1|          3|
    |localB_0_0_we0        |    9|          2|    1|          2|
    |localB_0_1_address0   |   14|          3|   10|         30|
    |localB_0_1_ce0        |   14|          3|    1|          3|
    |localB_0_1_we0        |    9|          2|    1|          2|
    |localB_0_2_address0   |   14|          3|   10|         30|
    |localB_0_2_ce0        |   14|          3|    1|          3|
    |localB_0_2_we0        |    9|          2|    1|          2|
    |localB_0_3_address0   |   14|          3|   10|         30|
    |localB_0_3_ce0        |   14|          3|    1|          3|
    |localB_0_3_we0        |    9|          2|    1|          2|
    |localB_1_0_address0   |   14|          3|   10|         30|
    |localB_1_0_ce0        |   14|          3|    1|          3|
    |localB_1_0_we0        |    9|          2|    1|          2|
    |localB_1_1_address0   |   14|          3|   10|         30|
    |localB_1_1_ce0        |   14|          3|    1|          3|
    |localB_1_1_we0        |    9|          2|    1|          2|
    |localB_1_2_address0   |   14|          3|   10|         30|
    |localB_1_2_ce0        |   14|          3|    1|          3|
    |localB_1_2_we0        |    9|          2|    1|          2|
    |localB_1_3_address0   |   14|          3|   10|         30|
    |localB_1_3_ce0        |   14|          3|    1|          3|
    |localB_1_3_we0        |    9|          2|    1|          2|
    |localB_2_0_address0   |   14|          3|   10|         30|
    |localB_2_0_ce0        |   14|          3|    1|          3|
    |localB_2_0_we0        |    9|          2|    1|          2|
    |localB_2_1_address0   |   14|          3|   10|         30|
    |localB_2_1_ce0        |   14|          3|    1|          3|
    |localB_2_1_we0        |    9|          2|    1|          2|
    |localB_2_2_address0   |   14|          3|   10|         30|
    |localB_2_2_ce0        |   14|          3|    1|          3|
    |localB_2_2_we0        |    9|          2|    1|          2|
    |localB_2_3_address0   |   14|          3|   10|         30|
    |localB_2_3_ce0        |   14|          3|    1|          3|
    |localB_2_3_we0        |    9|          2|    1|          2|
    |localB_3_0_address0   |   14|          3|   10|         30|
    |localB_3_0_ce0        |   14|          3|    1|          3|
    |localB_3_0_we0        |    9|          2|    1|          2|
    |localB_3_1_address0   |   14|          3|   10|         30|
    |localB_3_1_ce0        |   14|          3|    1|          3|
    |localB_3_1_we0        |    9|          2|    1|          2|
    |localB_3_2_address0   |   14|          3|   10|         30|
    |localB_3_2_ce0        |   14|          3|    1|          3|
    |localB_3_2_we0        |    9|          2|    1|          2|
    |localB_3_3_address0   |   14|          3|   10|         30|
    |localB_3_3_ce0        |   14|          3|    1|          3|
    |localB_3_3_we0        |    9|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 | 2337|        483|  638|       2063|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                    Name                                   |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln202_reg_2722                                                         |   11|   0|   11|          0|
    |add_ln226_reg_2780                                                         |   11|   0|   11|          0|
    |ap_CS_fsm                                                                  |  153|   0|  153|          0|
    |ap_done_reg                                                                |    1|   0|    1|          0|
    |ap_rst_n_inv                                                               |    1|   0|    1|          0|
    |ap_rst_reg_1                                                               |    1|   0|    1|          0|
    |ap_rst_reg_2                                                               |    1|   0|    1|          0|
    |empty_45_reg_2746                                                          |   14|   0|   14|          0|
    |empty_46_reg_2727                                                          |   10|   0|   10|          0|
    |empty_51_reg_2785                                                          |   14|   0|   14|          0|
    |empty_reg_2706                                                             |    6|   0|    6|          0|
    |grp_krnl_mmult_Pipeline_Accum_C_fu_990_ap_start_reg                        |    1|   0|    1|          0|
    |grp_krnl_mmult_Pipeline_fill_localC_fill_localC_inner_fu_829_ap_start_reg  |    1|   0|    1|          0|
    |grp_krnl_mmult_Pipeline_readA_readA_i_readA_k_fu_804_ap_start_reg          |    1|   0|    1|          0|
    |grp_krnl_mmult_Pipeline_readB_readB_j_readB_k_fu_865_ap_start_reg          |    1|   0|    1|          0|
    |grp_krnl_mmult_Pipeline_systolick_fu_890_ap_start_reg                      |    1|   0|    1|          0|
    |grp_krnl_mmult_Pipeline_writeC_writeC_inner_fu_1090_ap_start_reg           |    1|   0|    1|          0|
    |i_fu_120                                                                   |   13|   0|   13|          0|
    |indvar172_reg_781                                                          |   11|   0|   11|          0|
    |indvar_fu_124                                                              |   11|   0|   11|          0|
    |indvars_iv87_fu_128                                                        |   13|   0|   13|          0|
    |indvars_iv89_fu_132                                                        |   13|   0|   13|          0|
    |indvars_iv92_fu_136                                                        |   13|   0|   13|          0|
    |indvars_iv94_reg_770                                                       |   13|   0|   13|          0|
    |indvars_iv96_reg_759                                                       |   13|   0|   13|          0|
    |indvars_iv99_reg_748                                                       |   13|   0|   13|          0|
    |indvars_iv_next100_reg_2812                                                |   13|   0|   13|          0|
    |indvars_iv_next109_reg_2762                                                |   13|   0|   13|          0|
    |indvars_iv_next131_reg_3126                                                |   13|   0|   13|          0|
    |indvars_iv_next95_reg_2802                                                 |   13|   0|   13|          0|
    |indvars_iv_next97_reg_2807                                                 |   13|   0|   13|          0|
    |j0_reg_792                                                                 |   13|   0|   13|          0|
    |localC_0_0_0_fu_140                                                        |   32|   0|   32|          0|
    |localC_0_1_0_fu_144                                                        |   32|   0|   32|          0|
    |localC_0_2_0_fu_148                                                        |   32|   0|   32|          0|
    |localC_0_3_0_fu_152                                                        |   32|   0|   32|          0|
    |localC_1_0_0_fu_156                                                        |   32|   0|   32|          0|
    |localC_1_1_0_fu_160                                                        |   32|   0|   32|          0|
    |localC_1_2_0_fu_164                                                        |   32|   0|   32|          0|
    |localC_1_3_0_fu_168                                                        |   32|   0|   32|          0|
    |localC_2_0_0_fu_172                                                        |   32|   0|   32|          0|
    |localC_2_1_0_fu_176                                                        |   32|   0|   32|          0|
    |localC_2_2_0_fu_180                                                        |   32|   0|   32|          0|
    |localC_2_3_0_fu_184                                                        |   32|   0|   32|          0|
    |localC_3_0_0_fu_188                                                        |   32|   0|   32|          0|
    |localC_3_1_0_fu_192                                                        |   32|   0|   32|          0|
    |localC_3_2_0_fu_196                                                        |   32|   0|   32|          0|
    |localC_3_3_0_fu_200                                                        |   32|   0|   32|          0|
    |mul_ln238_reg_2881                                                         |  128|   0|  128|          0|
    |sext_ln202_1_reg_2757                                                      |   64|   0|   76|         12|
    |sext_ln202_reg_2714                                                        |   14|   0|   14|          0|
    |sext_ln238_1_reg_2876                                                      |   64|   0|   76|         12|
    |shl_ln238_1_reg_2767                                                       |   10|   0|   24|         14|
    |trunc_ln202_reg_2751                                                       |   12|   0|   12|          0|
    |trunc_ln226_reg_2870                                                       |   12|   0|   12|          0|
    |trunc_ln238_reg_2791                                                       |   10|   0|   10|          0|
    |trunc_ln2_reg_2796                                                         |   58|   0|   58|          0|
    |trunc_ln_reg_2732                                                          |   58|   0|   58|          0|
    |zext_ln238_1_reg_2772                                                      |   64|   0|  128|         64|
    +---------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                      | 1426|   0| 1528|        102|
    +---------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|    krnl_mmult|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|    krnl_mmult|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|    krnl_mmult|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

