#ifndef MVMM_AARCH64_H
#define MVMM_AARCH64_H

#include "types.h"

#define arm_sysreg(op1, crn, crm, op2)  \
  s3_ ## op1 ## _ ## crn ## _ ## crm ## _ ## op2

#define __read_sysreg(val, reg) \
  asm volatile("mrs %0, " #reg : "=r"(val))
#define read_sysreg(val, reg)  __read_sysreg(val, reg)

#define __write_sysreg(reg, val)  \
  asm volatile("msr " #reg ", %0" : : "r"(val))
#define write_sysreg(reg, val)  \
  do { u64 x = (u64)(val); __write_sysreg(reg, x); } while(0)

#define intr_enable()   asm volatile("msr daifclr, #2" ::: "memory")
#define intr_disable()  asm volatile("msr daifset, #2" ::: "memory")

#define isb()     asm volatile("isb");
#define dsb(ty)   asm volatile("dsb " #ty);

#define HCR_VM    (1<<0)
#define HCR_SWIO  (1<<1)
#define HCR_FMO   (1<<3)
#define HCR_IMO   (1<<4)
#define HCR_TWI   (1<<13)
#define HCR_TWE   (1<<14)
#define HCR_TID3  (1<<18)
#define HCR_TSC   (1<<19)
#define HCR_TGE   (1<<27)
#define HCR_RW    (1<<31)

#define HPFAR_FIPA_MASK   0xfffffffffff

static inline int cpuid() {
  int mpidr;
  read_sysreg(mpidr, mpidr_el1);
  return mpidr & 0xf;
}

static inline u64 vttbr_ipa2pa(u64 ipa) {
  u64 par;
  asm volatile("at s12e1r, %0" :: "r"(ipa) : "memory");
  read_sysreg(par, par_el1);
  return par;
}

static inline void tlb_flush() {
  dsb(ishst);
  asm volatile("tlbi vmalls12e1");
  dsb(ish);
  isb();
}

#endif
