$date
	Thu Nov 11 15:38:37 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rom_tb $end
$var wire 8 ! data_3 [7:0] $end
$var wire 8 " data_2 [7:0] $end
$var wire 8 # data_1 [7:0] $end
$var wire 8 $ data_0 [7:0] $end
$var reg 8 % address [7:0] $end
$var reg 1 & clk $end
$scope module dut $end
$var wire 8 ' address [7:0] $end
$var wire 1 & clk $end
$var reg 8 ( data_0 [7:0] $end
$var reg 8 ) data_1 [7:0] $end
$var reg 8 * data_2 [7:0] $end
$var reg 8 + data_3 [7:0] $end
$scope begin $unm_blk_5 $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000000 ,
bx +
bx *
bx )
bx (
b0 '
0&
b0 %
bx $
bx #
bx "
bx !
$end
#4
b0 !
b0 +
b11 "
b11 *
b10 #
b10 )
b1 $
b1 (
1&
#8
0&
#11
b1 %
b1 '
#12
b0 "
b0 *
b11 #
b11 )
b10 $
b10 (
1&
#16
0&
#19
b10 %
b10 '
#20
b11100011 !
b11100011 +
b0 #
b0 )
b11 $
b11 (
1&
#24
0&
#27
b11 %
b11 '
#28
b0 !
b0 +
b11100011 "
b11100011 *
b0 $
b0 (
1&
#32
0&
#35
b100 %
b100 '
#36
b0 "
b0 *
b11100011 #
b11100011 )
1&
#40
0&
#43
b101 %
b101 '
#44
b0 #
b0 )
b11100011 $
b11100011 (
1&
#48
0&
#51
b110 %
b110 '
#52
b0 $
b0 (
1&
#56
0&
#59
b111 %
b111 '
#60
1&
#64
0&
#67
b1000 %
b1000 '
#68
1&
#72
0&
#75
b1001 %
b1001 '
#76
b1 !
b1 +
1&
#80
0&
#83
b1010 %
b1010 '
#84
b0 !
b0 +
b1 "
b1 *
1&
#88
0&
#91
b1011 %
b1011 '
#92
b0 "
b0 *
b1 #
b1 )
1&
#96
0&
#99
b1100 %
b1100 '
#100
b0 #
b0 )
b1 $
b1 (
1&
#104
0&
#107
b1101 %
b1101 '
#108
b0 $
b0 (
1&
#112
0&
#115
b1110 %
b1110 '
#116
1&
#120
0&
#123
b1111 %
b1111 '
#124
1&
#128
0&
#131
b10000 %
b10000 '
#132
1&
#136
0&
#139
b10001 %
b10001 '
#140
1&
#144
0&
#147
b10010 %
b10010 '
#148
1&
#152
0&
#155
b10011 %
b10011 '
#156
1&
#160
0&
#163
b10100 %
b10100 '
