Introduction
This project implements a simple 16-element FIFO (First-In, First-Out) buffer in SystemVerilog and provides a UVM-like testbench environment to verify its functionality. The testbench components are designed to be modular and reusable for effective verification.

