#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b52ba0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b52d30 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x1b409e0 .functor NOT 1, L_0x1b9a200, C4<0>, C4<0>, C4<0>;
L_0x1b99f60 .functor XOR 4, L_0x1b99e20, L_0x1b99ec0, C4<0000>, C4<0000>;
L_0x1b9a0f0 .functor XOR 4, L_0x1b99f60, L_0x1b9a020, C4<0000>, C4<0000>;
v0x1b93890_0 .net *"_ivl_10", 3 0, L_0x1b9a020;  1 drivers
v0x1b93990_0 .net *"_ivl_12", 3 0, L_0x1b9a0f0;  1 drivers
v0x1b93a70_0 .net *"_ivl_2", 3 0, L_0x1b99d80;  1 drivers
v0x1b93b30_0 .net *"_ivl_4", 3 0, L_0x1b99e20;  1 drivers
v0x1b93c10_0 .net *"_ivl_6", 3 0, L_0x1b99ec0;  1 drivers
v0x1b93d40_0 .net *"_ivl_8", 3 0, L_0x1b99f60;  1 drivers
v0x1b93e20_0 .net "c", 0 0, v0x1b8e4a0_0;  1 drivers
v0x1b93ec0_0 .var "clk", 0 0;
v0x1b93f60_0 .net "d", 0 0, v0x1b8e5e0_0;  1 drivers
v0x1b94000_0 .net "mux_in_dut", 3 0, L_0x1b95b30;  1 drivers
v0x1b940a0_0 .net "mux_in_ref", 3 0, L_0x1b94780;  1 drivers
v0x1b94140_0 .var/2u "stats1", 159 0;
v0x1b94200_0 .var/2u "strobe", 0 0;
v0x1b942c0_0 .net "tb_match", 0 0, L_0x1b9a200;  1 drivers
v0x1b94380_0 .net "tb_mismatch", 0 0, L_0x1b409e0;  1 drivers
v0x1b94440_0 .net "wavedrom_enable", 0 0, v0x1b8e680_0;  1 drivers
v0x1b94510_0 .net "wavedrom_title", 511 0, v0x1b8e720_0;  1 drivers
L_0x1b99d80 .concat [ 4 0 0 0], L_0x1b94780;
L_0x1b99e20 .concat [ 4 0 0 0], L_0x1b94780;
L_0x1b99ec0 .concat [ 4 0 0 0], L_0x1b95b30;
L_0x1b9a020 .concat [ 4 0 0 0], L_0x1b94780;
L_0x1b9a200 .cmp/eeq 4, L_0x1b99d80, L_0x1b9a0f0;
S_0x1b57070 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x1b52d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x1b40ce0 .functor OR 1, v0x1b8e4a0_0, v0x1b8e5e0_0, C4<0>, C4<0>;
L_0x1b41020 .functor NOT 1, v0x1b8e5e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b57b00 .functor AND 1, v0x1b8e4a0_0, v0x1b8e5e0_0, C4<1>, C4<1>;
v0x1b6aa60_0 .net *"_ivl_10", 0 0, L_0x1b41020;  1 drivers
v0x1b6ab00_0 .net *"_ivl_15", 0 0, L_0x1b57b00;  1 drivers
v0x1b407a0_0 .net *"_ivl_2", 0 0, L_0x1b40ce0;  1 drivers
L_0x7fc14bb7b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b40ab0_0 .net/2s *"_ivl_6", 0 0, L_0x7fc14bb7b018;  1 drivers
v0x1b40df0_0 .net "c", 0 0, v0x1b8e4a0_0;  alias, 1 drivers
v0x1b41130_0 .net "d", 0 0, v0x1b8e5e0_0;  alias, 1 drivers
v0x1b8db50_0 .net "mux_in", 3 0, L_0x1b94780;  alias, 1 drivers
L_0x1b94780 .concat8 [ 1 1 1 1], L_0x1b40ce0, L_0x7fc14bb7b018, L_0x1b41020, L_0x1b57b00;
S_0x1b8dcb0 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x1b52d30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1b8e4a0_0 .var "c", 0 0;
v0x1b8e540_0 .net "clk", 0 0, v0x1b93ec0_0;  1 drivers
v0x1b8e5e0_0 .var "d", 0 0;
v0x1b8e680_0 .var "wavedrom_enable", 0 0;
v0x1b8e720_0 .var "wavedrom_title", 511 0;
E_0x1b51780/0 .event negedge, v0x1b8e540_0;
E_0x1b51780/1 .event posedge, v0x1b8e540_0;
E_0x1b51780 .event/or E_0x1b51780/0, E_0x1b51780/1;
E_0x1b519f0 .event negedge, v0x1b8e540_0;
E_0x1b51d90 .event posedge, v0x1b8e540_0;
S_0x1b8dfa0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x1b8dcb0;
 .timescale -12 -12;
v0x1b8e1a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b8e2a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x1b8dcb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b8e8d0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1b52d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x1b6a860 .functor NOT 1, v0x1b8e4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b94910 .functor NOT 1, v0x1b8e5e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b949a0 .functor AND 1, L_0x1b6a860, L_0x1b94910, C4<1>, C4<1>;
L_0x7fc14bb7b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1b94ab0 .functor AND 1, L_0x1b949a0, L_0x7fc14bb7b060, C4<1>, C4<1>;
L_0x1b94bf0 .functor NOT 1, v0x1b8e4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b94c60 .functor AND 1, L_0x1b94bf0, v0x1b8e5e0_0, C4<1>, C4<1>;
L_0x7fc14bb7b0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1b94e70 .functor AND 1, L_0x1b94c60, L_0x7fc14bb7b0a8, C4<1>, C4<1>;
L_0x1b94f80 .functor OR 1, L_0x1b94ab0, L_0x1b94e70, C4<0>, C4<0>;
L_0x1b950e0 .functor NOT 1, v0x1b8e5e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b95150 .functor AND 1, v0x1b8e4a0_0, L_0x1b950e0, C4<1>, C4<1>;
L_0x7fc14bb7b0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1b95380 .functor AND 1, L_0x1b95150, L_0x7fc14bb7b0f0, C4<1>, C4<1>;
L_0x1b95440 .functor OR 1, L_0x1b94f80, L_0x1b95380, C4<0>, C4<0>;
L_0x1b955c0 .functor AND 1, v0x1b8e4a0_0, v0x1b8e5e0_0, C4<1>, C4<1>;
L_0x7fc14bb7b138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1b95680 .functor AND 1, L_0x1b955c0, L_0x7fc14bb7b138, C4<1>, C4<1>;
L_0x1b95550 .functor OR 1, L_0x1b95440, L_0x1b95680, C4<0>, C4<0>;
L_0x1b958b0 .functor NOT 1, v0x1b8e4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b959b0 .functor NOT 1, v0x1b8e5e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b95a20 .functor AND 1, L_0x1b958b0, L_0x1b959b0, C4<1>, C4<1>;
L_0x7fc14bb7b180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1b95bd0 .functor AND 1, L_0x1b95a20, L_0x7fc14bb7b180, C4<1>, C4<1>;
L_0x1b95ce0 .functor NOT 1, v0x1b8e4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b95e00 .functor AND 1, L_0x1b95ce0, v0x1b8e5e0_0, C4<1>, C4<1>;
L_0x7fc14bb7b1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1b95ec0 .functor AND 1, L_0x1b95e00, L_0x7fc14bb7b1c8, C4<1>, C4<1>;
L_0x1b96090 .functor OR 1, L_0x1b95bd0, L_0x1b95ec0, C4<0>, C4<0>;
L_0x1b961a0 .functor NOT 1, v0x1b8e5e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b962e0 .functor AND 1, v0x1b8e4a0_0, L_0x1b961a0, C4<1>, C4<1>;
L_0x7fc14bb7b210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1b963a0 .functor AND 1, L_0x1b962e0, L_0x7fc14bb7b210, C4<1>, C4<1>;
L_0x1b96590 .functor OR 1, L_0x1b96090, L_0x1b963a0, C4<0>, C4<0>;
L_0x1b966a0 .functor AND 1, v0x1b8e4a0_0, v0x1b8e5e0_0, C4<1>, C4<1>;
L_0x7fc14bb7b258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1b96800 .functor AND 1, L_0x1b966a0, L_0x7fc14bb7b258, C4<1>, C4<1>;
L_0x1b968c0 .functor OR 1, L_0x1b96590, L_0x1b96800, C4<0>, C4<0>;
L_0x1b96ad0 .functor NOT 1, v0x1b8e4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b96b40 .functor NOT 1, v0x1b8e5e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b96cc0 .functor AND 1, L_0x1b96ad0, L_0x1b96b40, C4<1>, C4<1>;
L_0x7fc14bb7b2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1b96dd0 .functor AND 1, L_0x1b96cc0, L_0x7fc14bb7b2a0, C4<1>, C4<1>;
L_0x1b97000 .functor NOT 1, v0x1b8e4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b97070 .functor AND 1, L_0x1b97000, v0x1b8e5e0_0, C4<1>, C4<1>;
L_0x7fc14bb7b2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1b97260 .functor AND 1, L_0x1b97070, L_0x7fc14bb7b2e8, C4<1>, C4<1>;
L_0x1b973a0 .functor OR 1, L_0x1b96dd0, L_0x1b97260, C4<0>, C4<0>;
L_0x1b975f0 .functor NOT 1, v0x1b8e5e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b97660 .functor AND 1, v0x1b8e4a0_0, L_0x1b975f0, C4<1>, C4<1>;
L_0x7fc14bb7b330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1b97a80 .functor AND 1, L_0x1b97660, L_0x7fc14bb7b330, C4<1>, C4<1>;
L_0x1b97b90 .functor OR 1, L_0x1b973a0, L_0x1b97a80, C4<0>, C4<0>;
L_0x1b97e00 .functor AND 1, v0x1b8e4a0_0, v0x1b8e5e0_0, C4<1>, C4<1>;
L_0x7fc14bb7b378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1b97e70 .functor AND 1, L_0x1b97e00, L_0x7fc14bb7b378, C4<1>, C4<1>;
L_0x1b980f0 .functor OR 1, L_0x1b97b90, L_0x1b97e70, C4<0>, C4<0>;
L_0x1b98340 .functor NOT 1, v0x1b8e4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b98530 .functor NOT 1, v0x1b8e5e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b985a0 .functor AND 1, L_0x1b98340, L_0x1b98530, C4<1>, C4<1>;
L_0x7fc14bb7b3c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1b98840 .functor AND 1, L_0x1b985a0, L_0x7fc14bb7b3c0, C4<1>, C4<1>;
L_0x1b98950 .functor NOT 1, v0x1b8e4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b98b60 .functor AND 1, L_0x1b98950, v0x1b8e5e0_0, C4<1>, C4<1>;
L_0x7fc14bb7b408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1b98c20 .functor AND 1, L_0x1b98b60, L_0x7fc14bb7b408, C4<1>, C4<1>;
L_0x1b98ee0 .functor OR 1, L_0x1b98840, L_0x1b98c20, C4<0>, C4<0>;
L_0x1b98ff0 .functor NOT 1, v0x1b8e5e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b99220 .functor AND 1, v0x1b8e4a0_0, L_0x1b98ff0, C4<1>, C4<1>;
L_0x7fc14bb7b450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1b992e0 .functor AND 1, L_0x1b99220, L_0x7fc14bb7b450, C4<1>, C4<1>;
L_0x1b995c0 .functor OR 1, L_0x1b98ee0, L_0x1b992e0, C4<0>, C4<0>;
L_0x1b996d0 .functor AND 1, v0x1b8e4a0_0, v0x1b8e5e0_0, C4<1>, C4<1>;
L_0x7fc14bb7b498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1b99920 .functor AND 1, L_0x1b996d0, L_0x7fc14bb7b498, C4<1>, C4<1>;
L_0x1b99a30 .functor OR 1, L_0x1b995c0, L_0x1b99920, C4<0>, C4<0>;
v0x1b8eab0_0 .net *"_ivl_10", 0 0, L_0x1b94ab0;  1 drivers
v0x1b8ebb0_0 .net *"_ivl_100", 0 0, L_0x1b973a0;  1 drivers
v0x1b8ec90_0 .net *"_ivl_102", 0 0, L_0x1b975f0;  1 drivers
v0x1b8ed50_0 .net *"_ivl_104", 0 0, L_0x1b97660;  1 drivers
v0x1b8ee30_0 .net/2u *"_ivl_106", 0 0, L_0x7fc14bb7b330;  1 drivers
v0x1b8ef60_0 .net *"_ivl_108", 0 0, L_0x1b97a80;  1 drivers
v0x1b8f040_0 .net *"_ivl_110", 0 0, L_0x1b97b90;  1 drivers
v0x1b8f120_0 .net *"_ivl_112", 0 0, L_0x1b97e00;  1 drivers
v0x1b8f200_0 .net/2u *"_ivl_114", 0 0, L_0x7fc14bb7b378;  1 drivers
v0x1b8f2e0_0 .net *"_ivl_116", 0 0, L_0x1b97e70;  1 drivers
v0x1b8f3c0_0 .net *"_ivl_118", 0 0, L_0x1b980f0;  1 drivers
v0x1b8f4a0_0 .net *"_ivl_12", 0 0, L_0x1b94bf0;  1 drivers
v0x1b8f580_0 .net *"_ivl_123", 0 0, L_0x1b98340;  1 drivers
v0x1b8f660_0 .net *"_ivl_125", 0 0, L_0x1b98530;  1 drivers
v0x1b8f740_0 .net *"_ivl_127", 0 0, L_0x1b985a0;  1 drivers
v0x1b8f820_0 .net/2u *"_ivl_129", 0 0, L_0x7fc14bb7b3c0;  1 drivers
v0x1b8f900_0 .net *"_ivl_131", 0 0, L_0x1b98840;  1 drivers
v0x1b8f9e0_0 .net *"_ivl_133", 0 0, L_0x1b98950;  1 drivers
v0x1b8fac0_0 .net *"_ivl_135", 0 0, L_0x1b98b60;  1 drivers
v0x1b8fba0_0 .net/2u *"_ivl_137", 0 0, L_0x7fc14bb7b408;  1 drivers
v0x1b8fc80_0 .net *"_ivl_139", 0 0, L_0x1b98c20;  1 drivers
v0x1b8fd60_0 .net *"_ivl_14", 0 0, L_0x1b94c60;  1 drivers
v0x1b8fe40_0 .net *"_ivl_141", 0 0, L_0x1b98ee0;  1 drivers
v0x1b8ff20_0 .net *"_ivl_143", 0 0, L_0x1b98ff0;  1 drivers
v0x1b90000_0 .net *"_ivl_145", 0 0, L_0x1b99220;  1 drivers
v0x1b900e0_0 .net/2u *"_ivl_147", 0 0, L_0x7fc14bb7b450;  1 drivers
v0x1b901c0_0 .net *"_ivl_149", 0 0, L_0x1b992e0;  1 drivers
v0x1b902a0_0 .net *"_ivl_151", 0 0, L_0x1b995c0;  1 drivers
v0x1b90380_0 .net *"_ivl_153", 0 0, L_0x1b996d0;  1 drivers
v0x1b90460_0 .net/2u *"_ivl_155", 0 0, L_0x7fc14bb7b498;  1 drivers
v0x1b90540_0 .net *"_ivl_157", 0 0, L_0x1b99920;  1 drivers
v0x1b90620_0 .net *"_ivl_159", 0 0, L_0x1b99a30;  1 drivers
v0x1b90700_0 .net/2u *"_ivl_16", 0 0, L_0x7fc14bb7b0a8;  1 drivers
v0x1b909f0_0 .net *"_ivl_18", 0 0, L_0x1b94e70;  1 drivers
v0x1b90ad0_0 .net *"_ivl_2", 0 0, L_0x1b6a860;  1 drivers
v0x1b90bb0_0 .net *"_ivl_20", 0 0, L_0x1b94f80;  1 drivers
v0x1b90c90_0 .net *"_ivl_22", 0 0, L_0x1b950e0;  1 drivers
v0x1b90d70_0 .net *"_ivl_24", 0 0, L_0x1b95150;  1 drivers
v0x1b90e50_0 .net/2u *"_ivl_26", 0 0, L_0x7fc14bb7b0f0;  1 drivers
v0x1b90f30_0 .net *"_ivl_28", 0 0, L_0x1b95380;  1 drivers
v0x1b91010_0 .net *"_ivl_30", 0 0, L_0x1b95440;  1 drivers
v0x1b910f0_0 .net *"_ivl_32", 0 0, L_0x1b955c0;  1 drivers
v0x1b911d0_0 .net/2u *"_ivl_34", 0 0, L_0x7fc14bb7b138;  1 drivers
v0x1b912b0_0 .net *"_ivl_36", 0 0, L_0x1b95680;  1 drivers
v0x1b91390_0 .net *"_ivl_38", 0 0, L_0x1b95550;  1 drivers
v0x1b91470_0 .net *"_ivl_4", 0 0, L_0x1b94910;  1 drivers
v0x1b91550_0 .net *"_ivl_42", 0 0, L_0x1b958b0;  1 drivers
v0x1b91630_0 .net *"_ivl_44", 0 0, L_0x1b959b0;  1 drivers
v0x1b91710_0 .net *"_ivl_46", 0 0, L_0x1b95a20;  1 drivers
v0x1b917f0_0 .net/2u *"_ivl_48", 0 0, L_0x7fc14bb7b180;  1 drivers
v0x1b918d0_0 .net *"_ivl_50", 0 0, L_0x1b95bd0;  1 drivers
v0x1b919b0_0 .net *"_ivl_52", 0 0, L_0x1b95ce0;  1 drivers
v0x1b91a90_0 .net *"_ivl_54", 0 0, L_0x1b95e00;  1 drivers
v0x1b91b70_0 .net/2u *"_ivl_56", 0 0, L_0x7fc14bb7b1c8;  1 drivers
v0x1b91c50_0 .net *"_ivl_58", 0 0, L_0x1b95ec0;  1 drivers
v0x1b91d30_0 .net *"_ivl_6", 0 0, L_0x1b949a0;  1 drivers
v0x1b91e10_0 .net *"_ivl_60", 0 0, L_0x1b96090;  1 drivers
v0x1b91ef0_0 .net *"_ivl_62", 0 0, L_0x1b961a0;  1 drivers
v0x1b91fd0_0 .net *"_ivl_64", 0 0, L_0x1b962e0;  1 drivers
v0x1b920b0_0 .net/2u *"_ivl_66", 0 0, L_0x7fc14bb7b210;  1 drivers
v0x1b92190_0 .net *"_ivl_68", 0 0, L_0x1b963a0;  1 drivers
v0x1b92270_0 .net *"_ivl_70", 0 0, L_0x1b96590;  1 drivers
v0x1b92350_0 .net *"_ivl_72", 0 0, L_0x1b966a0;  1 drivers
v0x1b92430_0 .net/2u *"_ivl_74", 0 0, L_0x7fc14bb7b258;  1 drivers
v0x1b92510_0 .net *"_ivl_76", 0 0, L_0x1b96800;  1 drivers
v0x1b92a00_0 .net *"_ivl_78", 0 0, L_0x1b968c0;  1 drivers
v0x1b92ae0_0 .net/2u *"_ivl_8", 0 0, L_0x7fc14bb7b060;  1 drivers
v0x1b92bc0_0 .net *"_ivl_82", 0 0, L_0x1b96ad0;  1 drivers
v0x1b92ca0_0 .net *"_ivl_84", 0 0, L_0x1b96b40;  1 drivers
v0x1b92d80_0 .net *"_ivl_86", 0 0, L_0x1b96cc0;  1 drivers
v0x1b92e60_0 .net/2u *"_ivl_88", 0 0, L_0x7fc14bb7b2a0;  1 drivers
v0x1b92f40_0 .net *"_ivl_90", 0 0, L_0x1b96dd0;  1 drivers
v0x1b93020_0 .net *"_ivl_92", 0 0, L_0x1b97000;  1 drivers
v0x1b93100_0 .net *"_ivl_94", 0 0, L_0x1b97070;  1 drivers
v0x1b931e0_0 .net/2u *"_ivl_96", 0 0, L_0x7fc14bb7b2e8;  1 drivers
v0x1b932c0_0 .net *"_ivl_98", 0 0, L_0x1b97260;  1 drivers
v0x1b933a0_0 .net "c", 0 0, v0x1b8e4a0_0;  alias, 1 drivers
v0x1b93440_0 .net "d", 0 0, v0x1b8e5e0_0;  alias, 1 drivers
v0x1b93530_0 .net "mux_in", 3 0, L_0x1b95b30;  alias, 1 drivers
L_0x1b95b30 .concat8 [ 1 1 1 1], L_0x1b95550, L_0x1b968c0, L_0x1b980f0, L_0x1b99a30;
S_0x1b93690 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x1b52d30;
 .timescale -12 -12;
E_0x1b3a9f0 .event anyedge, v0x1b94200_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b94200_0;
    %nor/r;
    %assign/vec4 v0x1b94200_0, 0;
    %wait E_0x1b3a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b8dcb0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1b8e5e0_0, 0;
    %assign/vec4 v0x1b8e4a0_0, 0;
    %wait E_0x1b519f0;
    %wait E_0x1b51d90;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1b8e5e0_0, 0;
    %assign/vec4 v0x1b8e4a0_0, 0;
    %wait E_0x1b51d90;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1b8e5e0_0, 0;
    %assign/vec4 v0x1b8e4a0_0, 0;
    %wait E_0x1b51d90;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1b8e5e0_0, 0;
    %assign/vec4 v0x1b8e4a0_0, 0;
    %wait E_0x1b51d90;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1b8e5e0_0, 0;
    %assign/vec4 v0x1b8e4a0_0, 0;
    %wait E_0x1b519f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b8e2a0;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b51780;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1b8e5e0_0, 0;
    %assign/vec4 v0x1b8e4a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b52d30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b93ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b94200_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b52d30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b93ec0_0;
    %inv;
    %store/vec4 v0x1b93ec0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b52d30;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b8e540_0, v0x1b94380_0, v0x1b93e20_0, v0x1b93f60_0, v0x1b940a0_0, v0x1b94000_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b52d30;
T_7 ;
    %load/vec4 v0x1b94140_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b94140_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b94140_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b94140_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b94140_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b94140_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b94140_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b52d30;
T_8 ;
    %wait E_0x1b51780;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b94140_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b94140_0, 4, 32;
    %load/vec4 v0x1b942c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b94140_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b94140_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b94140_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b94140_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b940a0_0;
    %load/vec4 v0x1b940a0_0;
    %load/vec4 v0x1b94000_0;
    %xor;
    %load/vec4 v0x1b940a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b94140_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b94140_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b94140_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b94140_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/ece241_2014_q3/iter0/response3/top_module.sv";
