<dec f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='54' type='SmallVector&lt;llvm::RegisterMaskPair, 8&gt;'/>
<offset>832</offset>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1008' u='r' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1025' u='r' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1320' c='_ZN4llvm17ScheduleDAGMILive25computeCyclicCriticalPathEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='107' c='_ZNK4llvm16RegisterPressure4dumpEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='165' u='m' c='_ZN4llvm16IntervalPressure5resetEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='173' u='m' c='_ZN4llvm14RegionPressure5resetEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='321' u='m' c='_ZN4llvm18RegPressureTracker11closeBottomEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='322' u='m' c='_ZN4llvm18RegPressureTracker11closeBottomEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='323' u='a' c='_ZN4llvm18RegPressureTracker11closeBottomEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='346' c='_ZN4llvm18RegPressureTracker12initLiveThruERKS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='724' u='a' c='_ZN4llvm18RegPressureTracker15discoverLiveOutENS_16RegisterMaskPairE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='482' c='_ZN4llvm15SIScheduleDAGMI10getOutRegsEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='347' u='r' c='_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='377' c='_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
