<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: LCDC Interrupt Status Definition</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">LCDC Interrupt Status Definition<div class="ingroups"><a class="el" href="group___l_c_d_c.html">LCDC</a> &raquo; <a class="el" href="group___l_c_d_c___b_a_s_e.html">LCDC Base</a> &raquo; <a class="el" href="group___l_c_d_c___exported___constants.html">LCDC Exported Constants</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae014081e5102acf2214ecf4baf55f56b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___status___definition.html#gae014081e5102acf2214ecf4baf55f56b">LCDC_STATUS_WAVEFORM_FINISH_INT</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga70105c4a8c864754c8ba9e9b0e5da52a">BIT30</a></td></tr>
<tr class="separator:gae014081e5102acf2214ecf4baf55f56b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga829a5fda470f970189d57b4a23d0b800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___status___definition.html#ga829a5fda470f970189d57b4a23d0b800">LCDC_STATUS_TEAR_TRIGGER_INT</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga83aaba3456aa46dfefe199fe6264d8dc">BIT20</a></td></tr>
<tr class="separator:ga829a5fda470f970189d57b4a23d0b800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga033d5707f680563c6a5e77e554766515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___status___definition.html#ga033d5707f680563c6a5e77e554766515">LCDC_STATUS_RX_FIFO_EMPTY</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga9ce58ae33c478370e59c915b04b05381">BIT19</a></td></tr>
<tr class="separator:ga033d5707f680563c6a5e77e554766515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8818f23fddd4504ef596c46da16b212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___status___definition.html#gab8818f23fddd4504ef596c46da16b212">LCDC_STATUS_RX_FIFO_FULL</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga56a026d146963b7d977255d9b1f682ae">BIT18</a></td></tr>
<tr class="separator:gab8818f23fddd4504ef596c46da16b212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a2ff93bcf9d6228cb4bc5a20e2d362d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___status___definition.html#ga4a2ff93bcf9d6228cb4bc5a20e2d362d">LCDC_STATUS_RX_AUTO_DONE_INT</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga27fe52b845a36280f50414ab4a00f74f">BIT17</a></td></tr>
<tr class="separator:ga4a2ff93bcf9d6228cb4bc5a20e2d362d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3ac9f0848cfd88fc9cf3fe04f329dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___status___definition.html#gaff3ac9f0848cfd88fc9cf3fe04f329dd">LCDC_STATUS_RX_FIFO_OVERFLOW_INT</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga7c55b9d74a6a1b129397792053cf08d5">BIT16</a></td></tr>
<tr class="separator:gaff3ac9f0848cfd88fc9cf3fe04f329dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c431a555944e36d361d57cab65d49dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___status___definition.html#ga3c431a555944e36d361d57cab65d49dd">LCDC_STATUS_TX_AUTO_DONE_INT</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#gacc2d074401e2b6322ee8f03476c24677">BIT6</a></td></tr>
<tr class="separator:ga3c431a555944e36d361d57cab65d49dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeeec87b50e37cd449629629afad4ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___status___definition.html#gafeeec87b50e37cd449629629afad4ccf">LCDC_STATUS_TX_FIFO_EMPTY</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#gae692bc3df48028ceb1ddc2534a993bb8">BIT5</a></td></tr>
<tr class="separator:gafeeec87b50e37cd449629629afad4ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4544e1f5ceb7465cc60fb74612cfd12b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___status___definition.html#ga4544e1f5ceb7465cc60fb74612cfd12b">LCDC_STATUS_TX_FIFO_FULL</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#gaa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td></tr>
<tr class="separator:ga4544e1f5ceb7465cc60fb74612cfd12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c038d8230e11243d37d4e22c85b38d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___status___definition.html#ga4c038d8230e11243d37d4e22c85b38d1">LCDC_STATUS_TX_FIFO_EMPTY_INT</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga8e44574a8a8becc885b05f3bc367ef6a">BIT3</a></td></tr>
<tr class="separator:ga4c038d8230e11243d37d4e22c85b38d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f0c27b00a7353230b7aa4fbe54f932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___status___definition.html#gab9f0c27b00a7353230b7aa4fbe54f932">LCDC_STATUS_TX_FIFO_OVERFLOW_INT</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga9c9560bccccb00174801c728f1ed1399">BIT2</a></td></tr>
<tr class="separator:gab9f0c27b00a7353230b7aa4fbe54f932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c100c80cbbd93c6d2e06660162a47a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___status___definition.html#ga9c100c80cbbd93c6d2e06660162a47a8">LCDC_STATUS_TX_FIFO_THRESHOLD_INT</a>&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga601923eba46784638244c1ebf2622a2a">BIT1</a></td></tr>
<tr class="separator:ga9c100c80cbbd93c6d2e06660162a47a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbf08f4a67464308fb3df0c6d255e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_c_d_c___interrupt___status___definition.html#gabfbf08f4a67464308fb3df0c6d255e13">IS_LCDC_STATUS</a>(STATUS)</td></tr>
<tr class="separator:gabfbf08f4a67464308fb3df0c6d255e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gae014081e5102acf2214ecf4baf55f56b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae014081e5102acf2214ecf4baf55f56b">&#9670;&nbsp;</a></span>LCDC_STATUS_WAVEFORM_FINISH_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_STATUS_WAVEFORM_FINISH_INT&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga70105c4a8c864754c8ba9e9b0e5da52a">BIT30</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>In DBI-B &amp; SDI interface, the status will be set when CS signal return to inactive level. In eDPI interface, this status will be set when data transmission has been finished and stop state of PHY has been set. </p>

</div>
</div>
<a id="ga829a5fda470f970189d57b4a23d0b800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga829a5fda470f970189d57b4a23d0b800">&#9670;&nbsp;</a></span>LCDC_STATUS_TEAR_TRIGGER_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_STATUS_TEAR_TRIGGER_INT&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga83aaba3456aa46dfefe199fe6264d8dc">BIT20</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tear interrupt status is triggered. </p>

</div>
</div>
<a id="ga033d5707f680563c6a5e77e554766515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga033d5707f680563c6a5e77e554766515">&#9670;&nbsp;</a></span>LCDC_STATUS_RX_FIFO_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_STATUS_RX_FIFO_EMPTY&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga9ce58ae33c478370e59c915b04b05381">BIT19</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX_FIFO offset is 0 and only valid in DBI-B auto receiving. </p>

</div>
</div>
<a id="gab8818f23fddd4504ef596c46da16b212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8818f23fddd4504ef596c46da16b212">&#9670;&nbsp;</a></span>LCDC_STATUS_RX_FIFO_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_STATUS_RX_FIFO_FULL&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga56a026d146963b7d977255d9b1f682ae">BIT18</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX_FIFO offset is full and only valid in DBI-B auto receiving. </p>

</div>
</div>
<a id="ga4a2ff93bcf9d6228cb4bc5a20e2d362d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a2ff93bcf9d6228cb4bc5a20e2d362d">&#9670;&nbsp;</a></span>LCDC_STATUS_RX_AUTO_DONE_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_STATUS_RX_AUTO_DONE_INT&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga27fe52b845a36280f50414ab4a00f74f">BIT17</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX auto done interrupt is triggered, only valid in DBI-B auto receiving. </p>

</div>
</div>
<a id="gaff3ac9f0848cfd88fc9cf3fe04f329dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff3ac9f0848cfd88fc9cf3fe04f329dd">&#9670;&nbsp;</a></span>LCDC_STATUS_RX_FIFO_OVERFLOW_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_STATUS_RX_FIFO_OVERFLOW_INT&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga7c55b9d74a6a1b129397792053cf08d5">BIT16</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX-FIFO has overflowed, only valid in DBI-B auto receiving. </p>

</div>
</div>
<a id="ga3c431a555944e36d361d57cab65d49dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c431a555944e36d361d57cab65d49dd">&#9670;&nbsp;</a></span>LCDC_STATUS_TX_AUTO_DONE_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_STATUS_TX_AUTO_DONE_INT&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#gacc2d074401e2b6322ee8f03476c24677">BIT6</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>When output pixel count grows no less than output pixel number. In eDPI mode, it is raised when hole frame has been tranmitted. </p>

</div>
</div>
<a id="gafeeec87b50e37cd449629629afad4ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafeeec87b50e37cd449629629afad4ccf">&#9670;&nbsp;</a></span>LCDC_STATUS_TX_FIFO_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_STATUS_TX_FIFO_EMPTY&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#gae692bc3df48028ceb1ddc2534a993bb8">BIT5</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX_FIFO offset is 0. </p>

</div>
</div>
<a id="ga4544e1f5ceb7465cc60fb74612cfd12b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4544e1f5ceb7465cc60fb74612cfd12b">&#9670;&nbsp;</a></span>LCDC_STATUS_TX_FIFO_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_STATUS_TX_FIFO_FULL&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#gaa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX_FIFO is full. </p>

</div>
</div>
<a id="ga4c038d8230e11243d37d4e22c85b38d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c038d8230e11243d37d4e22c85b38d1">&#9670;&nbsp;</a></span>LCDC_STATUS_TX_FIFO_EMPTY_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_STATUS_TX_FIFO_EMPTY_INT&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga8e44574a8a8becc885b05f3bc367ef6a">BIT3</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Triggered when TX_FIFO offset is 0. </p>

</div>
</div>
<a id="gab9f0c27b00a7353230b7aa4fbe54f932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9f0c27b00a7353230b7aa4fbe54f932">&#9670;&nbsp;</a></span>LCDC_STATUS_TX_FIFO_OVERFLOW_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_STATUS_TX_FIFO_OVERFLOW_INT&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga9c9560bccccb00174801c728f1ed1399">BIT2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Triggered when TX_FIFO overflows. </p>

</div>
</div>
<a id="ga9c100c80cbbd93c6d2e06660162a47a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c100c80cbbd93c6d2e06660162a47a8">&#9670;&nbsp;</a></span>LCDC_STATUS_TX_FIFO_THRESHOLD_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCDC_STATUS_TX_FIFO_THRESHOLD_INT&#160;&#160;&#160;<a class="el" href="group___platform___macros___exported___macros.html#ga601923eba46784638244c1ebf2622a2a">BIT1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Triggered when TX_FIFO offset is less than threshold. </p>

</div>
</div>
<a id="gabfbf08f4a67464308fb3df0c6d255e13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfbf08f4a67464308fb3df0c6d255e13">&#9670;&nbsp;</a></span>IS_LCDC_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_LCDC_STATUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">STATUS</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((STATUS) == <a class="code" href="group___l_c_d_c___interrupt___status___definition.html#gae014081e5102acf2214ecf4baf55f56b">LCDC_STATUS_WAVEFORM_FINISH_INT</a>) || \</div><div class="line">                                ((STATUS) == <a class="code" href="group___l_c_d_c___interrupt___status___definition.html#ga829a5fda470f970189d57b4a23d0b800">LCDC_STATUS_TEAR_TRIGGER_INT</a>) || \</div><div class="line">                                ((STATUS) == <a class="code" href="group___l_c_d_c___interrupt___status___definition.html#ga033d5707f680563c6a5e77e554766515">LCDC_STATUS_RX_FIFO_EMPTY</a>) || \</div><div class="line">                                ((STATUS) == <a class="code" href="group___l_c_d_c___interrupt___status___definition.html#gab8818f23fddd4504ef596c46da16b212">LCDC_STATUS_RX_FIFO_FULL</a>) || \</div><div class="line">                                ((STATUS) == <a class="code" href="group___l_c_d_c___interrupt___status___definition.html#ga4a2ff93bcf9d6228cb4bc5a20e2d362d">LCDC_STATUS_RX_AUTO_DONE_INT</a>) || \</div><div class="line">                                ((STATUS) == <a class="code" href="group___l_c_d_c___interrupt___status___definition.html#gaff3ac9f0848cfd88fc9cf3fe04f329dd">LCDC_STATUS_RX_FIFO_OVERFLOW_INT</a>) || \</div><div class="line">                                ((STATUS) == <a class="code" href="group___l_c_d_c___interrupt___status___definition.html#ga3c431a555944e36d361d57cab65d49dd">LCDC_STATUS_TX_AUTO_DONE_INT</a>) || \</div><div class="line">                                ((STATUS) == <a class="code" href="group___l_c_d_c___interrupt___status___definition.html#gafeeec87b50e37cd449629629afad4ccf">LCDC_STATUS_TX_FIFO_EMPTY</a>) || \</div><div class="line">                                ((STATUS) == <a class="code" href="group___l_c_d_c___interrupt___status___definition.html#ga4544e1f5ceb7465cc60fb74612cfd12b">LCDC_STATUS_TX_FIFO_FULL</a>) || \</div><div class="line">                                ((STATUS) == <a class="code" href="group___l_c_d_c___interrupt___status___definition.html#ga4c038d8230e11243d37d4e22c85b38d1">LCDC_STATUS_TX_FIFO_EMPTY_INT</a>) || \</div><div class="line">                                ((STATUS) == <a class="code" href="group___l_c_d_c___interrupt___status___definition.html#gab9f0c27b00a7353230b7aa4fbe54f932">LCDC_STATUS_TX_FIFO_OVERFLOW_INT</a>) || \</div><div class="line">                                ((STATUS) == <a class="code" href="group___l_c_d_c___interrupt___status___definition.html#ga9c100c80cbbd93c6d2e06660162a47a8">LCDC_STATUS_TX_FIFO_THRESHOLD_INT</a>))</div><div class="ttc" id="group___l_c_d_c___interrupt___status___definition_html_ga4c038d8230e11243d37d4e22c85b38d1"><div class="ttname"><a href="group___l_c_d_c___interrupt___status___definition.html#ga4c038d8230e11243d37d4e22c85b38d1">LCDC_STATUS_TX_FIFO_EMPTY_INT</a></div><div class="ttdeci">#define LCDC_STATUS_TX_FIFO_EMPTY_INT</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:321</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___status___definition_html_ga829a5fda470f970189d57b4a23d0b800"><div class="ttname"><a href="group___l_c_d_c___interrupt___status___definition.html#ga829a5fda470f970189d57b4a23d0b800">LCDC_STATUS_TEAR_TRIGGER_INT</a></div><div class="ttdeci">#define LCDC_STATUS_TEAR_TRIGGER_INT</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:313</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___status___definition_html_gae014081e5102acf2214ecf4baf55f56b"><div class="ttname"><a href="group___l_c_d_c___interrupt___status___definition.html#gae014081e5102acf2214ecf4baf55f56b">LCDC_STATUS_WAVEFORM_FINISH_INT</a></div><div class="ttdeci">#define LCDC_STATUS_WAVEFORM_FINISH_INT</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:312</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___status___definition_html_ga4a2ff93bcf9d6228cb4bc5a20e2d362d"><div class="ttname"><a href="group___l_c_d_c___interrupt___status___definition.html#ga4a2ff93bcf9d6228cb4bc5a20e2d362d">LCDC_STATUS_RX_AUTO_DONE_INT</a></div><div class="ttdeci">#define LCDC_STATUS_RX_AUTO_DONE_INT</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:316</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___status___definition_html_gab9f0c27b00a7353230b7aa4fbe54f932"><div class="ttname"><a href="group___l_c_d_c___interrupt___status___definition.html#gab9f0c27b00a7353230b7aa4fbe54f932">LCDC_STATUS_TX_FIFO_OVERFLOW_INT</a></div><div class="ttdeci">#define LCDC_STATUS_TX_FIFO_OVERFLOW_INT</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:322</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___status___definition_html_ga3c431a555944e36d361d57cab65d49dd"><div class="ttname"><a href="group___l_c_d_c___interrupt___status___definition.html#ga3c431a555944e36d361d57cab65d49dd">LCDC_STATUS_TX_AUTO_DONE_INT</a></div><div class="ttdeci">#define LCDC_STATUS_TX_AUTO_DONE_INT</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:318</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___status___definition_html_gaff3ac9f0848cfd88fc9cf3fe04f329dd"><div class="ttname"><a href="group___l_c_d_c___interrupt___status___definition.html#gaff3ac9f0848cfd88fc9cf3fe04f329dd">LCDC_STATUS_RX_FIFO_OVERFLOW_INT</a></div><div class="ttdeci">#define LCDC_STATUS_RX_FIFO_OVERFLOW_INT</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:317</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___status___definition_html_ga4544e1f5ceb7465cc60fb74612cfd12b"><div class="ttname"><a href="group___l_c_d_c___interrupt___status___definition.html#ga4544e1f5ceb7465cc60fb74612cfd12b">LCDC_STATUS_TX_FIFO_FULL</a></div><div class="ttdeci">#define LCDC_STATUS_TX_FIFO_FULL</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:320</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___status___definition_html_gafeeec87b50e37cd449629629afad4ccf"><div class="ttname"><a href="group___l_c_d_c___interrupt___status___definition.html#gafeeec87b50e37cd449629629afad4ccf">LCDC_STATUS_TX_FIFO_EMPTY</a></div><div class="ttdeci">#define LCDC_STATUS_TX_FIFO_EMPTY</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:319</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___status___definition_html_gab8818f23fddd4504ef596c46da16b212"><div class="ttname"><a href="group___l_c_d_c___interrupt___status___definition.html#gab8818f23fddd4504ef596c46da16b212">LCDC_STATUS_RX_FIFO_FULL</a></div><div class="ttdeci">#define LCDC_STATUS_RX_FIFO_FULL</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:315</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___status___definition_html_ga9c100c80cbbd93c6d2e06660162a47a8"><div class="ttname"><a href="group___l_c_d_c___interrupt___status___definition.html#ga9c100c80cbbd93c6d2e06660162a47a8">LCDC_STATUS_TX_FIFO_THRESHOLD_INT</a></div><div class="ttdeci">#define LCDC_STATUS_TX_FIFO_THRESHOLD_INT</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:323</div></div>
<div class="ttc" id="group___l_c_d_c___interrupt___status___definition_html_ga033d5707f680563c6a5e77e554766515"><div class="ttname"><a href="group___l_c_d_c___interrupt___status___definition.html#ga033d5707f680563c6a5e77e554766515">LCDC_STATUS_RX_FIFO_EMPTY</a></div><div class="ttdeci">#define LCDC_STATUS_RX_FIFO_EMPTY</div><div class="ttdef"><b>Definition:</b> rtl_lcdc.h:314</div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
