
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v
# synth_design -part xc7z020clg484-3 -top dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 577 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.539 ; gain = 27.895 ; free physical = 246947 ; free virtual = 309884
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2]
WARNING: [Synth 8-3331] design dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 has unconnected port ap_rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1564.305 ; gain = 90.660 ; free physical = 246867 ; free virtual = 309802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1564.305 ; gain = 90.660 ; free physical = 248047 ; free virtual = 310993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1572.305 ; gain = 98.660 ; free physical = 248046 ; free virtual = 310993
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1618.316 ; gain = 144.672 ; free physical = 247835 ; free virtual = 310802
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                      |Replication |Instances |
+------+-------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB0 |           1|     22715|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB1 |           1|     18155|
|3     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB2 |           1|     20934|
+------+-------------------------------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     16 Bit       Adders := 102   
	   2 Input     16 Bit       Adders := 65    
	   3 Input     16 Bit       Adders := 41    
	   4 Input     16 Bit       Adders := 57    
	   5 Input     16 Bit       Adders := 14    
	   7 Input     16 Bit       Adders := 10    
+---Registers : 
	               16 Bit    Registers := 496   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     16 Bit       Adders := 102   
	   2 Input     16 Bit       Adders := 65    
	   3 Input     16 Bit       Adders := 41    
	   4 Input     16 Bit       Adders := 57    
	   5 Input     16 Bit       Adders := 14    
	   7 Input     16 Bit       Adders := 10    
+---Registers : 
	               16 Bit    Registers := 496   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 has unconnected port ap_rst
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1934.629 ; gain = 460.984 ; free physical = 244743 ; free virtual = 307700
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                      |Replication |Instances |
+------+-------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB0 |           1|     17883|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB1 |           1|     14978|
|3     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB2 |           1|     16686|
+------+-------------------------------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1934.633 ; gain = 460.988 ; free physical = 244749 ; free virtual = 307706
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                      |Replication |Instances |
+------+-------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB0 |           1|     17883|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB1 |           1|     14978|
|3     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB2 |           1|     16686|
+------+-------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 1934.633 ; gain = 460.988 ; free physical = 247338 ; free virtual = 310279
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1934.633 ; gain = 460.988 ; free physical = 247458 ; free virtual = 310399
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1934.633 ; gain = 460.988 ; free physical = 247464 ; free virtual = 310405
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1934.633 ; gain = 460.988 ; free physical = 247451 ; free virtual = 310392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1934.633 ; gain = 460.988 ; free physical = 247447 ; free virtual = 310388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 1934.633 ; gain = 460.988 ; free physical = 247441 ; free virtual = 310382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 1934.633 ; gain = 460.988 ; free physical = 247450 ; free virtual = 310391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------------------------------------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                                                   | RTL Name                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------------------------------------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_28_V_read_7_reg_4313_pp0_iter6_reg_reg[15] | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_29_V_read_7_reg_4279_pp0_iter7_reg_reg[15] | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_30_V_read31_reg_4250_pp0_iter6_reg_reg[15] | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_31_V_read32_reg_4221_pp0_iter6_reg_reg[15] | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_26_V_read27_reg_4365_pp0_iter5_reg_reg[15] | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_27_V_read_8_reg_4342_pp0_iter5_reg_reg[15] | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_24_V_read25_reg_4421_pp0_iter5_reg_reg[15] | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_25_V_read26_reg_4391_pp0_iter5_reg_reg[15] | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_23_V_read24_reg_4451_pp0_iter5_reg_reg[15] | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_20_V_read21_reg_4539_pp0_iter4_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_19_V_read_7_reg_4567_pp0_iter4_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_21_V_read22_reg_4512_pp0_iter4_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_22_V_read23_reg_4483_pp0_iter4_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_15_V_read16_reg_4682_pp0_iter3_reg_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_13_V_read14_reg_4745_pp0_iter2_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_14_V_read15_reg_4714_pp0_iter3_reg_reg[15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_9_V_read_7_reg_4859_pp0_iter2_reg_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_10_V_read11_reg_4832_pp0_iter2_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_5_V_read_8_reg_4969_pp0_iter2_reg_reg[15]  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_11_V_read12_reg_4808_pp0_iter2_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_12_V_read13_reg_4778_pp0_iter2_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_18_V_read_7_reg_4594_pp0_iter4_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_17_V_read_8_reg_4621_pp0_iter4_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | data_16_V_read17_reg_4650_pp0_iter4_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+--------------------------------------------------------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |  1604|
|2     |LUT1   |    37|
|3     |LUT2   |  1453|
|4     |LUT3   |  4883|
|5     |LUT4   |  2887|
|6     |LUT5   |   495|
|7     |LUT6   |  2761|
|8     |SRL16E |   384|
|9     |FDRE   |  6401|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 20905|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 1934.633 ; gain = 460.988 ; free physical = 247449 ; free virtual = 310390
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 1934.633 ; gain = 460.988 ; free physical = 247449 ; free virtual = 310390
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 1934.637 ; gain = 460.988 ; free physical = 247451 ; free virtual = 310392
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1604 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2' is not ideal for floorplanning, since the cellview 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1996.805 ; gain = 0.000 ; free physical = 247456 ; free virtual = 310399
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 1996.805 ; gain = 523.258 ; free physical = 247561 ; free virtual = 310506
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2497.074 ; gain = 500.270 ; free physical = 247123 ; free virtual = 310083
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.074 ; gain = 0.000 ; free physical = 247127 ; free virtual = 310087
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2521.086 ; gain = 0.000 ; free physical = 247066 ; free virtual = 310050
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2521.094 ; gain = 24.020 ; free physical = 246848 ; free virtual = 309806
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2621.141 ; gain = 0.000 ; free physical = 246735 ; free virtual = 309740

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 12c834fef

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2621.141 ; gain = 0.000 ; free physical = 246715 ; free virtual = 309721

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12c834fef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2621.141 ; gain = 0.000 ; free physical = 246799 ; free virtual = 309805
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 128ce014c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2621.141 ; gain = 0.000 ; free physical = 246766 ; free virtual = 309771
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 134b3f1fb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2621.141 ; gain = 0.000 ; free physical = 246757 ; free virtual = 309763
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 134b3f1fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2621.141 ; gain = 0.000 ; free physical = 246765 ; free virtual = 309771
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: afd626ee

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2621.141 ; gain = 0.000 ; free physical = 246615 ; free virtual = 309621
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: afd626ee

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2621.141 ; gain = 0.000 ; free physical = 246605 ; free virtual = 309610
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2621.141 ; gain = 0.000 ; free physical = 246602 ; free virtual = 309608
Ending Logic Optimization Task | Checksum: afd626ee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2621.141 ; gain = 0.000 ; free physical = 246599 ; free virtual = 309604

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: afd626ee

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2621.141 ; gain = 0.000 ; free physical = 246594 ; free virtual = 309600

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: afd626ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.141 ; gain = 0.000 ; free physical = 246590 ; free virtual = 309596

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.141 ; gain = 0.000 ; free physical = 246590 ; free virtual = 309596
Ending Netlist Obfuscation Task | Checksum: afd626ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.141 ; gain = 0.000 ; free physical = 246587 ; free virtual = 309592
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2621.141 ; gain = 0.000 ; free physical = 246582 ; free virtual = 309588
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: afd626ee
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2698.215 ; gain = 48.016 ; free physical = 246415 ; free virtual = 309421
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.170 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2725.223 ; gain = 75.023 ; free physical = 246357 ; free virtual = 309362
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2920.395 ; gain = 222.180 ; free physical = 246161 ; free virtual = 309167
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2951.512 ; gain = 31.117 ; free physical = 246185 ; free virtual = 309191
Power optimization passes: Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2951.512 ; gain = 301.312 ; free physical = 246186 ; free virtual = 309192

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246229 ; free virtual = 309234


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 6401
Number of SRLs augmented: 0  newly gated: 0 Total: 384
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: afd626ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246182 ; free virtual = 309187
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: afd626ee
Power optimization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2951.512 ; gain = 330.371 ; free physical = 246127 ; free virtual = 309133
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 24110008 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: afd626ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246164 ; free virtual = 309170
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: afd626ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246189 ; free virtual = 309194
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: afd626ee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246136 ; free virtual = 309142
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: afd626ee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246125 ; free virtual = 309131
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: afd626ee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246140 ; free virtual = 309146

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246138 ; free virtual = 309143
Ending Netlist Obfuscation Task | Checksum: afd626ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246127 ; free virtual = 309132
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2951.512 ; gain = 330.371 ; free physical = 246127 ; free virtual = 309132
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 248326 ; free virtual = 311322
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 67f3d492

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 248325 ; free virtual = 311322
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 248339 ; free virtual = 311335

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 0fc618a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 248305 ; free virtual = 311300

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: caf2c178

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247978 ; free virtual = 311165

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: caf2c178

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247981 ; free virtual = 311169
Phase 1 Placer Initialization | Checksum: caf2c178

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247994 ; free virtual = 311184

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18cef8ce

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247956 ; free virtual = 311191

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247719 ; free virtual = 311015

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 27f61b76

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247718 ; free virtual = 311013
Phase 2 Global Placement | Checksum: 56905cdb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247714 ; free virtual = 311010

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 56905cdb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247716 ; free virtual = 311012

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b83ae2b8

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247813 ; free virtual = 311110

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e8523064

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247779 ; free virtual = 311075

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10aff61bd

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247786 ; free virtual = 311083

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 150ecd4aa

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247666 ; free virtual = 310963

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16f432669

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247621 ; free virtual = 310918

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 154b4f6b1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247644 ; free virtual = 310941
Phase 3 Detail Placement | Checksum: 154b4f6b1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247663 ; free virtual = 310960

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21f71c9ac

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net ap_ce_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 21f71c9ac

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 248942 ; free virtual = 312230
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.408. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 193408dd9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 248911 ; free virtual = 312200
Phase 4.1 Post Commit Optimization | Checksum: 193408dd9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 248911 ; free virtual = 312200

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 193408dd9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 248910 ; free virtual = 312198

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 193408dd9

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 248903 ; free virtual = 312191

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 248903 ; free virtual = 312191
Phase 4.4 Final Placement Cleanup | Checksum: 1a39798d7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 248903 ; free virtual = 312192
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a39798d7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 248905 ; free virtual = 312193
Ending Placer Task | Checksum: 140b82501

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 248920 ; free virtual = 312208
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 248916 ; free virtual = 312205
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 248811 ; free virtual = 312100
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 248665 ; free virtual = 311965
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 248529 ; free virtual = 311864
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 248196 ; free virtual = 311629
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 70c65838 ConstDB: 0 ShapeSum: cff1ccc9 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_ce" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ce". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_16_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_16_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_16_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_16_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_16_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_16_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_16_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_16_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_16_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_16_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_16_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_16_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_16_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_16_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_16_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_16_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_4_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_4_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_4_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_4_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_4_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_4_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_4_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_4_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_5_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_5_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_5_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_5_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_5_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_5_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_5_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_5_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_5_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_5_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_5_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_5_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_5_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_5_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_5_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_5_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_4_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_4_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_8_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_8_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_7_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_7_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_4_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_4_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_3_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_3_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_6_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_6_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_6_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_6_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_0_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_0_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_1_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_1_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_2_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_2_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_4_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_4_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_27_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_27_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_27_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_27_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_27_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_27_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_27_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_27_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_27_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_27_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_27_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_27_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_27_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_27_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_27_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_27_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_27_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_27_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_27_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_27_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_27_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_27_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_27_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_27_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_27_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_27_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_27_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_27_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_27_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_27_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_27_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_27_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_26_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_26_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_26_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_26_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_26_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_26_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_26_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_26_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_26_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_26_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1a6d4dbd6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247556 ; free virtual = 310947
Post Restoration Checksum: NetGraph: d934dfc6 NumContArr: cd9ffc10 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a6d4dbd6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247538 ; free virtual = 310934

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a6d4dbd6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247483 ; free virtual = 310907

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a6d4dbd6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247480 ; free virtual = 310905
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21bdd0582

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247684 ; free virtual = 310884
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.645  | TNS=0.000  | WHS=-0.019 | THS=-0.037 |

Phase 2 Router Initialization | Checksum: 19b4cff7f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247627 ; free virtual = 310924

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ec7661e7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247230 ; free virtual = 310693

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2350
 Number of Nodes with overlaps = 154
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.995  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2326ebe9d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246972 ; free virtual = 310132
Phase 4 Rip-up And Reroute | Checksum: 2326ebe9d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246983 ; free virtual = 310144

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2326ebe9d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246970 ; free virtual = 310130

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2326ebe9d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246982 ; free virtual = 310143
Phase 5 Delay and Skew Optimization | Checksum: 2326ebe9d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246979 ; free virtual = 310139

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 260bc31bb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246910 ; free virtual = 310072
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.995  | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 260bc31bb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246913 ; free virtual = 310074
Phase 6 Post Hold Fix | Checksum: 260bc31bb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246909 ; free virtual = 310070

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.04178 %
  Global Horizontal Routing Utilization  = 6.77147 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ef47266d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246890 ; free virtual = 310051

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ef47266d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246886 ; free virtual = 310047

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b9ede5cd

Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246805 ; free virtual = 309967

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.995  | TNS=0.000  | WHS=0.056  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b9ede5cd

Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246829 ; free virtual = 309990
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246868 ; free virtual = 310029

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246869 ; free virtual = 310030
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246884 ; free virtual = 310045
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246829 ; free virtual = 310022
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246806 ; free virtual = 310040
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 246886 ; free virtual = 310103
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2951.512 ; gain = 0.000 ; free physical = 247025 ; free virtual = 310192
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 23:19:33 2022...
