C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe  -mp  4  -prjfile  "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\scratchproject.prs"  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis"   -part M2S025  -package VF400  -grade STD    -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synlog\report\top_premap.xml -merge_inferred_clocks 0  -top_level_module  work.top  -implementation  synthesis  -oedif  "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\top.edn"  -conchk_prepass  "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\top_cck.rpt"   -freq 100.000   -tcl  "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\designer\top\synthesis.fdc"  "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synwork\top_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synwork\top_prem.srd"  -qsap  "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\top.sap"  -devicelib  C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\syntmp\top.plg"  -osyn  "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synwork\top_prem.srd"  -prjdir  "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\"  -prjname  top_syn  -log  "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synlog\top_premap.srr"  -sn  2020.03  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe -mp 4 -prjfile "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\scratchproject.prs" -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis" -part M2S025 -package VF400 -grade STD -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\top_premap.xml -merge_inferred_clocks 0 -top_level_module work.top -implementation synthesis -oedif "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\top.edn" -conchk_prepass "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\top_cck.rpt" -freq 100.000 -tcl "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\designer\top\synthesis.fdc" "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synwork\top_mult.srs" -flow prepass -gcc_prepass -osrd "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synwork\top_prem.srd" -qsap "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\top.sap" -devicelib ..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v -ologparam "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\syntmp\top.plg" -osyn "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synwork\top_prem.srd" -prjdir "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\" -prjname top_syn -log "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synlog\top_premap.srr" -sn 2020.03 -jobname "premap"
rc:1 success:1 runtime:7
file:..\scratchproject.prs|io:o|time:1631029465|size:12467|exec:0|csum:
file:..\top.edn|io:o|time:1630942887|size:4529711|exec:0|csum:
file:..\top_cck.rpt|io:o|time:1631029493|size:5587|exec:0|csum:
file:..\..\designer\top\synthesis.fdc|io:i|time:1631029461|size:54|exec:0|csum:EDA8117AEDC4C95665CD505A56F0A3BE
file:..\synwork\top_mult.srs|io:i|time:1631029486|size:6562|exec:0|csum:8AA6020D915B1AC9B39BC757D4D24E7A
file:..\synwork\top_prem.srd|io:o|time:1631029491|size:833620|exec:0|csum:
file:..\top.sap|io:o|time:1631029493|size:8523|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1604390290|size:16417|exec:0|csum:F0ABD26EB97073243CF73065BE40E390
file:"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\syntmp\top.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\synwork\top_prem.srd|io:o|time:1631029491|size:833620|exec:0|csum:
file:..\synlog\top_premap.srr|io:o|time:1631029493|size:61510|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe|io:i|time:1604390270|size:42820608|exec:1|csum:39CFAC34BBF814CB465BAE1969F6836F
