

================================================================
== Vivado HLS Report for 'subconv_1x1_16_p'
================================================================
* Date:           Sat Dec 15 03:40:50 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1063729|  1063729|  1063729|  1063729|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  1063728|  1063728|     44322|          -|          -|    24|    no    |
        | + Loop 1.1          |    44320|    44320|      2770|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1      |     2768|     2768|       173|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1  |      168|      168|         7|          -|          -|    24|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     463|    428|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    110|
|Register         |        -|      -|     214|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     677|    538|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_82_fu_440_p2             |     *    |      0|   0|  62|           8|           8|
    |ci_6_fu_338_p2                  |     +    |      0|  20|  10|           5|           1|
    |co_12_fu_194_p2                 |     +    |      0|  20|  10|           5|           1|
    |h_12_fu_326_p2                  |     +    |      0|  20|  10|           5|           1|
    |p_Val2_80_fu_670_p2             |     +    |      0|  32|  14|           9|           9|
    |p_Val2_83_fu_466_p2             |     +    |      0|  53|  21|          16|          16|
    |p_Val2_85_fu_500_p2             |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_684_p2              |     +    |      0|  29|  13|           8|           8|
    |tmp_221_fu_259_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_222_fu_275_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_224_fu_300_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_225_fu_316_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_229_fu_372_p2               |     +    |      0|   0|  12|          10|          10|
    |tmp_230_fu_378_p2               |     +    |      0|   0|  12|          10|          10|
    |tmp_232_fu_403_p2               |     +    |      0|   0|  12|          14|          14|
    |tmp_233_fu_409_p2               |     +    |      0|   0|  12|          14|          14|
    |tmp_234_fu_414_p2               |     +    |      0|  38|  16|          11|          11|
    |w_12_fu_424_p2                  |     +    |      0|  20|  10|           1|           5|
    |tmp_218_fu_229_p2               |     -    |      0|  38|  16|          11|          11|
    |brmerge40_demorgan_i_fu_605_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_520_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_599_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_578_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_566_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_12_fu_703_p2          |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_622_p2             |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_543_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_548_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond4_fu_188_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond5_fu_265_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond6_fu_306_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond_fu_332_p2              |   icmp   |      0|   0|   2|           5|           5|
    |tmp_168_fu_748_p2               |   icmp   |      0|   0|   4|           8|           1|
    |brmerge9_fu_717_p2              |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i3_fu_589_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_627_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp2_demorgan_fu_610_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp3_fu_633_p2                  |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_637_p2         |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_571_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_553_p3         |  select  |      0|   0|   2|           1|           1|
    |p_Val2_90_mux_fu_642_p3         |  select  |      0|   0|   8|           1|           7|
    |p_Val2_s_71_fu_648_p3           |  select  |      0|   0|   9|           1|           9|
    |p_result_V_fu_729_p3            |  select  |      0|   0|   9|           1|           9|
    |p_s_fu_754_p3                   |  select  |      0|   0|   7|           1|           7|
    |result_1_fu_736_p3              |  select  |      0|   0|   8|           1|           8|
    |result_V_mux_fu_722_p3          |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_654_p3                 |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_708_p2           |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_712_p2             |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_583_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp2_fu_616_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_167_fu_698_p2               |    xor   |      0|   0|   2|           1|           2|
    |tmp_172_fu_514_p2               |    xor   |      0|   0|   2|           1|           2|
    |tmp_173_fu_560_p2               |    xor   |      0|   0|   2|           1|           2|
    |tmp_175_fu_594_p2               |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 463| 428|         245|         284|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  65|         15|    1|         15|
    |ci_reg_177        |   9|          2|    5|         10|
    |co_reg_130        |   9|          2|    5|         10|
    |h_reg_141         |   9|          2|    5|         10|
    |p_Val2_s_reg_165  |   9|          2|    8|         16|
    |w_reg_153         |   9|          2|    5|         10|
    +------------------+----+-----------+-----+-----------+
    |Total             | 110|         25|   29|         71|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  14|   0|   14|          0|
    |bias_V_addr_reg_783           |   5|   0|    5|          0|
    |brmerge40_demorgan_i_reg_914  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_924         |   1|   0|    1|          0|
    |carry_reg_891                 |   1|   0|    1|          0|
    |ci_6_reg_822                  |   5|   0|    5|          0|
    |ci_reg_177                    |   5|   0|    5|          0|
    |co_12_reg_768                 |   5|   0|    5|          0|
    |co_reg_130                    |   5|   0|    5|          0|
    |h_reg_141                     |   5|   0|    5|          0|
    |input_V_load_reg_852          |   8|   0|    8|          0|
    |isneg_reg_934                 |   1|   0|    1|          0|
    |newsignbit_12_reg_947         |   1|   0|    1|          0|
    |newsignbit_reg_885            |   1|   0|    1|          0|
    |output_V_addr_reg_809         |  13|   0|   13|          0|
    |p_38_i_i_reg_904              |   1|   0|    1|          0|
    |p_Val2_82_reg_857             |  16|   0|   16|          0|
    |p_Val2_83_reg_867             |  16|   0|   16|          0|
    |p_Val2_85_reg_879             |   8|   0|    8|          0|
    |p_Val2_s_reg_165              |   8|   0|    8|          0|
    |result_V_reg_941              |   8|   0|    8|          0|
    |signbit_reg_872               |   1|   0|    1|          0|
    |tmp_164_cast_reg_804          |   5|   0|   14|          9|
    |tmp_168_reg_959               |   1|   0|    1|          0|
    |tmp_174_reg_898               |   2|   0|    2|          0|
    |tmp_175_reg_909               |   1|   0|    1|          0|
    |tmp_218_reg_773               |   8|   0|   11|          3|
    |tmp_221_reg_778               |   9|   0|   10|          1|
    |tmp_224_reg_796               |  13|   0|   14|          1|
    |tmp_228_reg_954               |   7|   0|    7|          0|
    |tmp_233_reg_827               |  14|   0|   14|          0|
    |tmp_236_reg_862               |   1|   0|    1|          0|
    |tmp_cast_reg_791              |   5|   0|   10|          5|
    |underflow_reg_919             |   1|   0|    1|          0|
    |w_12_reg_837                  |   5|   0|    5|          0|
    |w_reg_153                     |   5|   0|    5|          0|
    |weight_V_load_reg_847         |   8|   0|    8|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 214|   0|  233|         19|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_1x1_16_p | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_1x1_16_p | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_1x1_16_p | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_1x1_16_p | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_1x1_16_p | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_1x1_16_p | return value |
|input_V_address0   | out |   13|  ap_memory |      input_V     |     array    |
|input_V_ce0        | out |    1|  ap_memory |      input_V     |     array    |
|input_V_q0         |  in |    8|  ap_memory |      input_V     |     array    |
|weight_V_address0  | out |   10|  ap_memory |     weight_V     |     array    |
|weight_V_ce0       | out |    1|  ap_memory |     weight_V     |     array    |
|weight_V_q0        |  in |    8|  ap_memory |     weight_V     |     array    |
|bias_V_address0    | out |    5|  ap_memory |      bias_V      |     array    |
|bias_V_ce0         | out |    1|  ap_memory |      bias_V      |     array    |
|bias_V_q0          |  in |    8|  ap_memory |      bias_V      |     array    |
|output_V_address0  | out |   13|  ap_memory |     output_V     |     array    |
|output_V_ce0       | out |    1|  ap_memory |     output_V     |     array    |
|output_V_we0       | out |    1|  ap_memory |     output_V     |     array    |
|output_V_d0        | out |    8|  ap_memory |     output_V     |     array    |
+-------------------+-----+-----+------------+------------------+--------------+

