# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:44:15 on Sep 17,2025
# vlog -reportprogress 300 u1827c.v "+acc" 
# -- Compiling module u1827c
# -- Compiling module u1827c_tb
# 
# Top level modules:
# 	u1827c_tb
# End time: 13:44:15 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim u1827c_tb 
# Start time: 13:44:15 on Sep 17,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.u1827c_tb(fast)
# Loading work.u1827c(fast)
# count=18 Time=0
# count=19 Time=20
# count=20 Time=30
# count=21 Time=40
# count=22 Time=50
# count=23 Time=60
# count=24 Time=70
# count=25 Time=80
# count=26 Time=90
# count=27 Time=100
# count=18 Time=110
# count=19 Time=120
# count=20 Time=130
# count=21 Time=140
# count=22 Time=150
# count=23 Time=160
# count=24 Time=170
# count=25 Time=180
# count=26 Time=190
# count=27 Time=200
# count=18 Time=210
# count=19 Time=220
# count=20 Time=230
# count=21 Time=240
# ** Note: $stop    : u1827c.v(42)
#    Time: 250 ns  Iteration: 0  Instance: /u1827c_tb
# Break in Module u1827c_tb at u1827c.v line 42
quit -sim
# End time: 13:44:40 on Sep 17,2025, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
