ARM GAS  /tmp/ccbp0CWv.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"register_interface.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.RI_MovString,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	RI_MovString:
  26              	.LVL0:
  27              	.LFB1441:
  28              		.file 1 "Src/register_interface.c"
   1:Src/register_interface.c **** /**
   2:Src/register_interface.c ****   ******************************************************************************
   3:Src/register_interface.c ****   * @file    register_interface.c
   4:Src/register_interface.c ****   * @author  Motor Control SDK Team, ST Microelectronics
   5:Src/register_interface.c ****   * @brief   This file provides firmware functions that implement the register access for the MCP p
   6:Src/register_interface.c ****   *
   7:Src/register_interface.c ****   *
   8:Src/register_interface.c ****   ******************************************************************************
   9:Src/register_interface.c ****   * @attention
  10:Src/register_interface.c ****   *
  11:Src/register_interface.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  12:Src/register_interface.c ****   * All rights reserved.</center></h2>
  13:Src/register_interface.c ****   *
  14:Src/register_interface.c ****   * This software component is licensed by ST under Ultimate Liberty license
  15:Src/register_interface.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  16:Src/register_interface.c ****   * the License. You may obtain a copy of the License at:
  17:Src/register_interface.c ****   *                             www.st.com/SLA0044
  18:Src/register_interface.c ****   *
  19:Src/register_interface.c ****   ******************************************************************************
  20:Src/register_interface.c ****   */
  21:Src/register_interface.c **** 
  22:Src/register_interface.c **** #include "mc_type.h"
  23:Src/register_interface.c **** #include "string.h"
  24:Src/register_interface.c **** #include "register_interface.h"
  25:Src/register_interface.c **** #include "mc_config.h"
  26:Src/register_interface.c **** #include "mcp.h"
  27:Src/register_interface.c **** #include "mcp_config.h"
  28:Src/register_interface.c **** #include "mcpa.h"
  29:Src/register_interface.c **** #include "mc_configuration_registers.h"
  30:Src/register_interface.c **** 
ARM GAS  /tmp/ccbp0CWv.s 			page 2


  31:Src/register_interface.c **** static RevUpCtrl_Handle_t *RevUpControl[NBR_OF_MOTORS] = { &RevUpControlM1 };
  32:Src/register_interface.c **** static STO_CR_Handle_t * stoCRSensor [NBR_OF_MOTORS] = { &STO_CR_M1 };
  33:Src/register_interface.c **** static STO_PLL_Handle_t * stoPLLSensor [NBR_OF_MOTORS] = { &STO_PLL_M1 };
  34:Src/register_interface.c **** static PID_Handle_t *pPIDSpeed[NBR_OF_MOTORS] = { &PIDSpeedHandle_M1 };
  35:Src/register_interface.c **** 
  36:Src/register_interface.c **** static uint8_t RI_SetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t dataAvailable);
  37:Src/register_interface.c **** static uint8_t RI_GetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t maxSize);
  38:Src/register_interface.c **** static uint8_t RI_MovString(const char_t * srcString, char_t * destString, uint16_t *size, int16_t 
  39:Src/register_interface.c **** 
  40:Src/register_interface.c **** __weak uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
  41:Src/register_interface.c **** {
  42:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
  43:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
  44:Src/register_interface.c ****   if (MC_NULL == pHandle)
  45:Src/register_interface.c ****   {
  46:Src/register_interface.c ****     retVal = MCP_CMD_NOK;
  47:Src/register_interface.c ****   }
  48:Src/register_interface.c ****   else
  49:Src/register_interface.c ****   {
  50:Src/register_interface.c **** #endif
  51:Src/register_interface.c ****     uint16_t * dataElementID;
  52:Src/register_interface.c ****     uint8_t * rxData = pHandle->rxBuffer;
  53:Src/register_interface.c ****     uint8_t * txData = pHandle->txBuffer;
  54:Src/register_interface.c ****     int16_t rxLength = pHandle->rxLength;
  55:Src/register_interface.c ****     uint16_t size = 0U;
  56:Src/register_interface.c ****     uint8_t number_of_item =0;
  57:Src/register_interface.c ****     pHandle->txLength = 0;
  58:Src/register_interface.c ****     uint8_t accessResult;
  59:Src/register_interface.c ****     while (rxLength > 0)
  60:Src/register_interface.c ****     {
  61:Src/register_interface.c ****        number_of_item++;
  62:Src/register_interface.c ****       dataElementID = (uint16_t *) rxData;
  63:Src/register_interface.c ****       rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
  64:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
  65:Src/register_interface.c ****       accessResult = RI_SetReg (*dataElementID,rxData,&size,rxLength);
  66:Src/register_interface.c **** 
  67:Src/register_interface.c ****       /* Prepare next data*/
  68:Src/register_interface.c ****       rxLength = (int16_t) (rxLength - size);
  69:Src/register_interface.c ****       rxData = rxData+size;
  70:Src/register_interface.c ****       /* If there is only one CMD in the buffer, we do not store the result */
  71:Src/register_interface.c ****         if ((1U == number_of_item) && (0 == rxLength))
  72:Src/register_interface.c ****       {
  73:Src/register_interface.c ****         retVal = accessResult;
  74:Src/register_interface.c ****       }
  75:Src/register_interface.c ****       else
  76:Src/register_interface.c ****       {/* Store the result for each access to be able to report failling access */
  77:Src/register_interface.c ****         if (txSyncFreeSpace !=0 )
  78:Src/register_interface.c ****         {
  79:Src/register_interface.c ****           *txData = accessResult;
  80:Src/register_interface.c ****           txData = txData+1;
  81:Src/register_interface.c ****           pHandle->txLength++;
  82:Src/register_interface.c ****           txSyncFreeSpace--; /* decrement one by one no wraparound possible */
  83:Src/register_interface.c ****           retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
  84:Src/register_interface.c ****           if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMA
  85:Src/register_interface.c ****           { /* From this point we are not able to continue to decode CMD buffer*/
  86:Src/register_interface.c ****             /* We stop the parsing */
  87:Src/register_interface.c ****             rxLength = 0;
ARM GAS  /tmp/ccbp0CWv.s 			page 3


  88:Src/register_interface.c ****           }
  89:Src/register_interface.c ****         }
  90:Src/register_interface.c ****         else
  91:Src/register_interface.c ****         {
  92:Src/register_interface.c ****           /* Stop parsing the cmd buffer as no space to answer */
  93:Src/register_interface.c ****           /* If we reach this state, chances are high the command was badly formated or received */
  94:Src/register_interface.c ****           rxLength = 0;
  95:Src/register_interface.c ****           retVal = MCP_ERROR_NO_TXSYNC_SPACE;
  96:Src/register_interface.c ****         }
  97:Src/register_interface.c ****       }
  98:Src/register_interface.c ****     }
  99:Src/register_interface.c ****     /* If all accesses are fine, just one global MCP_CMD_OK is required*/
 100:Src/register_interface.c ****       if (MCP_CMD_OK == retVal)
 101:Src/register_interface.c ****     {
 102:Src/register_interface.c ****       pHandle->txLength = 0;
 103:Src/register_interface.c ****     }
 104:Src/register_interface.c ****     else
 105:Src/register_interface.c ****     {
 106:Src/register_interface.c ****       /* Nothing to do */
 107:Src/register_interface.c ****     }
 108:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 109:Src/register_interface.c ****   }
 110:Src/register_interface.c **** #endif
 111:Src/register_interface.c ****   return (retVal);
 112:Src/register_interface.c **** }
 113:Src/register_interface.c **** 
 114:Src/register_interface.c **** __weak uint8_t RI_GetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
 115:Src/register_interface.c **** {
 116:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_NOK;
 117:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 118:Src/register_interface.c ****   if (MC_NULL == pHandle)
 119:Src/register_interface.c ****   {
 120:Src/register_interface.c ****     /* Nothing to do */
 121:Src/register_interface.c ****   }
 122:Src/register_interface.c ****   else
 123:Src/register_interface.c ****   {
 124:Src/register_interface.c **** #endif
 125:Src/register_interface.c ****     uint16_t * dataElementID;
 126:Src/register_interface.c ****     uint8_t * rxData = pHandle->rxBuffer;
 127:Src/register_interface.c ****     uint8_t * txData = pHandle->txBuffer;
 128:Src/register_interface.c ****     uint16_t size = 0;
 129:Src/register_interface.c ****     uint16_t rxLength = pHandle->rxLength;
 130:Src/register_interface.c ****     int16_t freeSpaceS16 = (int16_t) txSyncFreeSpace;
 131:Src/register_interface.c **** 
 132:Src/register_interface.c ****     pHandle->txLength = 0;
 133:Src/register_interface.c **** 
 134:Src/register_interface.c ****     while (rxLength > 0U)
 135:Src/register_interface.c ****     {
 136:Src/register_interface.c ****       dataElementID = (uint16_t *) rxData;
 137:Src/register_interface.c ****       rxLength = rxLength-MCP_ID_SIZE;
 138:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next MCP_ID
 139:Src/register_interface.c ****       retVal = RI_GetReg (*dataElementID,txData, &size, freeSpaceS16);
 140:Src/register_interface.c ****       if (retVal == MCP_CMD_OK )
 141:Src/register_interface.c ****       {
 142:Src/register_interface.c ****         txData = txData+size;
 143:Src/register_interface.c ****         pHandle->txLength += size;
 144:Src/register_interface.c ****         freeSpaceS16 = freeSpaceS16-size;
ARM GAS  /tmp/ccbp0CWv.s 			page 4


 145:Src/register_interface.c ****       }
 146:Src/register_interface.c ****       else
 147:Src/register_interface.c ****       {
 148:Src/register_interface.c ****         rxLength = 0;
 149:Src/register_interface.c ****       }
 150:Src/register_interface.c ****     }
 151:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 152:Src/register_interface.c ****   }
 153:Src/register_interface.c **** #endif
 154:Src/register_interface.c ****   return (retVal);
 155:Src/register_interface.c **** }
 156:Src/register_interface.c **** 
 157:Src/register_interface.c **** uint8_t RI_SetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t dataAvailable)
 158:Src/register_interface.c **** {
 159:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 160:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 161:Src/register_interface.c ****   if ((MC_NULL == data) || (MC_NULL == size))
 162:Src/register_interface.c ****   {
 163:Src/register_interface.c ****     retVal = MCP_CMD_NOK;
 164:Src/register_interface.c ****   }
 165:Src/register_interface.c ****   else
 166:Src/register_interface.c ****   {
 167:Src/register_interface.c **** #endif
 168:Src/register_interface.c ****     uint16_t regID = dataID & REG_MASK;
 169:Src/register_interface.c ****     uint8_t motorID;
 170:Src/register_interface.c ****     uint8_t typeID;
 171:Src/register_interface.c **** 
 172:Src/register_interface.c ****     typeID = (uint8_t)dataID & TYPE_MASK;
 173:Src/register_interface.c ****     motorID = 0U;
 174:Src/register_interface.c ****     MCI_Handle_t *pMCIN = &Mci[motorID];
 175:Src/register_interface.c **** 
 176:Src/register_interface.c ****     switch (typeID)
 177:Src/register_interface.c ****     { //cstat !MISRAC2012-Rule-16.1
 178:Src/register_interface.c ****       case TYPE_DATA_8BIT:
 179:Src/register_interface.c ****       {
 180:Src/register_interface.c ****         switch (regID)
 181:Src/register_interface.c ****         {
 182:Src/register_interface.c ****           case MC_REG_STATUS:
 183:Src/register_interface.c ****           {
 184:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 185:Src/register_interface.c ****             break;
 186:Src/register_interface.c ****           }
 187:Src/register_interface.c **** 
 188:Src/register_interface.c ****           case MC_REG_CONTROL_MODE:
 189:Src/register_interface.c ****           {
 190:Src/register_interface.c ****             uint8_t regdata8 = *data;
 191:Src/register_interface.c ****             if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 192:Src/register_interface.c ****             {
 193:Src/register_interface.c ****               MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 194:Src/register_interface.c ****             }
 195:Src/register_interface.c ****             else
 196:Src/register_interface.c ****             {
 197:Src/register_interface.c ****               /* Nothing to do */
 198:Src/register_interface.c ****             }
 199:Src/register_interface.c **** 
 200:Src/register_interface.c ****             if ((uint8_t)MCM_SPEED_MODE == regdata8)
 201:Src/register_interface.c ****             {
ARM GAS  /tmp/ccbp0CWv.s 			page 5


 202:Src/register_interface.c ****               MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 203:Src/register_interface.c ****             }
 204:Src/register_interface.c ****             else
 205:Src/register_interface.c ****             {
 206:Src/register_interface.c ****               /* Nothing to do */
 207:Src/register_interface.c ****             }
 208:Src/register_interface.c **** 
 209:Src/register_interface.c ****             break;
 210:Src/register_interface.c ****           }
 211:Src/register_interface.c **** 
 212:Src/register_interface.c ****           case MC_REG_RUC_STAGE_NBR:
 213:Src/register_interface.c ****           {
 214:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 215:Src/register_interface.c ****             break;
 216:Src/register_interface.c ****           }
 217:Src/register_interface.c ****           default:
 218:Src/register_interface.c ****           {
 219:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
 220:Src/register_interface.c ****             break;
 221:Src/register_interface.c ****           }
 222:Src/register_interface.c ****         }
 223:Src/register_interface.c ****         *size = 1;
 224:Src/register_interface.c ****         break;
 225:Src/register_interface.c ****       }
 226:Src/register_interface.c **** 
 227:Src/register_interface.c ****       case TYPE_DATA_16BIT:
 228:Src/register_interface.c ****       {
 229:Src/register_interface.c ****         uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 230:Src/register_interface.c **** 
 231:Src/register_interface.c ****         switch (regID)
 232:Src/register_interface.c ****         {
 233:Src/register_interface.c ****           case MC_REG_SPEED_KP:
 234:Src/register_interface.c ****           {
 235:Src/register_interface.c ****             PID_SetKP(pPIDSpeed[motorID], (int16_t)regdata16);
 236:Src/register_interface.c ****             break;
 237:Src/register_interface.c ****           }
 238:Src/register_interface.c **** 
 239:Src/register_interface.c ****           case MC_REG_SPEED_KI:
 240:Src/register_interface.c ****           {
 241:Src/register_interface.c ****             PID_SetKI(pPIDSpeed[motorID], (int16_t)regdata16);
 242:Src/register_interface.c ****             break;
 243:Src/register_interface.c ****           }
 244:Src/register_interface.c **** 
 245:Src/register_interface.c ****           case MC_REG_SPEED_KD:
 246:Src/register_interface.c ****           {
 247:Src/register_interface.c ****             PID_SetKD(pPIDSpeed[motorID], (int16_t)regdata16);
 248:Src/register_interface.c ****             break;
 249:Src/register_interface.c ****           }
 250:Src/register_interface.c **** 
 251:Src/register_interface.c ****           case MC_REG_I_Q_KP:
 252:Src/register_interface.c ****           {
 253:Src/register_interface.c ****             PID_SetKP(pPIDIq[motorID], (int16_t)regdata16);
 254:Src/register_interface.c ****             break;
 255:Src/register_interface.c ****           }
 256:Src/register_interface.c **** 
 257:Src/register_interface.c ****           case MC_REG_I_Q_KI:
 258:Src/register_interface.c ****           {
ARM GAS  /tmp/ccbp0CWv.s 			page 6


 259:Src/register_interface.c ****             PID_SetKI(pPIDIq[motorID], (int16_t)regdata16);
 260:Src/register_interface.c ****             break;
 261:Src/register_interface.c ****           }
 262:Src/register_interface.c **** 
 263:Src/register_interface.c ****           case MC_REG_I_Q_KD:
 264:Src/register_interface.c ****           {
 265:Src/register_interface.c ****             PID_SetKD(pPIDIq[motorID], (int16_t)regdata16);
 266:Src/register_interface.c ****             break;
 267:Src/register_interface.c ****           }
 268:Src/register_interface.c **** 
 269:Src/register_interface.c ****           case MC_REG_I_D_KP:
 270:Src/register_interface.c ****           {
 271:Src/register_interface.c ****             PID_SetKP(pPIDId[motorID], (int16_t)regdata16);
 272:Src/register_interface.c ****             break;
 273:Src/register_interface.c ****           }
 274:Src/register_interface.c **** 
 275:Src/register_interface.c ****           case MC_REG_I_D_KI:
 276:Src/register_interface.c ****           {
 277:Src/register_interface.c ****             PID_SetKI(pPIDId[motorID], (int16_t)regdata16);
 278:Src/register_interface.c ****             break;
 279:Src/register_interface.c ****           }
 280:Src/register_interface.c **** 
 281:Src/register_interface.c ****           case MC_REG_I_D_KD:
 282:Src/register_interface.c ****           {
 283:Src/register_interface.c ****             PID_SetKD(pPIDId[motorID], (int16_t)regdata16);
 284:Src/register_interface.c ****             break;
 285:Src/register_interface.c ****           }
 286:Src/register_interface.c **** 
 287:Src/register_interface.c ****           case MC_REG_BUS_VOLTAGE:
 288:Src/register_interface.c ****           case MC_REG_HEATS_TEMP:
 289:Src/register_interface.c ****           case MC_REG_MOTOR_POWER:
 290:Src/register_interface.c ****           {
 291:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 292:Src/register_interface.c ****             break;
 293:Src/register_interface.c ****           }
 294:Src/register_interface.c **** 
 295:Src/register_interface.c ****           case MC_REG_I_A:
 296:Src/register_interface.c ****           case MC_REG_I_B:
 297:Src/register_interface.c ****           case MC_REG_I_ALPHA_MEAS:
 298:Src/register_interface.c ****           case MC_REG_I_BETA_MEAS:
 299:Src/register_interface.c ****           case MC_REG_I_Q_MEAS:
 300:Src/register_interface.c ****           case MC_REG_I_D_MEAS:
 301:Src/register_interface.c ****           case MC_REG_FLUXWK_BUS_MEAS:
 302:Src/register_interface.c ****           {
 303:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 304:Src/register_interface.c ****             break;
 305:Src/register_interface.c ****           }
 306:Src/register_interface.c ****           case MC_REG_I_Q_REF:
 307:Src/register_interface.c ****           {
 308:Src/register_interface.c ****             qd_t currComp;
 309:Src/register_interface.c ****             currComp = MCI_GetIqdref(pMCIN);
 310:Src/register_interface.c ****             currComp.q = (int16_t)regdata16;
 311:Src/register_interface.c ****             MCI_SetCurrentReferences(pMCIN,currComp);
 312:Src/register_interface.c ****             break;
 313:Src/register_interface.c ****           }
 314:Src/register_interface.c **** 
 315:Src/register_interface.c ****           case MC_REG_I_D_REF:
ARM GAS  /tmp/ccbp0CWv.s 			page 7


 316:Src/register_interface.c ****           {
 317:Src/register_interface.c ****             qd_t currComp;
 318:Src/register_interface.c ****             currComp = MCI_GetIqdref(pMCIN);
 319:Src/register_interface.c ****             currComp.d = (int16_t)regdata16;
 320:Src/register_interface.c ****             MCI_SetCurrentReferences(pMCIN,currComp);
 321:Src/register_interface.c ****             break;
 322:Src/register_interface.c ****           }
 323:Src/register_interface.c **** 
 324:Src/register_interface.c ****           case MC_REG_V_Q:
 325:Src/register_interface.c ****           case MC_REG_V_D:
 326:Src/register_interface.c ****           case MC_REG_V_ALPHA:
 327:Src/register_interface.c ****           case MC_REG_V_BETA:
 328:Src/register_interface.c ****           case MC_REG_ENCODER_EL_ANGLE:
 329:Src/register_interface.c ****           case MC_REG_ENCODER_SPEED:
 330:Src/register_interface.c ****           case MC_REG_HALL_EL_ANGLE:
 331:Src/register_interface.c ****           case MC_REG_HALL_SPEED:
 332:Src/register_interface.c ****           {
 333:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 334:Src/register_interface.c ****             break;
 335:Src/register_interface.c ****           }
 336:Src/register_interface.c **** 
 337:Src/register_interface.c ****           case MC_REG_STOPLL_C1:
 338:Src/register_interface.c ****           {
 339:Src/register_interface.c ****             int16_t hC1;
 340:Src/register_interface.c ****             int16_t hC2;
 341:Src/register_interface.c ****             STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 342:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], (int16_t)regdata16, hC2);
 343:Src/register_interface.c ****             break;
 344:Src/register_interface.c ****           }
 345:Src/register_interface.c **** 
 346:Src/register_interface.c ****           case MC_REG_STOPLL_C2:
 347:Src/register_interface.c ****           {
 348:Src/register_interface.c ****             int16_t hC1;
 349:Src/register_interface.c ****             int16_t hC2;
 350:Src/register_interface.c ****             STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 351:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], hC1, (int16_t)regdata16);
 352:Src/register_interface.c ****             break;
 353:Src/register_interface.c ****           }
 354:Src/register_interface.c **** 
 355:Src/register_interface.c ****           case MC_REG_STOPLL_KI:
 356:Src/register_interface.c ****           {
 357:Src/register_interface.c ****             PID_SetKI (&stoPLLSensor[motorID]->PIRegulator, (int16_t)regdata16);
 358:Src/register_interface.c ****             break;
 359:Src/register_interface.c ****           }
 360:Src/register_interface.c **** 
 361:Src/register_interface.c ****           case MC_REG_STOPLL_KP:
 362:Src/register_interface.c ****           {
 363:Src/register_interface.c ****             PID_SetKP (&stoPLLSensor[motorID]->PIRegulator, (int16_t)regdata16);
 364:Src/register_interface.c ****             break;
 365:Src/register_interface.c ****           }
 366:Src/register_interface.c **** 
 367:Src/register_interface.c ****           case MC_REG_STOPLL_EL_ANGLE:
 368:Src/register_interface.c ****           case MC_REG_STOPLL_ROT_SPEED:
 369:Src/register_interface.c ****           case MC_REG_STOPLL_I_ALPHA:
 370:Src/register_interface.c ****           case MC_REG_STOPLL_I_BETA:
 371:Src/register_interface.c ****           case MC_REG_STOPLL_BEMF_ALPHA:
 372:Src/register_interface.c ****           case MC_REG_STOPLL_BEMF_BETA:
ARM GAS  /tmp/ccbp0CWv.s 			page 8


 373:Src/register_interface.c ****           {
 374:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 375:Src/register_interface.c ****             break;
 376:Src/register_interface.c ****           }
 377:Src/register_interface.c ****           case MC_REG_STOCORDIC_EL_ANGLE:
 378:Src/register_interface.c ****           case MC_REG_STOCORDIC_ROT_SPEED:
 379:Src/register_interface.c ****           case MC_REG_STOCORDIC_I_ALPHA:
 380:Src/register_interface.c ****           case MC_REG_STOCORDIC_I_BETA:
 381:Src/register_interface.c ****           case MC_REG_STOCORDIC_BEMF_ALPHA:
 382:Src/register_interface.c ****           case MC_REG_STOCORDIC_BEMF_BETA:
 383:Src/register_interface.c ****           {
 384:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 385:Src/register_interface.c ****             break;
 386:Src/register_interface.c ****           }
 387:Src/register_interface.c **** 
 388:Src/register_interface.c ****           case MC_REG_STOCORDIC_C1:
 389:Src/register_interface.c ****           {
 390:Src/register_interface.c ****             int16_t hC1,hC2;
 391:Src/register_interface.c ****             STO_CR_GetObserverGains(stoCRSensor[motorID], &hC1,&hC2);
 392:Src/register_interface.c ****             STO_CR_SetObserverGains(stoCRSensor[motorID], (int16_t)regdata16, hC2);
 393:Src/register_interface.c ****              break;
 394:Src/register_interface.c ****           }
 395:Src/register_interface.c **** 
 396:Src/register_interface.c ****           case MC_REG_STOCORDIC_C2:
 397:Src/register_interface.c ****           {
 398:Src/register_interface.c ****             int16_t hC1,hC2;
 399:Src/register_interface.c ****             STO_CR_GetObserverGains(stoCRSensor[motorID], &hC1, &hC2);
 400:Src/register_interface.c ****             STO_CR_SetObserverGains(stoCRSensor[motorID], hC1, (int16_t)regdata16);
 401:Src/register_interface.c ****             break;
 402:Src/register_interface.c ****           }
 403:Src/register_interface.c **** 
 404:Src/register_interface.c ****           case MC_REG_DAC_USER1:
 405:Src/register_interface.c ****           case MC_REG_DAC_USER2:
 406:Src/register_interface.c ****             break;
 407:Src/register_interface.c **** 
 408:Src/register_interface.c ****           case MC_REG_SPEED_KP_DIV:
 409:Src/register_interface.c ****           {
 410:Src/register_interface.c ****             PID_SetKPDivisorPOW2(pPIDSpeed[motorID], regdata16);
 411:Src/register_interface.c ****             break;
 412:Src/register_interface.c ****           }
 413:Src/register_interface.c **** 
 414:Src/register_interface.c ****           case MC_REG_SPEED_KI_DIV:
 415:Src/register_interface.c ****           {
 416:Src/register_interface.c ****             PID_SetKIDivisorPOW2(pPIDSpeed[motorID], regdata16);
 417:Src/register_interface.c ****             break;
 418:Src/register_interface.c ****           }
 419:Src/register_interface.c **** 
 420:Src/register_interface.c ****           case MC_REG_SPEED_KD_DIV:
 421:Src/register_interface.c ****           {
 422:Src/register_interface.c ****             PID_SetKDDivisorPOW2(pPIDSpeed[motorID], regdata16);
 423:Src/register_interface.c ****             break;
 424:Src/register_interface.c ****           }
 425:Src/register_interface.c ****           case MC_REG_I_D_KP_DIV:
 426:Src/register_interface.c ****           {
 427:Src/register_interface.c ****             PID_SetKPDivisorPOW2(pPIDId[motorID], regdata16);
 428:Src/register_interface.c ****             break;
 429:Src/register_interface.c ****           }
ARM GAS  /tmp/ccbp0CWv.s 			page 9


 430:Src/register_interface.c **** 
 431:Src/register_interface.c ****           case MC_REG_I_D_KI_DIV:
 432:Src/register_interface.c ****           {
 433:Src/register_interface.c ****             PID_SetKIDivisorPOW2(pPIDId[motorID], regdata16);
 434:Src/register_interface.c ****             break;
 435:Src/register_interface.c ****           }
 436:Src/register_interface.c **** 
 437:Src/register_interface.c ****           case MC_REG_I_D_KD_DIV:
 438:Src/register_interface.c ****           {
 439:Src/register_interface.c ****             PID_SetKDDivisorPOW2(pPIDId[motorID], regdata16);
 440:Src/register_interface.c ****             break;
 441:Src/register_interface.c ****           }
 442:Src/register_interface.c **** 
 443:Src/register_interface.c ****           case MC_REG_I_Q_KP_DIV:
 444:Src/register_interface.c ****           {
 445:Src/register_interface.c ****             PID_SetKPDivisorPOW2(pPIDIq[motorID], regdata16);
 446:Src/register_interface.c ****             break;
 447:Src/register_interface.c ****           }
 448:Src/register_interface.c **** 
 449:Src/register_interface.c ****           case MC_REG_I_Q_KI_DIV:
 450:Src/register_interface.c ****           {
 451:Src/register_interface.c ****             PID_SetKIDivisorPOW2(pPIDIq[motorID], regdata16);
 452:Src/register_interface.c ****             break;
 453:Src/register_interface.c ****           }
 454:Src/register_interface.c **** 
 455:Src/register_interface.c ****           case MC_REG_I_Q_KD_DIV:
 456:Src/register_interface.c ****           {
 457:Src/register_interface.c ****             PID_SetKDDivisorPOW2(pPIDIq[motorID], regdata16);
 458:Src/register_interface.c ****             break;
 459:Src/register_interface.c ****           }
 460:Src/register_interface.c ****           case MC_REG_STOPLL_KI_DIV:
 461:Src/register_interface.c ****           {
 462:Src/register_interface.c ****             PID_SetKIDivisorPOW2 (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 463:Src/register_interface.c ****             break;
 464:Src/register_interface.c ****           }
 465:Src/register_interface.c **** 
 466:Src/register_interface.c ****           case MC_REG_STOPLL_KP_DIV:
 467:Src/register_interface.c ****           {
 468:Src/register_interface.c ****             PID_SetKPDivisorPOW2 (&stoPLLSensor[motorID]->PIRegulator,regdata16);
 469:Src/register_interface.c ****             break;
 470:Src/register_interface.c ****           }
 471:Src/register_interface.c **** 
 472:Src/register_interface.c ****           default:
 473:Src/register_interface.c ****           {
 474:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
 475:Src/register_interface.c ****             break;
 476:Src/register_interface.c ****           }
 477:Src/register_interface.c ****         }
 478:Src/register_interface.c ****         *size = 2;
 479:Src/register_interface.c ****         break;
 480:Src/register_interface.c ****       }
 481:Src/register_interface.c **** 
 482:Src/register_interface.c ****       case TYPE_DATA_32BIT:
 483:Src/register_interface.c ****       {
 484:Src/register_interface.c ****         uint32_t regdata32 = *(uint32_t *)data; //cstat !MISRAC2012-Rule-11.3
 485:Src/register_interface.c **** 
 486:Src/register_interface.c ****         switch (regID)
ARM GAS  /tmp/ccbp0CWv.s 			page 10


 487:Src/register_interface.c ****         {
 488:Src/register_interface.c ****           case MC_REG_FAULTS_FLAGS:
 489:Src/register_interface.c ****           case MC_REG_SPEED_MEAS:
 490:Src/register_interface.c ****           {
 491:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 492:Src/register_interface.c ****             break;
 493:Src/register_interface.c ****           }
 494:Src/register_interface.c **** 
 495:Src/register_interface.c ****           case MC_REG_SPEED_REF:
 496:Src/register_interface.c ****           {
 497:Src/register_interface.c ****             MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RP
 498:Src/register_interface.c ****             break;
 499:Src/register_interface.c ****           }
 500:Src/register_interface.c **** 
 501:Src/register_interface.c ****           case MC_REG_STOPLL_EST_BEMF:
 502:Src/register_interface.c ****           case MC_REG_STOPLL_OBS_BEMF:
 503:Src/register_interface.c ****           case MC_REG_STOCORDIC_EST_BEMF:
 504:Src/register_interface.c ****           case MC_REG_STOCORDIC_OBS_BEMF:
 505:Src/register_interface.c ****           {
 506:Src/register_interface.c ****             retVal = MCP_ERROR_RO_REG;
 507:Src/register_interface.c ****             break;
 508:Src/register_interface.c ****           }
 509:Src/register_interface.c **** 
 510:Src/register_interface.c ****           default:
 511:Src/register_interface.c ****           {
 512:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
 513:Src/register_interface.c ****             break;
 514:Src/register_interface.c ****           }
 515:Src/register_interface.c ****         }
 516:Src/register_interface.c ****         *size = 4;
 517:Src/register_interface.c ****         break;
 518:Src/register_interface.c ****       }
 519:Src/register_interface.c **** 
 520:Src/register_interface.c ****       case TYPE_DATA_STRING:
 521:Src/register_interface.c ****       {
 522:Src/register_interface.c ****         const char_t *charData = (const char_t *)data;
 523:Src/register_interface.c ****         char_t *dummy = (char_t *)data ;
 524:Src/register_interface.c ****         retVal = MCP_ERROR_RO_REG;
 525:Src/register_interface.c ****         /* Used to compute String length stored in RXBUFF even if Reg does not exist*/
 526:Src/register_interface.c ****         /* It allows to jump to the next command in the buffer */
 527:Src/register_interface.c ****         (void)RI_MovString (charData, dummy, size, dataAvailable);
 528:Src/register_interface.c ****         break;
 529:Src/register_interface.c ****       }
 530:Src/register_interface.c **** 
 531:Src/register_interface.c ****       case TYPE_DATA_RAW:
 532:Src/register_interface.c ****       {
 533:Src/register_interface.c ****         uint16_t rawSize = *(uint16_t *) data; //cstat !MISRAC2012-Rule-11.3
 534:Src/register_interface.c ****         /* The size consumed by the structure is the structure size + 2 bytes used to store the siz
 535:Src/register_interface.c ****         *size = rawSize + 2U;
 536:Src/register_interface.c ****         uint8_t *rawData = data; /* rawData points to the first data (after size extraction) */
 537:Src/register_interface.c ****         rawData++;
 538:Src/register_interface.c ****         rawData++;
 539:Src/register_interface.c **** 
 540:Src/register_interface.c ****         if (*size > dataAvailable )
 541:Src/register_interface.c ****         { /* The decoded size of the raw structure can not match with transmitted buffer, error in 
 542:Src/register_interface.c ****           *size = 0;
 543:Src/register_interface.c ****           retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
ARM GAS  /tmp/ccbp0CWv.s 			page 11


 544:Src/register_interface.c ****         }
 545:Src/register_interface.c ****         else
 546:Src/register_interface.c ****         {
 547:Src/register_interface.c ****           switch (regID)
 548:Src/register_interface.c ****           {
 549:Src/register_interface.c ****             case MC_REG_GLOBAL_CONFIG:
 550:Src/register_interface.c ****             case MC_REG_MOTOR_CONFIG:
 551:Src/register_interface.c ****             case MC_REG_APPLICATION_CONFIG:
 552:Src/register_interface.c ****             case MC_REG_FOCFW_CONFIG:
 553:Src/register_interface.c ****             {
 554:Src/register_interface.c ****               retVal = MCP_ERROR_RO_REG;
 555:Src/register_interface.c ****               break;
 556:Src/register_interface.c ****             }
 557:Src/register_interface.c **** 
 558:Src/register_interface.c ****             case MC_REG_SPEED_RAMP:
 559:Src/register_interface.c ****             {
 560:Src/register_interface.c ****               int32_t rpm;
 561:Src/register_interface.c ****               uint16_t duration;
 562:Src/register_interface.c **** 
 563:Src/register_interface.c ****               rpm = *(int32_t *)rawData; //cstat !MISRAC2012-Rule-11.3
 564:Src/register_interface.c ****               duration = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
 565:Src/register_interface.c ****               MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 566:Src/register_interface.c ****               break;
 567:Src/register_interface.c ****             }
 568:Src/register_interface.c ****             case MC_REG_TORQUE_RAMP:
 569:Src/register_interface.c ****             {
 570:Src/register_interface.c ****               uint32_t torque;
 571:Src/register_interface.c ****               uint16_t duration;
 572:Src/register_interface.c **** 
 573:Src/register_interface.c ****               torque = *(uint32_t *)rawData; //cstat !MISRAC2012-Rule-11.3
 574:Src/register_interface.c ****               duration = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
 575:Src/register_interface.c ****               MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 576:Src/register_interface.c ****               break;
 577:Src/register_interface.c ****             }
 578:Src/register_interface.c **** 
 579:Src/register_interface.c ****             case MC_REG_REVUP_DATA:
 580:Src/register_interface.c ****             {
 581:Src/register_interface.c ****               int32_t rpm;
 582:Src/register_interface.c ****               RevUpCtrl_PhaseParams_t revUpPhase;
 583:Src/register_interface.c ****               uint8_t i;
 584:Src/register_interface.c ****               uint8_t nbrOfPhase = (((uint8_t)rawSize) / 8U);
 585:Src/register_interface.c **** 
 586:Src/register_interface.c ****               if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 587:Src/register_interface.c ****               {
 588:Src/register_interface.c ****                 retVal = MCP_ERROR_BAD_RAW_FORMAT;
 589:Src/register_interface.c ****               }
 590:Src/register_interface.c ****               else
 591:Src/register_interface.c ****               {
 592:Src/register_interface.c ****                 for (i = 0; i <nbrOfPhase; i++)
 593:Src/register_interface.c ****                 {
 594:Src/register_interface.c ****                 rpm = *(int32_t *) &rawData[i * 8U]; //cstat !MISRAC2012-Rule-11.3
 595:Src/register_interface.c ****                 revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_
 596:Src/register_interface.c ****                 revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC20
 597:Src/register_interface.c ****                 revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC20
 598:Src/register_interface.c ****                 (void)RUC_SetPhase( RevUpControl[motorID], i, &revUpPhase);
 599:Src/register_interface.c ****                 }
 600:Src/register_interface.c ****               }
ARM GAS  /tmp/ccbp0CWv.s 			page 12


 601:Src/register_interface.c ****               break;
 602:Src/register_interface.c ****             }
 603:Src/register_interface.c **** 
 604:Src/register_interface.c ****             case MC_REG_ASYNC_UARTA:
 605:Src/register_interface.c ****             {
 606:Src/register_interface.c ****               retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 607:Src/register_interface.c ****               break;
 608:Src/register_interface.c ****             }
 609:Src/register_interface.c **** 
 610:Src/register_interface.c ****             case MC_REG_CURRENT_REF:
 611:Src/register_interface.c ****             {
 612:Src/register_interface.c ****               qd_t currComp;
 613:Src/register_interface.c ****               currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 614:Src/register_interface.c ****               currComp.d = *((int16_t *) &rawData[2]); //cstat !MISRAC2012-Rule-11.3
 615:Src/register_interface.c ****               MCI_SetCurrentReferences(pMCIN, currComp);
 616:Src/register_interface.c ****               break;
 617:Src/register_interface.c ****             }
 618:Src/register_interface.c **** 
 619:Src/register_interface.c ****             default:
 620:Src/register_interface.c ****             {
 621:Src/register_interface.c ****               retVal = MCP_ERROR_UNKNOWN_REG;
 622:Src/register_interface.c ****               break;
 623:Src/register_interface.c ****             }
 624:Src/register_interface.c ****           }
 625:Src/register_interface.c ****         }
 626:Src/register_interface.c ****         break;
 627:Src/register_interface.c ****       }
 628:Src/register_interface.c **** 
 629:Src/register_interface.c ****       default:
 630:Src/register_interface.c ****       {
 631:Src/register_interface.c ****         retVal = MCP_ERROR_BAD_DATA_TYPE;
 632:Src/register_interface.c ****         *size =0; /* From this point we are not able anymore to decode the RX buffer*/
 633:Src/register_interface.c ****         break;
 634:Src/register_interface.c ****       }
 635:Src/register_interface.c ****     }
 636:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 637:Src/register_interface.c ****   }
 638:Src/register_interface.c **** #endif
 639:Src/register_interface.c ****   return (retVal);
 640:Src/register_interface.c **** }
 641:Src/register_interface.c **** 
 642:Src/register_interface.c **** uint8_t RI_GetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t freeSpace)
 643:Src/register_interface.c **** {
 644:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 645:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 646:Src/register_interface.c ****   if ((MC_NULL == data) || (MC_NULL == size))
 647:Src/register_interface.c ****   {
 648:Src/register_interface.c ****     retVal = MCP_CMD_NOK;
 649:Src/register_interface.c ****   }
 650:Src/register_interface.c ****   else
 651:Src/register_interface.c ****   {
 652:Src/register_interface.c **** #endif
 653:Src/register_interface.c ****     uint16_t regID = dataID & REG_MASK;
 654:Src/register_interface.c ****     uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 655:Src/register_interface.c ****     BusVoltageSensor_Handle_t* BusVoltageSensor[NBR_OF_MOTORS]={ &BusVoltageSensor_M1._Super};
 656:Src/register_interface.c ****     uint8_t motorID = 0U;
 657:Src/register_interface.c **** 
ARM GAS  /tmp/ccbp0CWv.s 			page 13


 658:Src/register_interface.c ****     MCI_Handle_t *pMCIN = &Mci[motorID];
 659:Src/register_interface.c ****     switch (typeID)
 660:Src/register_interface.c ****     {
 661:Src/register_interface.c ****       case TYPE_DATA_8BIT:
 662:Src/register_interface.c ****       {
 663:Src/register_interface.c ****         if (freeSpace > 0U)
 664:Src/register_interface.c ****         {
 665:Src/register_interface.c ****           switch (regID)
 666:Src/register_interface.c ****           {
 667:Src/register_interface.c ****             case MC_REG_STATUS:
 668:Src/register_interface.c ****             {
 669:Src/register_interface.c ****               *data = (uint8_t)MCI_GetSTMState(pMCIN);
 670:Src/register_interface.c ****               break;
 671:Src/register_interface.c ****             }
 672:Src/register_interface.c **** 
 673:Src/register_interface.c ****             case MC_REG_CONTROL_MODE:
 674:Src/register_interface.c ****             {
 675:Src/register_interface.c ****               *data = (uint8_t)MCI_GetControlMode(pMCIN);
 676:Src/register_interface.c ****               break;
 677:Src/register_interface.c ****             }
 678:Src/register_interface.c **** 
 679:Src/register_interface.c ****             case MC_REG_RUC_STAGE_NBR:
 680:Src/register_interface.c ****             {
 681:Src/register_interface.c ****               *data = (RevUpControl[motorID] != MC_NULL) ? (uint8_t)RUC_GetNumberOfPhases(RevUpCont
 682:Src/register_interface.c ****               break;
 683:Src/register_interface.c ****             }
 684:Src/register_interface.c **** 
 685:Src/register_interface.c ****             default:
 686:Src/register_interface.c ****             {
 687:Src/register_interface.c ****               retVal = MCP_ERROR_UNKNOWN_REG;
 688:Src/register_interface.c ****               break;
 689:Src/register_interface.c ****             }
 690:Src/register_interface.c ****           }
 691:Src/register_interface.c ****           *size = 1;
 692:Src/register_interface.c ****         }
 693:Src/register_interface.c ****         else
 694:Src/register_interface.c ****         {
 695:Src/register_interface.c ****           retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 696:Src/register_interface.c ****         }
 697:Src/register_interface.c ****         break;
 698:Src/register_interface.c ****       }
 699:Src/register_interface.c **** 
 700:Src/register_interface.c ****       case TYPE_DATA_16BIT:
 701:Src/register_interface.c ****       {
 702:Src/register_interface.c ****         uint16_t *regdataU16 = (uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 703:Src/register_interface.c ****         int16_t *regdata16 = (int16_t *) data; //cstat !MISRAC2012-Rule-11.3
 704:Src/register_interface.c **** 
 705:Src/register_interface.c ****         if (freeSpace >= 2U)
 706:Src/register_interface.c ****         {
 707:Src/register_interface.c ****           switch (regID)
 708:Src/register_interface.c ****           {
 709:Src/register_interface.c ****             case MC_REG_SPEED_KP:
 710:Src/register_interface.c ****             {
 711:Src/register_interface.c ****               *regdata16 = PID_GetKP(pPIDSpeed[motorID]);
 712:Src/register_interface.c ****               break;
 713:Src/register_interface.c ****             }
 714:Src/register_interface.c **** 
ARM GAS  /tmp/ccbp0CWv.s 			page 14


 715:Src/register_interface.c ****             case MC_REG_SPEED_KI:
 716:Src/register_interface.c ****             {
 717:Src/register_interface.c ****               *regdata16 = PID_GetKI(pPIDSpeed[motorID]);
 718:Src/register_interface.c ****               break;
 719:Src/register_interface.c ****             }
 720:Src/register_interface.c **** 
 721:Src/register_interface.c ****             case MC_REG_SPEED_KD:
 722:Src/register_interface.c ****             {
 723:Src/register_interface.c ****               *regdata16 = PID_GetKD(pPIDSpeed[motorID]);
 724:Src/register_interface.c ****               break;
 725:Src/register_interface.c ****             }
 726:Src/register_interface.c **** 
 727:Src/register_interface.c ****         case MC_REG_I_Q_KP:
 728:Src/register_interface.c ****             {
 729:Src/register_interface.c ****               *regdata16 = PID_GetKP(pPIDIq[motorID]);
 730:Src/register_interface.c ****               break;
 731:Src/register_interface.c ****             }
 732:Src/register_interface.c **** 
 733:Src/register_interface.c ****         case MC_REG_I_Q_KI:
 734:Src/register_interface.c ****             {
 735:Src/register_interface.c ****               *regdata16 = PID_GetKI(pPIDIq[motorID]);
 736:Src/register_interface.c ****               break;
 737:Src/register_interface.c ****             }
 738:Src/register_interface.c **** 
 739:Src/register_interface.c ****         case MC_REG_I_Q_KD:
 740:Src/register_interface.c ****             {
 741:Src/register_interface.c ****               *regdata16 = PID_GetKD(pPIDIq[motorID]);
 742:Src/register_interface.c ****               break;
 743:Src/register_interface.c ****             }
 744:Src/register_interface.c **** 
 745:Src/register_interface.c ****         case MC_REG_I_D_KP:
 746:Src/register_interface.c ****             {
 747:Src/register_interface.c ****               *regdata16 = PID_GetKP(pPIDId[motorID]);
 748:Src/register_interface.c ****               break;
 749:Src/register_interface.c ****             }
 750:Src/register_interface.c **** 
 751:Src/register_interface.c ****         case MC_REG_I_D_KI:
 752:Src/register_interface.c ****             {
 753:Src/register_interface.c ****               *regdata16 = PID_GetKI(pPIDId[motorID]);
 754:Src/register_interface.c ****               break;
 755:Src/register_interface.c ****             }
 756:Src/register_interface.c **** 
 757:Src/register_interface.c ****         case MC_REG_I_D_KD:
 758:Src/register_interface.c ****             {
 759:Src/register_interface.c ****               *regdata16 = PID_GetKD(pPIDId[motorID]);
 760:Src/register_interface.c ****               break;
 761:Src/register_interface.c ****             }
 762:Src/register_interface.c **** 
 763:Src/register_interface.c ****             case MC_REG_BUS_VOLTAGE:
 764:Src/register_interface.c ****             {
 765:Src/register_interface.c ****               *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor[motorID]);
 766:Src/register_interface.c ****               break;
 767:Src/register_interface.c ****             }
 768:Src/register_interface.c **** 
 769:Src/register_interface.c ****             case MC_REG_HEATS_TEMP:
 770:Src/register_interface.c ****             {
 771:Src/register_interface.c ****               *regdata16 = NTC_GetAvTemp_C(pTemperatureSensor[motorID]);
ARM GAS  /tmp/ccbp0CWv.s 			page 15


 772:Src/register_interface.c ****               break;
 773:Src/register_interface.c ****             }
 774:Src/register_interface.c **** 
 775:Src/register_interface.c ****             case MC_REG_I_A:
 776:Src/register_interface.c ****             {
 777:Src/register_interface.c ****               *regdata16 = MCI_GetIab(pMCIN).a;
 778:Src/register_interface.c ****               break;
 779:Src/register_interface.c ****             }
 780:Src/register_interface.c **** 
 781:Src/register_interface.c ****             case MC_REG_I_B:
 782:Src/register_interface.c ****             {
 783:Src/register_interface.c ****               *regdata16 = MCI_GetIab(pMCIN).b;
 784:Src/register_interface.c ****               break;
 785:Src/register_interface.c ****             }
 786:Src/register_interface.c **** 
 787:Src/register_interface.c ****             case MC_REG_I_ALPHA_MEAS:
 788:Src/register_interface.c ****             {
 789:Src/register_interface.c ****               *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 790:Src/register_interface.c ****               break;
 791:Src/register_interface.c ****             }
 792:Src/register_interface.c **** 
 793:Src/register_interface.c ****             case MC_REG_I_BETA_MEAS:
 794:Src/register_interface.c ****             {
 795:Src/register_interface.c ****               *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 796:Src/register_interface.c ****               break;
 797:Src/register_interface.c ****             }
 798:Src/register_interface.c **** 
 799:Src/register_interface.c ****             case MC_REG_I_Q_MEAS:
 800:Src/register_interface.c ****             {
 801:Src/register_interface.c ****               *regdata16 = MCI_GetIqd(pMCIN).q;
 802:Src/register_interface.c ****               break;
 803:Src/register_interface.c ****             }
 804:Src/register_interface.c **** 
 805:Src/register_interface.c ****             case MC_REG_I_D_MEAS:
 806:Src/register_interface.c ****             {
 807:Src/register_interface.c ****               *regdata16 = MCI_GetIqd(pMCIN).d;
 808:Src/register_interface.c ****               break;
 809:Src/register_interface.c ****             }
 810:Src/register_interface.c **** 
 811:Src/register_interface.c ****             case MC_REG_I_Q_REF:
 812:Src/register_interface.c ****             {
 813:Src/register_interface.c ****               *regdata16 = MCI_GetIqdref(pMCIN).q;
 814:Src/register_interface.c ****               break;
 815:Src/register_interface.c ****             }
 816:Src/register_interface.c **** 
 817:Src/register_interface.c ****             case MC_REG_I_D_REF:
 818:Src/register_interface.c ****             {
 819:Src/register_interface.c ****               *regdata16 = MCI_GetIqdref(pMCIN).d;
 820:Src/register_interface.c ****               break;
 821:Src/register_interface.c ****             }
 822:Src/register_interface.c **** 
 823:Src/register_interface.c ****             case MC_REG_V_Q:
 824:Src/register_interface.c ****             {
 825:Src/register_interface.c ****               *regdata16 = MCI_GetVqd(pMCIN).q;
 826:Src/register_interface.c ****               break;
 827:Src/register_interface.c ****             }
 828:Src/register_interface.c **** 
ARM GAS  /tmp/ccbp0CWv.s 			page 16


 829:Src/register_interface.c ****             case MC_REG_V_D:
 830:Src/register_interface.c ****             {
 831:Src/register_interface.c ****               *regdata16 = MCI_GetVqd(pMCIN).d;
 832:Src/register_interface.c ****               break;
 833:Src/register_interface.c ****             }
 834:Src/register_interface.c **** 
 835:Src/register_interface.c ****             case MC_REG_V_ALPHA:
 836:Src/register_interface.c ****             {
 837:Src/register_interface.c ****               *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 838:Src/register_interface.c ****               break;
 839:Src/register_interface.c ****             }
 840:Src/register_interface.c **** 
 841:Src/register_interface.c ****             case MC_REG_V_BETA:
 842:Src/register_interface.c ****             {
 843:Src/register_interface.c ****               *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 844:Src/register_interface.c ****               break;
 845:Src/register_interface.c ****             }
 846:Src/register_interface.c ****             case MC_REG_STOPLL_EL_ANGLE:
 847:Src/register_interface.c ****             {
 848:Src/register_interface.c ****               //cstat !MISRAC2012-Rule-11.3
 849:Src/register_interface.c ****               *regdata16 = SPD_GetElAngle((SpeednPosFdbk_Handle_t *)stoPLLSensor[motorID]);
 850:Src/register_interface.c ****               break;
 851:Src/register_interface.c ****             }
 852:Src/register_interface.c **** 
 853:Src/register_interface.c ****             case MC_REG_STOPLL_ROT_SPEED:
 854:Src/register_interface.c ****             {
 855:Src/register_interface.c ****               //cstat !MISRAC2012-Rule-11.3
 856:Src/register_interface.c ****               *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t *)stoPLLSensor[motorID]);
 857:Src/register_interface.c ****               break;
 858:Src/register_interface.c ****             }
 859:Src/register_interface.c **** 
 860:Src/register_interface.c ****             case MC_REG_STOPLL_I_ALPHA:
 861:Src/register_interface.c ****             {
 862:Src/register_interface.c ****               *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).alpha;
 863:Src/register_interface.c ****               break;
 864:Src/register_interface.c ****             }
 865:Src/register_interface.c **** 
 866:Src/register_interface.c ****             case MC_REG_STOPLL_I_BETA:
 867:Src/register_interface.c ****             {
 868:Src/register_interface.c ****               *regdata16 = STO_PLL_GetEstimatedCurrent(stoPLLSensor[motorID]).beta;
 869:Src/register_interface.c ****               break;
 870:Src/register_interface.c ****             }
 871:Src/register_interface.c **** 
 872:Src/register_interface.c ****             case MC_REG_STOPLL_BEMF_ALPHA:
 873:Src/register_interface.c ****             {
 874:Src/register_interface.c ****               *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).alpha;
 875:Src/register_interface.c ****               break;
 876:Src/register_interface.c ****             }
 877:Src/register_interface.c **** 
 878:Src/register_interface.c ****             case MC_REG_STOPLL_BEMF_BETA:
 879:Src/register_interface.c ****             {
 880:Src/register_interface.c ****               *regdata16 = STO_PLL_GetEstimatedBemf(stoPLLSensor[motorID]).beta;
 881:Src/register_interface.c ****               break;
 882:Src/register_interface.c ****             }
 883:Src/register_interface.c **** 
 884:Src/register_interface.c ****             case MC_REG_STOPLL_C1:
 885:Src/register_interface.c ****             {
ARM GAS  /tmp/ccbp0CWv.s 			page 17


 886:Src/register_interface.c ****               int16_t hC1;
 887:Src/register_interface.c ****               int16_t hC2;
 888:Src/register_interface.c ****               STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 889:Src/register_interface.c ****               *regdata16 = hC1;
 890:Src/register_interface.c ****               break;
 891:Src/register_interface.c ****             }
 892:Src/register_interface.c **** 
 893:Src/register_interface.c ****             case MC_REG_STOPLL_C2:
 894:Src/register_interface.c ****             {
 895:Src/register_interface.c ****               int16_t hC1;
 896:Src/register_interface.c ****               int16_t hC2;
 897:Src/register_interface.c ****               STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 898:Src/register_interface.c ****               *regdata16 = hC2;
 899:Src/register_interface.c ****               break;
 900:Src/register_interface.c ****             }
 901:Src/register_interface.c **** 
 902:Src/register_interface.c ****             case MC_REG_STOPLL_KI:
 903:Src/register_interface.c ****             {
 904:Src/register_interface.c ****               *regdata16 = PID_GetKI (&stoPLLSensor[motorID]->PIRegulator);
 905:Src/register_interface.c ****               break;
 906:Src/register_interface.c ****             }
 907:Src/register_interface.c **** 
 908:Src/register_interface.c ****             case MC_REG_STOPLL_KP:
 909:Src/register_interface.c ****             {
 910:Src/register_interface.c ****               *regdata16 = PID_GetKP (&stoPLLSensor[motorID]->PIRegulator);
 911:Src/register_interface.c ****               break;
 912:Src/register_interface.c ****             }
 913:Src/register_interface.c **** 
 914:Src/register_interface.c ****             case MC_REG_STOCORDIC_EL_ANGLE:
 915:Src/register_interface.c ****             {
 916:Src/register_interface.c ****               if (stoCRSensor[motorID] != MC_NULL)
 917:Src/register_interface.c ****               {
 918:Src/register_interface.c ****                 //cstat !MISRAC2012-Rule-11.3
 919:Src/register_interface.c ****                 *regdata16 = SPD_GetElAngle((SpeednPosFdbk_Handle_t *)stoCRSensor[motorID]);
 920:Src/register_interface.c ****               }
 921:Src/register_interface.c ****               else
 922:Src/register_interface.c ****               {
 923:Src/register_interface.c ****                 retVal = MCP_ERROR_UNKNOWN_REG;
 924:Src/register_interface.c ****               }
 925:Src/register_interface.c ****               break;
 926:Src/register_interface.c ****             }
 927:Src/register_interface.c **** 
 928:Src/register_interface.c ****             case MC_REG_STOCORDIC_ROT_SPEED:
 929:Src/register_interface.c ****             {
 930:Src/register_interface.c ****               //cstat !MISRAC2012-Rule-11.3
 931:Src/register_interface.c ****               *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t*) stoCRSensor[motorID]);
 932:Src/register_interface.c ****               break;
 933:Src/register_interface.c ****             }
 934:Src/register_interface.c **** 
 935:Src/register_interface.c ****             case MC_REG_STOCORDIC_I_ALPHA:
 936:Src/register_interface.c ****             {
 937:Src/register_interface.c ****               *regdata16 = STO_CR_GetEstimatedCurrent(stoCRSensor[motorID]).alpha;
 938:Src/register_interface.c ****               break;
 939:Src/register_interface.c ****             }
 940:Src/register_interface.c **** 
 941:Src/register_interface.c ****             case MC_REG_STOCORDIC_I_BETA:
 942:Src/register_interface.c ****             {
ARM GAS  /tmp/ccbp0CWv.s 			page 18


 943:Src/register_interface.c ****               *regdata16 = STO_CR_GetEstimatedCurrent(stoCRSensor[motorID]).beta;
 944:Src/register_interface.c ****               break;
 945:Src/register_interface.c ****             }
 946:Src/register_interface.c **** 
 947:Src/register_interface.c ****             case MC_REG_STOCORDIC_BEMF_ALPHA:
 948:Src/register_interface.c ****             {
 949:Src/register_interface.c ****               *regdata16 = STO_CR_GetEstimatedBemf(stoCRSensor[motorID]).alpha;
 950:Src/register_interface.c ****               break;
 951:Src/register_interface.c ****             }
 952:Src/register_interface.c **** 
 953:Src/register_interface.c ****             case MC_REG_STOCORDIC_BEMF_BETA:
 954:Src/register_interface.c ****             {
 955:Src/register_interface.c ****               *regdata16 = STO_CR_GetEstimatedBemf(stoCRSensor[motorID]).beta;
 956:Src/register_interface.c ****               break;
 957:Src/register_interface.c ****             }
 958:Src/register_interface.c **** 
 959:Src/register_interface.c ****             case MC_REG_STOCORDIC_C1:
 960:Src/register_interface.c ****             {
 961:Src/register_interface.c ****               int16_t hC1;
 962:Src/register_interface.c ****               int16_t hC2;
 963:Src/register_interface.c ****               STO_CR_GetObserverGains(stoCRSensor[motorID], &hC1, &hC2);
 964:Src/register_interface.c ****               *regdata16 = hC1;
 965:Src/register_interface.c ****               break;
 966:Src/register_interface.c ****             }
 967:Src/register_interface.c **** 
 968:Src/register_interface.c ****             case MC_REG_STOCORDIC_C2:
 969:Src/register_interface.c ****             {
 970:Src/register_interface.c ****               int16_t hC1;
 971:Src/register_interface.c ****               int16_t hC2;
 972:Src/register_interface.c ****               STO_CR_GetObserverGains(stoCRSensor[motorID], &hC1, &hC2);
 973:Src/register_interface.c ****               *regdata16 = hC2;
 974:Src/register_interface.c ****               break;
 975:Src/register_interface.c ****             }
 976:Src/register_interface.c **** 
 977:Src/register_interface.c ****             case MC_REG_DAC_USER1:
 978:Src/register_interface.c ****             case MC_REG_DAC_USER2:
 979:Src/register_interface.c ****               break;
 980:Src/register_interface.c **** 
 981:Src/register_interface.c ****             case MC_REG_SPEED_KP_DIV:
 982:Src/register_interface.c ****             {
 983:Src/register_interface.c ****               *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(pPIDSpeed[motorID]);
 984:Src/register_interface.c ****               break;
 985:Src/register_interface.c ****             }
 986:Src/register_interface.c **** 
 987:Src/register_interface.c ****             case MC_REG_SPEED_KI_DIV:
 988:Src/register_interface.c ****             {
 989:Src/register_interface.c ****               *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(pPIDSpeed[motorID]);
 990:Src/register_interface.c ****               break;
 991:Src/register_interface.c ****             }
 992:Src/register_interface.c **** 
 993:Src/register_interface.c ****             case MC_REG_SPEED_KD_DIV:
 994:Src/register_interface.c ****             {
 995:Src/register_interface.c ****               *regdataU16 = PID_GetKDDivisorPOW2(pPIDSpeed[motorID]);
 996:Src/register_interface.c ****               break;
 997:Src/register_interface.c ****             }
 998:Src/register_interface.c ****             case MC_REG_I_D_KP_DIV:
 999:Src/register_interface.c ****             {
ARM GAS  /tmp/ccbp0CWv.s 			page 19


1000:Src/register_interface.c ****               *regdataU16 = PID_GetKPDivisorPOW2(pPIDId[motorID]);
1001:Src/register_interface.c ****               break;
1002:Src/register_interface.c ****             }
1003:Src/register_interface.c **** 
1004:Src/register_interface.c ****             case MC_REG_I_D_KI_DIV:
1005:Src/register_interface.c ****             {
1006:Src/register_interface.c ****               *regdataU16 = PID_GetKIDivisorPOW2(pPIDId[motorID]);
1007:Src/register_interface.c ****               break;
1008:Src/register_interface.c ****             }
1009:Src/register_interface.c **** 
1010:Src/register_interface.c ****             case MC_REG_I_D_KD_DIV:
1011:Src/register_interface.c ****             {
1012:Src/register_interface.c ****               *regdataU16 = PID_GetKDDivisorPOW2(pPIDId[motorID]);
1013:Src/register_interface.c ****               break;
1014:Src/register_interface.c ****             }
1015:Src/register_interface.c **** 
1016:Src/register_interface.c ****             case MC_REG_I_Q_KP_DIV:
1017:Src/register_interface.c ****             {
1018:Src/register_interface.c ****               *regdataU16 = PID_GetKPDivisorPOW2(pPIDIq[motorID]);
1019:Src/register_interface.c ****               break;
1020:Src/register_interface.c ****             }
1021:Src/register_interface.c **** 
1022:Src/register_interface.c ****             case MC_REG_I_Q_KI_DIV:
1023:Src/register_interface.c ****             {
1024:Src/register_interface.c ****               *regdataU16 = PID_GetKIDivisorPOW2(pPIDIq[motorID]);
1025:Src/register_interface.c ****               break;
1026:Src/register_interface.c ****             }
1027:Src/register_interface.c **** 
1028:Src/register_interface.c ****             case MC_REG_I_Q_KD_DIV:
1029:Src/register_interface.c ****             {
1030:Src/register_interface.c ****               *regdataU16 = PID_GetKDDivisorPOW2(pPIDIq[motorID]);
1031:Src/register_interface.c ****               break;
1032:Src/register_interface.c ****             }
1033:Src/register_interface.c **** 
1034:Src/register_interface.c ****             case MC_REG_STOPLL_KI_DIV:
1035:Src/register_interface.c ****             {
1036:Src/register_interface.c ****               *regdataU16 = PID_GetKIDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
1037:Src/register_interface.c ****               break;
1038:Src/register_interface.c ****             }
1039:Src/register_interface.c **** 
1040:Src/register_interface.c ****             case MC_REG_STOPLL_KP_DIV:
1041:Src/register_interface.c ****             {
1042:Src/register_interface.c ****               *regdataU16 = PID_GetKPDivisorPOW2(&stoPLLSensor[motorID]->PIRegulator);
1043:Src/register_interface.c ****               break;
1044:Src/register_interface.c ****             }
1045:Src/register_interface.c **** 
1046:Src/register_interface.c ****             default:
1047:Src/register_interface.c ****             {
1048:Src/register_interface.c ****               retVal = MCP_ERROR_UNKNOWN_REG;
1049:Src/register_interface.c ****               break;
1050:Src/register_interface.c ****             }
1051:Src/register_interface.c ****           }
1052:Src/register_interface.c ****           *size = 2;
1053:Src/register_interface.c ****         }
1054:Src/register_interface.c ****         else
1055:Src/register_interface.c ****         {
1056:Src/register_interface.c ****           retVal = MCP_ERROR_NO_TXSYNC_SPACE;
ARM GAS  /tmp/ccbp0CWv.s 			page 20


1057:Src/register_interface.c ****         }
1058:Src/register_interface.c ****         break;
1059:Src/register_interface.c ****       }
1060:Src/register_interface.c **** 
1061:Src/register_interface.c ****       case TYPE_DATA_32BIT:
1062:Src/register_interface.c ****       {
1063:Src/register_interface.c ****         uint32_t *regdataU32 = (uint32_t *)data; //cstat !MISRAC2012-Rule-11.3
1064:Src/register_interface.c ****         int32_t *regdata32 = (int32_t *)data; //cstat !MISRAC2012-Rule-11.3
1065:Src/register_interface.c **** 
1066:Src/register_interface.c ****         if (freeSpace >= 4U)
1067:Src/register_interface.c ****         {
1068:Src/register_interface.c ****           switch (regID)
1069:Src/register_interface.c ****           {
1070:Src/register_interface.c ****             case MC_REG_FAULTS_FLAGS:
1071:Src/register_interface.c ****             {
1072:Src/register_interface.c ****               *regdataU32 = MCI_GetFaultState(pMCIN);
1073:Src/register_interface.c ****               break;
1074:Src/register_interface.c ****             }
1075:Src/register_interface.c **** 
1076:Src/register_interface.c ****             case MC_REG_SPEED_MEAS:
1077:Src/register_interface.c ****             {
1078:Src/register_interface.c ****               *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
1079:Src/register_interface.c ****               break;
1080:Src/register_interface.c ****             }
1081:Src/register_interface.c **** 
1082:Src/register_interface.c ****             case MC_REG_SPEED_REF:
1083:Src/register_interface.c ****             {
1084:Src/register_interface.c ****               *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
1085:Src/register_interface.c ****               break;
1086:Src/register_interface.c ****             }
1087:Src/register_interface.c **** 
1088:Src/register_interface.c ****             case MC_REG_STOPLL_EST_BEMF:
1089:Src/register_interface.c ****             {
1090:Src/register_interface.c ****               *regdata32 = STO_PLL_GetEstimatedBemfLevel(stoPLLSensor[motorID]);
1091:Src/register_interface.c ****               break;
1092:Src/register_interface.c ****             }
1093:Src/register_interface.c **** 
1094:Src/register_interface.c ****             case MC_REG_STOPLL_OBS_BEMF:
1095:Src/register_interface.c ****             {
1096:Src/register_interface.c ****               *regdata32 = STO_PLL_GetObservedBemfLevel(stoPLLSensor[motorID]);
1097:Src/register_interface.c ****               break;
1098:Src/register_interface.c ****             }
1099:Src/register_interface.c **** 
1100:Src/register_interface.c ****             case MC_REG_STOCORDIC_EST_BEMF:
1101:Src/register_interface.c ****             {
1102:Src/register_interface.c ****               *regdata32 = STO_CR_GetEstimatedBemfLevel(stoCRSensor[motorID]);
1103:Src/register_interface.c ****               break;
1104:Src/register_interface.c ****             }
1105:Src/register_interface.c **** 
1106:Src/register_interface.c ****             case MC_REG_STOCORDIC_OBS_BEMF:
1107:Src/register_interface.c ****             {
1108:Src/register_interface.c ****               *regdata32 = STO_CR_GetObservedBemfLevel(stoCRSensor[motorID]);
1109:Src/register_interface.c ****               break;
1110:Src/register_interface.c ****             }
1111:Src/register_interface.c ****             case MC_REG_MOTOR_POWER:
1112:Src/register_interface.c ****             {
1113:Src/register_interface.c ****               FloatToU32 ReadVal;
ARM GAS  /tmp/ccbp0CWv.s 			page 21


1114:Src/register_interface.c ****               ReadVal.Float_Val = PQD_GetAvrgElMotorPowerW(pMPM[M1]);
1115:Src/register_interface.c ****               *regdataU32 = ReadVal.U32_Val;
1116:Src/register_interface.c ****               break;
1117:Src/register_interface.c ****             }
1118:Src/register_interface.c **** 
1119:Src/register_interface.c ****             default:
1120:Src/register_interface.c ****             {
1121:Src/register_interface.c ****               retVal = MCP_ERROR_UNKNOWN_REG;
1122:Src/register_interface.c ****               break;
1123:Src/register_interface.c ****             }
1124:Src/register_interface.c ****           }
1125:Src/register_interface.c ****           *size = 4;
1126:Src/register_interface.c ****         }
1127:Src/register_interface.c ****         else
1128:Src/register_interface.c ****         {
1129:Src/register_interface.c ****           retVal = MCP_ERROR_NO_TXSYNC_SPACE;
1130:Src/register_interface.c ****         }
1131:Src/register_interface.c ****         break;
1132:Src/register_interface.c ****       }
1133:Src/register_interface.c **** 
1134:Src/register_interface.c ****       case TYPE_DATA_STRING:
1135:Src/register_interface.c ****       {
1136:Src/register_interface.c ****         char_t *charData = (char_t *)data;
1137:Src/register_interface.c ****         switch (regID)
1138:Src/register_interface.c ****         {
1139:Src/register_interface.c ****       case MC_REG_FW_NAME:
1140:Src/register_interface.c ****         retVal = RI_MovString (FIRMWARE_NAME ,charData, size, freeSpace);
1141:Src/register_interface.c ****             break;
1142:Src/register_interface.c **** 
1143:Src/register_interface.c ****           case MC_REG_CTRL_STAGE_NAME:
1144:Src/register_interface.c ****           {
1145:Src/register_interface.c ****             retVal = RI_MovString (CTL_BOARD ,charData, size, freeSpace);
1146:Src/register_interface.c ****             break;
1147:Src/register_interface.c ****           }
1148:Src/register_interface.c **** 
1149:Src/register_interface.c ****           case MC_REG_PWR_STAGE_NAME:
1150:Src/register_interface.c ****           {
1151:Src/register_interface.c ****             retVal = RI_MovString (PWR_BOARD_NAME[motorID] ,charData, size, freeSpace);
1152:Src/register_interface.c ****             break;
1153:Src/register_interface.c ****           }
1154:Src/register_interface.c **** 
1155:Src/register_interface.c ****           case MC_REG_MOTOR_NAME:
1156:Src/register_interface.c ****           {
1157:Src/register_interface.c ****         retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
1158:Src/register_interface.c ****             break;
1159:Src/register_interface.c ****           }
1160:Src/register_interface.c **** 
1161:Src/register_interface.c ****           default:
1162:Src/register_interface.c ****           {
1163:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
1164:Src/register_interface.c ****             *size= 0 ; /* */
1165:Src/register_interface.c ****             break;
1166:Src/register_interface.c ****           }
1167:Src/register_interface.c ****         }
1168:Src/register_interface.c ****         break;
1169:Src/register_interface.c ****       }
1170:Src/register_interface.c **** 
ARM GAS  /tmp/ccbp0CWv.s 			page 22


1171:Src/register_interface.c ****       case TYPE_DATA_RAW:
1172:Src/register_interface.c ****       {
1173:Src/register_interface.c ****         /* First 2 bytes of the answer is reserved to the size */
1174:Src/register_interface.c ****         uint16_t *rawSize = (uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
1175:Src/register_interface.c ****         uint8_t * rawData = data;
1176:Src/register_interface.c ****         rawData++;
1177:Src/register_interface.c ****         rawData++;
1178:Src/register_interface.c **** 
1179:Src/register_interface.c ****         switch (regID)
1180:Src/register_interface.c ****         {
1181:Src/register_interface.c ****           case MC_REG_GLOBAL_CONFIG:
1182:Src/register_interface.c ****           {
1183:Src/register_interface.c ****             *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
1184:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
1185:Src/register_interface.c ****             {
1186:Src/register_interface.c ****               retVal = MCP_ERROR_NO_TXSYNC_SPACE;
1187:Src/register_interface.c ****             }
1188:Src/register_interface.c ****             else
1189:Src/register_interface.c ****             {
1190:Src/register_interface.c ****               (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
1191:Src/register_interface.c ****             }
1192:Src/register_interface.c ****             break;
1193:Src/register_interface.c ****           }
1194:Src/register_interface.c **** 
1195:Src/register_interface.c ****           case MC_REG_MOTOR_CONFIG:
1196:Src/register_interface.c ****           {
1197:Src/register_interface.c ****             *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
1198:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
1199:Src/register_interface.c ****             {
1200:Src/register_interface.c ****               retVal = MCP_ERROR_NO_TXSYNC_SPACE;
1201:Src/register_interface.c ****             }
1202:Src/register_interface.c ****             else
1203:Src/register_interface.c ****             {
1204:Src/register_interface.c ****               MotorConfig_reg_t const *pMotorConfig_reg = MotorConfig_reg[motorID];
1205:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
1206:Src/register_interface.c ****             }
1207:Src/register_interface.c ****           }
1208:Src/register_interface.c ****       break;
1209:Src/register_interface.c ****       case MC_REG_APPLICATION_CONFIG:
1210:Src/register_interface.c ****         {
1211:Src/register_interface.c ****         *rawSize = sizeof(ApplicationConfig_reg_t);
1212:Src/register_interface.c ****         if ((*rawSize) +2  > freeSpace)
1213:Src/register_interface.c ****         {
1214:Src/register_interface.c ****           retVal = MCP_ERROR_NO_TXSYNC_SPACE;
1215:Src/register_interface.c ****         }
1216:Src/register_interface.c ****         else
1217:Src/register_interface.c ****         {
1218:Src/register_interface.c ****           memcpy(rawData, ApplicationConfig_reg[motorID], sizeof(ApplicationConfig_reg_t));
1219:Src/register_interface.c ****             }
1220:Src/register_interface.c ****       break;
1221:Src/register_interface.c ****           }
1222:Src/register_interface.c **** 
1223:Src/register_interface.c ****           case MC_REG_FOCFW_CONFIG:
1224:Src/register_interface.c ****           {
1225:Src/register_interface.c ****             *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
1226:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
1227:Src/register_interface.c ****             {
ARM GAS  /tmp/ccbp0CWv.s 			page 23


1228:Src/register_interface.c ****               retVal = MCP_ERROR_NO_TXSYNC_SPACE;
1229:Src/register_interface.c ****             }
1230:Src/register_interface.c ****             else
1231:Src/register_interface.c ****             {
1232:Src/register_interface.c ****               FOCFwConfig_reg_t const *pFOCConfig_reg = FOCConfig_reg[motorID];
1233:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
1234:Src/register_interface.c ****             }
1235:Src/register_interface.c ****             break;
1236:Src/register_interface.c ****           }
1237:Src/register_interface.c **** 
1238:Src/register_interface.c ****           case MC_REG_SPEED_RAMP:
1239:Src/register_interface.c ****           {
1240:Src/register_interface.c ****             int32_t *rpm = (int32_t *)rawData; //cstat !MISRAC2012-Rule-11.3
1241:Src/register_interface.c ****             uint16_t *duration = (uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
1242:Src/register_interface.c ****             *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
1243:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
1244:Src/register_interface.c ****             *rawSize = 6;
1245:Src/register_interface.c ****             break;
1246:Src/register_interface.c ****           }
1247:Src/register_interface.c **** 
1248:Src/register_interface.c ****           case MC_REG_TORQUE_RAMP:
1249:Src/register_interface.c ****           {
1250:Src/register_interface.c ****             int16_t *torque = (int16_t *)rawData; //cstat !MISRAC2012-Rule-11.3
1251:Src/register_interface.c ****             uint16_t *duration = (uint16_t *)&rawData[2]; //cstat !MISRAC2012-Rule-11.3
1252:Src/register_interface.c **** 
1253:Src/register_interface.c ****             *rawSize = 4;
1254:Src/register_interface.c ****             *torque = MCI_GetLastRampFinalTorque(pMCIN);
1255:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
1256:Src/register_interface.c ****             break;
1257:Src/register_interface.c ****           }
1258:Src/register_interface.c **** 
1259:Src/register_interface.c ****           case MC_REG_REVUP_DATA:
1260:Src/register_interface.c ****           {
1261:Src/register_interface.c ****             int32_t *rpm;
1262:Src/register_interface.c ****             uint16_t *finalTorque;
1263:Src/register_interface.c ****             uint16_t *durationms;
1264:Src/register_interface.c ****             RevUpCtrl_PhaseParams_t revUpPhase;
1265:Src/register_interface.c ****             uint8_t i;
1266:Src/register_interface.c **** 
1267:Src/register_interface.c ****             *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
1268:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
1269:Src/register_interface.c ****             {
1270:Src/register_interface.c ****               retVal = MCP_ERROR_NO_TXSYNC_SPACE;
1271:Src/register_interface.c ****             }
1272:Src/register_interface.c ****             else
1273:Src/register_interface.c ****             {
1274:Src/register_interface.c ****               for (i = 0; i <RUC_MAX_PHASE_NUMBER; i++)
1275:Src/register_interface.c ****               {
1276:Src/register_interface.c ****                 (void)RUC_GetPhase( RevUpControl[motorID] ,i, &revUpPhase);
1277:Src/register_interface.c ****                 rpm = (int32_t *) &data[2U + (i*8U)];  //cstat !MISRAC2012-Rule-11.3
1278:Src/register_interface.c ****                 *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MI
1279:Src/register_interface.c ****                 finalTorque = (uint16_t *)&data[6U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
1280:Src/register_interface.c ****                 *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
1281:Src/register_interface.c ****                 durationms  = (uint16_t *)&data[8U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
1282:Src/register_interface.c ****                 *durationms  = revUpPhase.hDurationms;
1283:Src/register_interface.c ****               }
1284:Src/register_interface.c ****             }
ARM GAS  /tmp/ccbp0CWv.s 			page 24


1285:Src/register_interface.c ****             break;
1286:Src/register_interface.c ****           }
1287:Src/register_interface.c **** 
1288:Src/register_interface.c ****           case MC_REG_CURRENT_REF:
1289:Src/register_interface.c ****           {
1290:Src/register_interface.c ****             uint16_t *iqref = (uint16_t *)rawData; //cstat !MISRAC2012-Rule-11.3
1291:Src/register_interface.c ****             uint16_t *idref = (uint16_t *)&rawData[2]; //cstat !MISRAC2012-Rule-11.3
1292:Src/register_interface.c **** 
1293:Src/register_interface.c ****             *rawSize = 4;
1294:Src/register_interface.c ****             *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
1295:Src/register_interface.c ****             *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
1296:Src/register_interface.c ****             break;
1297:Src/register_interface.c ****     }
1298:Src/register_interface.c **** 
1299:Src/register_interface.c ****           case MC_REG_ASYNC_UARTA:
1300:Src/register_interface.c ****           case MC_REG_ASYNC_UARTB:
1301:Src/register_interface.c ****           case MC_REG_ASYNC_STLNK:
1302:Src/register_interface.c ****           default:
1303:Src/register_interface.c ****           {
1304:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
1305:Src/register_interface.c ****             break;
1306:Src/register_interface.c ****           }
1307:Src/register_interface.c ****         }
1308:Src/register_interface.c **** 
1309:Src/register_interface.c ****         /* Size of the answer is size of the data + 2 bytes containing data size*/
1310:Src/register_interface.c ****         *size = (*rawSize) + 2U;
1311:Src/register_interface.c ****         break;
1312:Src/register_interface.c ****       }
1313:Src/register_interface.c **** 
1314:Src/register_interface.c ****       default:
1315:Src/register_interface.c ****       {
1316:Src/register_interface.c ****         retVal = MCP_ERROR_BAD_DATA_TYPE;
1317:Src/register_interface.c ****         break;
1318:Src/register_interface.c ****       }
1319:Src/register_interface.c ****     }
1320:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
1321:Src/register_interface.c ****   }
1322:Src/register_interface.c **** #endif
1323:Src/register_interface.c ****   return (retVal);
1324:Src/register_interface.c **** }
1325:Src/register_interface.c **** 
1326:Src/register_interface.c **** uint8_t RI_MovString(const char_t *srcString, char_t *destString, uint16_t *size, int16_t maxSize)
1327:Src/register_interface.c **** {
  29              		.loc 1 1327 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              		.loc 1 1327 1 is_stmt 0 view .LVU1
  35 0000 30B4     		push	{r4, r5}
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 4, -8
  38              		.cfi_offset 5, -4
1328:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
  39              		.loc 1 1328 3 is_stmt 1 view .LVU2
  40              	.LVL1:
1329:Src/register_interface.c **** 
ARM GAS  /tmp/ccbp0CWv.s 			page 25


1330:Src/register_interface.c ****   const char_t *tempsrcString = srcString;
  41              		.loc 1 1330 3 view .LVU3
1331:Src/register_interface.c ****   char_t *tempdestString = destString;
  42              		.loc 1 1331 3 view .LVU4
1332:Src/register_interface.c ****   *size= 1U ; /* /0 is the min String size */
  43              		.loc 1 1332 3 view .LVU5
  44              		.loc 1 1332 8 is_stmt 0 view .LVU6
  45 0002 0124     		movs	r4, #1
  46 0004 1480     		strh	r4, [r2]	@ movhi
1333:Src/register_interface.c **** 
1334:Src/register_interface.c ****   while ((*tempsrcString != (char_t)0) && (*size < maxSize))
  47              		.loc 1 1334 3 is_stmt 1 view .LVU7
  48              	.LVL2:
  49              	.L2:
  50              		.loc 1 1334 9 view .LVU8
  51              		.loc 1 1334 11 is_stmt 0 view .LVU9
  52 0006 90F90040 		ldrsb	r4, [r0]
  53              		.loc 1 1334 9 view .LVU10
  54 000a 4CB1     		cbz	r4, .L3
  55              		.loc 1 1334 44 discriminator 1 view .LVU11
  56 000c 1588     		ldrh	r5, [r2]
  57              		.loc 1 1334 40 discriminator 1 view .LVU12
  58 000e 9D42     		cmp	r5, r3
  59 0010 06DA     		bge	.L3
1335:Src/register_interface.c ****   {
1336:Src/register_interface.c ****     *tempdestString = *tempsrcString;
  60              		.loc 1 1336 5 is_stmt 1 view .LVU13
  61              		.loc 1 1336 21 is_stmt 0 view .LVU14
  62 0012 01F8014B 		strb	r4, [r1], #1
  63              	.LVL3:
1337:Src/register_interface.c ****     tempdestString++;
  64              		.loc 1 1337 5 is_stmt 1 view .LVU15
1338:Src/register_interface.c ****     tempsrcString++;
  65              		.loc 1 1338 5 view .LVU16
  66              		.loc 1 1338 18 is_stmt 0 view .LVU17
  67 0016 0130     		adds	r0, r0, #1
  68              	.LVL4:
1339:Src/register_interface.c ****     *size = *size + 1U;
  69              		.loc 1 1339 5 is_stmt 1 view .LVU18
  70              		.loc 1 1339 13 is_stmt 0 view .LVU19
  71 0018 1488     		ldrh	r4, [r2]
  72              		.loc 1 1339 19 view .LVU20
  73 001a 0134     		adds	r4, r4, #1
  74              		.loc 1 1339 11 view .LVU21
  75 001c 1480     		strh	r4, [r2]	@ movhi
  76 001e F2E7     		b	.L2
  77              	.L3:
1340:Src/register_interface.c ****   }
1341:Src/register_interface.c **** 
1342:Src/register_interface.c ****   if (*tempsrcString != (char_t)0)
  78              		.loc 1 1342 3 is_stmt 1 view .LVU22
  79              		.loc 1 1342 6 is_stmt 0 view .LVU23
  80 0020 1CB9     		cbnz	r4, .L6
1343:Src/register_interface.c ****   { /* Last string char must be 0 */
1344:Src/register_interface.c ****     retVal = MCP_ERROR_STRING_FORMAT;
1345:Src/register_interface.c ****   }
1346:Src/register_interface.c ****   else
ARM GAS  /tmp/ccbp0CWv.s 			page 26


1347:Src/register_interface.c ****   {
1348:Src/register_interface.c ****     *tempdestString = (int8_t)0;
  81              		.loc 1 1348 5 is_stmt 1 view .LVU24
  82              		.loc 1 1348 21 is_stmt 0 view .LVU25
  83 0022 0020     		movs	r0, #0
  84              	.LVL5:
  85              		.loc 1 1348 21 view .LVU26
  86 0024 0870     		strb	r0, [r1]
  87              	.L5:
  88              	.LVL6:
1349:Src/register_interface.c ****   }
1350:Src/register_interface.c **** 
1351:Src/register_interface.c ****   return (retVal);
  89              		.loc 1 1351 3 is_stmt 1 view .LVU27
1352:Src/register_interface.c **** }
  90              		.loc 1 1352 1 is_stmt 0 view .LVU28
  91 0026 30BC     		pop	{r4, r5}
  92              		.cfi_remember_state
  93              		.cfi_restore 5
  94              		.cfi_restore 4
  95              		.cfi_def_cfa_offset 0
  96 0028 7047     		bx	lr
  97              	.LVL7:
  98              	.L6:
  99              		.cfi_restore_state
1344:Src/register_interface.c ****   }
 100              		.loc 1 1344 12 view .LVU29
 101 002a 0620     		movs	r0, #6
 102              	.LVL8:
1344:Src/register_interface.c ****   }
 103              		.loc 1 1344 12 view .LVU30
 104 002c FBE7     		b	.L5
 105              		.cfi_endproc
 106              	.LFE1441:
 108              		.section	.text.RI_SetReg,"ax",%progbits
 109              		.align	1
 110              		.syntax unified
 111              		.thumb
 112              		.thumb_func
 113              		.fpu fpv4-sp-d16
 115              	RI_SetReg:
 116              	.LVL9:
 117              	.LFB1439:
 158:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 118              		.loc 1 158 1 is_stmt 1 view -0
 119              		.cfi_startproc
 120              		@ args = 0, pretend = 0, frame = 16
 121              		@ frame_needed = 0, uses_anonymous_args = 0
 158:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 122              		.loc 1 158 1 is_stmt 0 view .LVU32
 123 0000 70B5     		push	{r4, r5, r6, lr}
 124              		.cfi_def_cfa_offset 16
 125              		.cfi_offset 4, -16
 126              		.cfi_offset 5, -12
 127              		.cfi_offset 6, -8
 128              		.cfi_offset 14, -4
 129 0002 84B0     		sub	sp, sp, #16
ARM GAS  /tmp/ccbp0CWv.s 			page 27


 130              		.cfi_def_cfa_offset 32
 131 0004 1646     		mov	r6, r2
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 132              		.loc 1 159 3 is_stmt 1 view .LVU33
 133              	.LVL10:
 168:Src/register_interface.c ****     uint8_t motorID;
 134              		.loc 1 168 5 view .LVU34
 168:Src/register_interface.c ****     uint8_t motorID;
 135              		.loc 1 168 14 is_stmt 0 view .LVU35
 136 0006 20F00704 		bic	r4, r0, #7
 137 000a A4B2     		uxth	r4, r4
 138              	.LVL11:
 169:Src/register_interface.c ****     uint8_t typeID;
 139              		.loc 1 169 5 is_stmt 1 view .LVU36
 170:Src/register_interface.c **** 
 140              		.loc 1 170 5 view .LVU37
 172:Src/register_interface.c ****     motorID = 0U;
 141              		.loc 1 172 5 view .LVU38
 172:Src/register_interface.c ****     motorID = 0U;
 142              		.loc 1 172 12 is_stmt 0 view .LVU39
 143 000c 00F03805 		and	r5, r0, #56
 144              	.LVL12:
 173:Src/register_interface.c ****     MCI_Handle_t *pMCIN = &Mci[motorID];
 145              		.loc 1 173 5 is_stmt 1 view .LVU40
 174:Src/register_interface.c **** 
 146              		.loc 1 174 5 view .LVU41
 176:Src/register_interface.c ****     { //cstat !MISRAC2012-Rule-16.1
 147              		.loc 1 176 5 view .LVU42
 148 0010 083D     		subs	r5, r5, #8
 149              	.LVL13:
 176:Src/register_interface.c ****     { //cstat !MISRAC2012-Rule-16.1
 150              		.loc 1 176 5 is_stmt 0 view .LVU43
 151 0012 202D     		cmp	r5, #32
 152 0014 00F28683 		bhi	.L9
 153 0018 DFE815F0 		tbh	[pc, r5, lsl #1]
 154              	.LVL14:
 155              	.L11:
 156 001c 2100     		.2byte	(.L15-.L11)/2
 157 001e 8403     		.2byte	(.L9-.L11)/2
 158 0020 8403     		.2byte	(.L9-.L11)/2
 159 0022 8403     		.2byte	(.L9-.L11)/2
 160 0024 8403     		.2byte	(.L9-.L11)/2
 161 0026 8403     		.2byte	(.L9-.L11)/2
 162 0028 8403     		.2byte	(.L9-.L11)/2
 163 002a 8403     		.2byte	(.L9-.L11)/2
 164 002c 4B00     		.2byte	(.L14-.L11)/2
 165 002e 8403     		.2byte	(.L9-.L11)/2
 166 0030 8403     		.2byte	(.L9-.L11)/2
 167 0032 8403     		.2byte	(.L9-.L11)/2
 168 0034 8403     		.2byte	(.L9-.L11)/2
 169 0036 8403     		.2byte	(.L9-.L11)/2
 170 0038 8403     		.2byte	(.L9-.L11)/2
 171 003a 8403     		.2byte	(.L9-.L11)/2
 172 003c B602     		.2byte	(.L13-.L11)/2
 173 003e 8403     		.2byte	(.L9-.L11)/2
 174 0040 8403     		.2byte	(.L9-.L11)/2
 175 0042 8403     		.2byte	(.L9-.L11)/2
ARM GAS  /tmp/ccbp0CWv.s 			page 28


 176 0044 8403     		.2byte	(.L9-.L11)/2
 177 0046 8403     		.2byte	(.L9-.L11)/2
 178 0048 8403     		.2byte	(.L9-.L11)/2
 179 004a 8403     		.2byte	(.L9-.L11)/2
 180 004c EB02     		.2byte	(.L12-.L11)/2
 181 004e 8403     		.2byte	(.L9-.L11)/2
 182 0050 8403     		.2byte	(.L9-.L11)/2
 183 0052 8403     		.2byte	(.L9-.L11)/2
 184 0054 8403     		.2byte	(.L9-.L11)/2
 185 0056 8403     		.2byte	(.L9-.L11)/2
 186 0058 8403     		.2byte	(.L9-.L11)/2
 187 005a 8403     		.2byte	(.L9-.L11)/2
 188 005c F102     		.2byte	(.L10-.L11)/2
 189              		.p2align 1
 190              	.L15:
 180:Src/register_interface.c ****         {
 191              		.loc 1 180 9 is_stmt 1 view .LVU44
 192 005e 882C     		cmp	r4, #136
 193 0060 09D0     		beq	.L16
 194 0062 C82C     		cmp	r4, #200
 195 0064 23D0     		beq	.L83
 196 0066 482C     		cmp	r4, #72
 197 0068 03D0     		beq	.L134
 219:Src/register_interface.c ****             break;
 198              		.loc 1 219 20 is_stmt 0 view .LVU45
 199 006a 0520     		movs	r0, #5
 200              	.LVL15:
 201              	.L17:
 223:Src/register_interface.c ****         break;
 202              		.loc 1 223 9 is_stmt 1 view .LVU46
 223:Src/register_interface.c ****         break;
 203              		.loc 1 223 15 is_stmt 0 view .LVU47
 204 006c 0123     		movs	r3, #1
 205 006e 3380     		strh	r3, [r6]	@ movhi
 224:Src/register_interface.c ****       }
 206              		.loc 1 224 9 is_stmt 1 view .LVU48
 207 0070 CDE0     		b	.L19
 208              	.LVL16:
 209              	.L134:
 224:Src/register_interface.c ****       }
 210              		.loc 1 224 9 is_stmt 0 view .LVU49
 211 0072 0420     		movs	r0, #4
 212              	.LVL17:
 224:Src/register_interface.c ****       }
 213              		.loc 1 224 9 view .LVU50
 214 0074 FAE7     		b	.L17
 215              	.LVL18:
 216              	.L16:
 217              	.LBB2:
 190:Src/register_interface.c ****             if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 218              		.loc 1 190 13 is_stmt 1 view .LVU51
 190:Src/register_interface.c ****             if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 219              		.loc 1 190 21 is_stmt 0 view .LVU52
 220 0076 0C78     		ldrb	r4, [r1]	@ zero_extendqisi2
 221              	.LVL19:
 191:Src/register_interface.c ****             {
 222              		.loc 1 191 13 is_stmt 1 view .LVU53
ARM GAS  /tmp/ccbp0CWv.s 			page 29


 191:Src/register_interface.c ****             {
 223              		.loc 1 191 16 is_stmt 0 view .LVU54
 224 0078 042C     		cmp	r4, #4
 225 007a 03D0     		beq	.L135
 226              	.LVL20:
 227              	.L18:
 198:Src/register_interface.c **** 
 228              		.loc 1 198 13 is_stmt 1 view .LVU55
 200:Src/register_interface.c ****             {
 229              		.loc 1 200 13 view .LVU56
 200:Src/register_interface.c ****             {
 230              		.loc 1 200 16 is_stmt 0 view .LVU57
 231 007c 032C     		cmp	r4, #3
 232 007e 0BD0     		beq	.L136
 233              	.LBE2:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 234              		.loc 1 159 11 view .LVU58
 235 0080 0020     		movs	r0, #0
 236 0082 F3E7     		b	.L17
 237              	.LVL21:
 238              	.L135:
 239              	.LBB3:
 193:Src/register_interface.c ****             }
 240              		.loc 1 193 15 is_stmt 1 view .LVU59
 241 0084 C94D     		ldr	r5, .L182
 242              	.LVL22:
 193:Src/register_interface.c ****             }
 243              		.loc 1 193 15 is_stmt 0 view .LVU60
 244 0086 2846     		mov	r0, r5
 245              	.LVL23:
 193:Src/register_interface.c ****             }
 246              		.loc 1 193 15 view .LVU61
 247 0088 FFF7FEFF 		bl	MCI_GetTeref
 248              	.LVL24:
 193:Src/register_interface.c ****             }
 249              		.loc 1 193 15 view .LVU62
 250 008c 0146     		mov	r1, r0
 251 008e 0022     		movs	r2, #0
 252 0090 2846     		mov	r0, r5
 253 0092 FFF7FEFF 		bl	MCI_ExecTorqueRamp
 254              	.LVL25:
 255 0096 F1E7     		b	.L18
 256              	.L136:
 202:Src/register_interface.c ****             }
 257              		.loc 1 202 15 is_stmt 1 view .LVU63
 258 0098 C44C     		ldr	r4, .L182
 259              	.LVL26:
 202:Src/register_interface.c ****             }
 260              		.loc 1 202 15 is_stmt 0 view .LVU64
 261 009a 2046     		mov	r0, r4
 262 009c FFF7FEFF 		bl	MCI_GetMecSpeedRefUnit
 263              	.LVL27:
 264 00a0 0146     		mov	r1, r0
 265 00a2 0022     		movs	r2, #0
 266 00a4 2046     		mov	r0, r4
 267 00a6 FFF7FEFF 		bl	MCI_ExecSpeedRamp
 268              	.LVL28:
ARM GAS  /tmp/ccbp0CWv.s 			page 30


 269              	.LBE3:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 270              		.loc 1 159 11 view .LVU65
 271 00aa 0020     		movs	r0, #0
 272              	.LBB4:
 273 00ac DEE7     		b	.L17
 274              	.LVL29:
 275              	.L83:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 276              		.loc 1 159 11 view .LVU66
 277              	.LBE4:
 278 00ae 0420     		movs	r0, #4
 279              	.LVL30:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 280              		.loc 1 159 11 view .LVU67
 281 00b0 DCE7     		b	.L17
 282              	.LVL31:
 283              	.L14:
 284              	.LBB5:
 229:Src/register_interface.c **** 
 285              		.loc 1 229 9 is_stmt 1 view .LVU68
 229:Src/register_interface.c **** 
 286              		.loc 1 229 18 is_stmt 0 view .LVU69
 287 00b2 0D88     		ldrh	r5, [r1]
 288              	.LVL32:
 231:Src/register_interface.c ****         {
 289              		.loc 1 231 9 is_stmt 1 view .LVU70
 290 00b4 B4F5156F 		cmp	r4, #2384
 291 00b8 00F0D881 		beq	.L20
 292 00bc 00F2B380 		bhi	.L21
 293 00c0 B4F5447F 		cmp	r4, #784
 294 00c4 00F0CB81 		beq	.L22
 295 00c8 1FD9     		bls	.L137
 296 00ca B4F5826F 		cmp	r4, #1040
 297 00ce 00F0EF81 		beq	.L35
 298 00d2 57D9     		bls	.L138
 299 00d4 B4F5926F 		cmp	r4, #1168
 300 00d8 00F0E481 		beq	.L40
 301 00dc 7CD9     		bls	.L139
 302 00de B4F5FA6F 		cmp	r4, #2000
 303 00e2 00F01582 		beq	.L86
 304 00e6 40F28280 		bls	.L140
 305 00ea B4F5096F 		cmp	r4, #2192
 306 00ee 00F01582 		beq	.L90
 307 00f2 40F28E80 		bls	.L141
 308 00f6 B4F50D6F 		cmp	r4, #2256
 309 00fa 00F01582 		beq	.L93
 310 00fe B4F5116F 		cmp	r4, #2320
 311 0102 40F01382 		bne	.L94
 303:Src/register_interface.c ****             break;
 312              		.loc 1 303 20 is_stmt 0 view .LVU71
 313 0106 0420     		movs	r0, #4
 314              	.LVL33:
 303:Src/register_interface.c ****             break;
 315              		.loc 1 303 20 view .LVU72
 316 0108 7FE0     		b	.L30
 317              	.LVL34:
ARM GAS  /tmp/ccbp0CWv.s 			page 31


 318              	.L137:
 303:Src/register_interface.c ****             break;
 319              		.loc 1 303 20 view .LVU73
 320 010a B4F5E87F 		cmp	r4, #464
 321 010e 00F09881 		beq	.L24
 322 0112 0DD9     		bls	.L142
 323 0114 B4F5247F 		cmp	r4, #656
 324 0118 00F09A81 		beq	.L32
 325 011c B4F5347F 		cmp	r4, #720
 326 0120 24D1     		bne	.L143
 277:Src/register_interface.c ****             break;
 327              		.loc 1 277 13 is_stmt 1 view .LVU74
 328 0122 29B2     		sxth	r1, r5
 329              	.LVL35:
 277:Src/register_interface.c ****             break;
 330              		.loc 1 277 13 is_stmt 0 view .LVU75
 331 0124 A24B     		ldr	r3, .L182+4
 332              	.LVL36:
 277:Src/register_interface.c ****             break;
 333              		.loc 1 277 13 view .LVU76
 334 0126 1868     		ldr	r0, [r3]
 335              	.LVL37:
 277:Src/register_interface.c ****             break;
 336              		.loc 1 277 13 view .LVU77
 337 0128 FFF7FEFF 		bl	PID_SetKI
 338              	.LVL38:
 278:Src/register_interface.c ****           }
 339              		.loc 1 278 13 is_stmt 1 view .LVU78
 340              	.LBE5:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 341              		.loc 1 159 11 is_stmt 0 view .LVU79
 342 012c 0020     		movs	r0, #0
 343              	.LBB12:
 278:Src/register_interface.c ****           }
 344              		.loc 1 278 13 view .LVU80
 345 012e 6CE0     		b	.L30
 346              	.LVL39:
 347              	.L142:
 278:Src/register_interface.c ****           }
 348              		.loc 1 278 13 view .LVU81
 349 0130 B4F5887F 		cmp	r4, #272
 350 0134 00F07F81 		beq	.L26
 351 0138 09D9     		bls	.L144
 352 013a B4F5C87F 		cmp	r4, #400
 353 013e 13D1     		bne	.L145
 253:Src/register_interface.c ****             break;
 354              		.loc 1 253 13 is_stmt 1 view .LVU82
 355 0140 29B2     		sxth	r1, r5
 356              	.LVL40:
 253:Src/register_interface.c ****             break;
 357              		.loc 1 253 13 is_stmt 0 view .LVU83
 358 0142 9C4B     		ldr	r3, .L182+8
 359              	.LVL41:
 253:Src/register_interface.c ****             break;
 360              		.loc 1 253 13 view .LVU84
 361 0144 1868     		ldr	r0, [r3]
 362              	.LVL42:
ARM GAS  /tmp/ccbp0CWv.s 			page 32


 253:Src/register_interface.c ****             break;
 363              		.loc 1 253 13 view .LVU85
 364 0146 FFF7FEFF 		bl	PID_SetKP
 365              	.LVL43:
 254:Src/register_interface.c ****           }
 366              		.loc 1 254 13 is_stmt 1 view .LVU86
 367              	.LBE12:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 368              		.loc 1 159 11 is_stmt 0 view .LVU87
 369 014a 0020     		movs	r0, #0
 370              	.LBB13:
 254:Src/register_interface.c ****           }
 371              		.loc 1 254 13 view .LVU88
 372 014c 5DE0     		b	.L30
 373              	.LVL44:
 374              	.L144:
 254:Src/register_interface.c ****           }
 375              		.loc 1 254 13 view .LVU89
 376 014e 902C     		cmp	r4, #144
 377 0150 00F06B81 		beq	.L28
 378 0154 D02C     		cmp	r4, #208
 379 0156 05D1     		bne	.L146
 241:Src/register_interface.c ****             break;
 380              		.loc 1 241 13 is_stmt 1 view .LVU90
 381 0158 29B2     		sxth	r1, r5
 382              	.LVL45:
 241:Src/register_interface.c ****             break;
 383              		.loc 1 241 13 is_stmt 0 view .LVU91
 384 015a 9748     		ldr	r0, .L182+12
 385              	.LVL46:
 241:Src/register_interface.c ****             break;
 386              		.loc 1 241 13 view .LVU92
 387 015c FFF7FEFF 		bl	PID_SetKI
 388              	.LVL47:
 242:Src/register_interface.c ****           }
 389              		.loc 1 242 13 is_stmt 1 view .LVU93
 390              	.LBE13:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 391              		.loc 1 159 11 is_stmt 0 view .LVU94
 392 0160 0020     		movs	r0, #0
 393              	.LBB14:
 242:Src/register_interface.c ****           }
 394              		.loc 1 242 13 view .LVU95
 395 0162 52E0     		b	.L30
 396              	.LVL48:
 397              	.L146:
 474:Src/register_interface.c ****             break;
 398              		.loc 1 474 20 view .LVU96
 399 0164 0520     		movs	r0, #5
 400              	.LVL49:
 474:Src/register_interface.c ****             break;
 401              		.loc 1 474 20 view .LVU97
 402 0166 50E0     		b	.L30
 403              	.LVL50:
 404              	.L145:
 474:Src/register_interface.c ****             break;
 405              		.loc 1 474 20 view .LVU98
ARM GAS  /tmp/ccbp0CWv.s 			page 33


 406 0168 0520     		movs	r0, #5
 407              	.LVL51:
 474:Src/register_interface.c ****             break;
 408              		.loc 1 474 20 view .LVU99
 409 016a 4EE0     		b	.L30
 410              	.LVL52:
 411              	.L143:
 474:Src/register_interface.c ****             break;
 412              		.loc 1 474 20 view .LVU100
 413 016c B4F5047F 		cmp	r4, #528
 414 0170 06D1     		bne	.L147
 265:Src/register_interface.c ****             break;
 415              		.loc 1 265 13 is_stmt 1 view .LVU101
 416 0172 29B2     		sxth	r1, r5
 417              	.LVL53:
 265:Src/register_interface.c ****             break;
 418              		.loc 1 265 13 is_stmt 0 view .LVU102
 419 0174 8F4B     		ldr	r3, .L182+8
 420              	.LVL54:
 265:Src/register_interface.c ****             break;
 421              		.loc 1 265 13 view .LVU103
 422 0176 1868     		ldr	r0, [r3]
 423              	.LVL55:
 265:Src/register_interface.c ****             break;
 424              		.loc 1 265 13 view .LVU104
 425 0178 FFF7FEFF 		bl	PID_SetKD
 426              	.LVL56:
 266:Src/register_interface.c ****           }
 427              		.loc 1 266 13 is_stmt 1 view .LVU105
 428              	.LBE14:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 429              		.loc 1 159 11 is_stmt 0 view .LVU106
 430 017c 0020     		movs	r0, #0
 431              	.LBB15:
 266:Src/register_interface.c ****           }
 432              		.loc 1 266 13 view .LVU107
 433 017e 44E0     		b	.L30
 434              	.LVL57:
 435              	.L147:
 474:Src/register_interface.c ****             break;
 436              		.loc 1 474 20 view .LVU108
 437 0180 0520     		movs	r0, #5
 438              	.LVL58:
 474:Src/register_interface.c ****             break;
 439              		.loc 1 474 20 view .LVU109
 440 0182 42E0     		b	.L30
 441              	.LVL59:
 442              	.L138:
 474:Src/register_interface.c ****             break;
 443              		.loc 1 474 20 view .LVU110
 444 0184 B4F5647F 		cmp	r4, #912
 445 0188 00F07D81 		beq	.L37
 446 018c B4F5747F 		cmp	r4, #976
 447 0190 0ED1     		bne	.L148
 448              	.LBB6:
 390:Src/register_interface.c ****             STO_CR_GetObserverGains(stoCRSensor[motorID], &hC1,&hC2);
 449              		.loc 1 390 13 is_stmt 1 view .LVU111
ARM GAS  /tmp/ccbp0CWv.s 			page 34


 391:Src/register_interface.c ****             STO_CR_SetObserverGains(stoCRSensor[motorID], (int16_t)regdata16, hC2);
 450              		.loc 1 391 13 view .LVU112
 451 0192 8A4C     		ldr	r4, .L182+16
 452              	.LVL60:
 391:Src/register_interface.c ****             STO_CR_SetObserverGains(stoCRSensor[motorID], (int16_t)regdata16, hC2);
 453              		.loc 1 391 13 is_stmt 0 view .LVU113
 454 0194 01AA     		add	r2, sp, #4
 455 0196 0DF10201 		add	r1, sp, #2
 456              	.LVL61:
 391:Src/register_interface.c ****             STO_CR_SetObserverGains(stoCRSensor[motorID], (int16_t)regdata16, hC2);
 457              		.loc 1 391 13 view .LVU114
 458 019a 2046     		mov	r0, r4
 459              	.LVL62:
 391:Src/register_interface.c ****             STO_CR_SetObserverGains(stoCRSensor[motorID], (int16_t)regdata16, hC2);
 460              		.loc 1 391 13 view .LVU115
 461 019c FFF7FEFF 		bl	STO_CR_GetObserverGains
 462              	.LVL63:
 392:Src/register_interface.c ****              break;
 463              		.loc 1 392 13 is_stmt 1 view .LVU116
 464 01a0 BDF90420 		ldrsh	r2, [sp, #4]
 465 01a4 29B2     		sxth	r1, r5
 466 01a6 2046     		mov	r0, r4
 467 01a8 FFF7FEFF 		bl	STO_CR_SetObserverGains
 468              	.LVL64:
 393:Src/register_interface.c ****           }
 469              		.loc 1 393 14 view .LVU117
 470              	.LBE6:
 471              	.LBE15:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 472              		.loc 1 159 11 is_stmt 0 view .LVU118
 473 01ac 0020     		movs	r0, #0
 474 01ae 2CE0     		b	.L30
 475              	.LVL65:
 476              	.L148:
 477              	.LBB16:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 478              		.loc 1 159 11 view .LVU119
 479 01b0 B4F5547F 		cmp	r4, #848
 480 01b4 0ED1     		bne	.L149
 481              	.LBB7:
 339:Src/register_interface.c ****             int16_t hC2;
 482              		.loc 1 339 13 is_stmt 1 view .LVU120
 340:Src/register_interface.c ****             STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 483              		.loc 1 340 13 view .LVU121
 341:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], (int16_t)regdata16, hC2);
 484              		.loc 1 341 13 view .LVU122
 485 01b6 824C     		ldr	r4, .L182+20
 486              	.LVL66:
 341:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], (int16_t)regdata16, hC2);
 487              		.loc 1 341 13 is_stmt 0 view .LVU123
 488 01b8 01AA     		add	r2, sp, #4
 489 01ba 0DF10201 		add	r1, sp, #2
 490              	.LVL67:
 341:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], (int16_t)regdata16, hC2);
 491              		.loc 1 341 13 view .LVU124
 492 01be 2046     		mov	r0, r4
 493              	.LVL68:
ARM GAS  /tmp/ccbp0CWv.s 			page 35


 341:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], (int16_t)regdata16, hC2);
 494              		.loc 1 341 13 view .LVU125
 495 01c0 FFF7FEFF 		bl	STO_PLL_GetObserverGains
 496              	.LVL69:
 342:Src/register_interface.c ****             break;
 497              		.loc 1 342 13 is_stmt 1 view .LVU126
 498 01c4 BDF90420 		ldrsh	r2, [sp, #4]
 499 01c8 29B2     		sxth	r1, r5
 500 01ca 2046     		mov	r0, r4
 501 01cc FFF7FEFF 		bl	STO_PLL_SetObserverGains
 502              	.LVL70:
 343:Src/register_interface.c ****           }
 503              		.loc 1 343 13 view .LVU127
 504              	.LBE7:
 505              	.LBE16:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 506              		.loc 1 159 11 is_stmt 0 view .LVU128
 507 01d0 0020     		movs	r0, #0
 508 01d2 1AE0     		b	.L30
 509              	.LVL71:
 510              	.L149:
 511              	.LBB17:
 474:Src/register_interface.c ****             break;
 512              		.loc 1 474 20 view .LVU129
 513 01d4 0520     		movs	r0, #5
 514              	.LVL72:
 474:Src/register_interface.c ****             break;
 515              		.loc 1 474 20 view .LVU130
 516 01d6 18E0     		b	.L30
 517              	.LVL73:
 518              	.L139:
 474:Src/register_interface.c ****             break;
 519              		.loc 1 474 20 view .LVU131
 520 01d8 B4F58A6F 		cmp	r4, #1104
 521 01dc 05D1     		bne	.L150
 357:Src/register_interface.c ****             break;
 522              		.loc 1 357 13 is_stmt 1 view .LVU132
 523 01de 29B2     		sxth	r1, r5
 524              	.LVL74:
 357:Src/register_interface.c ****             break;
 525              		.loc 1 357 13 is_stmt 0 view .LVU133
 526 01e0 7848     		ldr	r0, .L182+24
 527              	.LVL75:
 357:Src/register_interface.c ****             break;
 528              		.loc 1 357 13 view .LVU134
 529 01e2 FFF7FEFF 		bl	PID_SetKI
 530              	.LVL76:
 358:Src/register_interface.c ****           }
 531              		.loc 1 358 13 is_stmt 1 view .LVU135
 532              	.LBE17:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 533              		.loc 1 159 11 is_stmt 0 view .LVU136
 534 01e6 0020     		movs	r0, #0
 535              	.LBB18:
 358:Src/register_interface.c ****           }
 536              		.loc 1 358 13 view .LVU137
 537 01e8 0FE0     		b	.L30
ARM GAS  /tmp/ccbp0CWv.s 			page 36


 538              	.LVL77:
 539              	.L150:
 474:Src/register_interface.c ****             break;
 540              		.loc 1 474 20 view .LVU138
 541 01ea 0520     		movs	r0, #5
 542              	.LVL78:
 474:Src/register_interface.c ****             break;
 543              		.loc 1 474 20 view .LVU139
 544 01ec 0DE0     		b	.L30
 545              	.LVL79:
 546              	.L140:
 474:Src/register_interface.c ****             break;
 547              		.loc 1 474 20 view .LVU140
 548 01ee B4F5BA6F 		cmp	r4, #1488
 549 01f2 00F08F81 		beq	.L87
 550 01f6 B4F5F26F 		cmp	r4, #1936
 551 01fa 01D1     		bne	.L151
 303:Src/register_interface.c ****             break;
 552              		.loc 1 303 20 view .LVU141
 553 01fc 0420     		movs	r0, #4
 554              	.LVL80:
 303:Src/register_interface.c ****             break;
 555              		.loc 1 303 20 view .LVU142
 556 01fe 04E0     		b	.L30
 557              	.LVL81:
 558              	.L151:
 303:Src/register_interface.c ****             break;
 559              		.loc 1 303 20 view .LVU143
 560 0200 B4F5B26F 		cmp	r4, #1424
 561 0204 40F08881 		bne	.L89
 291:Src/register_interface.c ****             break;
 562              		.loc 1 291 20 view .LVU144
 563 0208 0420     		movs	r0, #4
 564              	.LVL82:
 565              	.L30:
 478:Src/register_interface.c ****         break;
 566              		.loc 1 478 9 is_stmt 1 view .LVU145
 478:Src/register_interface.c ****         break;
 567              		.loc 1 478 15 is_stmt 0 view .LVU146
 568 020a 0223     		movs	r3, #2
 569 020c 3380     		strh	r3, [r6]	@ movhi
 479:Src/register_interface.c ****       }
 570              		.loc 1 479 9 is_stmt 1 view .LVU147
 571              	.LVL83:
 572              	.L19:
 479:Src/register_interface.c ****       }
 573              		.loc 1 479 9 is_stmt 0 view .LVU148
 574              	.LBE18:
 639:Src/register_interface.c **** }
 575              		.loc 1 639 3 is_stmt 1 view .LVU149
 640:Src/register_interface.c **** 
 576              		.loc 1 640 1 is_stmt 0 view .LVU150
 577 020e 04B0     		add	sp, sp, #16
 578              		.cfi_remember_state
 579              		.cfi_def_cfa_offset 16
 580              		@ sp needed
 581 0210 70BD     		pop	{r4, r5, r6, pc}
ARM GAS  /tmp/ccbp0CWv.s 			page 37


 582              	.LVL84:
 583              	.L141:
 584              		.cfi_restore_state
 585              	.LBB19:
 640:Src/register_interface.c **** 
 586              		.loc 1 640 1 view .LVU151
 587 0212 B4F5016F 		cmp	r4, #2064
 588 0216 00F08381 		beq	.L91
 589 021a B4F5056F 		cmp	r4, #2128
 590 021e 40F08181 		bne	.L92
 303:Src/register_interface.c ****             break;
 591              		.loc 1 303 20 view .LVU152
 592 0222 0420     		movs	r0, #4
 593              	.LVL85:
 303:Src/register_interface.c ****             break;
 594              		.loc 1 303 20 view .LVU153
 595 0224 F1E7     		b	.L30
 596              	.LVL86:
 597              	.L21:
 303:Src/register_interface.c ****             break;
 598              		.loc 1 303 20 view .LVU154
 599 0226 41F21053 		movw	r3, #5392
 600              	.LVL87:
 303:Src/register_interface.c ****             break;
 601              		.loc 1 303 20 view .LVU155
 602 022a 9C42     		cmp	r4, r3
 603 022c 00F05581 		beq	.L45
 604 0230 18D9     		bls	.L152
 605 0232 41F21063 		movw	r3, #5648
 606 0236 9C42     		cmp	r4, r3
 607 0238 00F05D81 		beq	.L58
 608 023c 40F2C480 		bls	.L153
 609 0240 41F6D003 		movw	r3, #6352
 610 0244 9C42     		cmp	r4, r3
 611 0246 00F05D81 		beq	.L63
 612 024a 40F2DA80 		bls	.L154
 613 024e 41F61013 		movw	r3, #6416
 614 0252 9C42     		cmp	r4, r3
 615 0254 40F0E280 		bne	.L155
 468:Src/register_interface.c ****             break;
 616              		.loc 1 468 13 is_stmt 1 view .LVU156
 617 0258 2946     		mov	r1, r5
 618              	.LVL88:
 468:Src/register_interface.c ****             break;
 619              		.loc 1 468 13 is_stmt 0 view .LVU157
 620 025a 5A48     		ldr	r0, .L182+24
 621              	.LVL89:
 468:Src/register_interface.c ****             break;
 622              		.loc 1 468 13 view .LVU158
 623 025c FFF7FEFF 		bl	PID_SetKPDivisorPOW2
 624              	.LVL90:
 469:Src/register_interface.c ****           }
 625              		.loc 1 469 13 is_stmt 1 view .LVU159
 626              	.LBE19:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 627              		.loc 1 159 11 is_stmt 0 view .LVU160
 628 0260 0020     		movs	r0, #0
ARM GAS  /tmp/ccbp0CWv.s 			page 38


 629              	.LBB20:
 469:Src/register_interface.c ****           }
 630              		.loc 1 469 13 view .LVU161
 631 0262 D2E7     		b	.L30
 632              	.LVL91:
 633              	.L152:
 469:Src/register_interface.c ****           }
 634              		.loc 1 469 13 view .LVU162
 635 0264 B4F5656F 		cmp	r4, #3664
 636 0268 00F06281 		beq	.L95
 637 026c 10D9     		bls	.L156
 638 026e 41F29043 		movw	r3, #5264
 639 0272 9C42     		cmp	r4, r3
 640 0274 00F02B81 		beq	.L54
 641 0278 77D9     		bls	.L157
 642 027a 41F2D043 		movw	r3, #5328
 643 027e 9C42     		cmp	r4, r3
 644 0280 40F09180 		bne	.L158
 422:Src/register_interface.c ****             break;
 645              		.loc 1 422 13 is_stmt 1 view .LVU163
 646 0284 2946     		mov	r1, r5
 647              	.LVL92:
 422:Src/register_interface.c ****             break;
 648              		.loc 1 422 13 is_stmt 0 view .LVU164
 649 0286 4C48     		ldr	r0, .L182+12
 650              	.LVL93:
 422:Src/register_interface.c ****             break;
 651              		.loc 1 422 13 view .LVU165
 652 0288 FFF7FEFF 		bl	PID_SetKDDivisorPOW2
 653              	.LVL94:
 423:Src/register_interface.c ****           }
 654              		.loc 1 423 13 is_stmt 1 view .LVU166
 655              	.LBE20:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 656              		.loc 1 159 11 is_stmt 0 view .LVU167
 657 028c 0020     		movs	r0, #0
 658              	.LBB21:
 423:Src/register_interface.c ****           }
 659              		.loc 1 423 13 view .LVU168
 660 028e BCE7     		b	.L30
 661              	.LVL95:
 662              	.L156:
 423:Src/register_interface.c ****           }
 663              		.loc 1 423 13 view .LVU169
 664 0290 B4F5356F 		cmp	r4, #2896
 665 0294 00F04E81 		beq	.L96
 666 0298 13D9     		bls	.L159
 667 029a B4F54D6F 		cmp	r4, #3280
 668 029e 00F05581 		beq	.L104
 669 02a2 3FD9     		bls	.L160
 670 02a4 B4F5596F 		cmp	r4, #3472
 671 02a8 00F05C81 		beq	.L110
 672 02ac 53D9     		bls	.L161
 673 02ae B4F55D6F 		cmp	r4, #3536
 674 02b2 00F05D81 		beq	.L113
 675 02b6 B4F5616F 		cmp	r4, #3600
 676 02ba 40F05B81 		bne	.L114
ARM GAS  /tmp/ccbp0CWv.s 			page 39


 384:Src/register_interface.c ****             break;
 677              		.loc 1 384 20 view .LVU170
 678 02be 0420     		movs	r0, #4
 679              	.LVL96:
 384:Src/register_interface.c ****             break;
 680              		.loc 1 384 20 view .LVU171
 681 02c0 A3E7     		b	.L30
 682              	.LVL97:
 683              	.L159:
 384:Src/register_interface.c ****             break;
 684              		.loc 1 384 20 view .LVU172
 685 02c2 B4F5196F 		cmp	r4, #2448
 686 02c6 0CD1     		bne	.L162
 687              	.LBB8:
 317:Src/register_interface.c ****             currComp = MCI_GetIqdref(pMCIN);
 688              		.loc 1 317 13 is_stmt 1 view .LVU173
 318:Src/register_interface.c ****             currComp.d = (int16_t)regdata16;
 689              		.loc 1 318 13 view .LVU174
 318:Src/register_interface.c ****             currComp.d = (int16_t)regdata16;
 690              		.loc 1 318 24 is_stmt 0 view .LVU175
 691 02c8 384C     		ldr	r4, .L182
 692              	.LVL98:
 318:Src/register_interface.c ****             currComp.d = (int16_t)regdata16;
 693              		.loc 1 318 24 view .LVU176
 694 02ca 2046     		mov	r0, r4
 695              	.LVL99:
 318:Src/register_interface.c ****             currComp.d = (int16_t)regdata16;
 696              		.loc 1 318 24 view .LVU177
 697 02cc FFF7FEFF 		bl	MCI_GetIqdref
 698              	.LVL100:
 318:Src/register_interface.c ****             currComp.d = (int16_t)regdata16;
 699              		.loc 1 318 24 view .LVU178
 700 02d0 0190     		str	r0, [sp, #4]
 319:Src/register_interface.c ****             MCI_SetCurrentReferences(pMCIN,currComp);
 701              		.loc 1 319 13 is_stmt 1 view .LVU179
 319:Src/register_interface.c ****             MCI_SetCurrentReferences(pMCIN,currComp);
 702              		.loc 1 319 24 is_stmt 0 view .LVU180
 703 02d2 ADF80650 		strh	r5, [sp, #6]	@ movhi
 320:Src/register_interface.c ****             break;
 704              		.loc 1 320 13 is_stmt 1 view .LVU181
 705 02d6 0199     		ldr	r1, [sp, #4]
 706 02d8 2046     		mov	r0, r4
 707 02da FFF7FEFF 		bl	MCI_SetCurrentReferences
 708              	.LVL101:
 321:Src/register_interface.c ****           }
 709              		.loc 1 321 13 view .LVU182
 710              	.LBE8:
 711              	.LBE21:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 712              		.loc 1 159 11 is_stmt 0 view .LVU183
 713 02de 0020     		movs	r0, #0
 714 02e0 93E7     		b	.L30
 715              	.LVL102:
 716              	.L162:
 717              	.LBB22:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 718              		.loc 1 159 11 view .LVU184
ARM GAS  /tmp/ccbp0CWv.s 			page 40


 719 02e2 01D2     		bcs	.L163
 474:Src/register_interface.c ****             break;
 720              		.loc 1 474 20 view .LVU185
 721 02e4 0520     		movs	r0, #5
 722              	.LVL103:
 474:Src/register_interface.c ****             break;
 723              		.loc 1 474 20 view .LVU186
 724 02e6 90E7     		b	.L30
 725              	.LVL104:
 726              	.L163:
 474:Src/register_interface.c ****             break;
 727              		.loc 1 474 20 view .LVU187
 728 02e8 B4F5296F 		cmp	r4, #2704
 729 02ec 00F02481 		beq	.L98
 730 02f0 09D9     		bls	.L164
 731 02f2 B4F52D6F 		cmp	r4, #2768
 732 02f6 00F02581 		beq	.L102
 733 02fa B4F5316F 		cmp	r4, #2832
 734 02fe 40F02381 		bne	.L103
 333:Src/register_interface.c ****             break;
 735              		.loc 1 333 20 view .LVU188
 736 0302 0420     		movs	r0, #4
 737              	.LVL105:
 333:Src/register_interface.c ****             break;
 738              		.loc 1 333 20 view .LVU189
 739 0304 81E7     		b	.L30
 740              	.LVL106:
 741              	.L164:
 333:Src/register_interface.c ****             break;
 742              		.loc 1 333 20 view .LVU190
 743 0306 B4F5216F 		cmp	r4, #2576
 744 030a 00F01781 		beq	.L99
 745 030e B4F5256F 		cmp	r4, #2640
 746 0312 01D1     		bne	.L165
 747 0314 0420     		movs	r0, #4
 748              	.LVL107:
 333:Src/register_interface.c ****             break;
 749              		.loc 1 333 20 view .LVU191
 750 0316 78E7     		b	.L30
 751              	.LVL108:
 752              	.L165:
 333:Src/register_interface.c ****             break;
 753              		.loc 1 333 20 view .LVU192
 754 0318 B4F51D6F 		cmp	r4, #2512
 755 031c 40F01081 		bne	.L101
 756 0320 0420     		movs	r0, #4
 757              	.LVL109:
 333:Src/register_interface.c ****             break;
 758              		.loc 1 333 20 view .LVU193
 759 0322 72E7     		b	.L30
 760              	.LVL110:
 761              	.L160:
 333:Src/register_interface.c ****             break;
 762              		.loc 1 333 20 view .LVU194
 763 0324 B4F5416F 		cmp	r4, #3088
 764 0328 00F01281 		beq	.L105
 765 032c 09D9     		bls	.L166
ARM GAS  /tmp/ccbp0CWv.s 			page 41


 766 032e B4F5456F 		cmp	r4, #3152
 767 0332 00F01381 		beq	.L108
 768 0336 B4F5496F 		cmp	r4, #3216
 769 033a 40F01181 		bne	.L109
 374:Src/register_interface.c ****             break;
 770              		.loc 1 374 20 view .LVU195
 771 033e 0420     		movs	r0, #4
 772              	.LVL111:
 374:Src/register_interface.c ****             break;
 773              		.loc 1 374 20 view .LVU196
 774 0340 63E7     		b	.L30
 775              	.LVL112:
 776              	.L166:
 374:Src/register_interface.c ****             break;
 777              		.loc 1 374 20 view .LVU197
 778 0342 B4F5396F 		cmp	r4, #2960
 779 0346 00F00581 		beq	.L106
 780 034a B4F53D6F 		cmp	r4, #3024
 781 034e 40F00381 		bne	.L107
 782 0352 0420     		movs	r0, #4
 783              	.LVL113:
 374:Src/register_interface.c ****             break;
 784              		.loc 1 374 20 view .LVU198
 785 0354 59E7     		b	.L30
 786              	.LVL114:
 787              	.L161:
 374:Src/register_interface.c ****             break;
 788              		.loc 1 374 20 view .LVU199
 789 0356 B4F5516F 		cmp	r4, #3344
 790 035a 00F00581 		beq	.L111
 791 035e B4F5556F 		cmp	r4, #3408
 792 0362 40F00381 		bne	.L112
 384:Src/register_interface.c ****             break;
 793              		.loc 1 384 20 view .LVU200
 794 0366 0420     		movs	r0, #4
 795              	.LVL115:
 384:Src/register_interface.c ****             break;
 796              		.loc 1 384 20 view .LVU201
 797 0368 4FE7     		b	.L30
 798              	.LVL116:
 799              	.L157:
 384:Src/register_interface.c ****             break;
 800              		.loc 1 384 20 view .LVU202
 801 036a 41F25043 		movw	r3, #5200
 802 036e 9C42     		cmp	r4, r3
 803 0370 05D1     		bne	.L167
 410:Src/register_interface.c ****             break;
 804              		.loc 1 410 13 is_stmt 1 view .LVU203
 805 0372 2946     		mov	r1, r5
 806              	.LVL117:
 410:Src/register_interface.c ****             break;
 807              		.loc 1 410 13 is_stmt 0 view .LVU204
 808 0374 1048     		ldr	r0, .L182+12
 809              	.LVL118:
 410:Src/register_interface.c ****             break;
 810              		.loc 1 410 13 view .LVU205
 811 0376 FFF7FEFF 		bl	PID_SetKPDivisorPOW2
ARM GAS  /tmp/ccbp0CWv.s 			page 42


 812              	.LVL119:
 411:Src/register_interface.c ****           }
 813              		.loc 1 411 13 is_stmt 1 view .LVU206
 814              	.LBE22:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 815              		.loc 1 159 11 is_stmt 0 view .LVU207
 816 037a 0020     		movs	r0, #0
 817              	.LBB23:
 411:Src/register_interface.c ****           }
 818              		.loc 1 411 13 view .LVU208
 819 037c 45E7     		b	.L30
 820              	.LVL120:
 821              	.L167:
 411:Src/register_interface.c ****           }
 822              		.loc 1 411 13 view .LVU209
 823 037e 01D9     		bls	.L168
 474:Src/register_interface.c ****             break;
 824              		.loc 1 474 20 view .LVU210
 825 0380 0520     		movs	r0, #5
 826              	.LVL121:
 474:Src/register_interface.c ****             break;
 827              		.loc 1 474 20 view .LVU211
 828 0382 42E7     		b	.L30
 829              	.LVL122:
 830              	.L168:
 474:Src/register_interface.c ****             break;
 831              		.loc 1 474 20 view .LVU212
 832 0384 B4F5696F 		cmp	r4, #3728
 833 0388 01D1     		bne	.L169
 834 038a 0020     		movs	r0, #0
 835              	.LVL123:
 474:Src/register_interface.c ****             break;
 836              		.loc 1 474 20 view .LVU213
 837 038c 3DE7     		b	.L30
 838              	.LVL124:
 839              	.L169:
 474:Src/register_interface.c ****             break;
 840              		.loc 1 474 20 view .LVU214
 841 038e C0F0F380 		bcc	.L117
 842 0392 B4F56D6F 		cmp	r4, #3792
 843 0396 00F0F180 		beq	.L118
 844 039a B4F5716F 		cmp	r4, #3856
 845 039e 40F0EF80 		bne	.L119
 333:Src/register_interface.c ****             break;
 846              		.loc 1 333 20 view .LVU215
 847 03a2 0420     		movs	r0, #4
 848              	.LVL125:
 333:Src/register_interface.c ****             break;
 849              		.loc 1 333 20 view .LVU216
 850 03a4 31E7     		b	.L30
 851              	.LVL126:
 852              	.L158:
 474:Src/register_interface.c ****             break;
 853              		.loc 1 474 20 view .LVU217
 854 03a6 0520     		movs	r0, #5
 855              	.LVL127:
 474:Src/register_interface.c ****             break;
ARM GAS  /tmp/ccbp0CWv.s 			page 43


 856              		.loc 1 474 20 view .LVU218
 857 03a8 2FE7     		b	.L30
 858              	.L183:
 859 03aa 00BF     		.align	2
 860              	.L182:
 861 03ac 00000000 		.word	Mci
 862 03b0 00000000 		.word	pPIDId
 863 03b4 00000000 		.word	pPIDIq
 864 03b8 00000000 		.word	PIDSpeedHandle_M1
 865 03bc 00000000 		.word	STO_CR_M1
 866 03c0 00000000 		.word	STO_PLL_M1
 867 03c4 34000000 		.word	STO_PLL_M1+52
 868              	.LVL128:
 869              	.L153:
 474:Src/register_interface.c ****             break;
 870              		.loc 1 474 20 view .LVU219
 871 03c8 41F29053 		movw	r3, #5520
 872 03cc 9C42     		cmp	r4, r3
 873 03ce 00F08B80 		beq	.L60
 874 03d2 41F2D053 		movw	r3, #5584
 875 03d6 9C42     		cmp	r4, r3
 876 03d8 06D1     		bne	.L170
 445:Src/register_interface.c ****             break;
 877              		.loc 1 445 13 is_stmt 1 view .LVU220
 878 03da 2946     		mov	r1, r5
 879              	.LVL129:
 445:Src/register_interface.c ****             break;
 880              		.loc 1 445 13 is_stmt 0 view .LVU221
 881 03dc B14B     		ldr	r3, .L184
 882 03de 1868     		ldr	r0, [r3]
 883              	.LVL130:
 445:Src/register_interface.c ****             break;
 884              		.loc 1 445 13 view .LVU222
 885 03e0 FFF7FEFF 		bl	PID_SetKPDivisorPOW2
 886              	.LVL131:
 446:Src/register_interface.c ****           }
 887              		.loc 1 446 13 is_stmt 1 view .LVU223
 888              	.LBE23:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 889              		.loc 1 159 11 is_stmt 0 view .LVU224
 890 03e4 0020     		movs	r0, #0
 891              	.LBB24:
 446:Src/register_interface.c ****           }
 892              		.loc 1 446 13 view .LVU225
 893 03e6 10E7     		b	.L30
 894              	.LVL132:
 895              	.L170:
 446:Src/register_interface.c ****           }
 896              		.loc 1 446 13 view .LVU226
 897 03e8 41F25053 		movw	r3, #5456
 898 03ec 9C42     		cmp	r4, r3
 899 03ee 06D1     		bne	.L171
 433:Src/register_interface.c ****             break;
 900              		.loc 1 433 13 is_stmt 1 view .LVU227
 901 03f0 2946     		mov	r1, r5
 902              	.LVL133:
 433:Src/register_interface.c ****             break;
ARM GAS  /tmp/ccbp0CWv.s 			page 44


 903              		.loc 1 433 13 is_stmt 0 view .LVU228
 904 03f2 AD4B     		ldr	r3, .L184+4
 905 03f4 1868     		ldr	r0, [r3]
 906              	.LVL134:
 433:Src/register_interface.c ****             break;
 907              		.loc 1 433 13 view .LVU229
 908 03f6 FFF7FEFF 		bl	PID_SetKIDivisorPOW2
 909              	.LVL135:
 434:Src/register_interface.c ****           }
 910              		.loc 1 434 13 is_stmt 1 view .LVU230
 911              	.LBE24:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 912              		.loc 1 159 11 is_stmt 0 view .LVU231
 913 03fa 0020     		movs	r0, #0
 914              	.LBB25:
 434:Src/register_interface.c ****           }
 915              		.loc 1 434 13 view .LVU232
 916 03fc 05E7     		b	.L30
 917              	.LVL136:
 918              	.L171:
 474:Src/register_interface.c ****             break;
 919              		.loc 1 474 20 view .LVU233
 920 03fe 0520     		movs	r0, #5
 921              	.LVL137:
 474:Src/register_interface.c ****             break;
 922              		.loc 1 474 20 view .LVU234
 923 0400 03E7     		b	.L30
 924              	.LVL138:
 925              	.L154:
 474:Src/register_interface.c ****             break;
 926              		.loc 1 474 20 view .LVU235
 927 0402 41F25063 		movw	r3, #5712
 928 0406 9C42     		cmp	r4, r3
 929 0408 06D1     		bne	.L172
 457:Src/register_interface.c ****             break;
 930              		.loc 1 457 13 is_stmt 1 view .LVU236
 931 040a 2946     		mov	r1, r5
 932              	.LVL139:
 457:Src/register_interface.c ****             break;
 933              		.loc 1 457 13 is_stmt 0 view .LVU237
 934 040c A54B     		ldr	r3, .L184
 935 040e 1868     		ldr	r0, [r3]
 936              	.LVL140:
 457:Src/register_interface.c ****             break;
 937              		.loc 1 457 13 view .LVU238
 938 0410 FFF7FEFF 		bl	PID_SetKDDivisorPOW2
 939              	.LVL141:
 458:Src/register_interface.c ****           }
 940              		.loc 1 458 13 is_stmt 1 view .LVU239
 941              	.LBE25:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 942              		.loc 1 159 11 is_stmt 0 view .LVU240
 943 0414 0020     		movs	r0, #0
 944              	.LBB26:
 458:Src/register_interface.c ****           }
 945              		.loc 1 458 13 view .LVU241
 946 0416 F8E6     		b	.L30
ARM GAS  /tmp/ccbp0CWv.s 			page 45


 947              	.LVL142:
 948              	.L172:
 474:Src/register_interface.c ****             break;
 949              		.loc 1 474 20 view .LVU242
 950 0418 0520     		movs	r0, #5
 951              	.LVL143:
 474:Src/register_interface.c ****             break;
 952              		.loc 1 474 20 view .LVU243
 953 041a F6E6     		b	.L30
 954              	.LVL144:
 955              	.L155:
 474:Src/register_interface.c ****             break;
 956              		.loc 1 474 20 view .LVU244
 957 041c 41F65833 		movw	r3, #7000
 958 0420 9C42     		cmp	r4, r3
 959 0422 40F0AF80 		bne	.L120
 291:Src/register_interface.c ****             break;
 960              		.loc 1 291 20 view .LVU245
 961 0426 0420     		movs	r0, #4
 962              	.LVL145:
 291:Src/register_interface.c ****             break;
 963              		.loc 1 291 20 view .LVU246
 964 0428 EFE6     		b	.L30
 965              	.LVL146:
 966              	.L28:
 235:Src/register_interface.c ****             break;
 967              		.loc 1 235 13 is_stmt 1 view .LVU247
 968 042a 29B2     		sxth	r1, r5
 969              	.LVL147:
 235:Src/register_interface.c ****             break;
 970              		.loc 1 235 13 is_stmt 0 view .LVU248
 971 042c 9F48     		ldr	r0, .L184+8
 972              	.LVL148:
 235:Src/register_interface.c ****             break;
 973              		.loc 1 235 13 view .LVU249
 974 042e FFF7FEFF 		bl	PID_SetKP
 975              	.LVL149:
 236:Src/register_interface.c ****           }
 976              		.loc 1 236 13 is_stmt 1 view .LVU250
 977              	.LBE26:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 978              		.loc 1 159 11 is_stmt 0 view .LVU251
 979 0432 0020     		movs	r0, #0
 980              	.LBB27:
 236:Src/register_interface.c ****           }
 981              		.loc 1 236 13 view .LVU252
 982 0434 E9E6     		b	.L30
 983              	.LVL150:
 984              	.L26:
 247:Src/register_interface.c ****             break;
 985              		.loc 1 247 13 is_stmt 1 view .LVU253
 986 0436 29B2     		sxth	r1, r5
 987              	.LVL151:
 247:Src/register_interface.c ****             break;
 988              		.loc 1 247 13 is_stmt 0 view .LVU254
 989 0438 9C48     		ldr	r0, .L184+8
 990              	.LVL152:
ARM GAS  /tmp/ccbp0CWv.s 			page 46


 247:Src/register_interface.c ****             break;
 991              		.loc 1 247 13 view .LVU255
 992 043a FFF7FEFF 		bl	PID_SetKD
 993              	.LVL153:
 248:Src/register_interface.c ****           }
 994              		.loc 1 248 13 is_stmt 1 view .LVU256
 995              	.LBE27:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 996              		.loc 1 159 11 is_stmt 0 view .LVU257
 997 043e 0020     		movs	r0, #0
 998              	.LBB28:
 248:Src/register_interface.c ****           }
 999              		.loc 1 248 13 view .LVU258
 1000 0440 E3E6     		b	.L30
 1001              	.LVL154:
 1002              	.L24:
 259:Src/register_interface.c ****             break;
 1003              		.loc 1 259 13 is_stmt 1 view .LVU259
 1004 0442 29B2     		sxth	r1, r5
 1005              	.LVL155:
 259:Src/register_interface.c ****             break;
 1006              		.loc 1 259 13 is_stmt 0 view .LVU260
 1007 0444 974B     		ldr	r3, .L184
 1008              	.LVL156:
 259:Src/register_interface.c ****             break;
 1009              		.loc 1 259 13 view .LVU261
 1010 0446 1868     		ldr	r0, [r3]
 1011              	.LVL157:
 259:Src/register_interface.c ****             break;
 1012              		.loc 1 259 13 view .LVU262
 1013 0448 FFF7FEFF 		bl	PID_SetKI
 1014              	.LVL158:
 260:Src/register_interface.c ****           }
 1015              		.loc 1 260 13 is_stmt 1 view .LVU263
 1016              	.LBE28:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1017              		.loc 1 159 11 is_stmt 0 view .LVU264
 1018 044c 0020     		movs	r0, #0
 1019              	.LBB29:
 260:Src/register_interface.c ****           }
 1020              		.loc 1 260 13 view .LVU265
 1021 044e DCE6     		b	.L30
 1022              	.LVL159:
 1023              	.L32:
 271:Src/register_interface.c ****             break;
 1024              		.loc 1 271 13 is_stmt 1 view .LVU266
 1025 0450 29B2     		sxth	r1, r5
 1026              	.LVL160:
 271:Src/register_interface.c ****             break;
 1027              		.loc 1 271 13 is_stmt 0 view .LVU267
 1028 0452 954B     		ldr	r3, .L184+4
 1029              	.LVL161:
 271:Src/register_interface.c ****             break;
 1030              		.loc 1 271 13 view .LVU268
 1031 0454 1868     		ldr	r0, [r3]
 1032              	.LVL162:
 271:Src/register_interface.c ****             break;
ARM GAS  /tmp/ccbp0CWv.s 			page 47


 1033              		.loc 1 271 13 view .LVU269
 1034 0456 FFF7FEFF 		bl	PID_SetKP
 1035              	.LVL163:
 272:Src/register_interface.c ****           }
 1036              		.loc 1 272 13 is_stmt 1 view .LVU270
 1037              	.LBE29:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1038              		.loc 1 159 11 is_stmt 0 view .LVU271
 1039 045a 0020     		movs	r0, #0
 1040              	.LBB30:
 272:Src/register_interface.c ****           }
 1041              		.loc 1 272 13 view .LVU272
 1042 045c D5E6     		b	.L30
 1043              	.LVL164:
 1044              	.L22:
 283:Src/register_interface.c ****             break;
 1045              		.loc 1 283 13 is_stmt 1 view .LVU273
 1046 045e 29B2     		sxth	r1, r5
 1047              	.LVL165:
 283:Src/register_interface.c ****             break;
 1048              		.loc 1 283 13 is_stmt 0 view .LVU274
 1049 0460 914B     		ldr	r3, .L184+4
 1050              	.LVL166:
 283:Src/register_interface.c ****             break;
 1051              		.loc 1 283 13 view .LVU275
 1052 0462 1868     		ldr	r0, [r3]
 1053              	.LVL167:
 283:Src/register_interface.c ****             break;
 1054              		.loc 1 283 13 view .LVU276
 1055 0464 FFF7FEFF 		bl	PID_SetKD
 1056              	.LVL168:
 284:Src/register_interface.c ****           }
 1057              		.loc 1 284 13 is_stmt 1 view .LVU277
 1058              	.LBE30:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1059              		.loc 1 159 11 is_stmt 0 view .LVU278
 1060 0468 0020     		movs	r0, #0
 1061              	.LBB31:
 284:Src/register_interface.c ****           }
 1062              		.loc 1 284 13 view .LVU279
 1063 046a CEE6     		b	.L30
 1064              	.LVL169:
 1065              	.L20:
 1066              	.LBB9:
 308:Src/register_interface.c ****             currComp = MCI_GetIqdref(pMCIN);
 1067              		.loc 1 308 13 is_stmt 1 view .LVU280
 309:Src/register_interface.c ****             currComp.q = (int16_t)regdata16;
 1068              		.loc 1 309 13 view .LVU281
 309:Src/register_interface.c ****             currComp.q = (int16_t)regdata16;
 1069              		.loc 1 309 24 is_stmt 0 view .LVU282
 1070 046c 904C     		ldr	r4, .L184+12
 1071              	.LVL170:
 309:Src/register_interface.c ****             currComp.q = (int16_t)regdata16;
 1072              		.loc 1 309 24 view .LVU283
 1073 046e 2046     		mov	r0, r4
 1074              	.LVL171:
 309:Src/register_interface.c ****             currComp.q = (int16_t)regdata16;
ARM GAS  /tmp/ccbp0CWv.s 			page 48


 1075              		.loc 1 309 24 view .LVU284
 1076 0470 FFF7FEFF 		bl	MCI_GetIqdref
 1077              	.LVL172:
 309:Src/register_interface.c ****             currComp.q = (int16_t)regdata16;
 1078              		.loc 1 309 24 view .LVU285
 1079 0474 0190     		str	r0, [sp, #4]
 310:Src/register_interface.c ****             MCI_SetCurrentReferences(pMCIN,currComp);
 1080              		.loc 1 310 13 is_stmt 1 view .LVU286
 310:Src/register_interface.c ****             MCI_SetCurrentReferences(pMCIN,currComp);
 1081              		.loc 1 310 24 is_stmt 0 view .LVU287
 1082 0476 ADF80450 		strh	r5, [sp, #4]	@ movhi
 311:Src/register_interface.c ****             break;
 1083              		.loc 1 311 13 is_stmt 1 view .LVU288
 1084 047a 0199     		ldr	r1, [sp, #4]
 1085 047c 2046     		mov	r0, r4
 1086 047e FFF7FEFF 		bl	MCI_SetCurrentReferences
 1087              	.LVL173:
 312:Src/register_interface.c ****           }
 1088              		.loc 1 312 13 view .LVU289
 1089              	.LBE9:
 1090              	.LBE31:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1091              		.loc 1 159 11 is_stmt 0 view .LVU290
 1092 0482 0020     		movs	r0, #0
 1093 0484 C1E6     		b	.L30
 1094              	.LVL174:
 1095              	.L37:
 1096              	.LBB32:
 1097              	.LBB10:
 348:Src/register_interface.c ****             int16_t hC2;
 1098              		.loc 1 348 13 is_stmt 1 view .LVU291
 349:Src/register_interface.c ****             STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 1099              		.loc 1 349 13 view .LVU292
 350:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], hC1, (int16_t)regdata16);
 1100              		.loc 1 350 13 view .LVU293
 1101 0486 8B4C     		ldr	r4, .L184+16
 1102              	.LVL175:
 350:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], hC1, (int16_t)regdata16);
 1103              		.loc 1 350 13 is_stmt 0 view .LVU294
 1104 0488 01AA     		add	r2, sp, #4
 1105 048a 0DF10201 		add	r1, sp, #2
 1106              	.LVL176:
 350:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], hC1, (int16_t)regdata16);
 1107              		.loc 1 350 13 view .LVU295
 1108 048e 2046     		mov	r0, r4
 1109              	.LVL177:
 350:Src/register_interface.c ****             STO_PLL_SetObserverGains(stoPLLSensor[motorID], hC1, (int16_t)regdata16);
 1110              		.loc 1 350 13 view .LVU296
 1111 0490 FFF7FEFF 		bl	STO_PLL_GetObserverGains
 1112              	.LVL178:
 351:Src/register_interface.c ****             break;
 1113              		.loc 1 351 13 is_stmt 1 view .LVU297
 1114 0494 2AB2     		sxth	r2, r5
 1115 0496 BDF90210 		ldrsh	r1, [sp, #2]
 1116 049a 2046     		mov	r0, r4
 1117 049c FFF7FEFF 		bl	STO_PLL_SetObserverGains
 1118              	.LVL179:
ARM GAS  /tmp/ccbp0CWv.s 			page 49


 352:Src/register_interface.c ****           }
 1119              		.loc 1 352 13 view .LVU298
 1120              	.LBE10:
 1121              	.LBE32:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1122              		.loc 1 159 11 is_stmt 0 view .LVU299
 1123 04a0 0020     		movs	r0, #0
 1124 04a2 B2E6     		b	.L30
 1125              	.LVL180:
 1126              	.L40:
 1127              	.LBB33:
 363:Src/register_interface.c ****             break;
 1128              		.loc 1 363 13 is_stmt 1 view .LVU300
 1129 04a4 29B2     		sxth	r1, r5
 1130              	.LVL181:
 363:Src/register_interface.c ****             break;
 1131              		.loc 1 363 13 is_stmt 0 view .LVU301
 1132 04a6 8448     		ldr	r0, .L184+20
 1133              	.LVL182:
 363:Src/register_interface.c ****             break;
 1134              		.loc 1 363 13 view .LVU302
 1135 04a8 FFF7FEFF 		bl	PID_SetKP
 1136              	.LVL183:
 364:Src/register_interface.c ****           }
 1137              		.loc 1 364 13 is_stmt 1 view .LVU303
 1138              	.LBE33:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1139              		.loc 1 159 11 is_stmt 0 view .LVU304
 1140 04ac 0020     		movs	r0, #0
 1141              	.LBB34:
 364:Src/register_interface.c ****           }
 1142              		.loc 1 364 13 view .LVU305
 1143 04ae ACE6     		b	.L30
 1144              	.LVL184:
 1145              	.L35:
 1146              	.LBB11:
 398:Src/register_interface.c ****             STO_CR_GetObserverGains(stoCRSensor[motorID], &hC1, &hC2);
 1147              		.loc 1 398 13 is_stmt 1 view .LVU306
 399:Src/register_interface.c ****             STO_CR_SetObserverGains(stoCRSensor[motorID], hC1, (int16_t)regdata16);
 1148              		.loc 1 399 13 view .LVU307
 1149 04b0 824C     		ldr	r4, .L184+24
 1150              	.LVL185:
 399:Src/register_interface.c ****             STO_CR_SetObserverGains(stoCRSensor[motorID], hC1, (int16_t)regdata16);
 1151              		.loc 1 399 13 is_stmt 0 view .LVU308
 1152 04b2 01AA     		add	r2, sp, #4
 1153 04b4 0DF10201 		add	r1, sp, #2
 1154              	.LVL186:
 399:Src/register_interface.c ****             STO_CR_SetObserverGains(stoCRSensor[motorID], hC1, (int16_t)regdata16);
 1155              		.loc 1 399 13 view .LVU309
 1156 04b8 2046     		mov	r0, r4
 1157              	.LVL187:
 399:Src/register_interface.c ****             STO_CR_SetObserverGains(stoCRSensor[motorID], hC1, (int16_t)regdata16);
 1158              		.loc 1 399 13 view .LVU310
 1159 04ba FFF7FEFF 		bl	STO_CR_GetObserverGains
 1160              	.LVL188:
 400:Src/register_interface.c ****             break;
 1161              		.loc 1 400 13 is_stmt 1 view .LVU311
ARM GAS  /tmp/ccbp0CWv.s 			page 50


 1162 04be 2AB2     		sxth	r2, r5
 1163 04c0 BDF90210 		ldrsh	r1, [sp, #2]
 1164 04c4 2046     		mov	r0, r4
 1165 04c6 FFF7FEFF 		bl	STO_CR_SetObserverGains
 1166              	.LVL189:
 401:Src/register_interface.c ****           }
 1167              		.loc 1 401 13 view .LVU312
 1168              	.LBE11:
 1169              	.LBE34:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1170              		.loc 1 159 11 is_stmt 0 view .LVU313
 1171 04ca 0020     		movs	r0, #0
 1172 04cc 9DE6     		b	.L30
 1173              	.LVL190:
 1174              	.L54:
 1175              	.LBB35:
 416:Src/register_interface.c ****             break;
 1176              		.loc 1 416 13 is_stmt 1 view .LVU314
 1177 04ce 2946     		mov	r1, r5
 1178              	.LVL191:
 416:Src/register_interface.c ****             break;
 1179              		.loc 1 416 13 is_stmt 0 view .LVU315
 1180 04d0 7648     		ldr	r0, .L184+8
 1181              	.LVL192:
 416:Src/register_interface.c ****             break;
 1182              		.loc 1 416 13 view .LVU316
 1183 04d2 FFF7FEFF 		bl	PID_SetKIDivisorPOW2
 1184              	.LVL193:
 417:Src/register_interface.c ****           }
 1185              		.loc 1 417 13 is_stmt 1 view .LVU317
 1186              	.LBE35:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1187              		.loc 1 159 11 is_stmt 0 view .LVU318
 1188 04d6 0020     		movs	r0, #0
 1189              	.LBB36:
 417:Src/register_interface.c ****           }
 1190              		.loc 1 417 13 view .LVU319
 1191 04d8 97E6     		b	.L30
 1192              	.LVL194:
 1193              	.L45:
 427:Src/register_interface.c ****             break;
 1194              		.loc 1 427 13 is_stmt 1 view .LVU320
 1195 04da 2946     		mov	r1, r5
 1196              	.LVL195:
 427:Src/register_interface.c ****             break;
 1197              		.loc 1 427 13 is_stmt 0 view .LVU321
 1198 04dc 724B     		ldr	r3, .L184+4
 1199 04de 1868     		ldr	r0, [r3]
 1200              	.LVL196:
 427:Src/register_interface.c ****             break;
 1201              		.loc 1 427 13 view .LVU322
 1202 04e0 FFF7FEFF 		bl	PID_SetKPDivisorPOW2
 1203              	.LVL197:
 428:Src/register_interface.c ****           }
 1204              		.loc 1 428 13 is_stmt 1 view .LVU323
 1205              	.LBE36:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
ARM GAS  /tmp/ccbp0CWv.s 			page 51


 1206              		.loc 1 159 11 is_stmt 0 view .LVU324
 1207 04e4 0020     		movs	r0, #0
 1208              	.LBB37:
 428:Src/register_interface.c ****           }
 1209              		.loc 1 428 13 view .LVU325
 1210 04e6 90E6     		b	.L30
 1211              	.LVL198:
 1212              	.L60:
 439:Src/register_interface.c ****             break;
 1213              		.loc 1 439 13 is_stmt 1 view .LVU326
 1214 04e8 2946     		mov	r1, r5
 1215              	.LVL199:
 439:Src/register_interface.c ****             break;
 1216              		.loc 1 439 13 is_stmt 0 view .LVU327
 1217 04ea 6F4B     		ldr	r3, .L184+4
 1218 04ec 1868     		ldr	r0, [r3]
 1219              	.LVL200:
 439:Src/register_interface.c ****             break;
 1220              		.loc 1 439 13 view .LVU328
 1221 04ee FFF7FEFF 		bl	PID_SetKDDivisorPOW2
 1222              	.LVL201:
 440:Src/register_interface.c ****           }
 1223              		.loc 1 440 13 is_stmt 1 view .LVU329
 1224              	.LBE37:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1225              		.loc 1 159 11 is_stmt 0 view .LVU330
 1226 04f2 0020     		movs	r0, #0
 1227              	.LBB38:
 440:Src/register_interface.c ****           }
 1228              		.loc 1 440 13 view .LVU331
 1229 04f4 89E6     		b	.L30
 1230              	.LVL202:
 1231              	.L58:
 451:Src/register_interface.c ****             break;
 1232              		.loc 1 451 13 is_stmt 1 view .LVU332
 1233 04f6 2946     		mov	r1, r5
 1234              	.LVL203:
 451:Src/register_interface.c ****             break;
 1235              		.loc 1 451 13 is_stmt 0 view .LVU333
 1236 04f8 6A4B     		ldr	r3, .L184
 1237 04fa 1868     		ldr	r0, [r3]
 1238              	.LVL204:
 451:Src/register_interface.c ****             break;
 1239              		.loc 1 451 13 view .LVU334
 1240 04fc FFF7FEFF 		bl	PID_SetKIDivisorPOW2
 1241              	.LVL205:
 452:Src/register_interface.c ****           }
 1242              		.loc 1 452 13 is_stmt 1 view .LVU335
 1243              	.LBE38:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1244              		.loc 1 159 11 is_stmt 0 view .LVU336
 1245 0500 0020     		movs	r0, #0
 1246              	.LBB39:
 452:Src/register_interface.c ****           }
 1247              		.loc 1 452 13 view .LVU337
 1248 0502 82E6     		b	.L30
 1249              	.LVL206:
ARM GAS  /tmp/ccbp0CWv.s 			page 52


 1250              	.L63:
 462:Src/register_interface.c ****             break;
 1251              		.loc 1 462 13 is_stmt 1 view .LVU338
 1252 0504 2946     		mov	r1, r5
 1253              	.LVL207:
 462:Src/register_interface.c ****             break;
 1254              		.loc 1 462 13 is_stmt 0 view .LVU339
 1255 0506 6C48     		ldr	r0, .L184+20
 1256              	.LVL208:
 462:Src/register_interface.c ****             break;
 1257              		.loc 1 462 13 view .LVU340
 1258 0508 FFF7FEFF 		bl	PID_SetKIDivisorPOW2
 1259              	.LVL209:
 463:Src/register_interface.c ****           }
 1260              		.loc 1 463 13 is_stmt 1 view .LVU341
 1261              	.LBE39:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1262              		.loc 1 159 11 is_stmt 0 view .LVU342
 1263 050c 0020     		movs	r0, #0
 1264              	.LBB40:
 463:Src/register_interface.c ****           }
 1265              		.loc 1 463 13 view .LVU343
 1266 050e 7CE6     		b	.L30
 1267              	.LVL210:
 1268              	.L86:
 303:Src/register_interface.c ****             break;
 1269              		.loc 1 303 20 view .LVU344
 1270 0510 0420     		movs	r0, #4
 1271              	.LVL211:
 303:Src/register_interface.c ****             break;
 1272              		.loc 1 303 20 view .LVU345
 1273 0512 7AE6     		b	.L30
 1274              	.LVL212:
 1275              	.L87:
 291:Src/register_interface.c ****             break;
 1276              		.loc 1 291 20 view .LVU346
 1277 0514 0420     		movs	r0, #4
 1278              	.LVL213:
 291:Src/register_interface.c ****             break;
 1279              		.loc 1 291 20 view .LVU347
 1280 0516 78E6     		b	.L30
 1281              	.LVL214:
 1282              	.L89:
 474:Src/register_interface.c ****             break;
 1283              		.loc 1 474 20 view .LVU348
 1284 0518 0520     		movs	r0, #5
 1285              	.LVL215:
 474:Src/register_interface.c ****             break;
 1286              		.loc 1 474 20 view .LVU349
 1287 051a 76E6     		b	.L30
 1288              	.LVL216:
 1289              	.L90:
 303:Src/register_interface.c ****             break;
 1290              		.loc 1 303 20 view .LVU350
 1291 051c 0420     		movs	r0, #4
 1292              	.LVL217:
 303:Src/register_interface.c ****             break;
ARM GAS  /tmp/ccbp0CWv.s 			page 53


 1293              		.loc 1 303 20 view .LVU351
 1294 051e 74E6     		b	.L30
 1295              	.LVL218:
 1296              	.L91:
 303:Src/register_interface.c ****             break;
 1297              		.loc 1 303 20 view .LVU352
 1298 0520 0420     		movs	r0, #4
 1299              	.LVL219:
 303:Src/register_interface.c ****             break;
 1300              		.loc 1 303 20 view .LVU353
 1301 0522 72E6     		b	.L30
 1302              	.LVL220:
 1303              	.L92:
 474:Src/register_interface.c ****             break;
 1304              		.loc 1 474 20 view .LVU354
 1305 0524 0520     		movs	r0, #5
 1306              	.LVL221:
 474:Src/register_interface.c ****             break;
 1307              		.loc 1 474 20 view .LVU355
 1308 0526 70E6     		b	.L30
 1309              	.LVL222:
 1310              	.L93:
 303:Src/register_interface.c ****             break;
 1311              		.loc 1 303 20 view .LVU356
 1312 0528 0420     		movs	r0, #4
 1313              	.LVL223:
 303:Src/register_interface.c ****             break;
 1314              		.loc 1 303 20 view .LVU357
 1315 052a 6EE6     		b	.L30
 1316              	.LVL224:
 1317              	.L94:
 474:Src/register_interface.c ****             break;
 1318              		.loc 1 474 20 view .LVU358
 1319 052c 0520     		movs	r0, #5
 1320              	.LVL225:
 474:Src/register_interface.c ****             break;
 1321              		.loc 1 474 20 view .LVU359
 1322 052e 6CE6     		b	.L30
 1323              	.LVL226:
 1324              	.L95:
 474:Src/register_interface.c ****             break;
 1325              		.loc 1 474 20 view .LVU360
 1326 0530 0020     		movs	r0, #0
 1327              	.LVL227:
 474:Src/register_interface.c ****             break;
 1328              		.loc 1 474 20 view .LVU361
 1329 0532 6AE6     		b	.L30
 1330              	.LVL228:
 1331              	.L96:
 374:Src/register_interface.c ****             break;
 1332              		.loc 1 374 20 view .LVU362
 1333 0534 0420     		movs	r0, #4
 1334              	.LVL229:
 374:Src/register_interface.c ****             break;
 1335              		.loc 1 374 20 view .LVU363
 1336 0536 68E6     		b	.L30
 1337              	.LVL230:
ARM GAS  /tmp/ccbp0CWv.s 			page 54


 1338              	.L98:
 333:Src/register_interface.c ****             break;
 1339              		.loc 1 333 20 view .LVU364
 1340 0538 0420     		movs	r0, #4
 1341              	.LVL231:
 333:Src/register_interface.c ****             break;
 1342              		.loc 1 333 20 view .LVU365
 1343 053a 66E6     		b	.L30
 1344              	.LVL232:
 1345              	.L99:
 333:Src/register_interface.c ****             break;
 1346              		.loc 1 333 20 view .LVU366
 1347 053c 0420     		movs	r0, #4
 1348              	.LVL233:
 333:Src/register_interface.c ****             break;
 1349              		.loc 1 333 20 view .LVU367
 1350 053e 64E6     		b	.L30
 1351              	.LVL234:
 1352              	.L101:
 474:Src/register_interface.c ****             break;
 1353              		.loc 1 474 20 view .LVU368
 1354 0540 0520     		movs	r0, #5
 1355              	.LVL235:
 474:Src/register_interface.c ****             break;
 1356              		.loc 1 474 20 view .LVU369
 1357 0542 62E6     		b	.L30
 1358              	.LVL236:
 1359              	.L102:
 333:Src/register_interface.c ****             break;
 1360              		.loc 1 333 20 view .LVU370
 1361 0544 0420     		movs	r0, #4
 1362              	.LVL237:
 333:Src/register_interface.c ****             break;
 1363              		.loc 1 333 20 view .LVU371
 1364 0546 60E6     		b	.L30
 1365              	.LVL238:
 1366              	.L103:
 474:Src/register_interface.c ****             break;
 1367              		.loc 1 474 20 view .LVU372
 1368 0548 0520     		movs	r0, #5
 1369              	.LVL239:
 474:Src/register_interface.c ****             break;
 1370              		.loc 1 474 20 view .LVU373
 1371 054a 5EE6     		b	.L30
 1372              	.LVL240:
 1373              	.L104:
 384:Src/register_interface.c ****             break;
 1374              		.loc 1 384 20 view .LVU374
 1375 054c 0420     		movs	r0, #4
 1376              	.LVL241:
 384:Src/register_interface.c ****             break;
 1377              		.loc 1 384 20 view .LVU375
 1378 054e 5CE6     		b	.L30
 1379              	.LVL242:
 1380              	.L105:
 374:Src/register_interface.c ****             break;
 1381              		.loc 1 374 20 view .LVU376
ARM GAS  /tmp/ccbp0CWv.s 			page 55


 1382 0550 0420     		movs	r0, #4
 1383              	.LVL243:
 374:Src/register_interface.c ****             break;
 1384              		.loc 1 374 20 view .LVU377
 1385 0552 5AE6     		b	.L30
 1386              	.LVL244:
 1387              	.L106:
 374:Src/register_interface.c ****             break;
 1388              		.loc 1 374 20 view .LVU378
 1389 0554 0420     		movs	r0, #4
 1390              	.LVL245:
 374:Src/register_interface.c ****             break;
 1391              		.loc 1 374 20 view .LVU379
 1392 0556 58E6     		b	.L30
 1393              	.LVL246:
 1394              	.L107:
 474:Src/register_interface.c ****             break;
 1395              		.loc 1 474 20 view .LVU380
 1396 0558 0520     		movs	r0, #5
 1397              	.LVL247:
 474:Src/register_interface.c ****             break;
 1398              		.loc 1 474 20 view .LVU381
 1399 055a 56E6     		b	.L30
 1400              	.LVL248:
 1401              	.L108:
 374:Src/register_interface.c ****             break;
 1402              		.loc 1 374 20 view .LVU382
 1403 055c 0420     		movs	r0, #4
 1404              	.LVL249:
 374:Src/register_interface.c ****             break;
 1405              		.loc 1 374 20 view .LVU383
 1406 055e 54E6     		b	.L30
 1407              	.LVL250:
 1408              	.L109:
 474:Src/register_interface.c ****             break;
 1409              		.loc 1 474 20 view .LVU384
 1410 0560 0520     		movs	r0, #5
 1411              	.LVL251:
 474:Src/register_interface.c ****             break;
 1412              		.loc 1 474 20 view .LVU385
 1413 0562 52E6     		b	.L30
 1414              	.LVL252:
 1415              	.L110:
 384:Src/register_interface.c ****             break;
 1416              		.loc 1 384 20 view .LVU386
 1417 0564 0420     		movs	r0, #4
 1418              	.LVL253:
 384:Src/register_interface.c ****             break;
 1419              		.loc 1 384 20 view .LVU387
 1420 0566 50E6     		b	.L30
 1421              	.LVL254:
 1422              	.L111:
 384:Src/register_interface.c ****             break;
 1423              		.loc 1 384 20 view .LVU388
 1424 0568 0420     		movs	r0, #4
 1425              	.LVL255:
 384:Src/register_interface.c ****             break;
ARM GAS  /tmp/ccbp0CWv.s 			page 56


 1426              		.loc 1 384 20 view .LVU389
 1427 056a 4EE6     		b	.L30
 1428              	.LVL256:
 1429              	.L112:
 474:Src/register_interface.c ****             break;
 1430              		.loc 1 474 20 view .LVU390
 1431 056c 0520     		movs	r0, #5
 1432              	.LVL257:
 474:Src/register_interface.c ****             break;
 1433              		.loc 1 474 20 view .LVU391
 1434 056e 4CE6     		b	.L30
 1435              	.LVL258:
 1436              	.L113:
 384:Src/register_interface.c ****             break;
 1437              		.loc 1 384 20 view .LVU392
 1438 0570 0420     		movs	r0, #4
 1439              	.LVL259:
 384:Src/register_interface.c ****             break;
 1440              		.loc 1 384 20 view .LVU393
 1441 0572 4AE6     		b	.L30
 1442              	.LVL260:
 1443              	.L114:
 474:Src/register_interface.c ****             break;
 1444              		.loc 1 474 20 view .LVU394
 1445 0574 0520     		movs	r0, #5
 1446              	.LVL261:
 474:Src/register_interface.c ****             break;
 1447              		.loc 1 474 20 view .LVU395
 1448 0576 48E6     		b	.L30
 1449              	.LVL262:
 1450              	.L117:
 474:Src/register_interface.c ****             break;
 1451              		.loc 1 474 20 view .LVU396
 1452 0578 0520     		movs	r0, #5
 1453              	.LVL263:
 474:Src/register_interface.c ****             break;
 1454              		.loc 1 474 20 view .LVU397
 1455 057a 46E6     		b	.L30
 1456              	.LVL264:
 1457              	.L118:
 333:Src/register_interface.c ****             break;
 1458              		.loc 1 333 20 view .LVU398
 1459 057c 0420     		movs	r0, #4
 1460              	.LVL265:
 333:Src/register_interface.c ****             break;
 1461              		.loc 1 333 20 view .LVU399
 1462 057e 44E6     		b	.L30
 1463              	.LVL266:
 1464              	.L119:
 474:Src/register_interface.c ****             break;
 1465              		.loc 1 474 20 view .LVU400
 1466 0580 0520     		movs	r0, #5
 1467              	.LVL267:
 474:Src/register_interface.c ****             break;
 1468              		.loc 1 474 20 view .LVU401
 1469 0582 42E6     		b	.L30
 1470              	.LVL268:
ARM GAS  /tmp/ccbp0CWv.s 			page 57


 1471              	.L120:
 474:Src/register_interface.c ****             break;
 1472              		.loc 1 474 20 view .LVU402
 1473 0584 0520     		movs	r0, #5
 1474              	.LVL269:
 474:Src/register_interface.c ****             break;
 1475              		.loc 1 474 20 view .LVU403
 1476 0586 40E6     		b	.L30
 1477              	.LVL270:
 1478              	.L13:
 474:Src/register_interface.c ****             break;
 1479              		.loc 1 474 20 view .LVU404
 1480              	.LBE40:
 1481              	.LBB41:
 484:Src/register_interface.c **** 
 1482              		.loc 1 484 9 is_stmt 1 view .LVU405
 484:Src/register_interface.c **** 
 1483              		.loc 1 484 18 is_stmt 0 view .LVU406
 1484 0588 0B68     		ldr	r3, [r1]
 1485              	.LVL271:
 486:Src/register_interface.c ****         {
 1486              		.loc 1 486 9 is_stmt 1 view .LVU407
 1487 058a 982C     		cmp	r4, #152
 1488 058c 1CD0     		beq	.L67
 1489 058e 08D9     		bls	.L173
 1490 0590 B4F5AC7F 		cmp	r4, #344
 1491 0594 27D0     		beq	.L123
 1492 0596 0CD9     		bls	.L174
 1493 0598 B4F5CC7F 		cmp	r4, #408
 1494 059c 12D0     		beq	.L175
 512:Src/register_interface.c ****             break;
 1495              		.loc 1 512 20 is_stmt 0 view .LVU408
 1496 059e 0520     		movs	r0, #5
 1497              	.LVL272:
 512:Src/register_interface.c ****             break;
 1498              		.loc 1 512 20 view .LVU409
 1499 05a0 0DE0     		b	.L69
 1500              	.LVL273:
 1501              	.L173:
 512:Src/register_interface.c ****             break;
 1502              		.loc 1 512 20 view .LVU410
 1503 05a2 182C     		cmp	r4, #24
 1504 05a4 1DD0     		beq	.L121
 1505 05a6 582C     		cmp	r4, #88
 1506 05a8 01D0     		beq	.L176
 1507 05aa 0520     		movs	r0, #5
 1508              	.LVL274:
 512:Src/register_interface.c ****             break;
 1509              		.loc 1 512 20 view .LVU411
 1510 05ac 07E0     		b	.L69
 1511              	.LVL275:
 1512              	.L176:
 512:Src/register_interface.c ****             break;
 1513              		.loc 1 512 20 view .LVU412
 1514 05ae 0420     		movs	r0, #4
 1515              	.LVL276:
 512:Src/register_interface.c ****             break;
ARM GAS  /tmp/ccbp0CWv.s 			page 58


 1516              		.loc 1 512 20 view .LVU413
 1517 05b0 05E0     		b	.L69
 1518              	.LVL277:
 1519              	.L174:
 512:Src/register_interface.c ****             break;
 1520              		.loc 1 512 20 view .LVU414
 1521 05b2 D82C     		cmp	r4, #216
 1522 05b4 19D0     		beq	.L124
 1523 05b6 B4F58C7F 		cmp	r4, #280
 1524 05ba 18D1     		bne	.L125
 1525 05bc 0420     		movs	r0, #4
 1526              	.LVL278:
 1527              	.L69:
 516:Src/register_interface.c ****         break;
 1528              		.loc 1 516 9 is_stmt 1 view .LVU415
 516:Src/register_interface.c ****         break;
 1529              		.loc 1 516 15 is_stmt 0 view .LVU416
 1530 05be 0423     		movs	r3, #4
 1531 05c0 3380     		strh	r3, [r6]	@ movhi
 517:Src/register_interface.c ****       }
 1532              		.loc 1 517 9 is_stmt 1 view .LVU417
 1533 05c2 24E6     		b	.L19
 1534              	.LVL279:
 1535              	.L175:
 517:Src/register_interface.c ****       }
 1536              		.loc 1 517 9 is_stmt 0 view .LVU418
 1537 05c4 0420     		movs	r0, #4
 1538              	.LVL280:
 517:Src/register_interface.c ****       }
 1539              		.loc 1 517 9 view .LVU419
 1540 05c6 FAE7     		b	.L69
 1541              	.LVL281:
 1542              	.L67:
 497:Src/register_interface.c ****             break;
 1543              		.loc 1 497 13 is_stmt 1 view .LVU420
 497:Src/register_interface.c ****             break;
 1544              		.loc 1 497 40 is_stmt 0 view .LVU421
 1545 05c8 1BB2     		sxth	r3, r3
 1546              	.LVL282:
 497:Src/register_interface.c ****             break;
 1547              		.loc 1 497 13 view .LVU422
 1548 05ca 3D49     		ldr	r1, .L184+28
 1549              	.LVL283:
 497:Src/register_interface.c ****             break;
 1550              		.loc 1 497 13 view .LVU423
 1551 05cc 81FB0321 		smull	r2, r1, r1, r3
 1552 05d0 A1EBE371 		sub	r1, r1, r3, asr #31
 1553 05d4 0022     		movs	r2, #0
 1554 05d6 09B2     		sxth	r1, r1
 1555 05d8 3548     		ldr	r0, .L184+12
 1556              	.LVL284:
 497:Src/register_interface.c ****             break;
 1557              		.loc 1 497 13 view .LVU424
 1558 05da FFF7FEFF 		bl	MCI_ExecSpeedRamp
 1559              	.LVL285:
 498:Src/register_interface.c ****           }
 1560              		.loc 1 498 13 is_stmt 1 view .LVU425
ARM GAS  /tmp/ccbp0CWv.s 			page 59


 1561              	.LBE41:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1562              		.loc 1 159 11 is_stmt 0 view .LVU426
 1563 05de 0020     		movs	r0, #0
 1564              	.LBB42:
 498:Src/register_interface.c ****           }
 1565              		.loc 1 498 13 view .LVU427
 1566 05e0 EDE7     		b	.L69
 1567              	.LVL286:
 1568              	.L121:
 498:Src/register_interface.c ****           }
 1569              		.loc 1 498 13 view .LVU428
 1570 05e2 0420     		movs	r0, #4
 1571              	.LVL287:
 498:Src/register_interface.c ****           }
 1572              		.loc 1 498 13 view .LVU429
 1573 05e4 EBE7     		b	.L69
 1574              	.LVL288:
 1575              	.L123:
 498:Src/register_interface.c ****           }
 1576              		.loc 1 498 13 view .LVU430
 1577 05e6 0420     		movs	r0, #4
 1578              	.LVL289:
 498:Src/register_interface.c ****           }
 1579              		.loc 1 498 13 view .LVU431
 1580 05e8 E9E7     		b	.L69
 1581              	.LVL290:
 1582              	.L124:
 498:Src/register_interface.c ****           }
 1583              		.loc 1 498 13 view .LVU432
 1584 05ea 0420     		movs	r0, #4
 1585              	.LVL291:
 498:Src/register_interface.c ****           }
 1586              		.loc 1 498 13 view .LVU433
 1587 05ec E7E7     		b	.L69
 1588              	.LVL292:
 1589              	.L125:
 512:Src/register_interface.c ****             break;
 1590              		.loc 1 512 20 view .LVU434
 1591 05ee 0520     		movs	r0, #5
 1592              	.LVL293:
 512:Src/register_interface.c ****             break;
 1593              		.loc 1 512 20 view .LVU435
 1594 05f0 E5E7     		b	.L69
 1595              	.LVL294:
 1596              	.L12:
 512:Src/register_interface.c ****             break;
 1597              		.loc 1 512 20 view .LVU436
 1598              	.LBE42:
 1599              	.LBB43:
 522:Src/register_interface.c ****         char_t *dummy = (char_t *)data ;
 1600              		.loc 1 522 9 is_stmt 1 view .LVU437
 523:Src/register_interface.c ****         retVal = MCP_ERROR_RO_REG;
 1601              		.loc 1 523 9 view .LVU438
 524:Src/register_interface.c ****         /* Used to compute String length stored in RXBUFF even if Reg does not exist*/
 1602              		.loc 1 524 9 view .LVU439
 527:Src/register_interface.c ****         break;
ARM GAS  /tmp/ccbp0CWv.s 			page 60


 1603              		.loc 1 527 9 view .LVU440
 527:Src/register_interface.c ****         break;
 1604              		.loc 1 527 15 is_stmt 0 view .LVU441
 1605 05f2 3246     		mov	r2, r6
 1606 05f4 0846     		mov	r0, r1
 1607              	.LVL295:
 527:Src/register_interface.c ****         break;
 1608              		.loc 1 527 15 view .LVU442
 1609 05f6 FFF7FEFF 		bl	RI_MovString
 1610              	.LVL296:
 528:Src/register_interface.c ****       }
 1611              		.loc 1 528 9 is_stmt 1 view .LVU443
 524:Src/register_interface.c ****         /* Used to compute String length stored in RXBUFF even if Reg does not exist*/
 1612              		.loc 1 524 16 is_stmt 0 view .LVU444
 1613 05fa 0420     		movs	r0, #4
 528:Src/register_interface.c ****       }
 1614              		.loc 1 528 9 view .LVU445
 1615 05fc 07E6     		b	.L19
 1616              	.LVL297:
 1617              	.L10:
 528:Src/register_interface.c ****       }
 1618              		.loc 1 528 9 view .LVU446
 1619              	.LBE43:
 1620              	.LBB44:
 533:Src/register_interface.c ****         /* The size consumed by the structure is the structure size + 2 bytes used to store the siz
 1621              		.loc 1 533 9 is_stmt 1 view .LVU447
 533:Src/register_interface.c ****         /* The size consumed by the structure is the structure size + 2 bytes used to store the siz
 1622              		.loc 1 533 18 is_stmt 0 view .LVU448
 1623 05fe 0D46     		mov	r5, r1
 1624              	.LVL298:
 533:Src/register_interface.c ****         /* The size consumed by the structure is the structure size + 2 bytes used to store the siz
 1625              		.loc 1 533 18 view .LVU449
 1626 0600 35F8020B 		ldrh	r0, [r5], #2
 1627              	.LVL299:
 535:Src/register_interface.c ****         uint8_t *rawData = data; /* rawData points to the first data (after size extraction) */
 1628              		.loc 1 535 9 is_stmt 1 view .LVU450
 535:Src/register_interface.c ****         uint8_t *rawData = data; /* rawData points to the first data (after size extraction) */
 1629              		.loc 1 535 25 is_stmt 0 view .LVU451
 1630 0604 821C     		adds	r2, r0, #2
 1631 0606 92B2     		uxth	r2, r2
 535:Src/register_interface.c ****         uint8_t *rawData = data; /* rawData points to the first data (after size extraction) */
 1632              		.loc 1 535 15 view .LVU452
 1633 0608 3280     		strh	r2, [r6]	@ movhi
 536:Src/register_interface.c ****         rawData++;
 1634              		.loc 1 536 9 is_stmt 1 view .LVU453
 1635              	.LVL300:
 537:Src/register_interface.c ****         rawData++;
 1636              		.loc 1 537 9 view .LVU454
 538:Src/register_interface.c **** 
 1637              		.loc 1 538 9 view .LVU455
 540:Src/register_interface.c ****         { /* The decoded size of the raw structure can not match with transmitted buffer, error in 
 1638              		.loc 1 540 9 view .LVU456
 540:Src/register_interface.c ****         { /* The decoded size of the raw structure can not match with transmitted buffer, error in 
 1639              		.loc 1 540 12 is_stmt 0 view .LVU457
 1640 060a 9A42     		cmp	r2, r3
 1641 060c 12DC     		bgt	.L177
 547:Src/register_interface.c ****           {
ARM GAS  /tmp/ccbp0CWv.s 			page 61


 1642              		.loc 1 547 11 is_stmt 1 view .LVU458
 1643 060e B4F50A7F 		cmp	r4, #552
 1644 0612 3DD0     		beq	.L72
 1645 0614 21D8     		bhi	.L73
 1646 0616 B4F5D47F 		cmp	r4, #424
 1647 061a 2BD0     		beq	.L74
 1648 061c 0ED9     		bls	.L178
 1649 061e B4F5F47F 		cmp	r4, #488
 1650 0622 18D1     		bne	.L179
 1651              	.LBB45:
 570:Src/register_interface.c ****               uint16_t duration;
 1652              		.loc 1 570 15 view .LVU459
 571:Src/register_interface.c **** 
 1653              		.loc 1 571 15 view .LVU460
 573:Src/register_interface.c ****               duration = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
 1654              		.loc 1 573 15 view .LVU461
 1655              	.LVL301:
 574:Src/register_interface.c ****               MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 1656              		.loc 1 574 15 view .LVU462
 575:Src/register_interface.c ****               break;
 1657              		.loc 1 575 15 view .LVU463
 1658 0624 CA88     		ldrh	r2, [r1, #6]
 1659 0626 B1F90210 		ldrsh	r1, [r1, #2]
 1660              	.LVL302:
 575:Src/register_interface.c ****               break;
 1661              		.loc 1 575 15 is_stmt 0 view .LVU464
 1662 062a 2148     		ldr	r0, .L184+12
 1663              	.LVL303:
 575:Src/register_interface.c ****               break;
 1664              		.loc 1 575 15 view .LVU465
 1665 062c FFF7FEFF 		bl	MCI_ExecTorqueRamp
 1666              	.LVL304:
 576:Src/register_interface.c ****             }
 1667              		.loc 1 576 15 is_stmt 1 view .LVU466
 1668              	.LBE45:
 1669              	.LBE44:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1670              		.loc 1 159 11 is_stmt 0 view .LVU467
 1671 0630 0020     		movs	r0, #0
 1672              	.LBB52:
 1673              	.LBB46:
 576:Src/register_interface.c ****             }
 1674              		.loc 1 576 15 view .LVU468
 1675 0632 ECE5     		b	.L19
 1676              	.LVL305:
 1677              	.L177:
 576:Src/register_interface.c ****             }
 1678              		.loc 1 576 15 view .LVU469
 1679              	.LBE46:
 542:Src/register_interface.c ****           retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
 1680              		.loc 1 542 11 is_stmt 1 view .LVU470
 542:Src/register_interface.c ****           retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
 1681              		.loc 1 542 17 is_stmt 0 view .LVU471
 1682 0634 0023     		movs	r3, #0
 1683              	.LVL306:
 542:Src/register_interface.c ****           retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
 1684              		.loc 1 542 17 view .LVU472
ARM GAS  /tmp/ccbp0CWv.s 			page 62


 1685 0636 3380     		strh	r3, [r6]	@ movhi
 543:Src/register_interface.c ****         }
 1686              		.loc 1 543 11 is_stmt 1 view .LVU473
 1687              	.LVL307:
 543:Src/register_interface.c ****         }
 1688              		.loc 1 543 18 is_stmt 0 view .LVU474
 1689 0638 0A20     		movs	r0, #10
 1690              	.LVL308:
 543:Src/register_interface.c ****         }
 1691              		.loc 1 543 18 view .LVU475
 1692 063a E8E5     		b	.L19
 1693              	.LVL309:
 1694              	.L178:
 543:Src/register_interface.c ****         }
 1695              		.loc 1 543 18 view .LVU476
 1696 063c A82C     		cmp	r4, #168
 1697 063e 75D0     		beq	.L127
 1698 0640 03D9     		bls	.L180
 1699 0642 E82C     		cmp	r4, #232
 1700 0644 78D1     		bne	.L130
 1701 0646 0420     		movs	r0, #4
 1702              	.LVL310:
 543:Src/register_interface.c ****         }
 1703              		.loc 1 543 18 view .LVU477
 1704 0648 E1E5     		b	.L19
 1705              	.LVL311:
 1706              	.L180:
 543:Src/register_interface.c ****         }
 1707              		.loc 1 543 18 view .LVU478
 1708 064a 282C     		cmp	r4, #40
 1709 064c 70D0     		beq	.L128
 1710 064e 682C     		cmp	r4, #104
 1711 0650 70D1     		bne	.L129
 1712 0652 0420     		movs	r0, #4
 1713              	.LVL312:
 543:Src/register_interface.c ****         }
 1714              		.loc 1 543 18 view .LVU479
 1715 0654 DBE5     		b	.L19
 1716              	.LVL313:
 1717              	.L179:
 621:Src/register_interface.c ****               break;
 1718              		.loc 1 621 22 view .LVU480
 1719 0656 0520     		movs	r0, #5
 1720              	.LVL314:
 621:Src/register_interface.c ****               break;
 1721              		.loc 1 621 22 view .LVU481
 1722 0658 D9E5     		b	.L19
 1723              	.LVL315:
 1724              	.L73:
 621:Src/register_interface.c ****               break;
 1725              		.loc 1 621 22 view .LVU482
 1726 065a B4F55A7F 		cmp	r4, #872
 1727 065e 54D0     		beq	.L78
 1728 0660 B4F5A56F 		cmp	r4, #1320
 1729 0664 04D1     		bne	.L181
 606:Src/register_interface.c ****               break;
 1730              		.loc 1 606 15 is_stmt 1 view .LVU483
ARM GAS  /tmp/ccbp0CWv.s 			page 63


 606:Src/register_interface.c ****               break;
 1731              		.loc 1 606 25 is_stmt 0 view .LVU484
 1732 0666 2946     		mov	r1, r5
 1733              	.LVL316:
 606:Src/register_interface.c ****               break;
 1734              		.loc 1 606 25 view .LVU485
 1735 0668 1648     		ldr	r0, .L184+32
 1736              	.LVL317:
 606:Src/register_interface.c ****               break;
 1737              		.loc 1 606 25 view .LVU486
 1738 066a FFF7FEFF 		bl	MCPA_cfgLog
 1739              	.LVL318:
 607:Src/register_interface.c ****             }
 1740              		.loc 1 607 15 is_stmt 1 view .LVU487
 1741 066e CEE5     		b	.L19
 1742              	.LVL319:
 1743              	.L181:
 621:Src/register_interface.c ****               break;
 1744              		.loc 1 621 22 is_stmt 0 view .LVU488
 1745 0670 0520     		movs	r0, #5
 1746              	.LVL320:
 621:Src/register_interface.c ****               break;
 1747              		.loc 1 621 22 view .LVU489
 1748 0672 CCE5     		b	.L19
 1749              	.LVL321:
 1750              	.L74:
 1751              	.LBB47:
 560:Src/register_interface.c ****               uint16_t duration;
 1752              		.loc 1 560 15 is_stmt 1 view .LVU490
 561:Src/register_interface.c **** 
 1753              		.loc 1 561 15 view .LVU491
 563:Src/register_interface.c ****               duration = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
 1754              		.loc 1 563 15 view .LVU492
 563:Src/register_interface.c ****               duration = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
 1755              		.loc 1 563 19 is_stmt 0 view .LVU493
 1756 0674 D1F80220 		ldr	r2, [r1, #2]
 1757              	.LVL322:
 564:Src/register_interface.c ****               MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 1758              		.loc 1 564 15 is_stmt 1 view .LVU494
 565:Src/register_interface.c ****               break;
 1759              		.loc 1 565 15 view .LVU495
 565:Src/register_interface.c ****               break;
 1760              		.loc 1 565 69 is_stmt 0 view .LVU496
 1761 0678 114B     		ldr	r3, .L184+28
 1762              	.LVL323:
 565:Src/register_interface.c ****               break;
 1763              		.loc 1 565 69 view .LVU497
 1764 067a 83FB0203 		smull	r0, r3, r3, r2
 1765              	.LVL324:
 565:Src/register_interface.c ****               break;
 1766              		.loc 1 565 69 view .LVU498
 1767 067e A3EBE273 		sub	r3, r3, r2, asr #31
 565:Src/register_interface.c ****               break;
 1768              		.loc 1 565 15 view .LVU499
 1769 0682 CA88     		ldrh	r2, [r1, #6]
 1770              	.LVL325:
 565:Src/register_interface.c ****               break;
ARM GAS  /tmp/ccbp0CWv.s 			page 64


 1771              		.loc 1 565 15 view .LVU500
 1772 0684 19B2     		sxth	r1, r3
 1773              	.LVL326:
 565:Src/register_interface.c ****               break;
 1774              		.loc 1 565 15 view .LVU501
 1775 0686 0A48     		ldr	r0, .L184+12
 1776 0688 FFF7FEFF 		bl	MCI_ExecSpeedRamp
 1777              	.LVL327:
 566:Src/register_interface.c ****             }
 1778              		.loc 1 566 15 is_stmt 1 view .LVU502
 1779              	.LBE47:
 1780              	.LBE52:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1781              		.loc 1 159 11 is_stmt 0 view .LVU503
 1782 068c 0020     		movs	r0, #0
 1783              	.LBB53:
 1784              	.LBB48:
 566:Src/register_interface.c ****             }
 1785              		.loc 1 566 15 view .LVU504
 1786 068e BEE5     		b	.L19
 1787              	.LVL328:
 1788              	.L72:
 566:Src/register_interface.c ****             }
 1789              		.loc 1 566 15 view .LVU505
 1790              	.LBE48:
 1791              	.LBB49:
 581:Src/register_interface.c ****               RevUpCtrl_PhaseParams_t revUpPhase;
 1792              		.loc 1 581 15 is_stmt 1 view .LVU506
 582:Src/register_interface.c ****               uint8_t i;
 1793              		.loc 1 582 15 view .LVU507
 583:Src/register_interface.c ****               uint8_t nbrOfPhase = (((uint8_t)rawSize) / 8U);
 1794              		.loc 1 583 15 view .LVU508
 584:Src/register_interface.c **** 
 1795              		.loc 1 584 15 view .LVU509
 584:Src/register_interface.c **** 
 1796              		.loc 1 584 38 is_stmt 0 view .LVU510
 1797 0690 C3B2     		uxtb	r3, r0
 1798              	.LVL329:
 584:Src/register_interface.c **** 
 1799              		.loc 1 584 23 view .LVU511
 1800 0692 C0F3C406 		ubfx	r6, r0, #3, #5
 1801              	.LVL330:
 586:Src/register_interface.c ****               {
 1802              		.loc 1 586 15 is_stmt 1 view .LVU512
 586:Src/register_interface.c ****               {
 1803              		.loc 1 586 18 is_stmt 0 view .LVU513
 1804 0696 10F0070F 		tst	r0, #7
 1805 069a 32D1     		bne	.L131
 586:Src/register_interface.c ****               {
 1806              		.loc 1 586 46 discriminator 1 view .LVU514
 1807 069c 2F2B     		cmp	r3, #47
 1808 069e 32D8     		bhi	.L132
 592:Src/register_interface.c ****                 {
 1809              		.loc 1 592 24 view .LVU515
 1810 06a0 0024     		movs	r4, #0
 1811              	.LVL331:
 592:Src/register_interface.c ****                 {
ARM GAS  /tmp/ccbp0CWv.s 			page 65


 1812              		.loc 1 592 24 view .LVU516
 1813 06a2 2AE0     		b	.L81
 1814              	.L185:
 1815              		.align	2
 1816              	.L184:
 1817 06a4 00000000 		.word	pPIDIq
 1818 06a8 00000000 		.word	pPIDId
 1819 06ac 00000000 		.word	PIDSpeedHandle_M1
 1820 06b0 00000000 		.word	Mci
 1821 06b4 00000000 		.word	STO_PLL_M1
 1822 06b8 34000000 		.word	STO_PLL_M1+52
 1823 06bc 00000000 		.word	STO_CR_M1
 1824 06c0 ABAAAA2A 		.word	715827883
 1825 06c4 00000000 		.word	MCPA_UART_A
 1826              	.LVL332:
 1827              	.L82:
 594:Src/register_interface.c ****                 revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_
 1828              		.loc 1 594 17 is_stmt 1 discriminator 3 view .LVU517
 594:Src/register_interface.c ****                 revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_
 1829              		.loc 1 594 47 is_stmt 0 discriminator 3 view .LVU518
 1830 06c8 E200     		lsls	r2, r4, #3
 1831              	.LVL333:
 595:Src/register_interface.c ****                 revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC20
 1832              		.loc 1 595 17 is_stmt 1 discriminator 3 view .LVU519
 595:Src/register_interface.c ****                 revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC20
 1833              		.loc 1 595 51 is_stmt 0 discriminator 3 view .LVU520
 1834 06ca 35F93410 		ldrsh	r1, [r5, r4, lsl #3]
 595:Src/register_interface.c ****                 revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC20
 1835              		.loc 1 595 90 discriminator 3 view .LVU521
 1836 06ce 1B4B     		ldr	r3, .L186
 1837 06d0 83FB0103 		smull	r0, r3, r3, r1
 1838 06d4 A3EBE173 		sub	r3, r3, r1, asr #31
 595:Src/register_interface.c ****                 revUpPhase.hFinalTorque = *((int16_t *) &rawData[4U + (i * 8U)]); //cstat !MISRAC20
 1839              		.loc 1 595 47 discriminator 3 view .LVU522
 1840 06d8 ADF80630 		strh	r3, [sp, #6]	@ movhi
 1841              	.LVL334:
 596:Src/register_interface.c ****                 revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC20
 1842              		.loc 1 596 17 is_stmt 1 discriminator 3 view .LVU523
 596:Src/register_interface.c ****                 revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC20
 1843              		.loc 1 596 69 is_stmt 0 discriminator 3 view .LVU524
 1844 06dc 131D     		adds	r3, r2, #4
 596:Src/register_interface.c ****                 revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC20
 1845              		.loc 1 596 43 discriminator 3 view .LVU525
 1846 06de EB5E     		ldrsh	r3, [r5, r3]
 596:Src/register_interface.c ****                 revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC20
 1847              		.loc 1 596 41 discriminator 3 view .LVU526
 1848 06e0 ADF80830 		strh	r3, [sp, #8]	@ movhi
 597:Src/register_interface.c ****                 (void)RUC_SetPhase( RevUpControl[motorID], i, &revUpPhase);
 1849              		.loc 1 597 17 is_stmt 1 discriminator 3 view .LVU527
 597:Src/register_interface.c ****                 (void)RUC_SetPhase( RevUpControl[motorID], i, &revUpPhase);
 1850              		.loc 1 597 70 is_stmt 0 discriminator 3 view .LVU528
 1851 06e4 0632     		adds	r2, r2, #6
 597:Src/register_interface.c ****                 (void)RUC_SetPhase( RevUpControl[motorID], i, &revUpPhase);
 1852              		.loc 1 597 43 discriminator 3 view .LVU529
 1853 06e6 AB5A     		ldrh	r3, [r5, r2]
 597:Src/register_interface.c ****                 (void)RUC_SetPhase( RevUpControl[motorID], i, &revUpPhase);
 1854              		.loc 1 597 41 discriminator 3 view .LVU530
ARM GAS  /tmp/ccbp0CWv.s 			page 66


 1855 06e8 ADF80430 		strh	r3, [sp, #4]	@ movhi
 598:Src/register_interface.c ****                 }
 1856              		.loc 1 598 17 is_stmt 1 discriminator 3 view .LVU531
 598:Src/register_interface.c ****                 }
 1857              		.loc 1 598 23 is_stmt 0 discriminator 3 view .LVU532
 1858 06ec 01AA     		add	r2, sp, #4
 1859 06ee 2146     		mov	r1, r4
 1860 06f0 1348     		ldr	r0, .L186+4
 1861 06f2 FFF7FEFF 		bl	RUC_SetPhase
 1862              	.LVL335:
 592:Src/register_interface.c ****                 {
 1863              		.loc 1 592 44 is_stmt 1 discriminator 3 view .LVU533
 592:Src/register_interface.c ****                 {
 1864              		.loc 1 592 45 is_stmt 0 discriminator 3 view .LVU534
 1865 06f6 0134     		adds	r4, r4, #1
 1866              	.LVL336:
 592:Src/register_interface.c ****                 {
 1867              		.loc 1 592 45 discriminator 3 view .LVU535
 1868 06f8 E4B2     		uxtb	r4, r4
 1869              	.LVL337:
 1870              	.L81:
 592:Src/register_interface.c ****                 {
 1871              		.loc 1 592 29 is_stmt 1 discriminator 1 view .LVU536
 592:Src/register_interface.c ****                 {
 1872              		.loc 1 592 17 is_stmt 0 discriminator 1 view .LVU537
 1873 06fa B442     		cmp	r4, r6
 1874 06fc E4D3     		bcc	.L82
 1875              	.LBE49:
 1876              	.LBE53:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1877              		.loc 1 159 11 view .LVU538
 1878 06fe 0020     		movs	r0, #0
 1879              	.LBB54:
 1880              	.LBB50:
 1881 0700 85E5     		b	.L19
 1882              	.LVL338:
 1883              	.L131:
 588:Src/register_interface.c ****               }
 1884              		.loc 1 588 24 view .LVU539
 1885 0702 0A20     		movs	r0, #10
 1886              	.LVL339:
 588:Src/register_interface.c ****               }
 1887              		.loc 1 588 24 view .LVU540
 1888 0704 83E5     		b	.L19
 1889              	.LVL340:
 1890              	.L132:
 588:Src/register_interface.c ****               }
 1891              		.loc 1 588 24 view .LVU541
 1892 0706 0A20     		movs	r0, #10
 1893              	.LVL341:
 601:Src/register_interface.c ****             }
 1894              		.loc 1 601 15 is_stmt 1 view .LVU542
 1895 0708 81E5     		b	.L19
 1896              	.LVL342:
 1897              	.L78:
 601:Src/register_interface.c ****             }
 1898              		.loc 1 601 15 is_stmt 0 view .LVU543
ARM GAS  /tmp/ccbp0CWv.s 			page 67


 1899              	.LBE50:
 1900              	.LBB51:
 612:Src/register_interface.c ****               currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 1901              		.loc 1 612 15 is_stmt 1 view .LVU544
 613:Src/register_interface.c ****               currComp.d = *((int16_t *) &rawData[2]); //cstat !MISRAC2012-Rule-11.3
 1902              		.loc 1 613 15 view .LVU545
 613:Src/register_interface.c ****               currComp.d = *((int16_t *) &rawData[2]); //cstat !MISRAC2012-Rule-11.3
 1903              		.loc 1 613 28 is_stmt 0 view .LVU546
 1904 070a B1F90230 		ldrsh	r3, [r1, #2]
 1905              	.LVL343:
 613:Src/register_interface.c ****               currComp.d = *((int16_t *) &rawData[2]); //cstat !MISRAC2012-Rule-11.3
 1906              		.loc 1 613 26 view .LVU547
 1907 070e ADF80430 		strh	r3, [sp, #4]	@ movhi
 614:Src/register_interface.c ****               MCI_SetCurrentReferences(pMCIN, currComp);
 1908              		.loc 1 614 15 is_stmt 1 view .LVU548
 614:Src/register_interface.c ****               MCI_SetCurrentReferences(pMCIN, currComp);
 1909              		.loc 1 614 26 is_stmt 0 view .LVU549
 1910 0712 8B88     		ldrh	r3, [r1, #4]
 1911 0714 ADF80630 		strh	r3, [sp, #6]	@ movhi
 615:Src/register_interface.c ****               break;
 1912              		.loc 1 615 15 is_stmt 1 view .LVU550
 1913 0718 0199     		ldr	r1, [sp, #4]
 1914              	.LVL344:
 615:Src/register_interface.c ****               break;
 1915              		.loc 1 615 15 is_stmt 0 view .LVU551
 1916 071a 0A48     		ldr	r0, .L186+8
 1917              	.LVL345:
 615:Src/register_interface.c ****               break;
 1918              		.loc 1 615 15 view .LVU552
 1919 071c FFF7FEFF 		bl	MCI_SetCurrentReferences
 1920              	.LVL346:
 616:Src/register_interface.c ****             }
 1921              		.loc 1 616 15 is_stmt 1 view .LVU553
 1922              	.LBE51:
 1923              	.LBE54:
 159:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 1924              		.loc 1 159 11 is_stmt 0 view .LVU554
 1925 0720 0020     		movs	r0, #0
 1926 0722 74E5     		b	.L19
 1927              	.LVL347:
 1928              	.L9:
 631:Src/register_interface.c ****         *size =0; /* From this point we are not able anymore to decode the RX buffer*/
 1929              		.loc 1 631 9 is_stmt 1 view .LVU555
 632:Src/register_interface.c ****         break;
 1930              		.loc 1 632 9 view .LVU556
 632:Src/register_interface.c ****         break;
 1931              		.loc 1 632 15 is_stmt 0 view .LVU557
 1932 0724 0023     		movs	r3, #0
 1933              	.LVL348:
 632:Src/register_interface.c ****         break;
 1934              		.loc 1 632 15 view .LVU558
 1935 0726 3380     		strh	r3, [r6]	@ movhi
 633:Src/register_interface.c ****       }
 1936              		.loc 1 633 9 is_stmt 1 view .LVU559
 631:Src/register_interface.c ****         *size =0; /* From this point we are not able anymore to decode the RX buffer*/
 1937              		.loc 1 631 16 is_stmt 0 view .LVU560
 1938 0728 0720     		movs	r0, #7
ARM GAS  /tmp/ccbp0CWv.s 			page 68


 1939              	.LVL349:
 633:Src/register_interface.c ****       }
 1940              		.loc 1 633 9 view .LVU561
 1941 072a 70E5     		b	.L19
 1942              	.LVL350:
 1943              	.L127:
 1944              	.LBB55:
 633:Src/register_interface.c ****       }
 1945              		.loc 1 633 9 view .LVU562
 1946 072c 0420     		movs	r0, #4
 1947              	.LVL351:
 633:Src/register_interface.c ****       }
 1948              		.loc 1 633 9 view .LVU563
 1949 072e 6EE5     		b	.L19
 1950              	.LVL352:
 1951              	.L128:
 633:Src/register_interface.c ****       }
 1952              		.loc 1 633 9 view .LVU564
 1953 0730 0420     		movs	r0, #4
 1954              	.LVL353:
 633:Src/register_interface.c ****       }
 1955              		.loc 1 633 9 view .LVU565
 1956 0732 6CE5     		b	.L19
 1957              	.LVL354:
 1958              	.L129:
 621:Src/register_interface.c ****               break;
 1959              		.loc 1 621 22 view .LVU566
 1960 0734 0520     		movs	r0, #5
 1961              	.LVL355:
 621:Src/register_interface.c ****               break;
 1962              		.loc 1 621 22 view .LVU567
 1963 0736 6AE5     		b	.L19
 1964              	.LVL356:
 1965              	.L130:
 621:Src/register_interface.c ****               break;
 1966              		.loc 1 621 22 view .LVU568
 1967 0738 0520     		movs	r0, #5
 1968              	.LVL357:
 621:Src/register_interface.c ****               break;
 1969              		.loc 1 621 22 view .LVU569
 1970 073a 68E5     		b	.L19
 1971              	.L187:
 1972              		.align	2
 1973              	.L186:
 1974 073c ABAAAA2A 		.word	715827883
 1975 0740 00000000 		.word	RevUpControlM1
 1976 0744 00000000 		.word	Mci
 1977              	.LBE55:
 1978              		.cfi_endproc
 1979              	.LFE1439:
 1981              		.section	.text.RI_GetReg,"ax",%progbits
 1982              		.align	1
 1983              		.syntax unified
 1984              		.thumb
 1985              		.thumb_func
 1986              		.fpu fpv4-sp-d16
 1988              	RI_GetReg:
ARM GAS  /tmp/ccbp0CWv.s 			page 69


 1989              	.LVL358:
 1990              	.LFB1440:
 643:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 1991              		.loc 1 643 1 is_stmt 1 view -0
 1992              		.cfi_startproc
 1993              		@ args = 0, pretend = 0, frame = 112
 1994              		@ frame_needed = 0, uses_anonymous_args = 0
 643:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 1995              		.loc 1 643 1 is_stmt 0 view .LVU571
 1996 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1997              		.cfi_def_cfa_offset 20
 1998              		.cfi_offset 4, -20
 1999              		.cfi_offset 5, -16
 2000              		.cfi_offset 6, -12
 2001              		.cfi_offset 7, -8
 2002              		.cfi_offset 14, -4
 2003 0002 9DB0     		sub	sp, sp, #116
 2004              		.cfi_def_cfa_offset 136
 2005 0004 0E46     		mov	r6, r1
 2006 0006 1746     		mov	r7, r2
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2007              		.loc 1 644 3 is_stmt 1 view .LVU572
 2008              	.LVL359:
 653:Src/register_interface.c ****     uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 2009              		.loc 1 653 5 view .LVU573
 653:Src/register_interface.c ****     uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 2010              		.loc 1 653 14 is_stmt 0 view .LVU574
 2011 0008 20F00704 		bic	r4, r0, #7
 2012 000c A4B2     		uxth	r4, r4
 2013              	.LVL360:
 654:Src/register_interface.c ****     BusVoltageSensor_Handle_t* BusVoltageSensor[NBR_OF_MOTORS]={ &BusVoltageSensor_M1._Super};
 2014              		.loc 1 654 5 is_stmt 1 view .LVU575
 654:Src/register_interface.c ****     BusVoltageSensor_Handle_t* BusVoltageSensor[NBR_OF_MOTORS]={ &BusVoltageSensor_M1._Super};
 2015              		.loc 1 654 13 is_stmt 0 view .LVU576
 2016 000e 00F03800 		and	r0, r0, #56
 2017              	.LVL361:
 655:Src/register_interface.c ****     uint8_t motorID = 0U;
 2018              		.loc 1 655 5 is_stmt 1 view .LVU577
 656:Src/register_interface.c **** 
 2019              		.loc 1 656 5 view .LVU578
 658:Src/register_interface.c ****     switch (typeID)
 2020              		.loc 1 658 5 view .LVU579
 659:Src/register_interface.c ****     {
 2021              		.loc 1 659 5 view .LVU580
 2022 0012 A0F10805 		sub	r5, r0, #8
 2023 0016 202D     		cmp	r5, #32
 2024 0018 00F21E84 		bhi	.L299
 2025 001c DFE815F0 		tbh	[pc, r5, lsl #1]
 2026              	.LVL362:
 2027              	.L191:
 2028 0020 2100     		.2byte	(.L195-.L191)/2
 2029 0022 1C04     		.2byte	(.L299-.L191)/2
 2030 0024 1C04     		.2byte	(.L299-.L191)/2
 2031 0026 1C04     		.2byte	(.L299-.L191)/2
 2032 0028 1C04     		.2byte	(.L299-.L191)/2
 2033 002a 1C04     		.2byte	(.L299-.L191)/2
 2034 002c 1C04     		.2byte	(.L299-.L191)/2
ARM GAS  /tmp/ccbp0CWv.s 			page 70


 2035 002e 1C04     		.2byte	(.L299-.L191)/2
 2036 0030 4000     		.2byte	(.L194-.L191)/2
 2037 0032 1C04     		.2byte	(.L299-.L191)/2
 2038 0034 1C04     		.2byte	(.L299-.L191)/2
 2039 0036 1C04     		.2byte	(.L299-.L191)/2
 2040 0038 1C04     		.2byte	(.L299-.L191)/2
 2041 003a 1C04     		.2byte	(.L299-.L191)/2
 2042 003c 1C04     		.2byte	(.L299-.L191)/2
 2043 003e 1C04     		.2byte	(.L299-.L191)/2
 2044 0040 BF02     		.2byte	(.L193-.L191)/2
 2045 0042 1C04     		.2byte	(.L299-.L191)/2
 2046 0044 1C04     		.2byte	(.L299-.L191)/2
 2047 0046 1C04     		.2byte	(.L299-.L191)/2
 2048 0048 1C04     		.2byte	(.L299-.L191)/2
 2049 004a 1C04     		.2byte	(.L299-.L191)/2
 2050 004c 1C04     		.2byte	(.L299-.L191)/2
 2051 004e 1C04     		.2byte	(.L299-.L191)/2
 2052 0050 1C03     		.2byte	(.L192-.L191)/2
 2053 0052 1C04     		.2byte	(.L299-.L191)/2
 2054 0054 1C04     		.2byte	(.L299-.L191)/2
 2055 0056 1C04     		.2byte	(.L299-.L191)/2
 2056 0058 1C04     		.2byte	(.L299-.L191)/2
 2057 005a 1C04     		.2byte	(.L299-.L191)/2
 2058 005c 1C04     		.2byte	(.L299-.L191)/2
 2059 005e 1C04     		.2byte	(.L299-.L191)/2
 2060 0060 5703     		.2byte	(.L190-.L191)/2
 2061              		.p2align 1
 2062              	.L195:
 663:Src/register_interface.c ****         {
 2063              		.loc 1 663 9 view .LVU581
 663:Src/register_interface.c ****         {
 2064              		.loc 1 663 12 is_stmt 0 view .LVU582
 2065 0062 002B     		cmp	r3, #0
 2066 0064 00F0F983 		beq	.L189
 665:Src/register_interface.c ****           {
 2067              		.loc 1 665 11 is_stmt 1 view .LVU583
 2068 0068 882C     		cmp	r4, #136
 2069 006a 0DD0     		beq	.L196
 2070 006c C82C     		cmp	r4, #200
 2071 006e 11D0     		beq	.L197
 2072 0070 482C     		cmp	r4, #72
 2073 0072 03D0     		beq	.L311
 2074 0074 0520     		movs	r0, #5
 2075              	.LVL363:
 2076              	.L198:
 691:Src/register_interface.c ****         }
 2077              		.loc 1 691 11 view .LVU584
 691:Src/register_interface.c ****         }
 2078              		.loc 1 691 17 is_stmt 0 view .LVU585
 2079 0076 0123     		movs	r3, #1
 2080 0078 3B80     		strh	r3, [r7]	@ movhi
 2081 007a EEE3     		b	.L189
 2082              	.LVL364:
 2083              	.L311:
 669:Src/register_interface.c ****               break;
 2084              		.loc 1 669 15 is_stmt 1 view .LVU586
 669:Src/register_interface.c ****               break;
ARM GAS  /tmp/ccbp0CWv.s 			page 71


 2085              		.loc 1 669 32 is_stmt 0 view .LVU587
 2086 007c C248     		ldr	r0, .L362
 2087              	.LVL365:
 669:Src/register_interface.c ****               break;
 2088              		.loc 1 669 32 view .LVU588
 2089 007e FFF7FEFF 		bl	MCI_GetSTMState
 2090              	.LVL366:
 669:Src/register_interface.c ****               break;
 2091              		.loc 1 669 21 view .LVU589
 2092 0082 3070     		strb	r0, [r6]
 670:Src/register_interface.c ****             }
 2093              		.loc 1 670 15 is_stmt 1 view .LVU590
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2094              		.loc 1 644 11 is_stmt 0 view .LVU591
 2095 0084 0020     		movs	r0, #0
 670:Src/register_interface.c ****             }
 2096              		.loc 1 670 15 view .LVU592
 2097 0086 F6E7     		b	.L198
 2098              	.LVL367:
 2099              	.L196:
 675:Src/register_interface.c ****               break;
 2100              		.loc 1 675 15 is_stmt 1 view .LVU593
 675:Src/register_interface.c ****               break;
 2101              		.loc 1 675 32 is_stmt 0 view .LVU594
 2102 0088 BF48     		ldr	r0, .L362
 2103              	.LVL368:
 675:Src/register_interface.c ****               break;
 2104              		.loc 1 675 32 view .LVU595
 2105 008a FFF7FEFF 		bl	MCI_GetControlMode
 2106              	.LVL369:
 675:Src/register_interface.c ****               break;
 2107              		.loc 1 675 21 view .LVU596
 2108 008e 3070     		strb	r0, [r6]
 676:Src/register_interface.c ****             }
 2109              		.loc 1 676 15 is_stmt 1 view .LVU597
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2110              		.loc 1 644 11 is_stmt 0 view .LVU598
 2111 0090 0020     		movs	r0, #0
 676:Src/register_interface.c ****             }
 2112              		.loc 1 676 15 view .LVU599
 2113 0092 F0E7     		b	.L198
 2114              	.LVL370:
 2115              	.L197:
 681:Src/register_interface.c ****               break;
 2116              		.loc 1 681 15 is_stmt 1 discriminator 1 view .LVU600
 681:Src/register_interface.c ****               break;
 2117              		.loc 1 681 69 is_stmt 0 discriminator 1 view .LVU601
 2118 0094 BD48     		ldr	r0, .L362+4
 2119              	.LVL371:
 681:Src/register_interface.c ****               break;
 2120              		.loc 1 681 69 discriminator 1 view .LVU602
 2121 0096 FFF7FEFF 		bl	RUC_GetNumberOfPhases
 2122              	.LVL372:
 681:Src/register_interface.c ****               break;
 2123              		.loc 1 681 21 discriminator 1 view .LVU603
 2124 009a 3070     		strb	r0, [r6]
 682:Src/register_interface.c ****             }
ARM GAS  /tmp/ccbp0CWv.s 			page 72


 2125              		.loc 1 682 15 is_stmt 1 discriminator 1 view .LVU604
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2126              		.loc 1 644 11 is_stmt 0 discriminator 1 view .LVU605
 2127 009c 0020     		movs	r0, #0
 682:Src/register_interface.c ****             }
 2128              		.loc 1 682 15 discriminator 1 view .LVU606
 2129 009e EAE7     		b	.L198
 2130              	.LVL373:
 2131              	.L194:
 2132              	.LBB56:
 702:Src/register_interface.c ****         int16_t *regdata16 = (int16_t *) data; //cstat !MISRAC2012-Rule-11.3
 2133              		.loc 1 702 9 is_stmt 1 view .LVU607
 703:Src/register_interface.c **** 
 2134              		.loc 1 703 9 view .LVU608
 705:Src/register_interface.c ****         {
 2135              		.loc 1 705 9 view .LVU609
 705:Src/register_interface.c ****         {
 2136              		.loc 1 705 23 is_stmt 0 view .LVU610
 2137 00a0 9BB2     		uxth	r3, r3
 705:Src/register_interface.c ****         {
 2138              		.loc 1 705 12 view .LVU611
 2139 00a2 012B     		cmp	r3, #1
 2140 00a4 40F2DB83 		bls	.L301
 707:Src/register_interface.c ****           {
 2141              		.loc 1 707 11 is_stmt 1 view .LVU612
 2142 00a8 B4F5216F 		cmp	r4, #2576
 2143 00ac 00F0F681 		beq	.L199
 2144 00b0 23D9     		bls	.L312
 2145 00b2 B4F5616F 		cmp	r4, #3600
 2146 00b6 00F03582 		beq	.L235
 2147 00ba 40F2E280 		bls	.L313
 2148 00be 41F25053 		movw	r3, #5456
 2149              	.LVL374:
 707:Src/register_interface.c ****           {
 2150              		.loc 1 707 11 is_stmt 0 view .LVU613
 2151 00c2 9C42     		cmp	r4, r3
 2152 00c4 00F04C82 		beq	.L253
 2153 00c8 40F23A81 		bls	.L314
 2154 00cc 41F25063 		movw	r3, #5712
 2155 00d0 9C42     		cmp	r4, r3
 2156 00d2 00F05382 		beq	.L260
 2157 00d6 40F27381 		bls	.L315
 2158 00da 41F6D003 		movw	r3, #6352
 2159 00de 9C42     		cmp	r4, r3
 2160 00e0 00F05382 		beq	.L265
 2161 00e4 41F61013 		movw	r3, #6416
 2162 00e8 9C42     		cmp	r4, r3
 2163 00ea 40F08681 		bne	.L316
1042:Src/register_interface.c ****               break;
 2164              		.loc 1 1042 15 is_stmt 1 view .LVU614
1042:Src/register_interface.c ****               break;
 2165              		.loc 1 1042 29 is_stmt 0 view .LVU615
 2166 00ee A848     		ldr	r0, .L362+8
 2167              	.LVL375:
1042:Src/register_interface.c ****               break;
 2168              		.loc 1 1042 29 view .LVU616
 2169 00f0 FFF7FEFF 		bl	PID_GetKPDivisorPOW2
ARM GAS  /tmp/ccbp0CWv.s 			page 73


 2170              	.LVL376:
1042:Src/register_interface.c ****               break;
 2171              		.loc 1 1042 27 view .LVU617
 2172 00f4 3080     		strh	r0, [r6]	@ movhi
1043:Src/register_interface.c ****             }
 2173              		.loc 1 1043 15 is_stmt 1 view .LVU618
 2174              	.LBE56:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2175              		.loc 1 644 11 is_stmt 0 view .LVU619
 2176 00f6 0020     		movs	r0, #0
 2177              	.LBB61:
1043:Src/register_interface.c ****             }
 2178              		.loc 1 1043 15 view .LVU620
 2179 00f8 5DE1     		b	.L210
 2180              	.LVL377:
 2181              	.L312:
1043:Src/register_interface.c ****             }
 2182              		.loc 1 1043 15 view .LVU621
 2183 00fa B4F58A6F 		cmp	r4, #1104
 2184 00fe 00F0F881 		beq	.L201
 2185 0102 18D9     		bls	.L317
 2186 0104 B4F5096F 		cmp	r4, #2192
 2187 0108 00F0AE81 		beq	.L220
 2188 010c 7AD9     		bls	.L318
 2189 010e B4F5156F 		cmp	r4, #2384
 2190 0112 00F0B681 		beq	.L229
 2191 0116 40F2A280 		bls	.L319
 2192 011a B4F5196F 		cmp	r4, #2448
 2193 011e 00F0B681 		beq	.L233
 2194 0122 B4F51D6F 		cmp	r4, #2512
 2195 0126 40F0AA80 		bne	.L320
 825:Src/register_interface.c ****               break;
 2196              		.loc 1 825 15 is_stmt 1 view .LVU622
 825:Src/register_interface.c ****               break;
 2197              		.loc 1 825 28 is_stmt 0 view .LVU623
 2198 012a 9748     		ldr	r0, .L362
 2199              	.LVL378:
 825:Src/register_interface.c ****               break;
 2200              		.loc 1 825 28 view .LVU624
 2201 012c FFF7FEFF 		bl	MCI_GetVqd
 2202              	.LVL379:
 825:Src/register_interface.c ****               break;
 2203              		.loc 1 825 26 view .LVU625
 2204 0130 3080     		strh	r0, [r6]	@ movhi
 826:Src/register_interface.c ****             }
 2205              		.loc 1 826 15 is_stmt 1 view .LVU626
 2206              	.LBE61:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2207              		.loc 1 644 11 is_stmt 0 view .LVU627
 2208 0132 0020     		movs	r0, #0
 2209              	.LBB62:
 826:Src/register_interface.c ****             }
 2210              		.loc 1 826 15 view .LVU628
 2211 0134 3FE1     		b	.L210
 2212              	.LVL380:
 2213              	.L317:
 826:Src/register_interface.c ****             }
ARM GAS  /tmp/ccbp0CWv.s 			page 74


 2214              		.loc 1 826 15 view .LVU629
 2215 0136 B4F5247F 		cmp	r4, #656
 2216 013a 00F07481 		beq	.L203
 2217 013e 16D9     		bls	.L321
 2218 0140 B4F5647F 		cmp	r4, #912
 2219 0144 00F0CA81 		beq	.L213
 2220 0148 3CD9     		bls	.L322
 2221 014a B4F5747F 		cmp	r4, #976
 2222 014e 00F0F081 		beq	.L218
 2223 0152 B4F5826F 		cmp	r4, #1040
 2224 0156 53D1     		bne	.L323
 2225              	.LBB57:
 970:Src/register_interface.c ****               int16_t hC2;
 2226              		.loc 1 970 15 is_stmt 1 view .LVU630
 971:Src/register_interface.c ****               STO_CR_GetObserverGains(stoCRSensor[motorID], &hC1, &hC2);
 2227              		.loc 1 971 15 view .LVU631
 972:Src/register_interface.c ****               *regdata16 = hC2;
 2228              		.loc 1 972 15 view .LVU632
 2229 0158 03AA     		add	r2, sp, #12
 2230 015a 0DF10A01 		add	r1, sp, #10
 2231              	.LVL381:
 972:Src/register_interface.c ****               *regdata16 = hC2;
 2232              		.loc 1 972 15 is_stmt 0 view .LVU633
 2233 015e 8D48     		ldr	r0, .L362+12
 2234              	.LVL382:
 972:Src/register_interface.c ****               *regdata16 = hC2;
 2235              		.loc 1 972 15 view .LVU634
 2236 0160 FFF7FEFF 		bl	STO_CR_GetObserverGains
 2237              	.LVL383:
 973:Src/register_interface.c ****               break;
 2238              		.loc 1 973 15 is_stmt 1 view .LVU635
 973:Src/register_interface.c ****               break;
 2239              		.loc 1 973 26 is_stmt 0 view .LVU636
 2240 0164 BDF90C30 		ldrsh	r3, [sp, #12]
 2241 0168 3380     		strh	r3, [r6]	@ movhi
 974:Src/register_interface.c ****             }
 2242              		.loc 1 974 15 is_stmt 1 view .LVU637
 2243              	.LBE57:
 2244              	.LBE62:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2245              		.loc 1 644 11 is_stmt 0 view .LVU638
 2246 016a 0020     		movs	r0, #0
 2247 016c 23E1     		b	.L210
 2248              	.LVL384:
 2249              	.L321:
 2250              	.LBB63:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2251              		.loc 1 644 11 view .LVU639
 2252 016e B4F5C87F 		cmp	r4, #400
 2253 0172 00F04A81 		beq	.L205
 2254 0176 0DD9     		bls	.L324
 2255 0178 B4F5E87F 		cmp	r4, #464
 2256 017c 00F04C81 		beq	.L211
 2257 0180 B4F5047F 		cmp	r4, #528
 2258 0184 1CD1     		bne	.L325
 741:Src/register_interface.c ****               break;
 2259              		.loc 1 741 15 is_stmt 1 view .LVU640
ARM GAS  /tmp/ccbp0CWv.s 			page 75


 741:Src/register_interface.c ****               break;
 2260              		.loc 1 741 28 is_stmt 0 view .LVU641
 2261 0186 844B     		ldr	r3, .L362+16
 2262 0188 1868     		ldr	r0, [r3]
 2263              	.LVL385:
 741:Src/register_interface.c ****               break;
 2264              		.loc 1 741 28 view .LVU642
 2265 018a FFF7FEFF 		bl	PID_GetKD
 2266              	.LVL386:
 741:Src/register_interface.c ****               break;
 2267              		.loc 1 741 26 view .LVU643
 2268 018e 3080     		strh	r0, [r6]	@ movhi
 742:Src/register_interface.c ****             }
 2269              		.loc 1 742 15 is_stmt 1 view .LVU644
 2270              	.LBE63:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2271              		.loc 1 644 11 is_stmt 0 view .LVU645
 2272 0190 0020     		movs	r0, #0
 2273              	.LBB64:
 742:Src/register_interface.c ****             }
 2274              		.loc 1 742 15 view .LVU646
 2275 0192 10E1     		b	.L210
 2276              	.LVL387:
 2277              	.L324:
 742:Src/register_interface.c ****             }
 2278              		.loc 1 742 15 view .LVU647
 2279 0194 D02C     		cmp	r4, #208
 2280 0196 00F03281 		beq	.L207
 2281 019a B4F5887F 		cmp	r4, #272
 2282 019e 05D1     		bne	.L326
 723:Src/register_interface.c ****               break;
 2283              		.loc 1 723 15 is_stmt 1 view .LVU648
 723:Src/register_interface.c ****               break;
 2284              		.loc 1 723 28 is_stmt 0 view .LVU649
 2285 01a0 7E48     		ldr	r0, .L362+20
 2286              	.LVL388:
 723:Src/register_interface.c ****               break;
 2287              		.loc 1 723 28 view .LVU650
 2288 01a2 FFF7FEFF 		bl	PID_GetKD
 2289              	.LVL389:
 723:Src/register_interface.c ****               break;
 2290              		.loc 1 723 26 view .LVU651
 2291 01a6 3080     		strh	r0, [r6]	@ movhi
 724:Src/register_interface.c ****             }
 2292              		.loc 1 724 15 is_stmt 1 view .LVU652
 2293              	.LBE64:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2294              		.loc 1 644 11 is_stmt 0 view .LVU653
 2295 01a8 0020     		movs	r0, #0
 2296              	.LBB65:
 724:Src/register_interface.c ****             }
 2297              		.loc 1 724 15 view .LVU654
 2298 01aa 04E1     		b	.L210
 2299              	.LVL390:
 2300              	.L326:
 724:Src/register_interface.c ****             }
 2301              		.loc 1 724 15 view .LVU655
ARM GAS  /tmp/ccbp0CWv.s 			page 76


 2302 01ac 902C     		cmp	r4, #144
 2303 01ae 05D1     		bne	.L327
 711:Src/register_interface.c ****               break;
 2304              		.loc 1 711 15 is_stmt 1 view .LVU656
 711:Src/register_interface.c ****               break;
 2305              		.loc 1 711 28 is_stmt 0 view .LVU657
 2306 01b0 7A48     		ldr	r0, .L362+20
 2307              	.LVL391:
 711:Src/register_interface.c ****               break;
 2308              		.loc 1 711 28 view .LVU658
 2309 01b2 FFF7FEFF 		bl	PID_GetKP
 2310              	.LVL392:
 711:Src/register_interface.c ****               break;
 2311              		.loc 1 711 26 view .LVU659
 2312 01b6 3080     		strh	r0, [r6]	@ movhi
 712:Src/register_interface.c ****             }
 2313              		.loc 1 712 15 is_stmt 1 view .LVU660
 2314              	.LBE65:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2315              		.loc 1 644 11 is_stmt 0 view .LVU661
 2316 01b8 0020     		movs	r0, #0
 2317              	.LBB66:
 712:Src/register_interface.c ****             }
 2318              		.loc 1 712 15 view .LVU662
 2319 01ba FCE0     		b	.L210
 2320              	.LVL393:
 2321              	.L327:
1048:Src/register_interface.c ****               break;
 2322              		.loc 1 1048 22 view .LVU663
 2323 01bc 0520     		movs	r0, #5
 2324              	.LVL394:
1048:Src/register_interface.c ****               break;
 2325              		.loc 1 1048 22 view .LVU664
 2326 01be FAE0     		b	.L210
 2327              	.LVL395:
 2328              	.L325:
1048:Src/register_interface.c ****               break;
 2329              		.loc 1 1048 22 view .LVU665
 2330 01c0 0520     		movs	r0, #5
 2331              	.LVL396:
1048:Src/register_interface.c ****               break;
 2332              		.loc 1 1048 22 view .LVU666
 2333 01c2 F8E0     		b	.L210
 2334              	.LVL397:
 2335              	.L322:
1048:Src/register_interface.c ****               break;
 2336              		.loc 1 1048 22 view .LVU667
 2337 01c4 B4F5447F 		cmp	r4, #784
 2338 01c8 00F03481 		beq	.L215
 2339 01cc B4F5547F 		cmp	r4, #848
 2340 01d0 0AD1     		bne	.L328
 2341              	.LBB58:
 886:Src/register_interface.c ****               int16_t hC2;
 2342              		.loc 1 886 15 is_stmt 1 view .LVU668
 887:Src/register_interface.c ****               STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 2343              		.loc 1 887 15 view .LVU669
 888:Src/register_interface.c ****               *regdata16 = hC1;
ARM GAS  /tmp/ccbp0CWv.s 			page 77


 2344              		.loc 1 888 15 view .LVU670
 2345 01d2 03AA     		add	r2, sp, #12
 2346 01d4 0DF10A01 		add	r1, sp, #10
 2347              	.LVL398:
 888:Src/register_interface.c ****               *regdata16 = hC1;
 2348              		.loc 1 888 15 is_stmt 0 view .LVU671
 2349 01d8 7148     		ldr	r0, .L362+24
 2350              	.LVL399:
 888:Src/register_interface.c ****               *regdata16 = hC1;
 2351              		.loc 1 888 15 view .LVU672
 2352 01da FFF7FEFF 		bl	STO_PLL_GetObserverGains
 2353              	.LVL400:
 889:Src/register_interface.c ****               break;
 2354              		.loc 1 889 15 is_stmt 1 view .LVU673
 889:Src/register_interface.c ****               break;
 2355              		.loc 1 889 26 is_stmt 0 view .LVU674
 2356 01de BDF90A30 		ldrsh	r3, [sp, #10]
 2357 01e2 3380     		strh	r3, [r6]	@ movhi
 890:Src/register_interface.c ****             }
 2358              		.loc 1 890 15 is_stmt 1 view .LVU675
 2359              	.LBE58:
 2360              	.LBE66:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2361              		.loc 1 644 11 is_stmt 0 view .LVU676
 2362 01e4 0020     		movs	r0, #0
 2363 01e6 E6E0     		b	.L210
 2364              	.LVL401:
 2365              	.L328:
 2366              	.LBB67:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2367              		.loc 1 644 11 view .LVU677
 2368 01e8 B4F5347F 		cmp	r4, #720
 2369 01ec 06D1     		bne	.L329
 753:Src/register_interface.c ****               break;
 2370              		.loc 1 753 15 is_stmt 1 view .LVU678
 753:Src/register_interface.c ****               break;
 2371              		.loc 1 753 28 is_stmt 0 view .LVU679
 2372 01ee 6D4B     		ldr	r3, .L362+28
 2373 01f0 1868     		ldr	r0, [r3]
 2374              	.LVL402:
 753:Src/register_interface.c ****               break;
 2375              		.loc 1 753 28 view .LVU680
 2376 01f2 FFF7FEFF 		bl	PID_GetKI
 2377              	.LVL403:
 753:Src/register_interface.c ****               break;
 2378              		.loc 1 753 26 view .LVU681
 2379 01f6 3080     		strh	r0, [r6]	@ movhi
 754:Src/register_interface.c ****             }
 2380              		.loc 1 754 15 is_stmt 1 view .LVU682
 2381              	.LBE67:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2382              		.loc 1 644 11 is_stmt 0 view .LVU683
 2383 01f8 0020     		movs	r0, #0
 2384              	.LBB68:
 754:Src/register_interface.c ****             }
 2385              		.loc 1 754 15 view .LVU684
 2386 01fa DCE0     		b	.L210
ARM GAS  /tmp/ccbp0CWv.s 			page 78


 2387              	.LVL404:
 2388              	.L329:
1048:Src/register_interface.c ****               break;
 2389              		.loc 1 1048 22 view .LVU685
 2390 01fc 0520     		movs	r0, #5
 2391              	.LVL405:
1048:Src/register_interface.c ****               break;
 2392              		.loc 1 1048 22 view .LVU686
 2393 01fe DAE0     		b	.L210
 2394              	.LVL406:
 2395              	.L323:
1048:Src/register_interface.c ****               break;
 2396              		.loc 1 1048 22 view .LVU687
 2397 0200 0520     		movs	r0, #5
 2398              	.LVL407:
1048:Src/register_interface.c ****               break;
 2399              		.loc 1 1048 22 view .LVU688
 2400 0202 D8E0     		b	.L210
 2401              	.LVL408:
 2402              	.L318:
1048:Src/register_interface.c ****               break;
 2403              		.loc 1 1048 22 view .LVU689
 2404 0204 B4F5FA6F 		cmp	r4, #2000
 2405 0208 00F02181 		beq	.L222
 2406 020c 0CD9     		bls	.L330
 2407 020e B4F5016F 		cmp	r4, #2064
 2408 0212 00F02281 		beq	.L227
 2409 0216 B4F5056F 		cmp	r4, #2128
 2410 021a 1ED1     		bne	.L331
 789:Src/register_interface.c ****               break;
 2411              		.loc 1 789 15 is_stmt 1 view .LVU690
 789:Src/register_interface.c ****               break;
 2412              		.loc 1 789 28 is_stmt 0 view .LVU691
 2413 021c 5A48     		ldr	r0, .L362
 2414              	.LVL409:
 789:Src/register_interface.c ****               break;
 2415              		.loc 1 789 28 view .LVU692
 2416 021e FFF7FEFF 		bl	MCI_GetIalphabeta
 2417              	.LVL410:
 789:Src/register_interface.c ****               break;
 2418              		.loc 1 789 26 view .LVU693
 2419 0222 3080     		strh	r0, [r6]	@ movhi
 790:Src/register_interface.c ****             }
 2420              		.loc 1 790 15 is_stmt 1 view .LVU694
 2421              	.LBE68:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2422              		.loc 1 644 11 is_stmt 0 view .LVU695
 2423 0224 0020     		movs	r0, #0
 2424              	.LBB69:
 790:Src/register_interface.c ****             }
 2425              		.loc 1 790 15 view .LVU696
 2426 0226 C6E0     		b	.L210
 2427              	.LVL411:
 2428              	.L330:
 790:Src/register_interface.c ****             }
 2429              		.loc 1 790 15 view .LVU697
 2430 0228 B4F5B26F 		cmp	r4, #1424
ARM GAS  /tmp/ccbp0CWv.s 			page 79


 2431 022c 00F00981 		beq	.L224
 2432 0230 B4F5BA6F 		cmp	r4, #1488
 2433 0234 06D1     		bne	.L332
 771:Src/register_interface.c ****               break;
 2434              		.loc 1 771 15 is_stmt 1 view .LVU698
 771:Src/register_interface.c ****               break;
 2435              		.loc 1 771 28 is_stmt 0 view .LVU699
 2436 0236 5C4B     		ldr	r3, .L362+32
 2437 0238 1868     		ldr	r0, [r3]
 2438              	.LVL412:
 771:Src/register_interface.c ****               break;
 2439              		.loc 1 771 28 view .LVU700
 2440 023a FFF7FEFF 		bl	NTC_GetAvTemp_C
 2441              	.LVL413:
 771:Src/register_interface.c ****               break;
 2442              		.loc 1 771 26 view .LVU701
 2443 023e 3080     		strh	r0, [r6]	@ movhi
 772:Src/register_interface.c ****             }
 2444              		.loc 1 772 15 is_stmt 1 view .LVU702
 2445              	.LBE69:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2446              		.loc 1 644 11 is_stmt 0 view .LVU703
 2447 0240 0020     		movs	r0, #0
 2448              	.LBB70:
 772:Src/register_interface.c ****             }
 2449              		.loc 1 772 15 view .LVU704
 2450 0242 B8E0     		b	.L210
 2451              	.LVL414:
 2452              	.L332:
 772:Src/register_interface.c ****             }
 2453              		.loc 1 772 15 view .LVU705
 2454 0244 B4F5926F 		cmp	r4, #1168
 2455 0248 05D1     		bne	.L333
 910:Src/register_interface.c ****               break;
 2456              		.loc 1 910 15 is_stmt 1 view .LVU706
 910:Src/register_interface.c ****               break;
 2457              		.loc 1 910 28 is_stmt 0 view .LVU707
 2458 024a 5148     		ldr	r0, .L362+8
 2459              	.LVL415:
 910:Src/register_interface.c ****               break;
 2460              		.loc 1 910 28 view .LVU708
 2461 024c FFF7FEFF 		bl	PID_GetKP
 2462              	.LVL416:
 910:Src/register_interface.c ****               break;
 2463              		.loc 1 910 26 view .LVU709
 2464 0250 3080     		strh	r0, [r6]	@ movhi
 911:Src/register_interface.c ****             }
 2465              		.loc 1 911 15 is_stmt 1 view .LVU710
 2466              	.LBE70:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2467              		.loc 1 644 11 is_stmt 0 view .LVU711
 2468 0252 0020     		movs	r0, #0
 2469              	.LBB71:
 911:Src/register_interface.c ****             }
 2470              		.loc 1 911 15 view .LVU712
 2471 0254 AFE0     		b	.L210
 2472              	.LVL417:
ARM GAS  /tmp/ccbp0CWv.s 			page 80


 2473              	.L333:
1048:Src/register_interface.c ****               break;
 2474              		.loc 1 1048 22 view .LVU713
 2475 0256 0520     		movs	r0, #5
 2476              	.LVL418:
1048:Src/register_interface.c ****               break;
 2477              		.loc 1 1048 22 view .LVU714
 2478 0258 ADE0     		b	.L210
 2479              	.LVL419:
 2480              	.L331:
1048:Src/register_interface.c ****               break;
 2481              		.loc 1 1048 22 view .LVU715
 2482 025a 0520     		movs	r0, #5
 2483              	.LVL420:
1048:Src/register_interface.c ****               break;
 2484              		.loc 1 1048 22 view .LVU716
 2485 025c ABE0     		b	.L210
 2486              	.LVL421:
 2487              	.L319:
1048:Src/register_interface.c ****               break;
 2488              		.loc 1 1048 22 view .LVU717
 2489 025e B4F50D6F 		cmp	r4, #2256
 2490 0262 00F00881 		beq	.L231
 2491 0266 B4F5116F 		cmp	r4, #2320
 2492 026a 06D1     		bne	.L334
 807:Src/register_interface.c ****               break;
 2493              		.loc 1 807 15 is_stmt 1 view .LVU718
 807:Src/register_interface.c ****               break;
 2494              		.loc 1 807 28 is_stmt 0 view .LVU719
 2495 026c 4648     		ldr	r0, .L362
 2496              	.LVL422:
 807:Src/register_interface.c ****               break;
 2497              		.loc 1 807 28 view .LVU720
 2498 026e FFF7FEFF 		bl	MCI_GetIqd
 2499              	.LVL423:
 807:Src/register_interface.c ****               break;
 2500              		.loc 1 807 45 view .LVU721
 2501 0272 0314     		asrs	r3, r0, #16
 807:Src/register_interface.c ****               break;
 2502              		.loc 1 807 26 view .LVU722
 2503 0274 3380     		strh	r3, [r6]	@ movhi
 808:Src/register_interface.c ****             }
 2504              		.loc 1 808 15 is_stmt 1 view .LVU723
 2505              	.LBE71:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2506              		.loc 1 644 11 is_stmt 0 view .LVU724
 2507 0276 0020     		movs	r0, #0
 2508              	.LBB72:
 808:Src/register_interface.c ****             }
 2509              		.loc 1 808 15 view .LVU725
 2510 0278 9DE0     		b	.L210
 2511              	.LVL424:
 2512              	.L334:
1048:Src/register_interface.c ****               break;
 2513              		.loc 1 1048 22 view .LVU726
 2514 027a 0520     		movs	r0, #5
 2515              	.LVL425:
ARM GAS  /tmp/ccbp0CWv.s 			page 81


1048:Src/register_interface.c ****               break;
 2516              		.loc 1 1048 22 view .LVU727
 2517 027c 9BE0     		b	.L210
 2518              	.LVL426:
 2519              	.L320:
1048:Src/register_interface.c ****               break;
 2520              		.loc 1 1048 22 view .LVU728
 2521 027e 0520     		movs	r0, #5
 2522              	.LVL427:
1048:Src/register_interface.c ****               break;
 2523              		.loc 1 1048 22 view .LVU729
 2524 0280 99E0     		b	.L210
 2525              	.LVL428:
 2526              	.L313:
1048:Src/register_interface.c ****               break;
 2527              		.loc 1 1048 22 view .LVU730
 2528 0282 B4F5456F 		cmp	r4, #3152
 2529 0286 00F02381 		beq	.L237
 2530 028a 11D9     		bls	.L335
 2531 028c B4F5556F 		cmp	r4, #3408
 2532 0290 00F03B81 		beq	.L246
 2533 0294 39D9     		bls	.L336
 2534 0296 B4F5596F 		cmp	r4, #3472
 2535 029a 00F03C81 		beq	.L251
 2536 029e B4F55D6F 		cmp	r4, #3536
 2537 02a2 4BD1     		bne	.L337
 949:Src/register_interface.c ****               break;
 2538              		.loc 1 949 15 is_stmt 1 view .LVU731
 949:Src/register_interface.c ****               break;
 2539              		.loc 1 949 28 is_stmt 0 view .LVU732
 2540 02a4 3B48     		ldr	r0, .L362+12
 2541              	.LVL429:
 949:Src/register_interface.c ****               break;
 2542              		.loc 1 949 28 view .LVU733
 2543 02a6 FFF7FEFF 		bl	STO_CR_GetEstimatedBemf
 2544              	.LVL430:
 949:Src/register_interface.c ****               break;
 2545              		.loc 1 949 26 view .LVU734
 2546 02aa 3080     		strh	r0, [r6]	@ movhi
 950:Src/register_interface.c ****             }
 2547              		.loc 1 950 15 is_stmt 1 view .LVU735
 2548              	.LBE72:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2549              		.loc 1 644 11 is_stmt 0 view .LVU736
 2550 02ac 0020     		movs	r0, #0
 2551              	.LBB73:
 950:Src/register_interface.c ****             }
 2552              		.loc 1 950 15 view .LVU737
 2553 02ae 82E0     		b	.L210
 2554              	.LVL431:
 2555              	.L335:
 950:Src/register_interface.c ****             }
 2556              		.loc 1 950 15 view .LVU738
 2557 02b0 B4F5396F 		cmp	r4, #2960
 2558 02b4 00F00081 		beq	.L239
 2559 02b8 0DD9     		bls	.L338
 2560 02ba B4F53D6F 		cmp	r4, #3024
ARM GAS  /tmp/ccbp0CWv.s 			page 82


 2561 02be 00F00181 		beq	.L244
 2562 02c2 B4F5416F 		cmp	r4, #3088
 2563 02c6 1ED1     		bne	.L339
 868:Src/register_interface.c ****               break;
 2564              		.loc 1 868 15 is_stmt 1 view .LVU739
 868:Src/register_interface.c ****               break;
 2565              		.loc 1 868 28 is_stmt 0 view .LVU740
 2566 02c8 3548     		ldr	r0, .L362+24
 2567              	.LVL432:
 868:Src/register_interface.c ****               break;
 2568              		.loc 1 868 28 view .LVU741
 2569 02ca FFF7FEFF 		bl	STO_PLL_GetEstimatedCurrent
 2570              	.LVL433:
 868:Src/register_interface.c ****               break;
 2571              		.loc 1 868 78 view .LVU742
 2572 02ce 0314     		asrs	r3, r0, #16
 868:Src/register_interface.c ****               break;
 2573              		.loc 1 868 26 view .LVU743
 2574 02d0 3380     		strh	r3, [r6]	@ movhi
 869:Src/register_interface.c ****             }
 2575              		.loc 1 869 15 is_stmt 1 view .LVU744
 2576              	.LBE73:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2577              		.loc 1 644 11 is_stmt 0 view .LVU745
 2578 02d2 0020     		movs	r0, #0
 2579              	.LBB74:
 869:Src/register_interface.c ****             }
 2580              		.loc 1 869 15 view .LVU746
 2581 02d4 6FE0     		b	.L210
 2582              	.LVL434:
 2583              	.L338:
 869:Src/register_interface.c ****             }
 2584              		.loc 1 869 15 view .LVU747
 2585 02d6 B4F5296F 		cmp	r4, #2704
 2586 02da 00F0E680 		beq	.L241
 2587 02de B4F5356F 		cmp	r4, #2896
 2588 02e2 05D1     		bne	.L340
 849:Src/register_interface.c ****               break;
 2589              		.loc 1 849 15 is_stmt 1 view .LVU748
 849:Src/register_interface.c ****               break;
 2590              		.loc 1 849 28 is_stmt 0 view .LVU749
 2591 02e4 2E48     		ldr	r0, .L362+24
 2592              	.LVL435:
 849:Src/register_interface.c ****               break;
 2593              		.loc 1 849 28 view .LVU750
 2594 02e6 FFF7FEFF 		bl	SPD_GetElAngle
 2595              	.LVL436:
 849:Src/register_interface.c ****               break;
 2596              		.loc 1 849 26 view .LVU751
 2597 02ea 3080     		strh	r0, [r6]	@ movhi
 850:Src/register_interface.c ****             }
 2598              		.loc 1 850 15 is_stmt 1 view .LVU752
 2599              	.LBE74:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2600              		.loc 1 644 11 is_stmt 0 view .LVU753
 2601 02ec 0020     		movs	r0, #0
 2602              	.LBB75:
ARM GAS  /tmp/ccbp0CWv.s 			page 83


 850:Src/register_interface.c ****             }
 2603              		.loc 1 850 15 view .LVU754
 2604 02ee 62E0     		b	.L210
 2605              	.LVL437:
 2606              	.L340:
 850:Src/register_interface.c ****             }
 2607              		.loc 1 850 15 view .LVU755
 2608 02f0 B4F5256F 		cmp	r4, #2640
 2609 02f4 05D1     		bne	.L341
 837:Src/register_interface.c ****               break;
 2610              		.loc 1 837 15 is_stmt 1 view .LVU756
 837:Src/register_interface.c ****               break;
 2611              		.loc 1 837 28 is_stmt 0 view .LVU757
 2612 02f6 2448     		ldr	r0, .L362
 2613              	.LVL438:
 837:Src/register_interface.c ****               break;
 2614              		.loc 1 837 28 view .LVU758
 2615 02f8 FFF7FEFF 		bl	MCI_GetValphabeta
 2616              	.LVL439:
 837:Src/register_interface.c ****               break;
 2617              		.loc 1 837 26 view .LVU759
 2618 02fc 3080     		strh	r0, [r6]	@ movhi
 838:Src/register_interface.c ****             }
 2619              		.loc 1 838 15 is_stmt 1 view .LVU760
 2620              	.LBE75:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2621              		.loc 1 644 11 is_stmt 0 view .LVU761
 2622 02fe 0020     		movs	r0, #0
 2623              	.LBB76:
 838:Src/register_interface.c ****             }
 2624              		.loc 1 838 15 view .LVU762
 2625 0300 59E0     		b	.L210
 2626              	.LVL440:
 2627              	.L341:
1048:Src/register_interface.c ****               break;
 2628              		.loc 1 1048 22 view .LVU763
 2629 0302 0520     		movs	r0, #5
 2630              	.LVL441:
1048:Src/register_interface.c ****               break;
 2631              		.loc 1 1048 22 view .LVU764
 2632 0304 57E0     		b	.L210
 2633              	.LVL442:
 2634              	.L339:
1048:Src/register_interface.c ****               break;
 2635              		.loc 1 1048 22 view .LVU765
 2636 0306 0520     		movs	r0, #5
 2637              	.LVL443:
1048:Src/register_interface.c ****               break;
 2638              		.loc 1 1048 22 view .LVU766
 2639 0308 55E0     		b	.L210
 2640              	.LVL444:
 2641              	.L336:
1048:Src/register_interface.c ****               break;
 2642              		.loc 1 1048 22 view .LVU767
 2643 030a B4F54D6F 		cmp	r4, #3280
 2644 030e 00F0F680 		beq	.L248
 2645 0312 B4F5516F 		cmp	r4, #3344
ARM GAS  /tmp/ccbp0CWv.s 			page 84


 2646 0316 05D1     		bne	.L342
 931:Src/register_interface.c ****               break;
 2647              		.loc 1 931 15 is_stmt 1 view .LVU768
 931:Src/register_interface.c ****               break;
 2648              		.loc 1 931 28 is_stmt 0 view .LVU769
 2649 0318 1E48     		ldr	r0, .L362+12
 2650              	.LVL445:
 931:Src/register_interface.c ****               break;
 2651              		.loc 1 931 28 view .LVU770
 2652 031a FFF7FEFF 		bl	SPD_GetS16Speed
 2653              	.LVL446:
 931:Src/register_interface.c ****               break;
 2654              		.loc 1 931 26 view .LVU771
 2655 031e 3080     		strh	r0, [r6]	@ movhi
 932:Src/register_interface.c ****             }
 2656              		.loc 1 932 15 is_stmt 1 view .LVU772
 2657              	.LBE76:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2658              		.loc 1 644 11 is_stmt 0 view .LVU773
 2659 0320 0020     		movs	r0, #0
 2660              	.LBB77:
 932:Src/register_interface.c ****             }
 2661              		.loc 1 932 15 view .LVU774
 2662 0322 48E0     		b	.L210
 2663              	.LVL447:
 2664              	.L342:
 932:Src/register_interface.c ****             }
 2665              		.loc 1 932 15 view .LVU775
 2666 0324 B4F5496F 		cmp	r4, #3216
 2667 0328 06D1     		bne	.L343
 880:Src/register_interface.c ****               break;
 2668              		.loc 1 880 15 is_stmt 1 view .LVU776
 880:Src/register_interface.c ****               break;
 2669              		.loc 1 880 28 is_stmt 0 view .LVU777
 2670 032a 1D48     		ldr	r0, .L362+24
 2671              	.LVL448:
 880:Src/register_interface.c ****               break;
 2672              		.loc 1 880 28 view .LVU778
 2673 032c FFF7FEFF 		bl	STO_PLL_GetEstimatedBemf
 2674              	.LVL449:
 880:Src/register_interface.c ****               break;
 2675              		.loc 1 880 75 view .LVU779
 2676 0330 0314     		asrs	r3, r0, #16
 880:Src/register_interface.c ****               break;
 2677              		.loc 1 880 26 view .LVU780
 2678 0332 3380     		strh	r3, [r6]	@ movhi
 881:Src/register_interface.c ****             }
 2679              		.loc 1 881 15 is_stmt 1 view .LVU781
 2680              	.LBE77:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2681              		.loc 1 644 11 is_stmt 0 view .LVU782
 2682 0334 0020     		movs	r0, #0
 2683              	.LBB78:
 881:Src/register_interface.c ****             }
 2684              		.loc 1 881 15 view .LVU783
 2685 0336 3EE0     		b	.L210
 2686              	.LVL450:
ARM GAS  /tmp/ccbp0CWv.s 			page 85


 2687              	.L343:
1048:Src/register_interface.c ****               break;
 2688              		.loc 1 1048 22 view .LVU784
 2689 0338 0520     		movs	r0, #5
 2690              	.LVL451:
1048:Src/register_interface.c ****               break;
 2691              		.loc 1 1048 22 view .LVU785
 2692 033a 3CE0     		b	.L210
 2693              	.LVL452:
 2694              	.L337:
1048:Src/register_interface.c ****               break;
 2695              		.loc 1 1048 22 view .LVU786
 2696 033c 0520     		movs	r0, #5
 2697              	.LVL453:
1048:Src/register_interface.c ****               break;
 2698              		.loc 1 1048 22 view .LVU787
 2699 033e 3AE0     		b	.L210
 2700              	.LVL454:
 2701              	.L314:
1048:Src/register_interface.c ****               break;
 2702              		.loc 1 1048 22 view .LVU788
 2703 0340 41F29043 		movw	r3, #5264
 2704 0344 9C42     		cmp	r4, r3
 2705 0346 00F0FF80 		beq	.L255
 2706 034a 0FD9     		bls	.L344
 2707 034c 41F2D043 		movw	r3, #5328
 2708 0350 9C42     		cmp	r4, r3
 2709 0352 00F0FF80 		beq	.L258
 2710 0356 41F21053 		movw	r3, #5392
 2711 035a 9C42     		cmp	r4, r3
 2712 035c 2ED1     		bne	.L345
1000:Src/register_interface.c ****               break;
 2713              		.loc 1 1000 15 is_stmt 1 view .LVU789
1000:Src/register_interface.c ****               break;
 2714              		.loc 1 1000 29 is_stmt 0 view .LVU790
 2715 035e 114B     		ldr	r3, .L362+28
 2716 0360 1868     		ldr	r0, [r3]
 2717              	.LVL455:
1000:Src/register_interface.c ****               break;
 2718              		.loc 1 1000 29 view .LVU791
 2719 0362 FFF7FEFF 		bl	PID_GetKPDivisorPOW2
 2720              	.LVL456:
1000:Src/register_interface.c ****               break;
 2721              		.loc 1 1000 27 view .LVU792
 2722 0366 3080     		strh	r0, [r6]	@ movhi
1001:Src/register_interface.c ****             }
 2723              		.loc 1 1001 15 is_stmt 1 view .LVU793
 2724              	.LBE78:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2725              		.loc 1 644 11 is_stmt 0 view .LVU794
 2726 0368 0020     		movs	r0, #0
 2727              	.LBB79:
1001:Src/register_interface.c ****             }
 2728              		.loc 1 1001 15 view .LVU795
 2729 036a 24E0     		b	.L210
 2730              	.LVL457:
 2731              	.L344:
ARM GAS  /tmp/ccbp0CWv.s 			page 86


1001:Src/register_interface.c ****             }
 2732              		.loc 1 1001 15 view .LVU796
 2733 036c B4F5696F 		cmp	r4, #3728
 2734 0370 00F01181 		beq	.L302
 2735 0374 41F25043 		movw	r3, #5200
 2736 0378 9C42     		cmp	r4, r3
 2737 037a 17D1     		bne	.L346
 983:Src/register_interface.c ****               break;
 2738              		.loc 1 983 15 is_stmt 1 view .LVU797
 983:Src/register_interface.c ****               break;
 2739              		.loc 1 983 39 is_stmt 0 view .LVU798
 2740 037c 0748     		ldr	r0, .L362+20
 2741              	.LVL458:
 983:Src/register_interface.c ****               break;
 2742              		.loc 1 983 39 view .LVU799
 2743 037e FFF7FEFF 		bl	PID_GetKPDivisorPOW2
 2744              	.LVL459:
 983:Src/register_interface.c ****               break;
 2745              		.loc 1 983 27 view .LVU800
 2746 0382 3080     		strh	r0, [r6]	@ movhi
 984:Src/register_interface.c ****             }
 2747              		.loc 1 984 15 is_stmt 1 view .LVU801
 2748              	.LBE79:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2749              		.loc 1 644 11 is_stmt 0 view .LVU802
 2750 0384 0020     		movs	r0, #0
 2751              	.LBB80:
 984:Src/register_interface.c ****             }
 2752              		.loc 1 984 15 view .LVU803
 2753 0386 16E0     		b	.L210
 2754              	.L363:
 2755              		.align	2
 2756              	.L362:
 2757 0388 00000000 		.word	Mci
 2758 038c 00000000 		.word	RevUpControlM1
 2759 0390 34000000 		.word	STO_PLL_M1+52
 2760 0394 00000000 		.word	STO_CR_M1
 2761 0398 00000000 		.word	pPIDIq
 2762 039c 00000000 		.word	PIDSpeedHandle_M1
 2763 03a0 00000000 		.word	STO_PLL_M1
 2764 03a4 00000000 		.word	pPIDId
 2765 03a8 00000000 		.word	pTemperatureSensor
 2766              	.LVL460:
 2767              	.L346:
 984:Src/register_interface.c ****             }
 2768              		.loc 1 984 15 view .LVU804
 2769 03ac B4F5656F 		cmp	r4, #3664
 2770 03b0 40F0F380 		bne	.L303
 2771 03b4 0020     		movs	r0, #0
 2772              	.LVL461:
 2773              	.L210:
1052:Src/register_interface.c ****         }
 2774              		.loc 1 1052 11 is_stmt 1 view .LVU805
1052:Src/register_interface.c ****         }
 2775              		.loc 1 1052 17 is_stmt 0 view .LVU806
 2776 03b6 0223     		movs	r3, #2
 2777 03b8 3B80     		strh	r3, [r7]	@ movhi
ARM GAS  /tmp/ccbp0CWv.s 			page 87


 2778 03ba 4EE2     		b	.L189
 2779              	.LVL462:
 2780              	.L345:
1048:Src/register_interface.c ****               break;
 2781              		.loc 1 1048 22 view .LVU807
 2782 03bc 0520     		movs	r0, #5
 2783              	.LVL463:
1048:Src/register_interface.c ****               break;
 2784              		.loc 1 1048 22 view .LVU808
 2785 03be FAE7     		b	.L210
 2786              	.LVL464:
 2787              	.L315:
1048:Src/register_interface.c ****               break;
 2788              		.loc 1 1048 22 view .LVU809
 2789 03c0 41F2D053 		movw	r3, #5584
 2790 03c4 9C42     		cmp	r4, r3
 2791 03c6 00F0D280 		beq	.L262
 2792 03ca 41F21063 		movw	r3, #5648
 2793 03ce 9C42     		cmp	r4, r3
 2794 03d0 06D1     		bne	.L347
1024:Src/register_interface.c ****               break;
 2795              		.loc 1 1024 15 is_stmt 1 view .LVU810
1024:Src/register_interface.c ****               break;
 2796              		.loc 1 1024 29 is_stmt 0 view .LVU811
 2797 03d2 AC4B     		ldr	r3, .L364
 2798 03d4 1868     		ldr	r0, [r3]
 2799              	.LVL465:
1024:Src/register_interface.c ****               break;
 2800              		.loc 1 1024 29 view .LVU812
 2801 03d6 FFF7FEFF 		bl	PID_GetKIDivisorPOW2
 2802              	.LVL466:
1024:Src/register_interface.c ****               break;
 2803              		.loc 1 1024 27 view .LVU813
 2804 03da 3080     		strh	r0, [r6]	@ movhi
1025:Src/register_interface.c ****             }
 2805              		.loc 1 1025 15 is_stmt 1 view .LVU814
 2806              	.LBE80:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2807              		.loc 1 644 11 is_stmt 0 view .LVU815
 2808 03dc 0020     		movs	r0, #0
 2809              	.LBB81:
1025:Src/register_interface.c ****             }
 2810              		.loc 1 1025 15 view .LVU816
 2811 03de EAE7     		b	.L210
 2812              	.LVL467:
 2813              	.L347:
1025:Src/register_interface.c ****             }
 2814              		.loc 1 1025 15 view .LVU817
 2815 03e0 41F29053 		movw	r3, #5520
 2816 03e4 9C42     		cmp	r4, r3
 2817 03e6 06D1     		bne	.L348
1012:Src/register_interface.c ****               break;
 2818              		.loc 1 1012 15 is_stmt 1 view .LVU818
1012:Src/register_interface.c ****               break;
 2819              		.loc 1 1012 29 is_stmt 0 view .LVU819
 2820 03e8 A74B     		ldr	r3, .L364+4
 2821 03ea 1868     		ldr	r0, [r3]
ARM GAS  /tmp/ccbp0CWv.s 			page 88


 2822              	.LVL468:
1012:Src/register_interface.c ****               break;
 2823              		.loc 1 1012 29 view .LVU820
 2824 03ec FFF7FEFF 		bl	PID_GetKDDivisorPOW2
 2825              	.LVL469:
1012:Src/register_interface.c ****               break;
 2826              		.loc 1 1012 27 view .LVU821
 2827 03f0 3080     		strh	r0, [r6]	@ movhi
1013:Src/register_interface.c ****             }
 2828              		.loc 1 1013 15 is_stmt 1 view .LVU822
 2829              	.LBE81:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2830              		.loc 1 644 11 is_stmt 0 view .LVU823
 2831 03f2 0020     		movs	r0, #0
 2832              	.LBB82:
1013:Src/register_interface.c ****             }
 2833              		.loc 1 1013 15 view .LVU824
 2834 03f4 DFE7     		b	.L210
 2835              	.LVL470:
 2836              	.L348:
1048:Src/register_interface.c ****               break;
 2837              		.loc 1 1048 22 view .LVU825
 2838 03f6 0520     		movs	r0, #5
 2839              	.LVL471:
1048:Src/register_interface.c ****               break;
 2840              		.loc 1 1048 22 view .LVU826
 2841 03f8 DDE7     		b	.L210
 2842              	.LVL472:
 2843              	.L316:
1048:Src/register_interface.c ****               break;
 2844              		.loc 1 1048 22 view .LVU827
 2845 03fa 0520     		movs	r0, #5
 2846              	.LVL473:
1048:Src/register_interface.c ****               break;
 2847              		.loc 1 1048 22 view .LVU828
 2848 03fc DBE7     		b	.L210
 2849              	.LVL474:
 2850              	.L207:
 717:Src/register_interface.c ****               break;
 2851              		.loc 1 717 15 is_stmt 1 view .LVU829
 717:Src/register_interface.c ****               break;
 2852              		.loc 1 717 28 is_stmt 0 view .LVU830
 2853 03fe A348     		ldr	r0, .L364+8
 2854              	.LVL475:
 717:Src/register_interface.c ****               break;
 2855              		.loc 1 717 28 view .LVU831
 2856 0400 FFF7FEFF 		bl	PID_GetKI
 2857              	.LVL476:
 717:Src/register_interface.c ****               break;
 2858              		.loc 1 717 26 view .LVU832
 2859 0404 3080     		strh	r0, [r6]	@ movhi
 718:Src/register_interface.c ****             }
 2860              		.loc 1 718 15 is_stmt 1 view .LVU833
 2861              	.LBE82:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2862              		.loc 1 644 11 is_stmt 0 view .LVU834
 2863 0406 0020     		movs	r0, #0
ARM GAS  /tmp/ccbp0CWv.s 			page 89


 2864              	.LBB83:
 718:Src/register_interface.c ****             }
 2865              		.loc 1 718 15 view .LVU835
 2866 0408 D5E7     		b	.L210
 2867              	.LVL477:
 2868              	.L205:
 729:Src/register_interface.c ****               break;
 2869              		.loc 1 729 15 is_stmt 1 view .LVU836
 729:Src/register_interface.c ****               break;
 2870              		.loc 1 729 28 is_stmt 0 view .LVU837
 2871 040a 9E4B     		ldr	r3, .L364
 2872 040c 1868     		ldr	r0, [r3]
 2873              	.LVL478:
 729:Src/register_interface.c ****               break;
 2874              		.loc 1 729 28 view .LVU838
 2875 040e FFF7FEFF 		bl	PID_GetKP
 2876              	.LVL479:
 729:Src/register_interface.c ****               break;
 2877              		.loc 1 729 26 view .LVU839
 2878 0412 3080     		strh	r0, [r6]	@ movhi
 730:Src/register_interface.c ****             }
 2879              		.loc 1 730 15 is_stmt 1 view .LVU840
 2880              	.LBE83:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2881              		.loc 1 644 11 is_stmt 0 view .LVU841
 2882 0414 0020     		movs	r0, #0
 2883              	.LBB84:
 730:Src/register_interface.c ****             }
 2884              		.loc 1 730 15 view .LVU842
 2885 0416 CEE7     		b	.L210
 2886              	.LVL480:
 2887              	.L211:
 735:Src/register_interface.c ****               break;
 2888              		.loc 1 735 15 is_stmt 1 view .LVU843
 735:Src/register_interface.c ****               break;
 2889              		.loc 1 735 28 is_stmt 0 view .LVU844
 2890 0418 9A4B     		ldr	r3, .L364
 2891 041a 1868     		ldr	r0, [r3]
 2892              	.LVL481:
 735:Src/register_interface.c ****               break;
 2893              		.loc 1 735 28 view .LVU845
 2894 041c FFF7FEFF 		bl	PID_GetKI
 2895              	.LVL482:
 735:Src/register_interface.c ****               break;
 2896              		.loc 1 735 26 view .LVU846
 2897 0420 3080     		strh	r0, [r6]	@ movhi
 736:Src/register_interface.c ****             }
 2898              		.loc 1 736 15 is_stmt 1 view .LVU847
 2899              	.LBE84:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2900              		.loc 1 644 11 is_stmt 0 view .LVU848
 2901 0422 0020     		movs	r0, #0
 2902              	.LBB85:
 736:Src/register_interface.c ****             }
 2903              		.loc 1 736 15 view .LVU849
 2904 0424 C7E7     		b	.L210
 2905              	.LVL483:
ARM GAS  /tmp/ccbp0CWv.s 			page 90


 2906              	.L203:
 747:Src/register_interface.c ****               break;
 2907              		.loc 1 747 15 is_stmt 1 view .LVU850
 747:Src/register_interface.c ****               break;
 2908              		.loc 1 747 28 is_stmt 0 view .LVU851
 2909 0426 984B     		ldr	r3, .L364+4
 2910 0428 1868     		ldr	r0, [r3]
 2911              	.LVL484:
 747:Src/register_interface.c ****               break;
 2912              		.loc 1 747 28 view .LVU852
 2913 042a FFF7FEFF 		bl	PID_GetKP
 2914              	.LVL485:
 747:Src/register_interface.c ****               break;
 2915              		.loc 1 747 26 view .LVU853
 2916 042e 3080     		strh	r0, [r6]	@ movhi
 748:Src/register_interface.c ****             }
 2917              		.loc 1 748 15 is_stmt 1 view .LVU854
 2918              	.LBE85:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2919              		.loc 1 644 11 is_stmt 0 view .LVU855
 2920 0430 0020     		movs	r0, #0
 2921              	.LBB86:
 748:Src/register_interface.c ****             }
 2922              		.loc 1 748 15 view .LVU856
 2923 0432 C0E7     		b	.L210
 2924              	.LVL486:
 2925              	.L215:
 759:Src/register_interface.c ****               break;
 2926              		.loc 1 759 15 is_stmt 1 view .LVU857
 759:Src/register_interface.c ****               break;
 2927              		.loc 1 759 28 is_stmt 0 view .LVU858
 2928 0434 944B     		ldr	r3, .L364+4
 2929 0436 1868     		ldr	r0, [r3]
 2930              	.LVL487:
 759:Src/register_interface.c ****               break;
 2931              		.loc 1 759 28 view .LVU859
 2932 0438 FFF7FEFF 		bl	PID_GetKD
 2933              	.LVL488:
 759:Src/register_interface.c ****               break;
 2934              		.loc 1 759 26 view .LVU860
 2935 043c 3080     		strh	r0, [r6]	@ movhi
 760:Src/register_interface.c ****             }
 2936              		.loc 1 760 15 is_stmt 1 view .LVU861
 2937              	.LBE86:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2938              		.loc 1 644 11 is_stmt 0 view .LVU862
 2939 043e 0020     		movs	r0, #0
 2940              	.LBB87:
 760:Src/register_interface.c ****             }
 2941              		.loc 1 760 15 view .LVU863
 2942 0440 B9E7     		b	.L210
 2943              	.LVL489:
 2944              	.L224:
 765:Src/register_interface.c ****               break;
 2945              		.loc 1 765 15 is_stmt 1 view .LVU864
 765:Src/register_interface.c ****               break;
 2946              		.loc 1 765 29 is_stmt 0 view .LVU865
ARM GAS  /tmp/ccbp0CWv.s 			page 91


 2947 0442 9348     		ldr	r0, .L364+12
 2948              	.LVL490:
 765:Src/register_interface.c ****               break;
 2949              		.loc 1 765 29 view .LVU866
 2950 0444 FFF7FEFF 		bl	VBS_GetAvBusVoltage_V
 2951              	.LVL491:
 765:Src/register_interface.c ****               break;
 2952              		.loc 1 765 27 view .LVU867
 2953 0448 3080     		strh	r0, [r6]	@ movhi
 766:Src/register_interface.c ****             }
 2954              		.loc 1 766 15 is_stmt 1 view .LVU868
 2955              	.LBE87:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2956              		.loc 1 644 11 is_stmt 0 view .LVU869
 2957 044a 0020     		movs	r0, #0
 2958              	.LBB88:
 766:Src/register_interface.c ****             }
 2959              		.loc 1 766 15 view .LVU870
 2960 044c B3E7     		b	.L210
 2961              	.LVL492:
 2962              	.L222:
 777:Src/register_interface.c ****               break;
 2963              		.loc 1 777 15 is_stmt 1 view .LVU871
 777:Src/register_interface.c ****               break;
 2964              		.loc 1 777 28 is_stmt 0 view .LVU872
 2965 044e 9148     		ldr	r0, .L364+16
 2966              	.LVL493:
 777:Src/register_interface.c ****               break;
 2967              		.loc 1 777 28 view .LVU873
 2968 0450 FFF7FEFF 		bl	MCI_GetIab
 2969              	.LVL494:
 777:Src/register_interface.c ****               break;
 2970              		.loc 1 777 26 view .LVU874
 2971 0454 3080     		strh	r0, [r6]	@ movhi
 778:Src/register_interface.c ****             }
 2972              		.loc 1 778 15 is_stmt 1 view .LVU875
 2973              	.LBE88:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2974              		.loc 1 644 11 is_stmt 0 view .LVU876
 2975 0456 0020     		movs	r0, #0
 2976              	.LBB89:
 778:Src/register_interface.c ****             }
 2977              		.loc 1 778 15 view .LVU877
 2978 0458 ADE7     		b	.L210
 2979              	.LVL495:
 2980              	.L227:
 783:Src/register_interface.c ****               break;
 2981              		.loc 1 783 15 is_stmt 1 view .LVU878
 783:Src/register_interface.c ****               break;
 2982              		.loc 1 783 28 is_stmt 0 view .LVU879
 2983 045a 8E48     		ldr	r0, .L364+16
 2984              	.LVL496:
 783:Src/register_interface.c ****               break;
 2985              		.loc 1 783 28 view .LVU880
 2986 045c FFF7FEFF 		bl	MCI_GetIab
 2987              	.LVL497:
 783:Src/register_interface.c ****               break;
ARM GAS  /tmp/ccbp0CWv.s 			page 92


 2988              		.loc 1 783 45 view .LVU881
 2989 0460 0314     		asrs	r3, r0, #16
 783:Src/register_interface.c ****               break;
 2990              		.loc 1 783 26 view .LVU882
 2991 0462 3380     		strh	r3, [r6]	@ movhi
 784:Src/register_interface.c ****             }
 2992              		.loc 1 784 15 is_stmt 1 view .LVU883
 2993              	.LBE89:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 2994              		.loc 1 644 11 is_stmt 0 view .LVU884
 2995 0464 0020     		movs	r0, #0
 2996              	.LBB90:
 784:Src/register_interface.c ****             }
 2997              		.loc 1 784 15 view .LVU885
 2998 0466 A6E7     		b	.L210
 2999              	.LVL498:
 3000              	.L220:
 795:Src/register_interface.c ****               break;
 3001              		.loc 1 795 15 is_stmt 1 view .LVU886
 795:Src/register_interface.c ****               break;
 3002              		.loc 1 795 28 is_stmt 0 view .LVU887
 3003 0468 8A48     		ldr	r0, .L364+16
 3004              	.LVL499:
 795:Src/register_interface.c ****               break;
 3005              		.loc 1 795 28 view .LVU888
 3006 046a FFF7FEFF 		bl	MCI_GetIalphabeta
 3007              	.LVL500:
 795:Src/register_interface.c ****               break;
 3008              		.loc 1 795 52 view .LVU889
 3009 046e 0314     		asrs	r3, r0, #16
 795:Src/register_interface.c ****               break;
 3010              		.loc 1 795 26 view .LVU890
 3011 0470 3380     		strh	r3, [r6]	@ movhi
 796:Src/register_interface.c ****             }
 3012              		.loc 1 796 15 is_stmt 1 view .LVU891
 3013              	.LBE90:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3014              		.loc 1 644 11 is_stmt 0 view .LVU892
 3015 0472 0020     		movs	r0, #0
 3016              	.LBB91:
 796:Src/register_interface.c ****             }
 3017              		.loc 1 796 15 view .LVU893
 3018 0474 9FE7     		b	.L210
 3019              	.LVL501:
 3020              	.L231:
 801:Src/register_interface.c ****               break;
 3021              		.loc 1 801 15 is_stmt 1 view .LVU894
 801:Src/register_interface.c ****               break;
 3022              		.loc 1 801 28 is_stmt 0 view .LVU895
 3023 0476 8748     		ldr	r0, .L364+16
 3024              	.LVL502:
 801:Src/register_interface.c ****               break;
 3025              		.loc 1 801 28 view .LVU896
 3026 0478 FFF7FEFF 		bl	MCI_GetIqd
 3027              	.LVL503:
 801:Src/register_interface.c ****               break;
 3028              		.loc 1 801 26 view .LVU897
ARM GAS  /tmp/ccbp0CWv.s 			page 93


 3029 047c 3080     		strh	r0, [r6]	@ movhi
 802:Src/register_interface.c ****             }
 3030              		.loc 1 802 15 is_stmt 1 view .LVU898
 3031              	.LBE91:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3032              		.loc 1 644 11 is_stmt 0 view .LVU899
 3033 047e 0020     		movs	r0, #0
 3034              	.LBB92:
 802:Src/register_interface.c ****             }
 3035              		.loc 1 802 15 view .LVU900
 3036 0480 99E7     		b	.L210
 3037              	.LVL504:
 3038              	.L229:
 813:Src/register_interface.c ****               break;
 3039              		.loc 1 813 15 is_stmt 1 view .LVU901
 813:Src/register_interface.c ****               break;
 3040              		.loc 1 813 28 is_stmt 0 view .LVU902
 3041 0482 8448     		ldr	r0, .L364+16
 3042              	.LVL505:
 813:Src/register_interface.c ****               break;
 3043              		.loc 1 813 28 view .LVU903
 3044 0484 FFF7FEFF 		bl	MCI_GetIqdref
 3045              	.LVL506:
 813:Src/register_interface.c ****               break;
 3046              		.loc 1 813 26 view .LVU904
 3047 0488 3080     		strh	r0, [r6]	@ movhi
 814:Src/register_interface.c ****             }
 3048              		.loc 1 814 15 is_stmt 1 view .LVU905
 3049              	.LBE92:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3050              		.loc 1 644 11 is_stmt 0 view .LVU906
 3051 048a 0020     		movs	r0, #0
 3052              	.LBB93:
 814:Src/register_interface.c ****             }
 3053              		.loc 1 814 15 view .LVU907
 3054 048c 93E7     		b	.L210
 3055              	.LVL507:
 3056              	.L233:
 819:Src/register_interface.c ****               break;
 3057              		.loc 1 819 15 is_stmt 1 view .LVU908
 819:Src/register_interface.c ****               break;
 3058              		.loc 1 819 28 is_stmt 0 view .LVU909
 3059 048e 8148     		ldr	r0, .L364+16
 3060              	.LVL508:
 819:Src/register_interface.c ****               break;
 3061              		.loc 1 819 28 view .LVU910
 3062 0490 FFF7FEFF 		bl	MCI_GetIqdref
 3063              	.LVL509:
 819:Src/register_interface.c ****               break;
 3064              		.loc 1 819 48 view .LVU911
 3065 0494 0314     		asrs	r3, r0, #16
 819:Src/register_interface.c ****               break;
 3066              		.loc 1 819 26 view .LVU912
 3067 0496 3380     		strh	r3, [r6]	@ movhi
 820:Src/register_interface.c ****             }
 3068              		.loc 1 820 15 is_stmt 1 view .LVU913
 3069              	.LBE93:
ARM GAS  /tmp/ccbp0CWv.s 			page 94


 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3070              		.loc 1 644 11 is_stmt 0 view .LVU914
 3071 0498 0020     		movs	r0, #0
 3072              	.LBB94:
 820:Src/register_interface.c ****             }
 3073              		.loc 1 820 15 view .LVU915
 3074 049a 8CE7     		b	.L210
 3075              	.LVL510:
 3076              	.L199:
 831:Src/register_interface.c ****               break;
 3077              		.loc 1 831 15 is_stmt 1 view .LVU916
 831:Src/register_interface.c ****               break;
 3078              		.loc 1 831 28 is_stmt 0 view .LVU917
 3079 049c 7D48     		ldr	r0, .L364+16
 3080              	.LVL511:
 831:Src/register_interface.c ****               break;
 3081              		.loc 1 831 28 view .LVU918
 3082 049e FFF7FEFF 		bl	MCI_GetVqd
 3083              	.LVL512:
 831:Src/register_interface.c ****               break;
 3084              		.loc 1 831 45 view .LVU919
 3085 04a2 0314     		asrs	r3, r0, #16
 831:Src/register_interface.c ****               break;
 3086              		.loc 1 831 26 view .LVU920
 3087 04a4 3380     		strh	r3, [r6]	@ movhi
 832:Src/register_interface.c ****             }
 3088              		.loc 1 832 15 is_stmt 1 view .LVU921
 3089              	.LBE94:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3090              		.loc 1 644 11 is_stmt 0 view .LVU922
 3091 04a6 0020     		movs	r0, #0
 3092              	.LBB95:
 832:Src/register_interface.c ****             }
 3093              		.loc 1 832 15 view .LVU923
 3094 04a8 85E7     		b	.L210
 3095              	.LVL513:
 3096              	.L241:
 843:Src/register_interface.c ****               break;
 3097              		.loc 1 843 15 is_stmt 1 view .LVU924
 843:Src/register_interface.c ****               break;
 3098              		.loc 1 843 28 is_stmt 0 view .LVU925
 3099 04aa 7A48     		ldr	r0, .L364+16
 3100              	.LVL514:
 843:Src/register_interface.c ****               break;
 3101              		.loc 1 843 28 view .LVU926
 3102 04ac FFF7FEFF 		bl	MCI_GetValphabeta
 3103              	.LVL515:
 843:Src/register_interface.c ****               break;
 3104              		.loc 1 843 52 view .LVU927
 3105 04b0 0314     		asrs	r3, r0, #16
 843:Src/register_interface.c ****               break;
 3106              		.loc 1 843 26 view .LVU928
 3107 04b2 3380     		strh	r3, [r6]	@ movhi
 844:Src/register_interface.c ****             }
 3108              		.loc 1 844 15 is_stmt 1 view .LVU929
 3109              	.LBE95:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
ARM GAS  /tmp/ccbp0CWv.s 			page 95


 3110              		.loc 1 644 11 is_stmt 0 view .LVU930
 3111 04b4 0020     		movs	r0, #0
 3112              	.LBB96:
 844:Src/register_interface.c ****             }
 3113              		.loc 1 844 15 view .LVU931
 3114 04b6 7EE7     		b	.L210
 3115              	.LVL516:
 3116              	.L239:
 856:Src/register_interface.c ****               break;
 3117              		.loc 1 856 15 is_stmt 1 view .LVU932
 856:Src/register_interface.c ****               break;
 3118              		.loc 1 856 28 is_stmt 0 view .LVU933
 3119 04b8 7748     		ldr	r0, .L364+20
 3120              	.LVL517:
 856:Src/register_interface.c ****               break;
 3121              		.loc 1 856 28 view .LVU934
 3122 04ba FFF7FEFF 		bl	SPD_GetS16Speed
 3123              	.LVL518:
 856:Src/register_interface.c ****               break;
 3124              		.loc 1 856 26 view .LVU935
 3125 04be 3080     		strh	r0, [r6]	@ movhi
 857:Src/register_interface.c ****             }
 3126              		.loc 1 857 15 is_stmt 1 view .LVU936
 3127              	.LBE96:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3128              		.loc 1 644 11 is_stmt 0 view .LVU937
 3129 04c0 0020     		movs	r0, #0
 3130              	.LBB97:
 857:Src/register_interface.c ****             }
 3131              		.loc 1 857 15 view .LVU938
 3132 04c2 78E7     		b	.L210
 3133              	.LVL519:
 3134              	.L244:
 862:Src/register_interface.c ****               break;
 3135              		.loc 1 862 15 is_stmt 1 view .LVU939
 862:Src/register_interface.c ****               break;
 3136              		.loc 1 862 28 is_stmt 0 view .LVU940
 3137 04c4 7448     		ldr	r0, .L364+20
 3138              	.LVL520:
 862:Src/register_interface.c ****               break;
 3139              		.loc 1 862 28 view .LVU941
 3140 04c6 FFF7FEFF 		bl	STO_PLL_GetEstimatedCurrent
 3141              	.LVL521:
 862:Src/register_interface.c ****               break;
 3142              		.loc 1 862 26 view .LVU942
 3143 04ca 3080     		strh	r0, [r6]	@ movhi
 863:Src/register_interface.c ****             }
 3144              		.loc 1 863 15 is_stmt 1 view .LVU943
 3145              	.LBE97:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3146              		.loc 1 644 11 is_stmt 0 view .LVU944
 3147 04cc 0020     		movs	r0, #0
 3148              	.LBB98:
 863:Src/register_interface.c ****             }
 3149              		.loc 1 863 15 view .LVU945
 3150 04ce 72E7     		b	.L210
 3151              	.LVL522:
ARM GAS  /tmp/ccbp0CWv.s 			page 96


 3152              	.L237:
 874:Src/register_interface.c ****               break;
 3153              		.loc 1 874 15 is_stmt 1 view .LVU946
 874:Src/register_interface.c ****               break;
 3154              		.loc 1 874 28 is_stmt 0 view .LVU947
 3155 04d0 7148     		ldr	r0, .L364+20
 3156              	.LVL523:
 874:Src/register_interface.c ****               break;
 3157              		.loc 1 874 28 view .LVU948
 3158 04d2 FFF7FEFF 		bl	STO_PLL_GetEstimatedBemf
 3159              	.LVL524:
 874:Src/register_interface.c ****               break;
 3160              		.loc 1 874 26 view .LVU949
 3161 04d6 3080     		strh	r0, [r6]	@ movhi
 875:Src/register_interface.c ****             }
 3162              		.loc 1 875 15 is_stmt 1 view .LVU950
 3163              	.LBE98:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3164              		.loc 1 644 11 is_stmt 0 view .LVU951
 3165 04d8 0020     		movs	r0, #0
 3166              	.LBB99:
 875:Src/register_interface.c ****             }
 3167              		.loc 1 875 15 view .LVU952
 3168 04da 6CE7     		b	.L210
 3169              	.LVL525:
 3170              	.L213:
 3171              	.LBB59:
 895:Src/register_interface.c ****               int16_t hC2;
 3172              		.loc 1 895 15 is_stmt 1 view .LVU953
 896:Src/register_interface.c ****               STO_PLL_GetObserverGains(stoPLLSensor[motorID], &hC1, &hC2);
 3173              		.loc 1 896 15 view .LVU954
 897:Src/register_interface.c ****               *regdata16 = hC2;
 3174              		.loc 1 897 15 view .LVU955
 3175 04dc 03AA     		add	r2, sp, #12
 3176 04de 0DF10A01 		add	r1, sp, #10
 3177              	.LVL526:
 897:Src/register_interface.c ****               *regdata16 = hC2;
 3178              		.loc 1 897 15 is_stmt 0 view .LVU956
 3179 04e2 6D48     		ldr	r0, .L364+20
 3180              	.LVL527:
 897:Src/register_interface.c ****               *regdata16 = hC2;
 3181              		.loc 1 897 15 view .LVU957
 3182 04e4 FFF7FEFF 		bl	STO_PLL_GetObserverGains
 3183              	.LVL528:
 898:Src/register_interface.c ****               break;
 3184              		.loc 1 898 15 is_stmt 1 view .LVU958
 898:Src/register_interface.c ****               break;
 3185              		.loc 1 898 26 is_stmt 0 view .LVU959
 3186 04e8 BDF90C30 		ldrsh	r3, [sp, #12]
 3187 04ec 3380     		strh	r3, [r6]	@ movhi
 899:Src/register_interface.c ****             }
 3188              		.loc 1 899 15 is_stmt 1 view .LVU960
 3189              	.LBE59:
 3190              	.LBE99:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3191              		.loc 1 644 11 is_stmt 0 view .LVU961
 3192 04ee 0020     		movs	r0, #0
ARM GAS  /tmp/ccbp0CWv.s 			page 97


 3193 04f0 61E7     		b	.L210
 3194              	.LVL529:
 3195              	.L201:
 3196              	.LBB100:
 904:Src/register_interface.c ****               break;
 3197              		.loc 1 904 15 is_stmt 1 view .LVU962
 904:Src/register_interface.c ****               break;
 3198              		.loc 1 904 28 is_stmt 0 view .LVU963
 3199 04f2 6A48     		ldr	r0, .L364+24
 3200              	.LVL530:
 904:Src/register_interface.c ****               break;
 3201              		.loc 1 904 28 view .LVU964
 3202 04f4 FFF7FEFF 		bl	PID_GetKI
 3203              	.LVL531:
 904:Src/register_interface.c ****               break;
 3204              		.loc 1 904 26 view .LVU965
 3205 04f8 3080     		strh	r0, [r6]	@ movhi
 905:Src/register_interface.c ****             }
 3206              		.loc 1 905 15 is_stmt 1 view .LVU966
 3207              	.LBE100:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3208              		.loc 1 644 11 is_stmt 0 view .LVU967
 3209 04fa 0020     		movs	r0, #0
 3210              	.LBB101:
 905:Src/register_interface.c ****             }
 3211              		.loc 1 905 15 view .LVU968
 3212 04fc 5BE7     		b	.L210
 3213              	.LVL532:
 3214              	.L248:
 916:Src/register_interface.c ****               {
 3215              		.loc 1 916 15 is_stmt 1 view .LVU969
 919:Src/register_interface.c ****               }
 3216              		.loc 1 919 17 view .LVU970
 919:Src/register_interface.c ****               }
 3217              		.loc 1 919 30 is_stmt 0 view .LVU971
 3218 04fe 6848     		ldr	r0, .L364+28
 3219              	.LVL533:
 919:Src/register_interface.c ****               }
 3220              		.loc 1 919 30 view .LVU972
 3221 0500 FFF7FEFF 		bl	SPD_GetElAngle
 3222              	.LVL534:
 919:Src/register_interface.c ****               }
 3223              		.loc 1 919 28 view .LVU973
 3224 0504 3080     		strh	r0, [r6]	@ movhi
 3225              	.LBE101:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3226              		.loc 1 644 11 view .LVU974
 3227 0506 0020     		movs	r0, #0
 3228              	.LBB102:
 3229 0508 55E7     		b	.L210
 3230              	.LVL535:
 3231              	.L246:
 937:Src/register_interface.c ****               break;
 3232              		.loc 1 937 15 is_stmt 1 view .LVU975
 937:Src/register_interface.c ****               break;
 3233              		.loc 1 937 28 is_stmt 0 view .LVU976
 3234 050a 6548     		ldr	r0, .L364+28
ARM GAS  /tmp/ccbp0CWv.s 			page 98


 3235              	.LVL536:
 937:Src/register_interface.c ****               break;
 3236              		.loc 1 937 28 view .LVU977
 3237 050c FFF7FEFF 		bl	STO_CR_GetEstimatedCurrent
 3238              	.LVL537:
 937:Src/register_interface.c ****               break;
 3239              		.loc 1 937 26 view .LVU978
 3240 0510 3080     		strh	r0, [r6]	@ movhi
 938:Src/register_interface.c ****             }
 3241              		.loc 1 938 15 is_stmt 1 view .LVU979
 3242              	.LBE102:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3243              		.loc 1 644 11 is_stmt 0 view .LVU980
 3244 0512 0020     		movs	r0, #0
 3245              	.LBB103:
 938:Src/register_interface.c ****             }
 3246              		.loc 1 938 15 view .LVU981
 3247 0514 4FE7     		b	.L210
 3248              	.LVL538:
 3249              	.L251:
 943:Src/register_interface.c ****               break;
 3250              		.loc 1 943 15 is_stmt 1 view .LVU982
 943:Src/register_interface.c ****               break;
 3251              		.loc 1 943 28 is_stmt 0 view .LVU983
 3252 0516 6248     		ldr	r0, .L364+28
 3253              	.LVL539:
 943:Src/register_interface.c ****               break;
 3254              		.loc 1 943 28 view .LVU984
 3255 0518 FFF7FEFF 		bl	STO_CR_GetEstimatedCurrent
 3256              	.LVL540:
 943:Src/register_interface.c ****               break;
 3257              		.loc 1 943 76 view .LVU985
 3258 051c 0314     		asrs	r3, r0, #16
 943:Src/register_interface.c ****               break;
 3259              		.loc 1 943 26 view .LVU986
 3260 051e 3380     		strh	r3, [r6]	@ movhi
 944:Src/register_interface.c ****             }
 3261              		.loc 1 944 15 is_stmt 1 view .LVU987
 3262              	.LBE103:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3263              		.loc 1 644 11 is_stmt 0 view .LVU988
 3264 0520 0020     		movs	r0, #0
 3265              	.LBB104:
 944:Src/register_interface.c ****             }
 3266              		.loc 1 944 15 view .LVU989
 3267 0522 48E7     		b	.L210
 3268              	.LVL541:
 3269              	.L235:
 955:Src/register_interface.c ****               break;
 3270              		.loc 1 955 15 is_stmt 1 view .LVU990
 955:Src/register_interface.c ****               break;
 3271              		.loc 1 955 28 is_stmt 0 view .LVU991
 3272 0524 5E48     		ldr	r0, .L364+28
 3273              	.LVL542:
 955:Src/register_interface.c ****               break;
 3274              		.loc 1 955 28 view .LVU992
 3275 0526 FFF7FEFF 		bl	STO_CR_GetEstimatedBemf
ARM GAS  /tmp/ccbp0CWv.s 			page 99


 3276              	.LVL543:
 955:Src/register_interface.c ****               break;
 3277              		.loc 1 955 73 view .LVU993
 3278 052a 0314     		asrs	r3, r0, #16
 955:Src/register_interface.c ****               break;
 3279              		.loc 1 955 26 view .LVU994
 3280 052c 3380     		strh	r3, [r6]	@ movhi
 956:Src/register_interface.c ****             }
 3281              		.loc 1 956 15 is_stmt 1 view .LVU995
 3282              	.LBE104:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3283              		.loc 1 644 11 is_stmt 0 view .LVU996
 3284 052e 0020     		movs	r0, #0
 3285              	.LBB105:
 956:Src/register_interface.c ****             }
 3286              		.loc 1 956 15 view .LVU997
 3287 0530 41E7     		b	.L210
 3288              	.LVL544:
 3289              	.L218:
 3290              	.LBB60:
 961:Src/register_interface.c ****               int16_t hC2;
 3291              		.loc 1 961 15 is_stmt 1 view .LVU998
 962:Src/register_interface.c ****               STO_CR_GetObserverGains(stoCRSensor[motorID], &hC1, &hC2);
 3292              		.loc 1 962 15 view .LVU999
 963:Src/register_interface.c ****               *regdata16 = hC1;
 3293              		.loc 1 963 15 view .LVU1000
 3294 0532 03AA     		add	r2, sp, #12
 3295 0534 0DF10A01 		add	r1, sp, #10
 3296              	.LVL545:
 963:Src/register_interface.c ****               *regdata16 = hC1;
 3297              		.loc 1 963 15 is_stmt 0 view .LVU1001
 3298 0538 5948     		ldr	r0, .L364+28
 3299              	.LVL546:
 963:Src/register_interface.c ****               *regdata16 = hC1;
 3300              		.loc 1 963 15 view .LVU1002
 3301 053a FFF7FEFF 		bl	STO_CR_GetObserverGains
 3302              	.LVL547:
 964:Src/register_interface.c ****               break;
 3303              		.loc 1 964 15 is_stmt 1 view .LVU1003
 964:Src/register_interface.c ****               break;
 3304              		.loc 1 964 26 is_stmt 0 view .LVU1004
 3305 053e BDF90A30 		ldrsh	r3, [sp, #10]
 3306 0542 3380     		strh	r3, [r6]	@ movhi
 965:Src/register_interface.c ****             }
 3307              		.loc 1 965 15 is_stmt 1 view .LVU1005
 3308              	.LBE60:
 3309              	.LBE105:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3310              		.loc 1 644 11 is_stmt 0 view .LVU1006
 3311 0544 0020     		movs	r0, #0
 3312 0546 36E7     		b	.L210
 3313              	.LVL548:
 3314              	.L255:
 3315              	.LBB106:
 989:Src/register_interface.c ****               break;
 3316              		.loc 1 989 15 is_stmt 1 view .LVU1007
 989:Src/register_interface.c ****               break;
ARM GAS  /tmp/ccbp0CWv.s 			page 100


 3317              		.loc 1 989 39 is_stmt 0 view .LVU1008
 3318 0548 5048     		ldr	r0, .L364+8
 3319              	.LVL549:
 989:Src/register_interface.c ****               break;
 3320              		.loc 1 989 39 view .LVU1009
 3321 054a FFF7FEFF 		bl	PID_GetKIDivisorPOW2
 3322              	.LVL550:
 989:Src/register_interface.c ****               break;
 3323              		.loc 1 989 27 view .LVU1010
 3324 054e 3080     		strh	r0, [r6]	@ movhi
 990:Src/register_interface.c ****             }
 3325              		.loc 1 990 15 is_stmt 1 view .LVU1011
 3326              	.LBE106:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3327              		.loc 1 644 11 is_stmt 0 view .LVU1012
 3328 0550 0020     		movs	r0, #0
 3329              	.LBB107:
 990:Src/register_interface.c ****             }
 3330              		.loc 1 990 15 view .LVU1013
 3331 0552 30E7     		b	.L210
 3332              	.LVL551:
 3333              	.L258:
 995:Src/register_interface.c ****               break;
 3334              		.loc 1 995 15 is_stmt 1 view .LVU1014
 995:Src/register_interface.c ****               break;
 3335              		.loc 1 995 29 is_stmt 0 view .LVU1015
 3336 0554 4D48     		ldr	r0, .L364+8
 3337              	.LVL552:
 995:Src/register_interface.c ****               break;
 3338              		.loc 1 995 29 view .LVU1016
 3339 0556 FFF7FEFF 		bl	PID_GetKDDivisorPOW2
 3340              	.LVL553:
 995:Src/register_interface.c ****               break;
 3341              		.loc 1 995 27 view .LVU1017
 3342 055a 3080     		strh	r0, [r6]	@ movhi
 996:Src/register_interface.c ****             }
 3343              		.loc 1 996 15 is_stmt 1 view .LVU1018
 3344              	.LBE107:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3345              		.loc 1 644 11 is_stmt 0 view .LVU1019
 3346 055c 0020     		movs	r0, #0
 3347              	.LBB108:
 996:Src/register_interface.c ****             }
 3348              		.loc 1 996 15 view .LVU1020
 3349 055e 2AE7     		b	.L210
 3350              	.LVL554:
 3351              	.L253:
1006:Src/register_interface.c ****               break;
 3352              		.loc 1 1006 15 is_stmt 1 view .LVU1021
1006:Src/register_interface.c ****               break;
 3353              		.loc 1 1006 29 is_stmt 0 view .LVU1022
 3354 0560 494B     		ldr	r3, .L364+4
 3355 0562 1868     		ldr	r0, [r3]
 3356              	.LVL555:
1006:Src/register_interface.c ****               break;
 3357              		.loc 1 1006 29 view .LVU1023
 3358 0564 FFF7FEFF 		bl	PID_GetKIDivisorPOW2
ARM GAS  /tmp/ccbp0CWv.s 			page 101


 3359              	.LVL556:
1006:Src/register_interface.c ****               break;
 3360              		.loc 1 1006 27 view .LVU1024
 3361 0568 3080     		strh	r0, [r6]	@ movhi
1007:Src/register_interface.c ****             }
 3362              		.loc 1 1007 15 is_stmt 1 view .LVU1025
 3363              	.LBE108:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3364              		.loc 1 644 11 is_stmt 0 view .LVU1026
 3365 056a 0020     		movs	r0, #0
 3366              	.LBB109:
1007:Src/register_interface.c ****             }
 3367              		.loc 1 1007 15 view .LVU1027
 3368 056c 23E7     		b	.L210
 3369              	.LVL557:
 3370              	.L262:
1018:Src/register_interface.c ****               break;
 3371              		.loc 1 1018 15 is_stmt 1 view .LVU1028
1018:Src/register_interface.c ****               break;
 3372              		.loc 1 1018 29 is_stmt 0 view .LVU1029
 3373 056e 454B     		ldr	r3, .L364
 3374 0570 1868     		ldr	r0, [r3]
 3375              	.LVL558:
1018:Src/register_interface.c ****               break;
 3376              		.loc 1 1018 29 view .LVU1030
 3377 0572 FFF7FEFF 		bl	PID_GetKPDivisorPOW2
 3378              	.LVL559:
1018:Src/register_interface.c ****               break;
 3379              		.loc 1 1018 27 view .LVU1031
 3380 0576 3080     		strh	r0, [r6]	@ movhi
1019:Src/register_interface.c ****             }
 3381              		.loc 1 1019 15 is_stmt 1 view .LVU1032
 3382              	.LBE109:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3383              		.loc 1 644 11 is_stmt 0 view .LVU1033
 3384 0578 0020     		movs	r0, #0
 3385              	.LBB110:
1019:Src/register_interface.c ****             }
 3386              		.loc 1 1019 15 view .LVU1034
 3387 057a 1CE7     		b	.L210
 3388              	.LVL560:
 3389              	.L260:
1030:Src/register_interface.c ****               break;
 3390              		.loc 1 1030 15 is_stmt 1 view .LVU1035
1030:Src/register_interface.c ****               break;
 3391              		.loc 1 1030 29 is_stmt 0 view .LVU1036
 3392 057c 414B     		ldr	r3, .L364
 3393 057e 1868     		ldr	r0, [r3]
 3394              	.LVL561:
1030:Src/register_interface.c ****               break;
 3395              		.loc 1 1030 29 view .LVU1037
 3396 0580 FFF7FEFF 		bl	PID_GetKDDivisorPOW2
 3397              	.LVL562:
1030:Src/register_interface.c ****               break;
 3398              		.loc 1 1030 27 view .LVU1038
 3399 0584 3080     		strh	r0, [r6]	@ movhi
1031:Src/register_interface.c ****             }
ARM GAS  /tmp/ccbp0CWv.s 			page 102


 3400              		.loc 1 1031 15 is_stmt 1 view .LVU1039
 3401              	.LBE110:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3402              		.loc 1 644 11 is_stmt 0 view .LVU1040
 3403 0586 0020     		movs	r0, #0
 3404              	.LBB111:
1031:Src/register_interface.c ****             }
 3405              		.loc 1 1031 15 view .LVU1041
 3406 0588 15E7     		b	.L210
 3407              	.LVL563:
 3408              	.L265:
1036:Src/register_interface.c ****               break;
 3409              		.loc 1 1036 15 is_stmt 1 view .LVU1042
1036:Src/register_interface.c ****               break;
 3410              		.loc 1 1036 29 is_stmt 0 view .LVU1043
 3411 058a 4448     		ldr	r0, .L364+24
 3412              	.LVL564:
1036:Src/register_interface.c ****               break;
 3413              		.loc 1 1036 29 view .LVU1044
 3414 058c FFF7FEFF 		bl	PID_GetKIDivisorPOW2
 3415              	.LVL565:
1036:Src/register_interface.c ****               break;
 3416              		.loc 1 1036 27 view .LVU1045
 3417 0590 3080     		strh	r0, [r6]	@ movhi
1037:Src/register_interface.c ****             }
 3418              		.loc 1 1037 15 is_stmt 1 view .LVU1046
 3419              	.LBE111:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3420              		.loc 1 644 11 is_stmt 0 view .LVU1047
 3421 0592 0020     		movs	r0, #0
 3422              	.LBB112:
1037:Src/register_interface.c ****             }
 3423              		.loc 1 1037 15 view .LVU1048
 3424 0594 0FE7     		b	.L210
 3425              	.LVL566:
 3426              	.L302:
1037:Src/register_interface.c ****             }
 3427              		.loc 1 1037 15 view .LVU1049
 3428 0596 0020     		movs	r0, #0
 3429              	.LVL567:
1037:Src/register_interface.c ****             }
 3430              		.loc 1 1037 15 view .LVU1050
 3431 0598 0DE7     		b	.L210
 3432              	.LVL568:
 3433              	.L303:
1048:Src/register_interface.c ****               break;
 3434              		.loc 1 1048 22 view .LVU1051
 3435 059a 0520     		movs	r0, #5
 3436              	.LVL569:
1048:Src/register_interface.c ****               break;
 3437              		.loc 1 1048 22 view .LVU1052
 3438 059c 0BE7     		b	.L210
 3439              	.LVL570:
 3440              	.L193:
1048:Src/register_interface.c ****               break;
 3441              		.loc 1 1048 22 view .LVU1053
 3442              	.LBE112:
ARM GAS  /tmp/ccbp0CWv.s 			page 103


 3443              	.LBB113:
1063:Src/register_interface.c ****         int32_t *regdata32 = (int32_t *)data; //cstat !MISRAC2012-Rule-11.3
 3444              		.loc 1 1063 9 is_stmt 1 view .LVU1054
1064:Src/register_interface.c **** 
 3445              		.loc 1 1064 9 view .LVU1055
1066:Src/register_interface.c ****         {
 3446              		.loc 1 1066 9 view .LVU1056
1066:Src/register_interface.c ****         {
 3447              		.loc 1 1066 23 is_stmt 0 view .LVU1057
 3448 059e 9BB2     		uxth	r3, r3
1066:Src/register_interface.c ****         {
 3449              		.loc 1 1066 12 view .LVU1058
 3450 05a0 032B     		cmp	r3, #3
 3451 05a2 40F25E81 		bls	.L304
1068:Src/register_interface.c ****           {
 3452              		.loc 1 1068 11 is_stmt 1 view .LVU1059
 3453 05a6 B4F58C7F 		cmp	r4, #280
 3454 05aa 49D0     		beq	.L267
 3455 05ac 1DD8     		bhi	.L268
 3456 05ae 982C     		cmp	r4, #152
 3457 05b0 3DD0     		beq	.L269
 3458 05b2 07D9     		bls	.L349
 3459 05b4 D82C     		cmp	r4, #216
 3460 05b6 14D1     		bne	.L350
1090:Src/register_interface.c ****               break;
 3461              		.loc 1 1090 15 view .LVU1060
1090:Src/register_interface.c ****               break;
 3462              		.loc 1 1090 28 is_stmt 0 view .LVU1061
 3463 05b8 3748     		ldr	r0, .L364+20
 3464              	.LVL571:
1090:Src/register_interface.c ****               break;
 3465              		.loc 1 1090 28 view .LVU1062
 3466 05ba FFF7FEFF 		bl	STO_PLL_GetEstimatedBemfLevel
 3467              	.LVL572:
1090:Src/register_interface.c ****               break;
 3468              		.loc 1 1090 26 view .LVU1063
 3469 05be 3060     		str	r0, [r6]
1091:Src/register_interface.c ****             }
 3470              		.loc 1 1091 15 is_stmt 1 view .LVU1064
 3471              	.LBE113:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3472              		.loc 1 644 11 is_stmt 0 view .LVU1065
 3473 05c0 0020     		movs	r0, #0
 3474              	.LBB115:
1091:Src/register_interface.c ****             }
 3475              		.loc 1 1091 15 view .LVU1066
 3476 05c2 0FE0     		b	.L273
 3477              	.LVL573:
 3478              	.L349:
1091:Src/register_interface.c ****             }
 3479              		.loc 1 1091 15 view .LVU1067
 3480 05c4 182C     		cmp	r4, #24
 3481 05c6 2CD0     		beq	.L271
 3482 05c8 582C     		cmp	r4, #88
 3483 05ca 08D1     		bne	.L351
1078:Src/register_interface.c ****               break;
 3484              		.loc 1 1078 15 is_stmt 1 view .LVU1068
ARM GAS  /tmp/ccbp0CWv.s 			page 104


1078:Src/register_interface.c ****               break;
 3485              		.loc 1 1078 39 is_stmt 0 view .LVU1069
 3486 05cc 3148     		ldr	r0, .L364+16
 3487              	.LVL574:
1078:Src/register_interface.c ****               break;
 3488              		.loc 1 1078 39 view .LVU1070
 3489 05ce FFF7FEFF 		bl	MCI_GetAvrgMecSpeedUnit
 3490              	.LVL575:
1078:Src/register_interface.c ****               break;
 3491              		.loc 1 1078 79 view .LVU1071
 3492 05d2 00EB4000 		add	r0, r0, r0, lsl #1
 3493 05d6 4000     		lsls	r0, r0, #1
1078:Src/register_interface.c ****               break;
 3494              		.loc 1 1078 26 view .LVU1072
 3495 05d8 3060     		str	r0, [r6]
1079:Src/register_interface.c ****             }
 3496              		.loc 1 1079 15 is_stmt 1 view .LVU1073
 3497              	.LBE115:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3498              		.loc 1 644 11 is_stmt 0 view .LVU1074
 3499 05da 0020     		movs	r0, #0
 3500              	.LBB116:
1079:Src/register_interface.c ****             }
 3501              		.loc 1 1079 15 view .LVU1075
 3502 05dc 02E0     		b	.L273
 3503              	.LVL576:
 3504              	.L351:
1079:Src/register_interface.c ****             }
 3505              		.loc 1 1079 15 view .LVU1076
 3506 05de 0520     		movs	r0, #5
 3507              	.LVL577:
1079:Src/register_interface.c ****             }
 3508              		.loc 1 1079 15 view .LVU1077
 3509 05e0 00E0     		b	.L273
 3510              	.LVL578:
 3511              	.L350:
1079:Src/register_interface.c ****             }
 3512              		.loc 1 1079 15 view .LVU1078
 3513 05e2 0520     		movs	r0, #5
 3514              	.LVL579:
 3515              	.L273:
1125:Src/register_interface.c ****         }
 3516              		.loc 1 1125 11 is_stmt 1 view .LVU1079
1125:Src/register_interface.c ****         }
 3517              		.loc 1 1125 17 is_stmt 0 view .LVU1080
 3518 05e4 0423     		movs	r3, #4
 3519 05e6 3B80     		strh	r3, [r7]	@ movhi
 3520 05e8 37E1     		b	.L189
 3521              	.LVL580:
 3522              	.L268:
1125:Src/register_interface.c ****         }
 3523              		.loc 1 1125 17 view .LVU1081
 3524 05ea B4F5CC7F 		cmp	r4, #408
 3525 05ee 2DD0     		beq	.L275
 3526 05f0 41F65833 		movw	r3, #7000
 3527 05f4 9C42     		cmp	r4, r3
 3528 05f6 09D1     		bne	.L352
ARM GAS  /tmp/ccbp0CWv.s 			page 105


 3529              	.LBB114:
1113:Src/register_interface.c ****               ReadVal.Float_Val = PQD_GetAvrgElMotorPowerW(pMPM[M1]);
 3530              		.loc 1 1113 15 is_stmt 1 view .LVU1082
1114:Src/register_interface.c ****               *regdataU32 = ReadVal.U32_Val;
 3531              		.loc 1 1114 15 view .LVU1083
1114:Src/register_interface.c ****               *regdataU32 = ReadVal.U32_Val;
 3532              		.loc 1 1114 35 is_stmt 0 view .LVU1084
 3533 05f8 2A4B     		ldr	r3, .L364+32
 3534 05fa 1868     		ldr	r0, [r3]
 3535              	.LVL581:
1114:Src/register_interface.c ****               *regdataU32 = ReadVal.U32_Val;
 3536              		.loc 1 1114 35 view .LVU1085
 3537 05fc FFF7FEFF 		bl	PQD_GetAvrgElMotorPowerW
 3538              	.LVL582:
1114:Src/register_interface.c ****               *regdataU32 = ReadVal.U32_Val;
 3539              		.loc 1 1114 35 view .LVU1086
 3540 0600 8DED010A 		vstr.32	s0, [sp, #4]
1115:Src/register_interface.c ****               break;
 3541              		.loc 1 1115 15 is_stmt 1 view .LVU1087
1115:Src/register_interface.c ****               break;
 3542              		.loc 1 1115 27 is_stmt 0 view .LVU1088
 3543 0604 019B     		ldr	r3, [sp, #4]
 3544 0606 3360     		str	r3, [r6]
1116:Src/register_interface.c ****             }
 3545              		.loc 1 1116 15 is_stmt 1 view .LVU1089
 3546              	.LBE114:
 3547              	.LBE116:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3548              		.loc 1 644 11 is_stmt 0 view .LVU1090
 3549 0608 0020     		movs	r0, #0
 3550 060a EBE7     		b	.L273
 3551              	.LVL583:
 3552              	.L352:
 3553              	.LBB117:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3554              		.loc 1 644 11 view .LVU1091
 3555 060c B4F5AC7F 		cmp	r4, #344
 3556 0610 05D1     		bne	.L353
1102:Src/register_interface.c ****               break;
 3557              		.loc 1 1102 15 is_stmt 1 view .LVU1092
1102:Src/register_interface.c ****               break;
 3558              		.loc 1 1102 28 is_stmt 0 view .LVU1093
 3559 0612 2348     		ldr	r0, .L364+28
 3560              	.LVL584:
1102:Src/register_interface.c ****               break;
 3561              		.loc 1 1102 28 view .LVU1094
 3562 0614 FFF7FEFF 		bl	STO_CR_GetEstimatedBemfLevel
 3563              	.LVL585:
1102:Src/register_interface.c ****               break;
 3564              		.loc 1 1102 26 view .LVU1095
 3565 0618 3060     		str	r0, [r6]
1103:Src/register_interface.c ****             }
 3566              		.loc 1 1103 15 is_stmt 1 view .LVU1096
 3567              	.LBE117:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3568              		.loc 1 644 11 is_stmt 0 view .LVU1097
 3569 061a 0020     		movs	r0, #0
ARM GAS  /tmp/ccbp0CWv.s 			page 106


 3570              	.LBB118:
1103:Src/register_interface.c ****             }
 3571              		.loc 1 1103 15 view .LVU1098
 3572 061c E2E7     		b	.L273
 3573              	.LVL586:
 3574              	.L353:
1103:Src/register_interface.c ****             }
 3575              		.loc 1 1103 15 view .LVU1099
 3576 061e 0520     		movs	r0, #5
 3577              	.LVL587:
1103:Src/register_interface.c ****             }
 3578              		.loc 1 1103 15 view .LVU1100
 3579 0620 E0E7     		b	.L273
 3580              	.LVL588:
 3581              	.L271:
1072:Src/register_interface.c ****               break;
 3582              		.loc 1 1072 15 is_stmt 1 view .LVU1101
1072:Src/register_interface.c ****               break;
 3583              		.loc 1 1072 29 is_stmt 0 view .LVU1102
 3584 0622 1C48     		ldr	r0, .L364+16
 3585              	.LVL589:
1072:Src/register_interface.c ****               break;
 3586              		.loc 1 1072 29 view .LVU1103
 3587 0624 FFF7FEFF 		bl	MCI_GetFaultState
 3588              	.LVL590:
1072:Src/register_interface.c ****               break;
 3589              		.loc 1 1072 27 view .LVU1104
 3590 0628 3060     		str	r0, [r6]
1073:Src/register_interface.c ****             }
 3591              		.loc 1 1073 15 is_stmt 1 view .LVU1105
 3592              	.LBE118:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3593              		.loc 1 644 11 is_stmt 0 view .LVU1106
 3594 062a 0020     		movs	r0, #0
 3595              	.LBB119:
1073:Src/register_interface.c ****             }
 3596              		.loc 1 1073 15 view .LVU1107
 3597 062c DAE7     		b	.L273
 3598              	.LVL591:
 3599              	.L269:
1084:Src/register_interface.c ****               break;
 3600              		.loc 1 1084 15 is_stmt 1 view .LVU1108
1084:Src/register_interface.c ****               break;
 3601              		.loc 1 1084 39 is_stmt 0 view .LVU1109
 3602 062e 1948     		ldr	r0, .L364+16
 3603              	.LVL592:
1084:Src/register_interface.c ****               break;
 3604              		.loc 1 1084 39 view .LVU1110
 3605 0630 FFF7FEFF 		bl	MCI_GetMecSpeedRefUnit
 3606              	.LVL593:
1084:Src/register_interface.c ****               break;
 3607              		.loc 1 1084 78 view .LVU1111
 3608 0634 00EB4000 		add	r0, r0, r0, lsl #1
 3609 0638 4000     		lsls	r0, r0, #1
1084:Src/register_interface.c ****               break;
 3610              		.loc 1 1084 26 view .LVU1112
 3611 063a 3060     		str	r0, [r6]
ARM GAS  /tmp/ccbp0CWv.s 			page 107


1085:Src/register_interface.c ****             }
 3612              		.loc 1 1085 15 is_stmt 1 view .LVU1113
 3613              	.LBE119:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3614              		.loc 1 644 11 is_stmt 0 view .LVU1114
 3615 063c 0020     		movs	r0, #0
 3616              	.LBB120:
1085:Src/register_interface.c ****             }
 3617              		.loc 1 1085 15 view .LVU1115
 3618 063e D1E7     		b	.L273
 3619              	.LVL594:
 3620              	.L267:
1096:Src/register_interface.c ****               break;
 3621              		.loc 1 1096 15 is_stmt 1 view .LVU1116
1096:Src/register_interface.c ****               break;
 3622              		.loc 1 1096 28 is_stmt 0 view .LVU1117
 3623 0640 1548     		ldr	r0, .L364+20
 3624              	.LVL595:
1096:Src/register_interface.c ****               break;
 3625              		.loc 1 1096 28 view .LVU1118
 3626 0642 FFF7FEFF 		bl	STO_PLL_GetObservedBemfLevel
 3627              	.LVL596:
1096:Src/register_interface.c ****               break;
 3628              		.loc 1 1096 26 view .LVU1119
 3629 0646 3060     		str	r0, [r6]
1097:Src/register_interface.c ****             }
 3630              		.loc 1 1097 15 is_stmt 1 view .LVU1120
 3631              	.LBE120:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3632              		.loc 1 644 11 is_stmt 0 view .LVU1121
 3633 0648 0020     		movs	r0, #0
 3634              	.LBB121:
1097:Src/register_interface.c ****             }
 3635              		.loc 1 1097 15 view .LVU1122
 3636 064a CBE7     		b	.L273
 3637              	.LVL597:
 3638              	.L275:
1108:Src/register_interface.c ****               break;
 3639              		.loc 1 1108 15 is_stmt 1 view .LVU1123
1108:Src/register_interface.c ****               break;
 3640              		.loc 1 1108 28 is_stmt 0 view .LVU1124
 3641 064c 1448     		ldr	r0, .L364+28
 3642              	.LVL598:
1108:Src/register_interface.c ****               break;
 3643              		.loc 1 1108 28 view .LVU1125
 3644 064e FFF7FEFF 		bl	STO_CR_GetObservedBemfLevel
 3645              	.LVL599:
1108:Src/register_interface.c ****               break;
 3646              		.loc 1 1108 26 view .LVU1126
 3647 0652 3060     		str	r0, [r6]
1109:Src/register_interface.c ****             }
 3648              		.loc 1 1109 15 is_stmt 1 view .LVU1127
 3649              	.LBE121:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3650              		.loc 1 644 11 is_stmt 0 view .LVU1128
 3651 0654 0020     		movs	r0, #0
 3652              	.LBB122:
ARM GAS  /tmp/ccbp0CWv.s 			page 108


1109:Src/register_interface.c ****             }
 3653              		.loc 1 1109 15 view .LVU1129
 3654 0656 C5E7     		b	.L273
 3655              	.LVL600:
 3656              	.L192:
1109:Src/register_interface.c ****             }
 3657              		.loc 1 1109 15 view .LVU1130
 3658              	.LBE122:
 3659              	.LBB123:
1136:Src/register_interface.c ****         switch (regID)
 3660              		.loc 1 1136 9 is_stmt 1 view .LVU1131
1137:Src/register_interface.c ****         {
 3661              		.loc 1 1137 9 view .LVU1132
 3662 0658 A02C     		cmp	r4, #160
 3663 065a 2ED0     		beq	.L278
 3664 065c 08D8     		bhi	.L279
 3665 065e 202C     		cmp	r4, #32
 3666 0660 26D0     		beq	.L280
 3667 0662 602C     		cmp	r4, #96
 3668 0664 2FD1     		bne	.L282
1145:Src/register_interface.c ****             break;
 3669              		.loc 1 1145 13 view .LVU1133
1145:Src/register_interface.c ****             break;
 3670              		.loc 1 1145 22 is_stmt 0 view .LVU1134
 3671 0666 3A46     		mov	r2, r7
 3672 0668 0F48     		ldr	r0, .L364+36
 3673              	.LVL601:
1145:Src/register_interface.c ****             break;
 3674              		.loc 1 1145 22 view .LVU1135
 3675 066a FFF7FEFF 		bl	RI_MovString
 3676              	.LVL602:
1146:Src/register_interface.c ****           }
 3677              		.loc 1 1146 13 is_stmt 1 view .LVU1136
 3678 066e F4E0     		b	.L189
 3679              	.LVL603:
 3680              	.L279:
1146:Src/register_interface.c ****           }
 3681              		.loc 1 1146 13 is_stmt 0 view .LVU1137
 3682 0670 E02C     		cmp	r4, #224
 3683 0672 28D1     		bne	.L282
1157:Src/register_interface.c ****             break;
 3684              		.loc 1 1157 9 is_stmt 1 view .LVU1138
1157:Src/register_interface.c ****             break;
 3685              		.loc 1 1157 47 is_stmt 0 view .LVU1139
 3686 0674 0D4A     		ldr	r2, .L364+40
 3687 0676 1068     		ldr	r0, [r2]
 3688              	.LVL604:
1157:Src/register_interface.c ****             break;
 3689              		.loc 1 1157 18 view .LVU1140
 3690 0678 3A46     		mov	r2, r7
 3691 067a 2430     		adds	r0, r0, #36
 3692 067c FFF7FEFF 		bl	RI_MovString
 3693              	.LVL605:
1158:Src/register_interface.c ****           }
 3694              		.loc 1 1158 13 is_stmt 1 view .LVU1141
 3695 0680 EBE0     		b	.L189
 3696              	.L365:
ARM GAS  /tmp/ccbp0CWv.s 			page 109


 3697 0682 00BF     		.align	2
 3698              	.L364:
 3699 0684 00000000 		.word	pPIDIq
 3700 0688 00000000 		.word	pPIDId
 3701 068c 00000000 		.word	PIDSpeedHandle_M1
 3702 0690 00000000 		.word	BusVoltageSensor_M1
 3703 0694 00000000 		.word	Mci
 3704 0698 00000000 		.word	STO_PLL_M1
 3705 069c 34000000 		.word	STO_PLL_M1+52
 3706 06a0 00000000 		.word	STO_CR_M1
 3707 06a4 00000000 		.word	pMPM
 3708 06a8 00000000 		.word	CTL_BOARD
 3709 06ac 00000000 		.word	MotorConfig_reg
 3710              	.LVL606:
 3711              	.L280:
1140:Src/register_interface.c ****             break;
 3712              		.loc 1 1140 9 view .LVU1142
1140:Src/register_interface.c ****             break;
 3713              		.loc 1 1140 18 is_stmt 0 view .LVU1143
 3714 06b0 3A46     		mov	r2, r7
 3715 06b2 6D48     		ldr	r0, .L366
 3716              	.LVL607:
1140:Src/register_interface.c ****             break;
 3717              		.loc 1 1140 18 view .LVU1144
 3718 06b4 FFF7FEFF 		bl	RI_MovString
 3719              	.LVL608:
1141:Src/register_interface.c **** 
 3720              		.loc 1 1141 13 is_stmt 1 view .LVU1145
 3721 06b8 CFE0     		b	.L189
 3722              	.LVL609:
 3723              	.L278:
1151:Src/register_interface.c ****             break;
 3724              		.loc 1 1151 13 view .LVU1146
1151:Src/register_interface.c ****             break;
 3725              		.loc 1 1151 22 is_stmt 0 view .LVU1147
 3726 06ba 3A46     		mov	r2, r7
 3727 06bc 6B48     		ldr	r0, .L366+4
 3728              	.LVL610:
1151:Src/register_interface.c ****             break;
 3729              		.loc 1 1151 22 view .LVU1148
 3730 06be 0068     		ldr	r0, [r0]
 3731 06c0 FFF7FEFF 		bl	RI_MovString
 3732              	.LVL611:
1152:Src/register_interface.c ****           }
 3733              		.loc 1 1152 13 is_stmt 1 view .LVU1149
 3734 06c4 C9E0     		b	.L189
 3735              	.LVL612:
 3736              	.L282:
1163:Src/register_interface.c ****             *size= 0 ; /* */
 3737              		.loc 1 1163 13 view .LVU1150
1164:Src/register_interface.c ****             break;
 3738              		.loc 1 1164 13 view .LVU1151
1164:Src/register_interface.c ****             break;
 3739              		.loc 1 1164 18 is_stmt 0 view .LVU1152
 3740 06c6 0023     		movs	r3, #0
 3741              	.LVL613:
1164:Src/register_interface.c ****             break;
ARM GAS  /tmp/ccbp0CWv.s 			page 110


 3742              		.loc 1 1164 18 view .LVU1153
 3743 06c8 3B80     		strh	r3, [r7]	@ movhi
1165:Src/register_interface.c ****           }
 3744              		.loc 1 1165 13 is_stmt 1 view .LVU1154
1163:Src/register_interface.c ****             *size= 0 ; /* */
 3745              		.loc 1 1163 20 is_stmt 0 view .LVU1155
 3746 06ca 0520     		movs	r0, #5
 3747              	.LVL614:
1165:Src/register_interface.c ****           }
 3748              		.loc 1 1165 13 view .LVU1156
 3749 06cc C5E0     		b	.L189
 3750              	.LVL615:
 3751              	.L190:
1165:Src/register_interface.c ****           }
 3752              		.loc 1 1165 13 view .LVU1157
 3753              	.LBE123:
 3754              	.LBB124:
1174:Src/register_interface.c ****         uint8_t * rawData = data;
 3755              		.loc 1 1174 9 is_stmt 1 view .LVU1158
1175:Src/register_interface.c ****         rawData++;
 3756              		.loc 1 1175 9 view .LVU1159
1176:Src/register_interface.c ****         rawData++;
 3757              		.loc 1 1176 9 view .LVU1160
1177:Src/register_interface.c **** 
 3758              		.loc 1 1177 9 view .LVU1161
1177:Src/register_interface.c **** 
 3759              		.loc 1 1177 16 is_stmt 0 view .LVU1162
 3760 06ce 8A1C     		adds	r2, r1, #2
 3761              	.LVL616:
1179:Src/register_interface.c ****         {
 3762              		.loc 1 1179 9 is_stmt 1 view .LVU1163
 3763 06d0 B4F5D47F 		cmp	r4, #424
 3764 06d4 00F08A80 		beq	.L284
 3765 06d8 1BD8     		bhi	.L285
 3766 06da A82C     		cmp	r4, #168
 3767 06dc 66D0     		beq	.L286
 3768 06de 07D9     		bls	.L354
 3769 06e0 E82C     		cmp	r4, #232
 3770 06e2 11D1     		bne	.L355
1225:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3771              		.loc 1 1225 13 view .LVU1164
1225:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3772              		.loc 1 1225 22 is_stmt 0 view .LVU1165
 3773 06e4 0E21     		movs	r1, #14
 3774              	.LVL617:
1225:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3775              		.loc 1 1225 22 view .LVU1166
 3776 06e6 3180     		strh	r1, [r6]	@ movhi
1226:Src/register_interface.c ****             {
 3777              		.loc 1 1226 13 is_stmt 1 view .LVU1167
1226:Src/register_interface.c ****             {
 3778              		.loc 1 1226 16 is_stmt 0 view .LVU1168
 3779 06e8 0F2B     		cmp	r3, #15
 3780 06ea 72D8     		bhi	.L356
1228:Src/register_interface.c ****             }
 3781              		.loc 1 1228 22 view .LVU1169
 3782 06ec 0820     		movs	r0, #8
ARM GAS  /tmp/ccbp0CWv.s 			page 111


 3783              	.LVL618:
1228:Src/register_interface.c ****             }
 3784              		.loc 1 1228 22 view .LVU1170
 3785 06ee 0CE0     		b	.L290
 3786              	.LVL619:
 3787              	.L354:
1228:Src/register_interface.c ****             }
 3788              		.loc 1 1228 22 view .LVU1171
 3789 06f0 282C     		cmp	r4, #40
 3790 06f2 34D0     		beq	.L288
 3791 06f4 682C     		cmp	r4, #104
 3792 06f6 05D1     		bne	.L357
1197:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3793              		.loc 1 1197 13 is_stmt 1 view .LVU1172
1197:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3794              		.loc 1 1197 22 is_stmt 0 view .LVU1173
 3795 06f8 3C21     		movs	r1, #60
 3796              	.LVL620:
1197:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3797              		.loc 1 1197 22 view .LVU1174
 3798 06fa 3180     		strh	r1, [r6]	@ movhi
1198:Src/register_interface.c ****             {
 3799              		.loc 1 1198 13 is_stmt 1 view .LVU1175
1198:Src/register_interface.c ****             {
 3800              		.loc 1 1198 16 is_stmt 0 view .LVU1176
 3801 06fc 3D2B     		cmp	r3, #61
 3802 06fe 3DD8     		bhi	.L358
1200:Src/register_interface.c ****             }
 3803              		.loc 1 1200 22 view .LVU1177
 3804 0700 0820     		movs	r0, #8
 3805              	.LVL621:
1200:Src/register_interface.c ****             }
 3806              		.loc 1 1200 22 view .LVU1178
 3807 0702 02E0     		b	.L290
 3808              	.LVL622:
 3809              	.L357:
1200:Src/register_interface.c ****             }
 3810              		.loc 1 1200 22 view .LVU1179
 3811 0704 0520     		movs	r0, #5
 3812              	.LVL623:
1200:Src/register_interface.c ****             }
 3813              		.loc 1 1200 22 view .LVU1180
 3814 0706 00E0     		b	.L290
 3815              	.LVL624:
 3816              	.L355:
1200:Src/register_interface.c ****             }
 3817              		.loc 1 1200 22 view .LVU1181
 3818 0708 0520     		movs	r0, #5
 3819              	.LVL625:
 3820              	.L290:
1310:Src/register_interface.c ****         break;
 3821              		.loc 1 1310 9 is_stmt 1 view .LVU1182
1310:Src/register_interface.c ****         break;
 3822              		.loc 1 1310 18 is_stmt 0 view .LVU1183
 3823 070a 3388     		ldrh	r3, [r6]
1310:Src/register_interface.c ****         break;
 3824              		.loc 1 1310 28 view .LVU1184
ARM GAS  /tmp/ccbp0CWv.s 			page 112


 3825 070c 0233     		adds	r3, r3, #2
1310:Src/register_interface.c ****         break;
 3826              		.loc 1 1310 15 view .LVU1185
 3827 070e 3B80     		strh	r3, [r7]	@ movhi
1311:Src/register_interface.c ****       }
 3828              		.loc 1 1311 9 is_stmt 1 view .LVU1186
 3829 0710 A3E0     		b	.L189
 3830              	.LVL626:
 3831              	.L285:
1311:Src/register_interface.c ****       }
 3832              		.loc 1 1311 9 is_stmt 0 view .LVU1187
 3833 0712 B4F50A7F 		cmp	r4, #552
 3834 0716 7AD0     		beq	.L292
 3835 0718 B4F55A7F 		cmp	r4, #872
 3836 071c 0DD1     		bne	.L359
 3837              	.LBB125:
1290:Src/register_interface.c ****             uint16_t *idref = (uint16_t *)&rawData[2]; //cstat !MISRAC2012-Rule-11.3
 3838              		.loc 1 1290 13 is_stmt 1 view .LVU1188
 3839              	.LVL627:
1291:Src/register_interface.c **** 
 3840              		.loc 1 1291 13 view .LVU1189
1293:Src/register_interface.c ****             *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 3841              		.loc 1 1293 13 view .LVU1190
1293:Src/register_interface.c ****             *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 3842              		.loc 1 1293 22 is_stmt 0 view .LVU1191
 3843 071e 0423     		movs	r3, #4
 3844              	.LVL628:
1293:Src/register_interface.c ****             *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 3845              		.loc 1 1293 22 view .LVU1192
 3846 0720 0B80     		strh	r3, [r1]	@ movhi
1294:Src/register_interface.c ****             *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 3847              		.loc 1 1294 13 is_stmt 1 view .LVU1193
1294:Src/register_interface.c ****             *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 3848              		.loc 1 1294 32 is_stmt 0 view .LVU1194
 3849 0722 534C     		ldr	r4, .L366+8
 3850              	.LVL629:
1294:Src/register_interface.c ****             *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 3851              		.loc 1 1294 32 view .LVU1195
 3852 0724 2046     		mov	r0, r4
 3853              	.LVL630:
1294:Src/register_interface.c ****             *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 3854              		.loc 1 1294 32 view .LVU1196
 3855 0726 FFF7FEFF 		bl	MCI_GetIqdref
 3856              	.LVL631:
1294:Src/register_interface.c ****             *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 3857              		.loc 1 1294 20 view .LVU1197
 3858 072a 7080     		strh	r0, [r6, #2]	@ movhi
1295:Src/register_interface.c ****             break;
 3859              		.loc 1 1295 13 is_stmt 1 view .LVU1198
1295:Src/register_interface.c ****             break;
 3860              		.loc 1 1295 32 is_stmt 0 view .LVU1199
 3861 072c 2046     		mov	r0, r4
 3862 072e FFF7FEFF 		bl	MCI_GetIqdref
 3863              	.LVL632:
1295:Src/register_interface.c ****             break;
 3864              		.loc 1 1295 22 view .LVU1200
 3865 0732 000C     		lsrs	r0, r0, #16
ARM GAS  /tmp/ccbp0CWv.s 			page 113


1295:Src/register_interface.c ****             break;
 3866              		.loc 1 1295 20 view .LVU1201
 3867 0734 B080     		strh	r0, [r6, #4]	@ movhi
1296:Src/register_interface.c ****     }
 3868              		.loc 1 1296 13 is_stmt 1 view .LVU1202
 3869              	.LBE125:
 3870              	.LBE124:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3871              		.loc 1 644 11 is_stmt 0 view .LVU1203
 3872 0736 0020     		movs	r0, #0
 3873              	.LBB135:
 3874              	.LBB126:
1296:Src/register_interface.c ****     }
 3875              		.loc 1 1296 13 view .LVU1204
 3876 0738 E7E7     		b	.L290
 3877              	.LVL633:
 3878              	.L359:
1296:Src/register_interface.c ****     }
 3879              		.loc 1 1296 13 view .LVU1205
 3880              	.LBE126:
 3881 073a B4F5F47F 		cmp	r4, #488
 3882 073e 0CD1     		bne	.L360
 3883              	.LBB127:
1250:Src/register_interface.c ****             uint16_t *duration = (uint16_t *)&rawData[2]; //cstat !MISRAC2012-Rule-11.3
 3884              		.loc 1 1250 13 is_stmt 1 view .LVU1206
 3885              	.LVL634:
1251:Src/register_interface.c **** 
 3886              		.loc 1 1251 13 view .LVU1207
1253:Src/register_interface.c ****             *torque = MCI_GetLastRampFinalTorque(pMCIN);
 3887              		.loc 1 1253 13 view .LVU1208
1253:Src/register_interface.c ****             *torque = MCI_GetLastRampFinalTorque(pMCIN);
 3888              		.loc 1 1253 22 is_stmt 0 view .LVU1209
 3889 0740 0423     		movs	r3, #4
 3890              	.LVL635:
1253:Src/register_interface.c ****             *torque = MCI_GetLastRampFinalTorque(pMCIN);
 3891              		.loc 1 1253 22 view .LVU1210
 3892 0742 0B80     		strh	r3, [r1]	@ movhi
1254:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 3893              		.loc 1 1254 13 is_stmt 1 view .LVU1211
1254:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 3894              		.loc 1 1254 23 is_stmt 0 view .LVU1212
 3895 0744 4A4C     		ldr	r4, .L366+8
 3896              	.LVL636:
1254:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 3897              		.loc 1 1254 23 view .LVU1213
 3898 0746 2046     		mov	r0, r4
 3899              	.LVL637:
1254:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 3900              		.loc 1 1254 23 view .LVU1214
 3901 0748 FFF7FEFF 		bl	MCI_GetLastRampFinalTorque
 3902              	.LVL638:
1254:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 3903              		.loc 1 1254 21 view .LVU1215
 3904 074c 7080     		strh	r0, [r6, #2]	@ movhi
1255:Src/register_interface.c ****             break;
 3905              		.loc 1 1255 13 is_stmt 1 view .LVU1216
1255:Src/register_interface.c ****             break;
ARM GAS  /tmp/ccbp0CWv.s 			page 114


 3906              		.loc 1 1255 25 is_stmt 0 view .LVU1217
 3907 074e 2046     		mov	r0, r4
 3908 0750 FFF7FEFF 		bl	MCI_GetLastRampFinalDuration
 3909              	.LVL639:
1255:Src/register_interface.c ****             break;
 3910              		.loc 1 1255 23 view .LVU1218
 3911 0754 B080     		strh	r0, [r6, #4]	@ movhi
1256:Src/register_interface.c ****           }
 3912              		.loc 1 1256 13 is_stmt 1 view .LVU1219
 3913              	.LBE127:
 3914              	.LBE135:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3915              		.loc 1 644 11 is_stmt 0 view .LVU1220
 3916 0756 0020     		movs	r0, #0
 3917              	.LBB136:
 3918              	.LBB128:
1256:Src/register_interface.c ****           }
 3919              		.loc 1 1256 13 view .LVU1221
 3920 0758 D7E7     		b	.L290
 3921              	.LVL640:
 3922              	.L360:
1256:Src/register_interface.c ****           }
 3923              		.loc 1 1256 13 view .LVU1222
 3924              	.LBE128:
 3925 075a 0520     		movs	r0, #5
 3926              	.LVL641:
1256:Src/register_interface.c ****           }
 3927              		.loc 1 1256 13 view .LVU1223
 3928 075c D5E7     		b	.L290
 3929              	.LVL642:
 3930              	.L288:
1183:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3931              		.loc 1 1183 13 is_stmt 1 view .LVU1224
1183:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3932              		.loc 1 1183 22 is_stmt 0 view .LVU1225
 3933 075e 0A22     		movs	r2, #10
 3934              	.LVL643:
1183:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 3935              		.loc 1 1183 22 view .LVU1226
 3936 0760 0A80     		strh	r2, [r1]	@ movhi
1184:Src/register_interface.c ****             {
 3937              		.loc 1 1184 13 is_stmt 1 view .LVU1227
1184:Src/register_interface.c ****             {
 3938              		.loc 1 1184 16 is_stmt 0 view .LVU1228
 3939 0762 0B2B     		cmp	r3, #11
 3940 0764 76D9     		bls	.L305
1190:Src/register_interface.c ****             }
 3941              		.loc 1 1190 15 is_stmt 1 view .LVU1229
1190:Src/register_interface.c ****             }
 3942              		.loc 1 1190 21 is_stmt 0 view .LVU1230
 3943 0766 434B     		ldr	r3, .L366+12
 3944              	.LVL644:
1190:Src/register_interface.c ****             }
 3945              		.loc 1 1190 21 view .LVU1231
 3946 0768 1968     		ldr	r1, [r3]	@ unaligned
 3947              	.LVL645:
1190:Src/register_interface.c ****             }
ARM GAS  /tmp/ccbp0CWv.s 			page 115


 3948              		.loc 1 1190 21 view .LVU1232
 3949 076a 5A68     		ldr	r2, [r3, #4]	@ unaligned
 3950 076c C6F80210 		str	r1, [r6, #2]	@ unaligned
 3951 0770 C6F80620 		str	r2, [r6, #6]	@ unaligned
 3952 0774 1B89     		ldrh	r3, [r3, #8]	@ unaligned
 3953 0776 7381     		strh	r3, [r6, #10]	@ unaligned
 3954              	.LBE136:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3955              		.loc 1 644 11 view .LVU1233
 3956 0778 0020     		movs	r0, #0
 3957              	.LVL646:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 3958              		.loc 1 644 11 view .LVU1234
 3959 077a C6E7     		b	.L290
 3960              	.LVL647:
 3961              	.L358:
 3962              	.LBB137:
 3963              	.LBB129:
1204:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 3964              		.loc 1 1204 15 is_stmt 1 view .LVU1235
1204:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 3965              		.loc 1 1204 40 is_stmt 0 view .LVU1236
 3966 077c 3E4B     		ldr	r3, .L366+16
 3967              	.LVL648:
1204:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 3968              		.loc 1 1204 40 view .LVU1237
 3969 077e 1B68     		ldr	r3, [r3]
1205:Src/register_interface.c ****             }
 3970              		.loc 1 1205 15 is_stmt 1 view .LVU1238
1205:Src/register_interface.c ****             }
 3971              		.loc 1 1205 21 is_stmt 0 view .LVU1239
 3972 0780 03F1300C 		add	ip, r3, #48
 3973              	.LVL649:
 3974              	.L295:
1205:Src/register_interface.c ****             }
 3975              		.loc 1 1205 21 view .LVU1240
 3976 0784 1D68     		ldr	r5, [r3]	@ unaligned
 3977 0786 5C68     		ldr	r4, [r3, #4]	@ unaligned
 3978 0788 9868     		ldr	r0, [r3, #8]	@ unaligned
 3979 078a D968     		ldr	r1, [r3, #12]	@ unaligned
 3980 078c 1560     		str	r5, [r2]	@ unaligned
 3981 078e 5460     		str	r4, [r2, #4]	@ unaligned
 3982 0790 9060     		str	r0, [r2, #8]	@ unaligned
 3983 0792 D160     		str	r1, [r2, #12]	@ unaligned
 3984 0794 1033     		adds	r3, r3, #16
 3985 0796 1032     		adds	r2, r2, #16
 3986 0798 6345     		cmp	r3, ip
 3987 079a F3D1     		bne	.L295
 3988 079c 1868     		ldr	r0, [r3]	@ unaligned
 3989 079e 5968     		ldr	r1, [r3, #4]	@ unaligned
 3990 07a0 9B68     		ldr	r3, [r3, #8]	@ unaligned
 3991 07a2 1060     		str	r0, [r2]	@ unaligned
 3992 07a4 5160     		str	r1, [r2, #4]	@ unaligned
 3993 07a6 9360     		str	r3, [r2, #8]	@ unaligned
 3994              	.LBE129:
 3995              	.LBE137:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
ARM GAS  /tmp/ccbp0CWv.s 			page 116


 3996              		.loc 1 644 11 view .LVU1241
 3997 07a8 0020     		movs	r0, #0
 3998 07aa AEE7     		b	.L290
 3999              	.LVL650:
 4000              	.L286:
 4001              	.LBB138:
1211:Src/register_interface.c ****         if ((*rawSize) +2  > freeSpace)
 4002              		.loc 1 1211 9 is_stmt 1 view .LVU1242
1211:Src/register_interface.c ****         if ((*rawSize) +2  > freeSpace)
 4003              		.loc 1 1211 18 is_stmt 0 view .LVU1243
 4004 07ac 0E21     		movs	r1, #14
 4005              	.LVL651:
1211:Src/register_interface.c ****         if ((*rawSize) +2  > freeSpace)
 4006              		.loc 1 1211 18 view .LVU1244
 4007 07ae 3180     		strh	r1, [r6]	@ movhi
1212:Src/register_interface.c ****         {
 4008              		.loc 1 1212 9 is_stmt 1 view .LVU1245
1212:Src/register_interface.c ****         {
 4009              		.loc 1 1212 12 is_stmt 0 view .LVU1246
 4010 07b0 0F2B     		cmp	r3, #15
 4011 07b2 01DC     		bgt	.L361
1214:Src/register_interface.c ****         }
 4012              		.loc 1 1214 18 view .LVU1247
 4013 07b4 0820     		movs	r0, #8
 4014              	.LVL652:
1214:Src/register_interface.c ****         }
 4015              		.loc 1 1214 18 view .LVU1248
 4016 07b6 A8E7     		b	.L290
 4017              	.LVL653:
 4018              	.L361:
1218:Src/register_interface.c ****             }
 4019              		.loc 1 1218 11 is_stmt 1 view .LVU1249
1218:Src/register_interface.c ****             }
 4020              		.loc 1 1218 48 is_stmt 0 view .LVU1250
 4021 07b8 304B     		ldr	r3, .L366+20
 4022              	.LVL654:
1218:Src/register_interface.c ****             }
 4023              		.loc 1 1218 48 view .LVU1251
 4024 07ba 1B68     		ldr	r3, [r3]
1218:Src/register_interface.c ****             }
 4025              		.loc 1 1218 11 view .LVU1252
 4026 07bc 1C68     		ldr	r4, [r3]	@ unaligned
 4027              	.LVL655:
1218:Src/register_interface.c ****             }
 4028              		.loc 1 1218 11 view .LVU1253
 4029 07be 5868     		ldr	r0, [r3, #4]	@ unaligned
 4030              	.LVL656:
1218:Src/register_interface.c ****             }
 4031              		.loc 1 1218 11 view .LVU1254
 4032 07c0 9968     		ldr	r1, [r3, #8]	@ unaligned
 4033 07c2 C6F80240 		str	r4, [r6, #2]	@ unaligned
 4034 07c6 5060     		str	r0, [r2, #4]	@ unaligned
 4035 07c8 9160     		str	r1, [r2, #8]	@ unaligned
 4036 07ca 9B89     		ldrh	r3, [r3, #12]	@ unaligned
 4037 07cc 9381     		strh	r3, [r2, #12]	@ unaligned
 4038              	.LBE138:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
ARM GAS  /tmp/ccbp0CWv.s 			page 117


 4039              		.loc 1 644 11 view .LVU1255
 4040 07ce 0020     		movs	r0, #0
 4041 07d0 9BE7     		b	.L290
 4042              	.LVL657:
 4043              	.L356:
 4044              	.LBB139:
 4045              	.LBB130:
1232:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 4046              		.loc 1 1232 15 is_stmt 1 view .LVU1256
1232:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 4047              		.loc 1 1232 40 is_stmt 0 view .LVU1257
 4048 07d2 2B4B     		ldr	r3, .L366+24
 4049              	.LVL658:
1232:Src/register_interface.c ****               (void)memcpy(rawData, (uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 4050              		.loc 1 1232 40 view .LVU1258
 4051 07d4 1B68     		ldr	r3, [r3]
 4052              	.LVL659:
1233:Src/register_interface.c ****             }
 4053              		.loc 1 1233 15 is_stmt 1 view .LVU1259
1233:Src/register_interface.c ****             }
 4054              		.loc 1 1233 21 is_stmt 0 view .LVU1260
 4055 07d6 1C68     		ldr	r4, [r3]	@ unaligned
 4056              	.LVL660:
1233:Src/register_interface.c ****             }
 4057              		.loc 1 1233 21 view .LVU1261
 4058 07d8 5868     		ldr	r0, [r3, #4]	@ unaligned
 4059              	.LVL661:
1233:Src/register_interface.c ****             }
 4060              		.loc 1 1233 21 view .LVU1262
 4061 07da 9968     		ldr	r1, [r3, #8]	@ unaligned
 4062 07dc C6F80240 		str	r4, [r6, #2]	@ unaligned
 4063 07e0 5060     		str	r0, [r2, #4]	@ unaligned
 4064 07e2 9160     		str	r1, [r2, #8]	@ unaligned
 4065 07e4 9B89     		ldrh	r3, [r3, #12]	@ unaligned
 4066              	.LVL662:
1233:Src/register_interface.c ****             }
 4067              		.loc 1 1233 21 view .LVU1263
 4068 07e6 9381     		strh	r3, [r2, #12]	@ unaligned
 4069              	.LBE130:
 4070              	.LBE139:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4071              		.loc 1 644 11 view .LVU1264
 4072 07e8 0020     		movs	r0, #0
 4073 07ea 8EE7     		b	.L290
 4074              	.LVL663:
 4075              	.L284:
 4076              	.LBB140:
 4077              	.LBB131:
1240:Src/register_interface.c ****             uint16_t *duration = (uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
 4078              		.loc 1 1240 13 is_stmt 1 view .LVU1265
1241:Src/register_interface.c ****             *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 4079              		.loc 1 1241 13 view .LVU1266
1242:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
 4080              		.loc 1 1242 13 view .LVU1267
1242:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
 4081              		.loc 1 1242 31 is_stmt 0 view .LVU1268
 4082 07ec 204C     		ldr	r4, .L366+8
ARM GAS  /tmp/ccbp0CWv.s 			page 118


 4083              	.LVL664:
1242:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
 4084              		.loc 1 1242 31 view .LVU1269
 4085 07ee 2046     		mov	r0, r4
 4086              	.LVL665:
1242:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
 4087              		.loc 1 1242 31 view .LVU1270
 4088 07f0 FFF7FEFF 		bl	MCI_GetLastRampFinalSpeed
 4089              	.LVL666:
1242:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
 4090              		.loc 1 1242 73 view .LVU1271
 4091 07f4 00EB4000 		add	r0, r0, r0, lsl #1
 4092 07f8 4000     		lsls	r0, r0, #1
1242:Src/register_interface.c ****             *duration = MCI_GetLastRampFinalDuration(pMCIN);
 4093              		.loc 1 1242 18 view .LVU1272
 4094 07fa C6F80200 		str	r0, [r6, #2]
1243:Src/register_interface.c ****             *rawSize = 6;
 4095              		.loc 1 1243 13 is_stmt 1 view .LVU1273
1243:Src/register_interface.c ****             *rawSize = 6;
 4096              		.loc 1 1243 25 is_stmt 0 view .LVU1274
 4097 07fe 2046     		mov	r0, r4
 4098 0800 FFF7FEFF 		bl	MCI_GetLastRampFinalDuration
 4099              	.LVL667:
1243:Src/register_interface.c ****             *rawSize = 6;
 4100              		.loc 1 1243 23 view .LVU1275
 4101 0804 F080     		strh	r0, [r6, #6]	@ movhi
1244:Src/register_interface.c ****             break;
 4102              		.loc 1 1244 13 is_stmt 1 view .LVU1276
1244:Src/register_interface.c ****             break;
 4103              		.loc 1 1244 22 is_stmt 0 view .LVU1277
 4104 0806 0623     		movs	r3, #6
 4105 0808 3380     		strh	r3, [r6]	@ movhi
1245:Src/register_interface.c ****           }
 4106              		.loc 1 1245 13 is_stmt 1 view .LVU1278
 4107              	.LBE131:
 4108              	.LBE140:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4109              		.loc 1 644 11 is_stmt 0 view .LVU1279
 4110 080a 0020     		movs	r0, #0
 4111              	.LBB141:
 4112              	.LBB132:
1245:Src/register_interface.c ****           }
 4113              		.loc 1 1245 13 view .LVU1280
 4114 080c 7DE7     		b	.L290
 4115              	.LVL668:
 4116              	.L292:
1245:Src/register_interface.c ****           }
 4117              		.loc 1 1245 13 view .LVU1281
 4118              	.LBE132:
 4119              	.LBB133:
1261:Src/register_interface.c ****             uint16_t *finalTorque;
 4120              		.loc 1 1261 13 is_stmt 1 view .LVU1282
1262:Src/register_interface.c ****             uint16_t *durationms;
 4121              		.loc 1 1262 13 view .LVU1283
1263:Src/register_interface.c ****             RevUpCtrl_PhaseParams_t revUpPhase;
 4122              		.loc 1 1263 13 view .LVU1284
1264:Src/register_interface.c ****             uint8_t i;
ARM GAS  /tmp/ccbp0CWv.s 			page 119


 4123              		.loc 1 1264 13 view .LVU1285
1265:Src/register_interface.c **** 
 4124              		.loc 1 1265 13 view .LVU1286
1267:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 4125              		.loc 1 1267 13 view .LVU1287
1267:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 4126              		.loc 1 1267 22 is_stmt 0 view .LVU1288
 4127 080e 2822     		movs	r2, #40
 4128              	.LVL669:
1267:Src/register_interface.c ****             if (((*rawSize) + 2U) > freeSpace)
 4129              		.loc 1 1267 22 view .LVU1289
 4130 0810 0A80     		strh	r2, [r1]	@ movhi
1268:Src/register_interface.c ****             {
 4131              		.loc 1 1268 13 is_stmt 1 view .LVU1290
1268:Src/register_interface.c ****             {
 4132              		.loc 1 1268 16 is_stmt 0 view .LVU1291
 4133 0812 292B     		cmp	r3, #41
 4134 0814 1CD9     		bls	.L309
1274:Src/register_interface.c ****               {
 4135              		.loc 1 1274 22 view .LVU1292
 4136 0816 0024     		movs	r4, #0
 4137              	.LVL670:
1274:Src/register_interface.c ****               {
 4138              		.loc 1 1274 22 view .LVU1293
 4139 0818 16E0     		b	.L297
 4140              	.LVL671:
 4141              	.L298:
1276:Src/register_interface.c ****                 rpm = (int32_t *) &data[2U + (i*8U)];  //cstat !MISRAC2012-Rule-11.3
 4142              		.loc 1 1276 17 is_stmt 1 discriminator 3 view .LVU1294
1276:Src/register_interface.c ****                 rpm = (int32_t *) &data[2U + (i*8U)];  //cstat !MISRAC2012-Rule-11.3
 4143              		.loc 1 1276 23 is_stmt 0 discriminator 3 view .LVU1295
 4144 081a 03AA     		add	r2, sp, #12
 4145 081c 2146     		mov	r1, r4
 4146 081e 1948     		ldr	r0, .L366+28
 4147 0820 FFF7FEFF 		bl	RUC_GetPhase
 4148              	.LVL672:
1277:Src/register_interface.c ****                 *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MI
 4149              		.loc 1 1277 17 is_stmt 1 discriminator 3 view .LVU1296
1277:Src/register_interface.c ****                 *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MI
 4150              		.loc 1 1277 48 is_stmt 0 discriminator 3 view .LVU1297
 4151 0824 E200     		lsls	r2, r4, #3
1277:Src/register_interface.c ****                 *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MI
 4152              		.loc 1 1277 44 discriminator 3 view .LVU1298
 4153 0826 911C     		adds	r1, r2, #2
 4154              	.LVL673:
1278:Src/register_interface.c ****                 finalTorque = (uint16_t *)&data[6U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4155              		.loc 1 1278 17 is_stmt 1 discriminator 3 view .LVU1299
1278:Src/register_interface.c ****                 finalTorque = (uint16_t *)&data[6U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4156              		.loc 1 1278 45 is_stmt 0 discriminator 3 view .LVU1300
 4157 0828 BDF90E30 		ldrsh	r3, [sp, #14]
1278:Src/register_interface.c ****                 finalTorque = (uint16_t *)&data[6U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4158              		.loc 1 1278 75 discriminator 3 view .LVU1301
 4159 082c 03EB4303 		add	r3, r3, r3, lsl #1
 4160 0830 5B00     		lsls	r3, r3, #1
1278:Src/register_interface.c ****                 finalTorque = (uint16_t *)&data[6U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4161              		.loc 1 1278 22 discriminator 3 view .LVU1302
 4162 0832 7350     		str	r3, [r6, r1]
ARM GAS  /tmp/ccbp0CWv.s 			page 120


1279:Src/register_interface.c ****                 *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 4163              		.loc 1 1279 17 is_stmt 1 discriminator 3 view .LVU1303
1279:Src/register_interface.c ****                 *finalTorque = (uint16_t)revUpPhase.hFinalTorque; //cstat !MISRAC2012-Rule-11.3
 4164              		.loc 1 1279 52 is_stmt 0 discriminator 3 view .LVU1304
 4165 0834 0632     		adds	r2, r2, #6
 4166              	.LVL674:
1280:Src/register_interface.c ****                 durationms  = (uint16_t *)&data[8U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4167              		.loc 1 1280 17 is_stmt 1 discriminator 3 view .LVU1305
1280:Src/register_interface.c ****                 durationms  = (uint16_t *)&data[8U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4168              		.loc 1 1280 52 is_stmt 0 discriminator 3 view .LVU1306
 4169 0836 BDF91030 		ldrsh	r3, [sp, #16]
1280:Src/register_interface.c ****                 durationms  = (uint16_t *)&data[8U + (i * 8U)]; //cstat !MISRAC2012-Rule-11.3
 4170              		.loc 1 1280 30 discriminator 3 view .LVU1307
 4171 083a B352     		strh	r3, [r6, r2]	@ movhi
1281:Src/register_interface.c ****                 *durationms  = revUpPhase.hDurationms;
 4172              		.loc 1 1281 17 is_stmt 1 discriminator 3 view .LVU1308
1281:Src/register_interface.c ****                 *durationms  = revUpPhase.hDurationms;
 4173              		.loc 1 1281 52 is_stmt 0 discriminator 3 view .LVU1309
 4174 083c 0134     		adds	r4, r4, #1
 4175              	.LVL675:
1282:Src/register_interface.c ****               }
 4176              		.loc 1 1282 17 is_stmt 1 discriminator 3 view .LVU1310
1282:Src/register_interface.c ****               }
 4177              		.loc 1 1282 42 is_stmt 0 discriminator 3 view .LVU1311
 4178 083e BDF80C30 		ldrh	r3, [sp, #12]
1282:Src/register_interface.c ****               }
 4179              		.loc 1 1282 30 discriminator 3 view .LVU1312
 4180 0842 26F83430 		strh	r3, [r6, r4, lsl #3]	@ movhi
1274:Src/register_interface.c ****               {
 4181              		.loc 1 1274 52 is_stmt 1 discriminator 3 view .LVU1313
1274:Src/register_interface.c ****               {
 4182              		.loc 1 1274 53 is_stmt 0 discriminator 3 view .LVU1314
 4183 0846 E4B2     		uxtb	r4, r4
 4184              	.LVL676:
 4185              	.L297:
1274:Src/register_interface.c ****               {
 4186              		.loc 1 1274 27 is_stmt 1 discriminator 1 view .LVU1315
1274:Src/register_interface.c ****               {
 4187              		.loc 1 1274 15 is_stmt 0 discriminator 1 view .LVU1316
 4188 0848 042C     		cmp	r4, #4
 4189 084a E6D9     		bls	.L298
 4190              	.LBE133:
 4191              	.LBE141:
 644:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4192              		.loc 1 644 11 view .LVU1317
 4193 084c 0020     		movs	r0, #0
 4194              	.LBB142:
 4195              	.LBB134:
 4196 084e 5CE7     		b	.L290
 4197              	.LVL677:
 4198              	.L309:
1270:Src/register_interface.c ****             }
 4199              		.loc 1 1270 22 view .LVU1318
 4200 0850 0820     		movs	r0, #8
 4201              	.LVL678:
1285:Src/register_interface.c ****           }
 4202              		.loc 1 1285 13 is_stmt 1 view .LVU1319
ARM GAS  /tmp/ccbp0CWv.s 			page 121


 4203 0852 5AE7     		b	.L290
 4204              	.LVL679:
 4205              	.L305:
1285:Src/register_interface.c ****           }
 4206              		.loc 1 1285 13 is_stmt 0 view .LVU1320
 4207              	.LBE134:
1186:Src/register_interface.c ****             }
 4208              		.loc 1 1186 22 view .LVU1321
 4209 0854 0820     		movs	r0, #8
 4210              	.LVL680:
1186:Src/register_interface.c ****             }
 4211              		.loc 1 1186 22 view .LVU1322
 4212 0856 58E7     		b	.L290
 4213              	.LVL681:
 4214              	.L299:
1186:Src/register_interface.c ****             }
 4215              		.loc 1 1186 22 view .LVU1323
 4216              	.LBE142:
 654:Src/register_interface.c ****     BusVoltageSensor_Handle_t* BusVoltageSensor[NBR_OF_MOTORS]={ &BusVoltageSensor_M1._Super};
 4217              		.loc 1 654 13 view .LVU1324
 4218 0858 0720     		movs	r0, #7
 4219              	.LVL682:
 4220              	.L189:
1323:Src/register_interface.c **** }
 4221              		.loc 1 1323 3 is_stmt 1 view .LVU1325
1324:Src/register_interface.c **** 
 4222              		.loc 1 1324 1 is_stmt 0 view .LVU1326
 4223 085a 1DB0     		add	sp, sp, #116
 4224              		.cfi_remember_state
 4225              		.cfi_def_cfa_offset 20
 4226              		@ sp needed
 4227 085c F0BD     		pop	{r4, r5, r6, r7, pc}
 4228              	.LVL683:
 4229              	.L301:
 4230              		.cfi_restore_state
 4231              	.LBB143:
1056:Src/register_interface.c ****         }
 4232              		.loc 1 1056 18 view .LVU1327
 4233 085e 0820     		movs	r0, #8
 4234              	.LVL684:
1056:Src/register_interface.c ****         }
 4235              		.loc 1 1056 18 view .LVU1328
 4236 0860 FBE7     		b	.L189
 4237              	.LVL685:
 4238              	.L304:
1056:Src/register_interface.c ****         }
 4239              		.loc 1 1056 18 view .LVU1329
 4240              	.LBE143:
 4241              	.LBB144:
1129:Src/register_interface.c ****         }
 4242              		.loc 1 1129 18 view .LVU1330
 4243 0862 0820     		movs	r0, #8
 4244              	.LVL686:
1129:Src/register_interface.c ****         }
 4245              		.loc 1 1129 18 view .LVU1331
 4246 0864 F9E7     		b	.L189
 4247              	.L367:
ARM GAS  /tmp/ccbp0CWv.s 			page 122


 4248 0866 00BF     		.align	2
 4249              	.L366:
 4250 0868 00000000 		.word	FIRMWARE_NAME
 4251 086c 00000000 		.word	PWR_BOARD_NAME
 4252 0870 00000000 		.word	Mci
 4253 0874 00000000 		.word	globalConfig_reg
 4254 0878 00000000 		.word	MotorConfig_reg
 4255 087c 00000000 		.word	ApplicationConfig_reg
 4256 0880 00000000 		.word	FOCConfig_reg
 4257 0884 00000000 		.word	RevUpControlM1
 4258              	.LBE144:
 4259              		.cfi_endproc
 4260              	.LFE1440:
 4262              		.section	.text.RI_SetRegCommandParser,"ax",%progbits
 4263              		.align	1
 4264              		.weak	RI_SetRegCommandParser
 4265              		.syntax unified
 4266              		.thumb
 4267              		.thumb_func
 4268              		.fpu fpv4-sp-d16
 4270              	RI_SetRegCommandParser:
 4271              	.LVL687:
 4272              	.LFB1437:
  41:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 4273              		.loc 1 41 1 is_stmt 1 view -0
 4274              		.cfi_startproc
 4275              		@ args = 0, pretend = 0, frame = 8
 4276              		@ frame_needed = 0, uses_anonymous_args = 0
  41:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 4277              		.loc 1 41 1 is_stmt 0 view .LVU1333
 4278 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 4279              		.cfi_def_cfa_offset 32
 4280              		.cfi_offset 4, -32
 4281              		.cfi_offset 5, -28
 4282              		.cfi_offset 6, -24
 4283              		.cfi_offset 7, -20
 4284              		.cfi_offset 8, -16
 4285              		.cfi_offset 9, -12
 4286              		.cfi_offset 10, -8
 4287              		.cfi_offset 14, -4
 4288 0004 82B0     		sub	sp, sp, #8
 4289              		.cfi_def_cfa_offset 40
 4290 0006 8046     		mov	r8, r0
 4291 0008 0E46     		mov	r6, r1
  42:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4292              		.loc 1 42 3 is_stmt 1 view .LVU1334
 4293              	.LVL688:
  51:Src/register_interface.c ****     uint8_t * rxData = pHandle->rxBuffer;
 4294              		.loc 1 51 5 view .LVU1335
  52:Src/register_interface.c ****     uint8_t * txData = pHandle->txBuffer;
 4295              		.loc 1 52 5 view .LVU1336
  52:Src/register_interface.c ****     uint8_t * txData = pHandle->txBuffer;
 4296              		.loc 1 52 15 is_stmt 0 view .LVU1337
 4297 000a 4568     		ldr	r5, [r0, #4]
 4298              	.LVL689:
  53:Src/register_interface.c ****     int16_t rxLength = pHandle->rxLength;
 4299              		.loc 1 53 5 is_stmt 1 view .LVU1338
ARM GAS  /tmp/ccbp0CWv.s 			page 123


  53:Src/register_interface.c ****     int16_t rxLength = pHandle->rxLength;
 4300              		.loc 1 53 15 is_stmt 0 view .LVU1339
 4301 000c D0F80890 		ldr	r9, [r0, #8]
 4302              	.LVL690:
  54:Src/register_interface.c ****     uint16_t size = 0U;
 4303              		.loc 1 54 5 is_stmt 1 view .LVU1340
  54:Src/register_interface.c ****     uint16_t size = 0U;
 4304              		.loc 1 54 13 is_stmt 0 view .LVU1341
 4305 0010 B0F90C30 		ldrsh	r3, [r0, #12]
 4306              	.LVL691:
  55:Src/register_interface.c ****     uint8_t number_of_item =0;
 4307              		.loc 1 55 5 is_stmt 1 view .LVU1342
  55:Src/register_interface.c ****     uint8_t number_of_item =0;
 4308              		.loc 1 55 14 is_stmt 0 view .LVU1343
 4309 0014 0027     		movs	r7, #0
 4310 0016 ADF80670 		strh	r7, [sp, #6]	@ movhi
  56:Src/register_interface.c ****     pHandle->txLength = 0;
 4311              		.loc 1 56 5 is_stmt 1 view .LVU1344
 4312              	.LVL692:
  57:Src/register_interface.c ****     uint8_t accessResult;
 4313              		.loc 1 57 5 view .LVU1345
  57:Src/register_interface.c ****     uint8_t accessResult;
 4314              		.loc 1 57 23 is_stmt 0 view .LVU1346
 4315 001a C781     		strh	r7, [r0, #14]	@ movhi
  58:Src/register_interface.c ****     while (rxLength > 0)
 4316              		.loc 1 58 5 is_stmt 1 view .LVU1347
  59:Src/register_interface.c ****     {
 4317              		.loc 1 59 5 view .LVU1348
  56:Src/register_interface.c ****     pHandle->txLength = 0;
 4318              		.loc 1 56 13 is_stmt 0 view .LVU1349
 4319 001c 3C46     		mov	r4, r7
  59:Src/register_interface.c ****     {
 4320              		.loc 1 59 11 view .LVU1350
 4321 001e 04E0     		b	.L369
 4322              	.LVL693:
 4323              	.L381:
  71:Src/register_interface.c ****       {
 4324              		.loc 1 71 36 discriminator 1 view .LVU1351
 4325 0020 D3B9     		cbnz	r3, .L370
  73:Src/register_interface.c ****       }
 4326              		.loc 1 73 16 view .LVU1352
 4327 0022 0746     		mov	r7, r0
 4328              	.LVL694:
  73:Src/register_interface.c ****       }
 4329              		.loc 1 73 16 view .LVU1353
 4330 0024 01E0     		b	.L369
 4331              	.LVL695:
 4332              	.L376:
  94:Src/register_interface.c ****           retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 4333              		.loc 1 94 20 view .LVU1354
 4334 0026 0023     		movs	r3, #0
 4335              	.LVL696:
  95:Src/register_interface.c ****         }
 4336              		.loc 1 95 18 view .LVU1355
 4337 0028 0827     		movs	r7, #8
 4338              	.LVL697:
 4339              	.L369:
ARM GAS  /tmp/ccbp0CWv.s 			page 124


  59:Src/register_interface.c ****     {
 4340              		.loc 1 59 11 is_stmt 1 view .LVU1356
 4341 002a 002B     		cmp	r3, #0
 4342 002c 29DD     		ble	.L380
  61:Src/register_interface.c ****       dataElementID = (uint16_t *) rxData;
 4343              		.loc 1 61 8 view .LVU1357
  61:Src/register_interface.c ****       dataElementID = (uint16_t *) rxData;
 4344              		.loc 1 61 22 is_stmt 0 view .LVU1358
 4345 002e 0134     		adds	r4, r4, #1
 4346              	.LVL698:
  61:Src/register_interface.c ****       dataElementID = (uint16_t *) rxData;
 4347              		.loc 1 61 22 view .LVU1359
 4348 0030 E4B2     		uxtb	r4, r4
 4349              	.LVL699:
  62:Src/register_interface.c ****       rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 4350              		.loc 1 62 7 is_stmt 1 view .LVU1360
  63:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 4351              		.loc 1 63 7 view .LVU1361
  63:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 4352              		.loc 1 63 26 is_stmt 0 view .LVU1362
 4353 0032 023B     		subs	r3, r3, #2
 4354              	.LVL700:
  63:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 4355              		.loc 1 63 26 view .LVU1363
 4356 0034 1FFA83FA 		uxth	r10, r3
 4357              	.LVL701:
  64:Src/register_interface.c ****       accessResult = RI_SetReg (*dataElementID,rxData,&size,rxLength);
 4358              		.loc 1 64 7 is_stmt 1 view .LVU1364
  65:Src/register_interface.c **** 
 4359              		.loc 1 65 7 view .LVU1365
  65:Src/register_interface.c **** 
 4360              		.loc 1 65 22 is_stmt 0 view .LVU1366
 4361 0038 35F8020B 		ldrh	r0, [r5], #2
 4362              	.LVL702:
  65:Src/register_interface.c **** 
 4363              		.loc 1 65 22 view .LVU1367
 4364 003c 1BB2     		sxth	r3, r3
  65:Src/register_interface.c **** 
 4365              		.loc 1 65 22 view .LVU1368
 4366 003e 0DF10602 		add	r2, sp, #6
 4367 0042 2946     		mov	r1, r5
 4368 0044 FFF7FEFF 		bl	RI_SetReg
 4369              	.LVL703:
  68:Src/register_interface.c ****       rxData = rxData+size;
 4370              		.loc 1 68 7 is_stmt 1 view .LVU1369
  68:Src/register_interface.c ****       rxData = rxData+size;
 4371              		.loc 1 68 38 is_stmt 0 view .LVU1370
 4372 0048 BDF80620 		ldrh	r2, [sp, #6]
 4373 004c AAEB0203 		sub	r3, r10, r2
  68:Src/register_interface.c ****       rxData = rxData+size;
 4374              		.loc 1 68 16 view .LVU1371
 4375 0050 1BB2     		sxth	r3, r3
 4376              	.LVL704:
  69:Src/register_interface.c ****       /* If there is only one CMD in the buffer, we do not store the result */
 4377              		.loc 1 69 7 is_stmt 1 view .LVU1372
  69:Src/register_interface.c ****       /* If there is only one CMD in the buffer, we do not store the result */
 4378              		.loc 1 69 14 is_stmt 0 view .LVU1373
ARM GAS  /tmp/ccbp0CWv.s 			page 125


 4379 0052 1544     		add	r5, r5, r2
 4380              	.LVL705:
  71:Src/register_interface.c ****       {
 4381              		.loc 1 71 9 is_stmt 1 view .LVU1374
  71:Src/register_interface.c ****       {
 4382              		.loc 1 71 12 is_stmt 0 view .LVU1375
 4383 0054 012C     		cmp	r4, #1
 4384 0056 E3D0     		beq	.L381
 4385              	.L370:
  77:Src/register_interface.c ****         {
 4386              		.loc 1 77 9 is_stmt 1 view .LVU1376
  77:Src/register_interface.c ****         {
 4387              		.loc 1 77 12 is_stmt 0 view .LVU1377
 4388 0058 002E     		cmp	r6, #0
 4389 005a E4D0     		beq	.L376
  79:Src/register_interface.c ****           txData = txData+1;
 4390              		.loc 1 79 11 is_stmt 1 view .LVU1378
  79:Src/register_interface.c ****           txData = txData+1;
 4391              		.loc 1 79 19 is_stmt 0 view .LVU1379
 4392 005c 09F8010B 		strb	r0, [r9], #1
 4393              	.LVL706:
  80:Src/register_interface.c ****           pHandle->txLength++;
 4394              		.loc 1 80 11 is_stmt 1 view .LVU1380
  81:Src/register_interface.c ****           txSyncFreeSpace--; /* decrement one by one no wraparound possible */
 4395              		.loc 1 81 11 view .LVU1381
  81:Src/register_interface.c ****           txSyncFreeSpace--; /* decrement one by one no wraparound possible */
 4396              		.loc 1 81 18 is_stmt 0 view .LVU1382
 4397 0060 B8F80E20 		ldrh	r2, [r8, #14]
  81:Src/register_interface.c ****           txSyncFreeSpace--; /* decrement one by one no wraparound possible */
 4398              		.loc 1 81 28 view .LVU1383
 4399 0064 0132     		adds	r2, r2, #1
 4400 0066 A8F80E20 		strh	r2, [r8, #14]	@ movhi
  82:Src/register_interface.c ****           retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 4401              		.loc 1 82 11 is_stmt 1 view .LVU1384
  82:Src/register_interface.c ****           retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 4402              		.loc 1 82 26 is_stmt 0 view .LVU1385
 4403 006a 013E     		subs	r6, r6, #1
 4404              	.LVL707:
  82:Src/register_interface.c ****           retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 4405              		.loc 1 82 26 view .LVU1386
 4406 006c B6B2     		uxth	r6, r6
 4407              	.LVL708:
  83:Src/register_interface.c ****           if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMA
 4408              		.loc 1 83 11 is_stmt 1 view .LVU1387
  83:Src/register_interface.c ****           if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMA
 4409              		.loc 1 83 18 is_stmt 0 view .LVU1388
 4410 006e 00B1     		cbz	r0, .L372
 4411 0070 0127     		movs	r7, #1
 4412              	.LVL709:
 4413              	.L372:
  84:Src/register_interface.c ****           { /* From this point we are not able to continue to decode CMD buffer*/
 4414              		.loc 1 84 11 is_stmt 1 discriminator 4 view .LVU1389
  84:Src/register_interface.c ****           { /* From this point we are not able to continue to decode CMD buffer*/
 4415              		.loc 1 84 14 is_stmt 0 discriminator 4 view .LVU1390
 4416 0072 0728     		cmp	r0, #7
 4417 0074 03D0     		beq	.L377
  84:Src/register_interface.c ****           { /* From this point we are not able to continue to decode CMD buffer*/
ARM GAS  /tmp/ccbp0CWv.s 			page 126


 4418              		.loc 1 84 57 discriminator 1 view .LVU1391
 4419 0076 0A28     		cmp	r0, #10
 4420 0078 D7D1     		bne	.L369
  87:Src/register_interface.c ****           }
 4421              		.loc 1 87 22 view .LVU1392
 4422 007a 0023     		movs	r3, #0
 4423              	.LVL710:
  87:Src/register_interface.c ****           }
 4424              		.loc 1 87 22 view .LVU1393
 4425 007c D5E7     		b	.L369
 4426              	.LVL711:
 4427              	.L377:
  87:Src/register_interface.c ****           }
 4428              		.loc 1 87 22 view .LVU1394
 4429 007e 0023     		movs	r3, #0
 4430              	.LVL712:
  87:Src/register_interface.c ****           }
 4431              		.loc 1 87 22 view .LVU1395
 4432 0080 D3E7     		b	.L369
 4433              	.LVL713:
 4434              	.L380:
 100:Src/register_interface.c ****     {
 4435              		.loc 1 100 7 is_stmt 1 view .LVU1396
 100:Src/register_interface.c ****     {
 4436              		.loc 1 100 10 is_stmt 0 view .LVU1397
 4437 0082 17B9     		cbnz	r7, .L374
 102:Src/register_interface.c ****     }
 4438              		.loc 1 102 7 is_stmt 1 view .LVU1398
 102:Src/register_interface.c ****     }
 4439              		.loc 1 102 25 is_stmt 0 view .LVU1399
 4440 0084 0023     		movs	r3, #0
 4441              	.LVL714:
 102:Src/register_interface.c ****     }
 4442              		.loc 1 102 25 view .LVU1400
 4443 0086 A8F80E30 		strh	r3, [r8, #14]	@ movhi
 4444              	.L374:
 107:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4445              		.loc 1 107 5 is_stmt 1 view .LVU1401
 111:Src/register_interface.c **** }
 4446              		.loc 1 111 3 view .LVU1402
 112:Src/register_interface.c **** 
 4447              		.loc 1 112 1 is_stmt 0 view .LVU1403
 4448 008a 3846     		mov	r0, r7
 4449 008c 02B0     		add	sp, sp, #8
 4450              		.cfi_def_cfa_offset 32
 4451              		@ sp needed
 4452 008e BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 112:Src/register_interface.c **** 
 4453              		.loc 1 112 1 view .LVU1404
 4454              		.cfi_endproc
 4455              	.LFE1437:
 4457              		.section	.text.RI_GetRegCommandParser,"ax",%progbits
 4458              		.align	1
 4459              		.weak	RI_GetRegCommandParser
 4460              		.syntax unified
 4461              		.thumb
 4462              		.thumb_func
ARM GAS  /tmp/ccbp0CWv.s 			page 127


 4463              		.fpu fpv4-sp-d16
 4465              	RI_GetRegCommandParser:
 4466              	.LVL715:
 4467              	.LFB1438:
 115:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_NOK;
 4468              		.loc 1 115 1 is_stmt 1 view -0
 4469              		.cfi_startproc
 4470              		@ args = 0, pretend = 0, frame = 8
 4471              		@ frame_needed = 0, uses_anonymous_args = 0
 115:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_NOK;
 4472              		.loc 1 115 1 is_stmt 0 view .LVU1406
 4473 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 4474              		.cfi_def_cfa_offset 24
 4475              		.cfi_offset 4, -24
 4476              		.cfi_offset 5, -20
 4477              		.cfi_offset 6, -16
 4478              		.cfi_offset 7, -12
 4479              		.cfi_offset 8, -8
 4480              		.cfi_offset 14, -4
 4481 0004 82B0     		sub	sp, sp, #8
 4482              		.cfi_def_cfa_offset 32
 4483 0006 0746     		mov	r7, r0
 116:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4484              		.loc 1 116 3 is_stmt 1 view .LVU1407
 4485              	.LVL716:
 125:Src/register_interface.c ****     uint8_t * rxData = pHandle->rxBuffer;
 4486              		.loc 1 125 5 view .LVU1408
 126:Src/register_interface.c ****     uint8_t * txData = pHandle->txBuffer;
 4487              		.loc 1 126 5 view .LVU1409
 126:Src/register_interface.c ****     uint8_t * txData = pHandle->txBuffer;
 4488              		.loc 1 126 15 is_stmt 0 view .LVU1410
 4489 0008 4468     		ldr	r4, [r0, #4]
 4490              	.LVL717:
 127:Src/register_interface.c ****     uint16_t size = 0;
 4491              		.loc 1 127 5 is_stmt 1 view .LVU1411
 127:Src/register_interface.c ****     uint16_t size = 0;
 4492              		.loc 1 127 15 is_stmt 0 view .LVU1412
 4493 000a 8668     		ldr	r6, [r0, #8]
 4494              	.LVL718:
 128:Src/register_interface.c ****     uint16_t rxLength = pHandle->rxLength;
 4495              		.loc 1 128 5 is_stmt 1 view .LVU1413
 128:Src/register_interface.c ****     uint16_t rxLength = pHandle->rxLength;
 4496              		.loc 1 128 14 is_stmt 0 view .LVU1414
 4497 000c 0022     		movs	r2, #0
 4498 000e ADF80620 		strh	r2, [sp, #6]	@ movhi
 129:Src/register_interface.c ****     int16_t freeSpaceS16 = (int16_t) txSyncFreeSpace;
 4499              		.loc 1 129 5 is_stmt 1 view .LVU1415
 129:Src/register_interface.c ****     int16_t freeSpaceS16 = (int16_t) txSyncFreeSpace;
 4500              		.loc 1 129 14 is_stmt 0 view .LVU1416
 4501 0012 8589     		ldrh	r5, [r0, #12]
 4502              	.LVL719:
 130:Src/register_interface.c **** 
 4503              		.loc 1 130 5 is_stmt 1 view .LVU1417
 130:Src/register_interface.c **** 
 4504              		.loc 1 130 13 is_stmt 0 view .LVU1418
 4505 0014 0FFA81F8 		sxth	r8, r1
 4506              	.LVL720:
ARM GAS  /tmp/ccbp0CWv.s 			page 128


 132:Src/register_interface.c **** 
 4507              		.loc 1 132 5 is_stmt 1 view .LVU1419
 132:Src/register_interface.c **** 
 4508              		.loc 1 132 23 is_stmt 0 view .LVU1420
 4509 0018 C281     		strh	r2, [r0, #14]	@ movhi
 134:Src/register_interface.c ****     {
 4510              		.loc 1 134 5 is_stmt 1 view .LVU1421
 116:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
 4511              		.loc 1 116 11 is_stmt 0 view .LVU1422
 4512 001a 0121     		movs	r1, #1
 4513              	.LVL721:
 134:Src/register_interface.c ****     {
 4514              		.loc 1 134 11 view .LVU1423
 4515 001c 00E0     		b	.L383
 4516              	.LVL722:
 4517              	.L386:
 148:Src/register_interface.c ****       }
 4518              		.loc 1 148 18 view .LVU1424
 4519 001e 0025     		movs	r5, #0
 4520              	.LVL723:
 4521              	.L383:
 134:Src/register_interface.c ****     {
 4522              		.loc 1 134 11 is_stmt 1 view .LVU1425
 4523 0020 BDB1     		cbz	r5, .L388
 136:Src/register_interface.c ****       rxLength = rxLength-MCP_ID_SIZE;
 4524              		.loc 1 136 7 view .LVU1426
 4525              	.LVL724:
 137:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next MCP_ID
 4526              		.loc 1 137 7 view .LVU1427
 137:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next MCP_ID
 4527              		.loc 1 137 16 is_stmt 0 view .LVU1428
 4528 0022 023D     		subs	r5, r5, #2
 4529              	.LVL725:
 137:Src/register_interface.c ****       rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next MCP_ID
 4530              		.loc 1 137 16 view .LVU1429
 4531 0024 ADB2     		uxth	r5, r5
 4532              	.LVL726:
 138:Src/register_interface.c ****       retVal = RI_GetReg (*dataElementID,txData, &size, freeSpaceS16);
 4533              		.loc 1 138 7 is_stmt 1 view .LVU1430
 139:Src/register_interface.c ****       if (retVal == MCP_CMD_OK )
 4534              		.loc 1 139 7 view .LVU1431
 139:Src/register_interface.c ****       if (retVal == MCP_CMD_OK )
 4535              		.loc 1 139 16 is_stmt 0 view .LVU1432
 4536 0026 4346     		mov	r3, r8
 4537 0028 0DF10602 		add	r2, sp, #6
 4538 002c 3146     		mov	r1, r6
 4539              	.LVL727:
 139:Src/register_interface.c ****       if (retVal == MCP_CMD_OK )
 4540              		.loc 1 139 16 view .LVU1433
 4541 002e 34F8020B 		ldrh	r0, [r4], #2
 4542              	.LVL728:
 139:Src/register_interface.c ****       if (retVal == MCP_CMD_OK )
 4543              		.loc 1 139 16 view .LVU1434
 4544 0032 FFF7FEFF 		bl	RI_GetReg
 4545              	.LVL729:
 140:Src/register_interface.c ****       {
 4546              		.loc 1 140 7 is_stmt 1 view .LVU1435
ARM GAS  /tmp/ccbp0CWv.s 			page 129


 140:Src/register_interface.c ****       {
 4547              		.loc 1 140 10 is_stmt 0 view .LVU1436
 4548 0036 0146     		mov	r1, r0
 4549 0038 0028     		cmp	r0, #0
 4550 003a F0D1     		bne	.L386
 142:Src/register_interface.c ****         pHandle->txLength += size;
 4551              		.loc 1 142 9 is_stmt 1 view .LVU1437
 142:Src/register_interface.c ****         pHandle->txLength += size;
 4552              		.loc 1 142 24 is_stmt 0 view .LVU1438
 4553 003c BDF80630 		ldrh	r3, [sp, #6]
 142:Src/register_interface.c ****         pHandle->txLength += size;
 4554              		.loc 1 142 16 view .LVU1439
 4555 0040 1E44     		add	r6, r6, r3
 4556              	.LVL730:
 143:Src/register_interface.c ****         freeSpaceS16 = freeSpaceS16-size;
 4557              		.loc 1 143 9 is_stmt 1 view .LVU1440
 143:Src/register_interface.c ****         freeSpaceS16 = freeSpaceS16-size;
 4558              		.loc 1 143 27 is_stmt 0 view .LVU1441
 4559 0042 FA89     		ldrh	r2, [r7, #14]
 4560 0044 1A44     		add	r2, r2, r3
 4561 0046 FA81     		strh	r2, [r7, #14]	@ movhi
 144:Src/register_interface.c ****       }
 4562              		.loc 1 144 9 is_stmt 1 view .LVU1442
 144:Src/register_interface.c ****       }
 4563              		.loc 1 144 36 is_stmt 0 view .LVU1443
 4564 0048 A8EB0303 		sub	r3, r8, r3
 144:Src/register_interface.c ****       }
 4565              		.loc 1 144 22 view .LVU1444
 4566 004c 0FFA83F8 		sxth	r8, r3
 4567              	.LVL731:
 144:Src/register_interface.c ****       }
 4568              		.loc 1 144 22 view .LVU1445
 4569 0050 E6E7     		b	.L383
 4570              	.LVL732:
 4571              	.L388:
 154:Src/register_interface.c **** }
 4572              		.loc 1 154 3 is_stmt 1 view .LVU1446
 155:Src/register_interface.c **** 
 4573              		.loc 1 155 1 is_stmt 0 view .LVU1447
 4574 0052 0846     		mov	r0, r1
 4575 0054 02B0     		add	sp, sp, #8
 4576              		.cfi_def_cfa_offset 24
 4577              		@ sp needed
 4578 0056 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 155:Src/register_interface.c **** 
 4579              		.loc 1 155 1 view .LVU1448
 4580              		.cfi_endproc
 4581              	.LFE1438:
 4583              		.section	.text.RI_GetIDSize,"ax",%progbits
 4584              		.align	1
 4585              		.global	RI_GetIDSize
 4586              		.syntax unified
 4587              		.thumb
 4588              		.thumb_func
 4589              		.fpu fpv4-sp-d16
 4591              	RI_GetIDSize:
 4592              	.LVL733:
ARM GAS  /tmp/ccbp0CWv.s 			page 130


 4593              	.LFB1442:
1353:Src/register_interface.c **** 
1354:Src/register_interface.c **** uint8_t RI_GetIDSize(uint16_t dataID)
1355:Src/register_interface.c **** {
 4594              		.loc 1 1355 1 is_stmt 1 view -0
 4595              		.cfi_startproc
 4596              		@ args = 0, pretend = 0, frame = 0
 4597              		@ frame_needed = 0, uses_anonymous_args = 0
 4598              		@ link register save eliminated.
1356:Src/register_interface.c ****   uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 4599              		.loc 1 1356 3 view .LVU1450
 4600              		.loc 1 1356 11 is_stmt 0 view .LVU1451
 4601 0000 00F03800 		and	r0, r0, #56
 4602              	.LVL734:
1357:Src/register_interface.c ****   uint8_t result;
 4603              		.loc 1 1357 3 is_stmt 1 view .LVU1452
1358:Src/register_interface.c ****   switch (typeID)
 4604              		.loc 1 1358 3 view .LVU1453
 4605 0004 1028     		cmp	r0, #16
 4606 0006 07D0     		beq	.L391
 4607 0008 1828     		cmp	r0, #24
 4608 000a 07D0     		beq	.L392
 4609 000c 0828     		cmp	r0, #8
 4610 000e 01D0     		beq	.L394
1359:Src/register_interface.c ****   {
1360:Src/register_interface.c ****     case TYPE_DATA_8BIT:
1361:Src/register_interface.c ****     {
1362:Src/register_interface.c ****       result = 1;
1363:Src/register_interface.c ****       break;
1364:Src/register_interface.c ****     }
1365:Src/register_interface.c **** 
1366:Src/register_interface.c ****     case TYPE_DATA_16BIT:
1367:Src/register_interface.c ****     {
1368:Src/register_interface.c ****       result = 2;
1369:Src/register_interface.c ****       break;
1370:Src/register_interface.c ****     }
1371:Src/register_interface.c **** 
1372:Src/register_interface.c ****     case TYPE_DATA_32BIT:
1373:Src/register_interface.c ****     {
1374:Src/register_interface.c ****       result = 4;
1375:Src/register_interface.c ****       break;
1376:Src/register_interface.c ****     }
1377:Src/register_interface.c **** 
1378:Src/register_interface.c ****     default:
1379:Src/register_interface.c ****     {
1380:Src/register_interface.c ****       result=0;
 4611              		.loc 1 1380 13 is_stmt 0 view .LVU1454
 4612 0010 0020     		movs	r0, #0
 4613              	.LVL735:
1381:Src/register_interface.c ****       break;
1382:Src/register_interface.c ****     }
1383:Src/register_interface.c ****   }
1384:Src/register_interface.c **** 
1385:Src/register_interface.c ****   return (result);
 4614              		.loc 1 1385 3 is_stmt 1 view .LVU1455
1386:Src/register_interface.c **** }
 4615              		.loc 1 1386 1 is_stmt 0 view .LVU1456
ARM GAS  /tmp/ccbp0CWv.s 			page 131


 4616 0012 7047     		bx	lr
 4617              	.LVL736:
 4618              	.L394:
1358:Src/register_interface.c ****   {
 4619              		.loc 1 1358 3 view .LVU1457
 4620 0014 0120     		movs	r0, #1
 4621              	.LVL737:
1358:Src/register_interface.c ****   {
 4622              		.loc 1 1358 3 view .LVU1458
 4623 0016 7047     		bx	lr
 4624              	.LVL738:
 4625              	.L391:
1368:Src/register_interface.c ****       break;
 4626              		.loc 1 1368 14 view .LVU1459
 4627 0018 0220     		movs	r0, #2
 4628              	.LVL739:
1368:Src/register_interface.c ****       break;
 4629              		.loc 1 1368 14 view .LVU1460
 4630 001a 7047     		bx	lr
 4631              	.LVL740:
 4632              	.L392:
1374:Src/register_interface.c ****       break;
 4633              		.loc 1 1374 14 view .LVU1461
 4634 001c 0420     		movs	r0, #4
 4635              	.LVL741:
1374:Src/register_interface.c ****       break;
 4636              		.loc 1 1374 14 view .LVU1462
 4637 001e 7047     		bx	lr
 4638              		.cfi_endproc
 4639              	.LFE1442:
 4641              		.section	.text.RI_GetPtrReg,"ax",%progbits
 4642              		.align	1
 4643              		.weak	RI_GetPtrReg
 4644              		.syntax unified
 4645              		.thumb
 4646              		.thumb_func
 4647              		.fpu fpv4-sp-d16
 4649              	RI_GetPtrReg:
 4650              	.LVL742:
 4651              	.LFB1443:
1387:Src/register_interface.c **** __weak uint8_t RI_GetPtrReg(uint16_t dataID, void **dataPtr)
1388:Src/register_interface.c **** {
 4652              		.loc 1 1388 1 is_stmt 1 view -0
 4653              		.cfi_startproc
 4654              		@ args = 0, pretend = 0, frame = 0
 4655              		@ frame_needed = 0, uses_anonymous_args = 0
 4656              		@ link register save eliminated.
1389:Src/register_interface.c ****   uint8_t retVal = MCP_CMD_OK;
 4657              		.loc 1 1389 3 view .LVU1464
1390:Src/register_interface.c ****   static uint16_t nullData16=0;
 4658              		.loc 1 1390 3 view .LVU1465
1391:Src/register_interface.c **** 
1392:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
1393:Src/register_interface.c ****   if (MC_NULL == dataPtr)
1394:Src/register_interface.c ****   {
1395:Src/register_interface.c ****     retVal = MCP_CMD_NOK;
1396:Src/register_interface.c ****   }
ARM GAS  /tmp/ccbp0CWv.s 			page 132


1397:Src/register_interface.c ****   else
1398:Src/register_interface.c ****   {
1399:Src/register_interface.c **** #endif
1400:Src/register_interface.c **** 
1401:Src/register_interface.c ****     uint8_t vmotorID = 0U;
 4659              		.loc 1 1401 5 view .LVU1466
1402:Src/register_interface.c **** 
1403:Src/register_interface.c ****     MCI_Handle_t *pMCIN = &Mci[vmotorID];
 4660              		.loc 1 1403 5 view .LVU1467
1404:Src/register_interface.c ****     uint16_t regID = dataID & REG_MASK;
 4661              		.loc 1 1404 5 view .LVU1468
 4662              		.loc 1 1404 14 is_stmt 0 view .LVU1469
 4663 0000 20F00703 		bic	r3, r0, #7
 4664 0004 9BB2     		uxth	r3, r3
 4665              	.LVL743:
1405:Src/register_interface.c ****     uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 4666              		.loc 1 1405 5 is_stmt 1 view .LVU1470
 4667              		.loc 1 1405 13 is_stmt 0 view .LVU1471
 4668 0006 00F03800 		and	r0, r0, #56
 4669              	.LVL744:
1406:Src/register_interface.c **** 
1407:Src/register_interface.c ****     switch (typeID)
 4670              		.loc 1 1407 5 is_stmt 1 view .LVU1472
 4671 000a 1028     		cmp	r0, #16
 4672 000c 03D0     		beq	.L426
1408:Src/register_interface.c ****     {
1409:Src/register_interface.c ****       case TYPE_DATA_16BIT:
1410:Src/register_interface.c ****       {
1411:Src/register_interface.c ****         switch (regID)
1412:Src/register_interface.c ****         {
1413:Src/register_interface.c ****           case MC_REG_I_A:
1414:Src/register_interface.c ****           {
1415:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Iab.a);
1416:Src/register_interface.c ****              break;
1417:Src/register_interface.c ****           }
1418:Src/register_interface.c **** 
1419:Src/register_interface.c ****           case MC_REG_I_B:
1420:Src/register_interface.c ****           {
1421:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Iab.b);
1422:Src/register_interface.c ****             break;
1423:Src/register_interface.c ****           }
1424:Src/register_interface.c **** 
1425:Src/register_interface.c ****           case MC_REG_I_ALPHA_MEAS:
1426:Src/register_interface.c ****           {
1427:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
1428:Src/register_interface.c ****             break;
1429:Src/register_interface.c ****           }
1430:Src/register_interface.c **** 
1431:Src/register_interface.c ****           case MC_REG_I_BETA_MEAS:
1432:Src/register_interface.c ****           {
1433:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
1434:Src/register_interface.c ****             break;
1435:Src/register_interface.c ****           }
1436:Src/register_interface.c **** 
1437:Src/register_interface.c ****           case MC_REG_I_Q_MEAS:
1438:Src/register_interface.c ****           {
1439:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
ARM GAS  /tmp/ccbp0CWv.s 			page 133


1440:Src/register_interface.c ****             break;
1441:Src/register_interface.c ****           }
1442:Src/register_interface.c **** 
1443:Src/register_interface.c ****           case MC_REG_I_D_MEAS:
1444:Src/register_interface.c ****           {
1445:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
1446:Src/register_interface.c ****             break;
1447:Src/register_interface.c ****           }
1448:Src/register_interface.c **** 
1449:Src/register_interface.c ****           case MC_REG_I_Q_REF:
1450:Src/register_interface.c ****           {
1451:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
1452:Src/register_interface.c ****             break;
1453:Src/register_interface.c ****           }
1454:Src/register_interface.c **** 
1455:Src/register_interface.c ****           case MC_REG_I_D_REF:
1456:Src/register_interface.c ****           {
1457:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
1458:Src/register_interface.c ****             break;
1459:Src/register_interface.c ****           }
1460:Src/register_interface.c **** 
1461:Src/register_interface.c ****           case MC_REG_V_Q:
1462:Src/register_interface.c ****           {
1463:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
1464:Src/register_interface.c ****             break;
1465:Src/register_interface.c ****           }
1466:Src/register_interface.c **** 
1467:Src/register_interface.c ****           case MC_REG_V_D:
1468:Src/register_interface.c ****           {
1469:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
1470:Src/register_interface.c ****             break;
1471:Src/register_interface.c ****           }
1472:Src/register_interface.c **** 
1473:Src/register_interface.c ****           case MC_REG_V_ALPHA:
1474:Src/register_interface.c ****           {
1475:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
1476:Src/register_interface.c ****             break;
1477:Src/register_interface.c ****           }
1478:Src/register_interface.c **** 
1479:Src/register_interface.c ****           case MC_REG_V_BETA:
1480:Src/register_interface.c ****           {
1481:Src/register_interface.c ****             *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
1482:Src/register_interface.c ****             break;
1483:Src/register_interface.c ****           }
1484:Src/register_interface.c **** 
1485:Src/register_interface.c **** #ifdef NOT_IMPLEMENTED  /* Not yet Implemented */
1486:Src/register_interface.c ****          stoPLLSensor[vmotorID];
1487:Src/register_interface.c **** #endif
1488:Src/register_interface.c ****           case MC_REG_STOPLL_ROT_SPEED:
1489:Src/register_interface.c ****           {
1490:Src/register_interface.c ****             *dataPtr = &(stoPLLSensor[vmotorID]->_Super.hAvrMecSpeedUnit);
1491:Src/register_interface.c ****             break;
1492:Src/register_interface.c ****           }
1493:Src/register_interface.c **** 
1494:Src/register_interface.c ****           case MC_REG_STOPLL_EL_ANGLE:
1495:Src/register_interface.c ****           {
1496:Src/register_interface.c ****             *dataPtr = &(stoPLLSensor[vmotorID]->_Super.hElAngle);
ARM GAS  /tmp/ccbp0CWv.s 			page 134


1497:Src/register_interface.c ****             break;
1498:Src/register_interface.c ****           }
1499:Src/register_interface.c **** #ifdef NOT_IMPLEMENTED /* Not yet implemented */
1500:Src/register_interface.c ****           case MC_REG_STOPLL_I_ALPHA:
1501:Src/register_interface.c ****           case MC_REG_STOPLL_I_BETA:
1502:Src/register_interface.c ****             break;
1503:Src/register_interface.c **** #endif
1504:Src/register_interface.c ****           case MC_REG_STOPLL_BEMF_ALPHA:
1505:Src/register_interface.c ****           {
1506:Src/register_interface.c ****             *dataPtr = &(stoPLLSensor[vmotorID]->hBemf_alfa_est);
1507:Src/register_interface.c ****             break;
1508:Src/register_interface.c ****           }
1509:Src/register_interface.c **** 
1510:Src/register_interface.c ****           case MC_REG_STOPLL_BEMF_BETA:
1511:Src/register_interface.c ****           {
1512:Src/register_interface.c ****             *dataPtr = &(stoPLLSensor[vmotorID]->hBemf_beta_est);
1513:Src/register_interface.c ****             break;
1514:Src/register_interface.c ****           }
1515:Src/register_interface.c ****           case MC_REG_STOCORDIC_ROT_SPEED:
1516:Src/register_interface.c ****           {
1517:Src/register_interface.c ****             *dataPtr = &(stoCRSensor[vmotorID]->_Super.hAvrMecSpeedUnit);
1518:Src/register_interface.c ****             break;
1519:Src/register_interface.c ****           }
1520:Src/register_interface.c **** 
1521:Src/register_interface.c ****           case MC_REG_STOCORDIC_EL_ANGLE:
1522:Src/register_interface.c ****           {
1523:Src/register_interface.c ****             *dataPtr = &(stoCRSensor[vmotorID]->_Super.hElAngle);
1524:Src/register_interface.c ****             break;
1525:Src/register_interface.c ****           }
1526:Src/register_interface.c **** #ifdef NOT_IMPLEMENTED /* Not yet implemented */
1527:Src/register_interface.c ****           case MC_REG_STOCORDIC_I_ALPHA:
1528:Src/register_interface.c ****           case MC_REG_STOCORDIC_I_BETA:
1529:Src/register_interface.c ****             break;
1530:Src/register_interface.c **** #endif
1531:Src/register_interface.c ****           case MC_REG_STOCORDIC_BEMF_ALPHA:
1532:Src/register_interface.c ****           {
1533:Src/register_interface.c ****             *dataPtr = &(stoCRSensor[vmotorID]->hBemf_alfa_est);
1534:Src/register_interface.c ****             break;
1535:Src/register_interface.c ****           }
1536:Src/register_interface.c **** 
1537:Src/register_interface.c ****           case MC_REG_STOCORDIC_BEMF_BETA:
1538:Src/register_interface.c ****           {
1539:Src/register_interface.c ****             *dataPtr = &(stoCRSensor[vmotorID]->hBemf_beta_est);
1540:Src/register_interface.c ****             break;
1541:Src/register_interface.c ****           }
1542:Src/register_interface.c ****           default:
1543:Src/register_interface.c ****           {
1544:Src/register_interface.c ****             *dataPtr = &nullData16;
1545:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
1546:Src/register_interface.c ****             break;
1547:Src/register_interface.c ****           }
1548:Src/register_interface.c ****         }
1549:Src/register_interface.c ****         break;
1550:Src/register_interface.c ****       }
1551:Src/register_interface.c **** 
1552:Src/register_interface.c ****       default:
1553:Src/register_interface.c ****       {
ARM GAS  /tmp/ccbp0CWv.s 			page 135


1554:Src/register_interface.c ****         *dataPtr = &nullData16;
 4673              		.loc 1 1554 9 view .LVU1473
 4674              		.loc 1 1554 18 is_stmt 0 view .LVU1474
 4675 000e 5A4B     		ldr	r3, .L433
 4676              	.LVL745:
 4677              		.loc 1 1554 18 view .LVU1475
 4678 0010 0B60     		str	r3, [r1]
1555:Src/register_interface.c ****         retVal = MCP_ERROR_UNKNOWN_REG;
 4679              		.loc 1 1555 9 is_stmt 1 view .LVU1476
 4680              	.LVL746:
1556:Src/register_interface.c ****         break;
 4681              		.loc 1 1556 9 view .LVU1477
1555:Src/register_interface.c ****         retVal = MCP_ERROR_UNKNOWN_REG;
 4682              		.loc 1 1555 16 is_stmt 0 view .LVU1478
 4683 0012 0520     		movs	r0, #5
 4684              	.LVL747:
1557:Src/register_interface.c ****       }
1558:Src/register_interface.c ****     }
1559:Src/register_interface.c **** #ifdef NULL_PTR_REG_INT
1560:Src/register_interface.c ****   }
1561:Src/register_interface.c **** #endif
1562:Src/register_interface.c ****   return (retVal);
 4685              		.loc 1 1562 3 is_stmt 1 view .LVU1479
1563:Src/register_interface.c **** }
 4686              		.loc 1 1563 1 is_stmt 0 view .LVU1480
 4687 0014 7047     		bx	lr
 4688              	.LVL748:
 4689              	.L426:
1411:Src/register_interface.c ****         {
 4690              		.loc 1 1411 9 is_stmt 1 view .LVU1481
 4691 0016 B3F5256F 		cmp	r3, #2640
 4692 001a 00F08D80 		beq	.L397
 4693 001e 3AD8     		bhi	.L398
 4694 0020 B3F5116F 		cmp	r3, #2320
 4695 0024 76D0     		beq	.L399
 4696 0026 0DD9     		bls	.L427
 4697 0028 B3F51D6F 		cmp	r3, #2512
 4698 002c 7ED0     		beq	.L408
 4699 002e 26D9     		bls	.L428
 4700 0030 B3F5216F 		cmp	r3, #2576
 4701 0034 40F09C80 		bne	.L405
1469:Src/register_interface.c ****             break;
 4702              		.loc 1 1469 13 view .LVU1482
1469:Src/register_interface.c ****             break;
 4703              		.loc 1 1469 31 is_stmt 0 view .LVU1483
 4704 0038 504B     		ldr	r3, .L433+4
 4705              	.LVL749:
1469:Src/register_interface.c ****             break;
 4706              		.loc 1 1469 31 view .LVU1484
 4707 003a 5B68     		ldr	r3, [r3, #4]
1469:Src/register_interface.c ****             break;
 4708              		.loc 1 1469 24 view .LVU1485
 4709 003c 1833     		adds	r3, r3, #24
1469:Src/register_interface.c ****             break;
 4710              		.loc 1 1469 22 view .LVU1486
 4711 003e 0B60     		str	r3, [r1]
1470:Src/register_interface.c ****           }
ARM GAS  /tmp/ccbp0CWv.s 			page 136


 4712              		.loc 1 1470 13 is_stmt 1 view .LVU1487
1389:Src/register_interface.c ****   static uint16_t nullData16=0;
 4713              		.loc 1 1389 11 is_stmt 0 view .LVU1488
 4714 0040 0020     		movs	r0, #0
 4715              	.LVL750:
1470:Src/register_interface.c ****           }
 4716              		.loc 1 1470 13 view .LVU1489
 4717 0042 7047     		bx	lr
 4718              	.LVL751:
 4719              	.L427:
1470:Src/register_interface.c ****           }
 4720              		.loc 1 1470 13 view .LVU1490
 4721 0044 B3F5056F 		cmp	r3, #2128
 4722 0048 58D0     		beq	.L401
 4723 004a 0CD9     		bls	.L429
 4724 004c B3F5096F 		cmp	r3, #2192
 4725 0050 5AD0     		beq	.L406
 4726 0052 B3F50D6F 		cmp	r3, #2256
 4727 0056 40F08B80 		bne	.L405
1439:Src/register_interface.c ****             break;
 4728              		.loc 1 1439 13 is_stmt 1 view .LVU1491
1439:Src/register_interface.c ****             break;
 4729              		.loc 1 1439 31 is_stmt 0 view .LVU1492
 4730 005a 484B     		ldr	r3, .L433+4
 4731              	.LVL752:
1439:Src/register_interface.c ****             break;
 4732              		.loc 1 1439 31 view .LVU1493
 4733 005c 5B68     		ldr	r3, [r3, #4]
1439:Src/register_interface.c ****             break;
 4734              		.loc 1 1439 24 view .LVU1494
 4735 005e 0C33     		adds	r3, r3, #12
1439:Src/register_interface.c ****             break;
 4736              		.loc 1 1439 22 view .LVU1495
 4737 0060 0B60     		str	r3, [r1]
1440:Src/register_interface.c ****           }
 4738              		.loc 1 1440 13 is_stmt 1 view .LVU1496
1389:Src/register_interface.c ****   static uint16_t nullData16=0;
 4739              		.loc 1 1389 11 is_stmt 0 view .LVU1497
 4740 0062 0020     		movs	r0, #0
 4741              	.LVL753:
1440:Src/register_interface.c ****           }
 4742              		.loc 1 1440 13 view .LVU1498
 4743 0064 7047     		bx	lr
 4744              	.LVL754:
 4745              	.L429:
1440:Src/register_interface.c ****           }
 4746              		.loc 1 1440 13 view .LVU1499
 4747 0066 B3F5FA6F 		cmp	r3, #2000
 4748 006a 42D0     		beq	.L403
 4749 006c B3F5016F 		cmp	r3, #2064
 4750 0070 7ED1     		bne	.L405
1421:Src/register_interface.c ****             break;
 4751              		.loc 1 1421 13 is_stmt 1 view .LVU1500
1421:Src/register_interface.c ****             break;
 4752              		.loc 1 1421 31 is_stmt 0 view .LVU1501
 4753 0072 424B     		ldr	r3, .L433+4
 4754              	.LVL755:
ARM GAS  /tmp/ccbp0CWv.s 			page 137


1421:Src/register_interface.c ****             break;
 4755              		.loc 1 1421 31 view .LVU1502
 4756 0074 5B68     		ldr	r3, [r3, #4]
1421:Src/register_interface.c ****             break;
 4757              		.loc 1 1421 24 view .LVU1503
 4758 0076 0233     		adds	r3, r3, #2
1421:Src/register_interface.c ****             break;
 4759              		.loc 1 1421 22 view .LVU1504
 4760 0078 0B60     		str	r3, [r1]
1422:Src/register_interface.c ****           }
 4761              		.loc 1 1422 13 is_stmt 1 view .LVU1505
1389:Src/register_interface.c ****   static uint16_t nullData16=0;
 4762              		.loc 1 1389 11 is_stmt 0 view .LVU1506
 4763 007a 0020     		movs	r0, #0
 4764              	.LVL756:
1422:Src/register_interface.c ****           }
 4765              		.loc 1 1422 13 view .LVU1507
 4766 007c 7047     		bx	lr
 4767              	.LVL757:
 4768              	.L428:
1422:Src/register_interface.c ****           }
 4769              		.loc 1 1422 13 view .LVU1508
 4770 007e B3F5156F 		cmp	r3, #2384
 4771 0082 4DD0     		beq	.L410
 4772 0084 B3F5196F 		cmp	r3, #2448
 4773 0088 72D1     		bne	.L405
1457:Src/register_interface.c ****             break;
 4774              		.loc 1 1457 13 is_stmt 1 view .LVU1509
1457:Src/register_interface.c ****             break;
 4775              		.loc 1 1457 31 is_stmt 0 view .LVU1510
 4776 008a 3C4B     		ldr	r3, .L433+4
 4777              	.LVL758:
1457:Src/register_interface.c ****             break;
 4778              		.loc 1 1457 31 view .LVU1511
 4779 008c 5B68     		ldr	r3, [r3, #4]
1457:Src/register_interface.c ****             break;
 4780              		.loc 1 1457 24 view .LVU1512
 4781 008e 1233     		adds	r3, r3, #18
1457:Src/register_interface.c ****             break;
 4782              		.loc 1 1457 22 view .LVU1513
 4783 0090 0B60     		str	r3, [r1]
1458:Src/register_interface.c ****           }
 4784              		.loc 1 1458 13 is_stmt 1 view .LVU1514
1389:Src/register_interface.c ****   static uint16_t nullData16=0;
 4785              		.loc 1 1389 11 is_stmt 0 view .LVU1515
 4786 0092 0020     		movs	r0, #0
 4787              	.LVL759:
1458:Src/register_interface.c ****           }
 4788              		.loc 1 1458 13 view .LVU1516
 4789 0094 7047     		bx	lr
 4790              	.LVL760:
 4791              	.L398:
1458:Src/register_interface.c ****           }
 4792              		.loc 1 1458 13 view .LVU1517
 4793 0096 B3F5496F 		cmp	r3, #3216
 4794 009a 5DD0     		beq	.L413
 4795 009c 0AD9     		bls	.L430
ARM GAS  /tmp/ccbp0CWv.s 			page 138


 4796 009e B3F55D6F 		cmp	r3, #3536
 4797 00a2 61D0     		beq	.L420
 4798 00a4 1BD9     		bls	.L431
 4799 00a6 B3F5616F 		cmp	r3, #3600
 4800 00aa 61D1     		bne	.L405
1539:Src/register_interface.c ****             break;
 4801              		.loc 1 1539 13 is_stmt 1 view .LVU1518
1539:Src/register_interface.c ****             break;
 4802              		.loc 1 1539 22 is_stmt 0 view .LVU1519
 4803 00ac 344B     		ldr	r3, .L433+8
 4804              	.LVL761:
1539:Src/register_interface.c ****             break;
 4805              		.loc 1 1539 22 view .LVU1520
 4806 00ae 0B60     		str	r3, [r1]
1540:Src/register_interface.c ****           }
 4807              		.loc 1 1540 13 is_stmt 1 view .LVU1521
1389:Src/register_interface.c ****   static uint16_t nullData16=0;
 4808              		.loc 1 1389 11 is_stmt 0 view .LVU1522
 4809 00b0 0020     		movs	r0, #0
 4810              	.LVL762:
1540:Src/register_interface.c ****           }
 4811              		.loc 1 1540 13 view .LVU1523
 4812 00b2 7047     		bx	lr
 4813              	.LVL763:
 4814              	.L430:
1540:Src/register_interface.c ****           }
 4815              		.loc 1 1540 13 view .LVU1524
 4816 00b4 B3F5396F 		cmp	r3, #2960
 4817 00b8 4AD0     		beq	.L415
 4818 00ba 06D9     		bls	.L432
 4819 00bc B3F5456F 		cmp	r3, #3152
 4820 00c0 56D1     		bne	.L405
1506:Src/register_interface.c ****             break;
 4821              		.loc 1 1506 13 is_stmt 1 view .LVU1525
1506:Src/register_interface.c ****             break;
 4822              		.loc 1 1506 22 is_stmt 0 view .LVU1526
 4823 00c2 304B     		ldr	r3, .L433+12
 4824              	.LVL764:
1506:Src/register_interface.c ****             break;
 4825              		.loc 1 1506 22 view .LVU1527
 4826 00c4 0B60     		str	r3, [r1]
1507:Src/register_interface.c ****           }
 4827              		.loc 1 1507 13 is_stmt 1 view .LVU1528
1389:Src/register_interface.c ****   static uint16_t nullData16=0;
 4828              		.loc 1 1389 11 is_stmt 0 view .LVU1529
 4829 00c6 0020     		movs	r0, #0
 4830              	.LVL765:
1507:Src/register_interface.c ****           }
 4831              		.loc 1 1507 13 view .LVU1530
 4832 00c8 7047     		bx	lr
 4833              	.LVL766:
 4834              	.L432:
1507:Src/register_interface.c ****           }
 4835              		.loc 1 1507 13 view .LVU1531
 4836 00ca B3F5296F 		cmp	r3, #2704
 4837 00ce 39D0     		beq	.L417
 4838 00d0 B3F5356F 		cmp	r3, #2896
ARM GAS  /tmp/ccbp0CWv.s 			page 139


 4839 00d4 4CD1     		bne	.L405
1496:Src/register_interface.c ****             break;
 4840              		.loc 1 1496 13 is_stmt 1 view .LVU1532
1496:Src/register_interface.c ****             break;
 4841              		.loc 1 1496 22 is_stmt 0 view .LVU1533
 4842 00d6 2C4B     		ldr	r3, .L433+16
 4843              	.LVL767:
1496:Src/register_interface.c ****             break;
 4844              		.loc 1 1496 22 view .LVU1534
 4845 00d8 0B60     		str	r3, [r1]
1497:Src/register_interface.c ****           }
 4846              		.loc 1 1497 13 is_stmt 1 view .LVU1535
1389:Src/register_interface.c ****   static uint16_t nullData16=0;
 4847              		.loc 1 1389 11 is_stmt 0 view .LVU1536
 4848 00da 0020     		movs	r0, #0
 4849              	.LVL768:
1497:Src/register_interface.c ****           }
 4850              		.loc 1 1497 13 view .LVU1537
 4851 00dc 7047     		bx	lr
 4852              	.LVL769:
 4853              	.L431:
1497:Src/register_interface.c ****           }
 4854              		.loc 1 1497 13 view .LVU1538
 4855 00de B3F54D6F 		cmp	r3, #3280
 4856 00e2 3DD0     		beq	.L422
 4857 00e4 B3F5516F 		cmp	r3, #3344
 4858 00e8 42D1     		bne	.L405
1517:Src/register_interface.c ****             break;
 4859              		.loc 1 1517 13 is_stmt 1 view .LVU1539
1517:Src/register_interface.c ****             break;
 4860              		.loc 1 1517 22 is_stmt 0 view .LVU1540
 4861 00ea 284B     		ldr	r3, .L433+20
 4862              	.LVL770:
1517:Src/register_interface.c ****             break;
 4863              		.loc 1 1517 22 view .LVU1541
 4864 00ec 0B60     		str	r3, [r1]
1518:Src/register_interface.c ****           }
 4865              		.loc 1 1518 13 is_stmt 1 view .LVU1542
1389:Src/register_interface.c ****   static uint16_t nullData16=0;
 4866              		.loc 1 1389 11 is_stmt 0 view .LVU1543
 4867 00ee 0020     		movs	r0, #0
 4868              	.LVL771:
1518:Src/register_interface.c ****           }
 4869              		.loc 1 1518 13 view .LVU1544
 4870 00f0 7047     		bx	lr
 4871              	.LVL772:
 4872              	.L403:
1415:Src/register_interface.c ****              break;
 4873              		.loc 1 1415 13 is_stmt 1 view .LVU1545
1415:Src/register_interface.c ****              break;
 4874              		.loc 1 1415 31 is_stmt 0 view .LVU1546
 4875 00f2 224B     		ldr	r3, .L433+4
 4876              	.LVL773:
1415:Src/register_interface.c ****              break;
 4877              		.loc 1 1415 31 view .LVU1547
 4878 00f4 5B68     		ldr	r3, [r3, #4]
1415:Src/register_interface.c ****              break;
ARM GAS  /tmp/ccbp0CWv.s 			page 140


 4879              		.loc 1 1415 22 view .LVU1548
 4880 00f6 0B60     		str	r3, [r1]
1416:Src/register_interface.c ****           }
 4881              		.loc 1 1416 14 is_stmt 1 view .LVU1549
1389:Src/register_interface.c ****   static uint16_t nullData16=0;
 4882              		.loc 1 1389 11 is_stmt 0 view .LVU1550
 4883 00f8 0020     		movs	r0, #0
 4884              	.LVL774:
1416:Src/register_interface.c ****           }
 4885              		.loc 1 1416 14 view .LVU1551
 4886 00fa 7047     		bx	lr
 4887              	.LVL775:
 4888              	.L401:
1427:Src/register_interface.c ****             break;
 4889              		.loc 1 1427 13 is_stmt 1 view .LVU1552
1427:Src/register_interface.c ****             break;
 4890              		.loc 1 1427 31 is_stmt 0 view .LVU1553
 4891 00fc 1F4B     		ldr	r3, .L433+4
 4892              	.LVL776:
1427:Src/register_interface.c ****             break;
 4893              		.loc 1 1427 31 view .LVU1554
 4894 00fe 5B68     		ldr	r3, [r3, #4]
1427:Src/register_interface.c ****             break;
 4895              		.loc 1 1427 24 view .LVU1555
 4896 0100 0433     		adds	r3, r3, #4
1427:Src/register_interface.c ****             break;
 4897              		.loc 1 1427 22 view .LVU1556
 4898 0102 0B60     		str	r3, [r1]
1428:Src/register_interface.c ****           }
 4899              		.loc 1 1428 13 is_stmt 1 view .LVU1557
1389:Src/register_interface.c ****   static uint16_t nullData16=0;
 4900              		.loc 1 1389 11 is_stmt 0 view .LVU1558
 4901 0104 0020     		movs	r0, #0
 4902              	.LVL777:
1428:Src/register_interface.c ****           }
 4903              		.loc 1 1428 13 view .LVU1559
 4904 0106 7047     		bx	lr
 4905              	.LVL778:
 4906              	.L406:
1433:Src/register_interface.c ****             break;
 4907              		.loc 1 1433 13 is_stmt 1 view .LVU1560
1433:Src/register_interface.c ****             break;
 4908              		.loc 1 1433 31 is_stmt 0 view .LVU1561
 4909 0108 1C4B     		ldr	r3, .L433+4
 4910              	.LVL779:
1433:Src/register_interface.c ****             break;
 4911              		.loc 1 1433 31 view .LVU1562
 4912 010a 5B68     		ldr	r3, [r3, #4]
1433:Src/register_interface.c ****             break;
 4913              		.loc 1 1433 24 view .LVU1563
 4914 010c 0633     		adds	r3, r3, #6
1433:Src/register_interface.c ****             break;
 4915              		.loc 1 1433 22 view .LVU1564
 4916 010e 0B60     		str	r3, [r1]
1434:Src/register_interface.c ****           }
 4917              		.loc 1 1434 13 is_stmt 1 view .LVU1565
1389:Src/register_interface.c ****   static uint16_t nullData16=0;
ARM GAS  /tmp/ccbp0CWv.s 			page 141


 4918              		.loc 1 1389 11 is_stmt 0 view .LVU1566
 4919 0110 0020     		movs	r0, #0
 4920              	.LVL780:
1434:Src/register_interface.c ****           }
 4921              		.loc 1 1434 13 view .LVU1567
 4922 0112 7047     		bx	lr
 4923              	.LVL781:
 4924              	.L399:
1445:Src/register_interface.c ****             break;
 4925              		.loc 1 1445 13 is_stmt 1 view .LVU1568
1445:Src/register_interface.c ****             break;
 4926              		.loc 1 1445 31 is_stmt 0 view .LVU1569
 4927 0114 194B     		ldr	r3, .L433+4
 4928              	.LVL782:
1445:Src/register_interface.c ****             break;
 4929              		.loc 1 1445 31 view .LVU1570
 4930 0116 5B68     		ldr	r3, [r3, #4]
1445:Src/register_interface.c ****             break;
 4931              		.loc 1 1445 24 view .LVU1571
 4932 0118 0E33     		adds	r3, r3, #14
1445:Src/register_interface.c ****             break;
 4933              		.loc 1 1445 22 view .LVU1572
 4934 011a 0B60     		str	r3, [r1]
1446:Src/register_interface.c ****           }
 4935              		.loc 1 1446 13 is_stmt 1 view .LVU1573
1389:Src/register_interface.c ****   static uint16_t nullData16=0;
 4936              		.loc 1 1389 11 is_stmt 0 view .LVU1574
 4937 011c 0020     		movs	r0, #0
 4938              	.LVL783:
1446:Src/register_interface.c ****           }
 4939              		.loc 1 1446 13 view .LVU1575
 4940 011e 7047     		bx	lr
 4941              	.LVL784:
 4942              	.L410:
1451:Src/register_interface.c ****             break;
 4943              		.loc 1 1451 13 is_stmt 1 view .LVU1576
1451:Src/register_interface.c ****             break;
 4944              		.loc 1 1451 31 is_stmt 0 view .LVU1577
 4945 0120 164B     		ldr	r3, .L433+4
 4946              	.LVL785:
1451:Src/register_interface.c ****             break;
 4947              		.loc 1 1451 31 view .LVU1578
 4948 0122 5B68     		ldr	r3, [r3, #4]
1451:Src/register_interface.c ****             break;
 4949              		.loc 1 1451 24 view .LVU1579
 4950 0124 1033     		adds	r3, r3, #16
1451:Src/register_interface.c ****             break;
 4951              		.loc 1 1451 22 view .LVU1580
 4952 0126 0B60     		str	r3, [r1]
1452:Src/register_interface.c ****           }
 4953              		.loc 1 1452 13 is_stmt 1 view .LVU1581
1389:Src/register_interface.c ****   static uint16_t nullData16=0;
 4954              		.loc 1 1389 11 is_stmt 0 view .LVU1582
 4955 0128 0020     		movs	r0, #0
 4956              	.LVL786:
1452:Src/register_interface.c ****           }
 4957              		.loc 1 1452 13 view .LVU1583
ARM GAS  /tmp/ccbp0CWv.s 			page 142


 4958 012a 7047     		bx	lr
 4959              	.LVL787:
 4960              	.L408:
1463:Src/register_interface.c ****             break;
 4961              		.loc 1 1463 13 is_stmt 1 view .LVU1584
1463:Src/register_interface.c ****             break;
 4962              		.loc 1 1463 31 is_stmt 0 view .LVU1585
 4963 012c 134B     		ldr	r3, .L433+4
 4964              	.LVL788:
1463:Src/register_interface.c ****             break;
 4965              		.loc 1 1463 31 view .LVU1586
 4966 012e 5B68     		ldr	r3, [r3, #4]
1463:Src/register_interface.c ****             break;
 4967              		.loc 1 1463 24 view .LVU1587
 4968 0130 1633     		adds	r3, r3, #22
1463:Src/register_interface.c ****             break;
 4969              		.loc 1 1463 22 view .LVU1588
 4970 0132 0B60     		str	r3, [r1]
1464:Src/register_interface.c ****           }
 4971              		.loc 1 1464 13 is_stmt 1 view .LVU1589
1389:Src/register_interface.c ****   static uint16_t nullData16=0;
 4972              		.loc 1 1389 11 is_stmt 0 view .LVU1590
 4973 0134 0020     		movs	r0, #0
 4974              	.LVL789:
1464:Src/register_interface.c ****           }
 4975              		.loc 1 1464 13 view .LVU1591
 4976 0136 7047     		bx	lr
 4977              	.LVL790:
 4978              	.L397:
1475:Src/register_interface.c ****             break;
 4979              		.loc 1 1475 13 is_stmt 1 view .LVU1592
1475:Src/register_interface.c ****             break;
 4980              		.loc 1 1475 31 is_stmt 0 view .LVU1593
 4981 0138 104B     		ldr	r3, .L433+4
 4982              	.LVL791:
1475:Src/register_interface.c ****             break;
 4983              		.loc 1 1475 31 view .LVU1594
 4984 013a 5B68     		ldr	r3, [r3, #4]
1475:Src/register_interface.c ****             break;
 4985              		.loc 1 1475 24 view .LVU1595
 4986 013c 1A33     		adds	r3, r3, #26
1475:Src/register_interface.c ****             break;
 4987              		.loc 1 1475 22 view .LVU1596
 4988 013e 0B60     		str	r3, [r1]
1476:Src/register_interface.c ****           }
 4989              		.loc 1 1476 13 is_stmt 1 view .LVU1597
1389:Src/register_interface.c ****   static uint16_t nullData16=0;
 4990              		.loc 1 1389 11 is_stmt 0 view .LVU1598
 4991 0140 0020     		movs	r0, #0
 4992              	.LVL792:
1476:Src/register_interface.c ****           }
 4993              		.loc 1 1476 13 view .LVU1599
 4994 0142 7047     		bx	lr
 4995              	.LVL793:
 4996              	.L417:
1481:Src/register_interface.c ****             break;
 4997              		.loc 1 1481 13 is_stmt 1 view .LVU1600
ARM GAS  /tmp/ccbp0CWv.s 			page 143


1481:Src/register_interface.c ****             break;
 4998              		.loc 1 1481 31 is_stmt 0 view .LVU1601
 4999 0144 0D4B     		ldr	r3, .L433+4
 5000              	.LVL794:
1481:Src/register_interface.c ****             break;
 5001              		.loc 1 1481 31 view .LVU1602
 5002 0146 5B68     		ldr	r3, [r3, #4]
1481:Src/register_interface.c ****             break;
 5003              		.loc 1 1481 24 view .LVU1603
 5004 0148 1C33     		adds	r3, r3, #28
1481:Src/register_interface.c ****             break;
 5005              		.loc 1 1481 22 view .LVU1604
 5006 014a 0B60     		str	r3, [r1]
1482:Src/register_interface.c ****           }
 5007              		.loc 1 1482 13 is_stmt 1 view .LVU1605
1389:Src/register_interface.c ****   static uint16_t nullData16=0;
 5008              		.loc 1 1389 11 is_stmt 0 view .LVU1606
 5009 014c 0020     		movs	r0, #0
 5010              	.LVL795:
1482:Src/register_interface.c ****           }
 5011              		.loc 1 1482 13 view .LVU1607
 5012 014e 7047     		bx	lr
 5013              	.LVL796:
 5014              	.L415:
1490:Src/register_interface.c ****             break;
 5015              		.loc 1 1490 13 is_stmt 1 view .LVU1608
1490:Src/register_interface.c ****             break;
 5016              		.loc 1 1490 22 is_stmt 0 view .LVU1609
 5017 0150 0F4B     		ldr	r3, .L433+24
 5018              	.LVL797:
1490:Src/register_interface.c ****             break;
 5019              		.loc 1 1490 22 view .LVU1610
 5020 0152 0B60     		str	r3, [r1]
1491:Src/register_interface.c ****           }
 5021              		.loc 1 1491 13 is_stmt 1 view .LVU1611
1389:Src/register_interface.c ****   static uint16_t nullData16=0;
 5022              		.loc 1 1389 11 is_stmt 0 view .LVU1612
 5023 0154 0020     		movs	r0, #0
 5024              	.LVL798:
1491:Src/register_interface.c ****           }
 5025              		.loc 1 1491 13 view .LVU1613
 5026 0156 7047     		bx	lr
 5027              	.LVL799:
 5028              	.L413:
1512:Src/register_interface.c ****             break;
 5029              		.loc 1 1512 13 is_stmt 1 view .LVU1614
1512:Src/register_interface.c ****             break;
 5030              		.loc 1 1512 22 is_stmt 0 view .LVU1615
 5031 0158 0E4B     		ldr	r3, .L433+28
 5032              	.LVL800:
1512:Src/register_interface.c ****             break;
 5033              		.loc 1 1512 22 view .LVU1616
 5034 015a 0B60     		str	r3, [r1]
1513:Src/register_interface.c ****           }
 5035              		.loc 1 1513 13 is_stmt 1 view .LVU1617
1389:Src/register_interface.c ****   static uint16_t nullData16=0;
 5036              		.loc 1 1389 11 is_stmt 0 view .LVU1618
ARM GAS  /tmp/ccbp0CWv.s 			page 144


 5037 015c 0020     		movs	r0, #0
 5038              	.LVL801:
1513:Src/register_interface.c ****           }
 5039              		.loc 1 1513 13 view .LVU1619
 5040 015e 7047     		bx	lr
 5041              	.LVL802:
 5042              	.L422:
1523:Src/register_interface.c ****             break;
 5043              		.loc 1 1523 13 is_stmt 1 view .LVU1620
1523:Src/register_interface.c ****             break;
 5044              		.loc 1 1523 22 is_stmt 0 view .LVU1621
 5045 0160 0D4B     		ldr	r3, .L433+32
 5046              	.LVL803:
1523:Src/register_interface.c ****             break;
 5047              		.loc 1 1523 22 view .LVU1622
 5048 0162 0B60     		str	r3, [r1]
1524:Src/register_interface.c ****           }
 5049              		.loc 1 1524 13 is_stmt 1 view .LVU1623
1389:Src/register_interface.c ****   static uint16_t nullData16=0;
 5050              		.loc 1 1389 11 is_stmt 0 view .LVU1624
 5051 0164 0020     		movs	r0, #0
 5052              	.LVL804:
1524:Src/register_interface.c ****           }
 5053              		.loc 1 1524 13 view .LVU1625
 5054 0166 7047     		bx	lr
 5055              	.LVL805:
 5056              	.L420:
1533:Src/register_interface.c ****             break;
 5057              		.loc 1 1533 13 is_stmt 1 view .LVU1626
1533:Src/register_interface.c ****             break;
 5058              		.loc 1 1533 22 is_stmt 0 view .LVU1627
 5059 0168 0C4B     		ldr	r3, .L433+36
 5060              	.LVL806:
1533:Src/register_interface.c ****             break;
 5061              		.loc 1 1533 22 view .LVU1628
 5062 016a 0B60     		str	r3, [r1]
1534:Src/register_interface.c ****           }
 5063              		.loc 1 1534 13 is_stmt 1 view .LVU1629
1389:Src/register_interface.c ****   static uint16_t nullData16=0;
 5064              		.loc 1 1389 11 is_stmt 0 view .LVU1630
 5065 016c 0020     		movs	r0, #0
 5066              	.LVL807:
1534:Src/register_interface.c ****           }
 5067              		.loc 1 1534 13 view .LVU1631
 5068 016e 7047     		bx	lr
 5069              	.LVL808:
 5070              	.L405:
1544:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
 5071              		.loc 1 1544 13 is_stmt 1 view .LVU1632
1544:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
 5072              		.loc 1 1544 22 is_stmt 0 view .LVU1633
 5073 0170 014B     		ldr	r3, .L433
 5074              	.LVL809:
1544:Src/register_interface.c ****             retVal = MCP_ERROR_UNKNOWN_REG;
 5075              		.loc 1 1544 22 view .LVU1634
 5076 0172 0B60     		str	r3, [r1]
1545:Src/register_interface.c ****             break;
ARM GAS  /tmp/ccbp0CWv.s 			page 145


 5077              		.loc 1 1545 13 is_stmt 1 view .LVU1635
 5078              	.LVL810:
1546:Src/register_interface.c ****           }
 5079              		.loc 1 1546 13 view .LVU1636
1545:Src/register_interface.c ****             break;
 5080              		.loc 1 1545 20 is_stmt 0 view .LVU1637
 5081 0174 0520     		movs	r0, #5
 5082              	.LVL811:
1546:Src/register_interface.c ****           }
 5083              		.loc 1 1546 13 view .LVU1638
 5084 0176 7047     		bx	lr
 5085              	.L434:
 5086              		.align	2
 5087              	.L433:
 5088 0178 00000000 		.word	.LANCHOR0
 5089 017c 00000000 		.word	Mci
 5090 0180 46000000 		.word	STO_CR_M1+70
 5091 0184 70000000 		.word	STO_PLL_M1+112
 5092 0188 04000000 		.word	STO_PLL_M1+4
 5093 018c 0C000000 		.word	STO_CR_M1+12
 5094 0190 0C000000 		.word	STO_PLL_M1+12
 5095 0194 72000000 		.word	STO_PLL_M1+114
 5096 0198 04000000 		.word	STO_CR_M1+4
 5097 019c 44000000 		.word	STO_CR_M1+68
 5098              		.cfi_endproc
 5099              	.LFE1443:
 5101              		.section	.bss.nullData16.15610,"aw",%nobits
 5102              		.align	1
 5103              		.set	.LANCHOR0,. + 0
 5106              	nullData16.15610:
 5107 0000 0000     		.space	2
 5108              		.text
 5109              	.Letext0:
 5110              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 5111              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 5112              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/system_stm32g4xx.h"
 5113              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 5114              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 5115              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_flash.h"
 5116              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 5117              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h"
 5118              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h"
 5119              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h"
 5120              		.file 12 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/mc_type.h"
 5121              		.file 13 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 5122              		.file 14 "/usr/include/newlib/sys/_types.h"
 5123              		.file 15 "/usr/include/newlib/sys/reent.h"
 5124              		.file 16 "/usr/include/newlib/sys/lock.h"
 5125              		.file 17 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/mcptl.h"
 5126              		.file 18 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/mcp.h"
 5127              		.file 19 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/pid_regulator.h"
 5128              		.file 20 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/speed_pos_fdbk.h"
 5129              		.file 21 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/speed_torq_ctrl.h"
 5130              		.file 22 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/virtual_speed_sensor.h"
 5131              		.file 23 "Inc/regular_conversion_manager.h"
 5132              		.file 24 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/ntc_temperature_sensor.h"
 5133              		.file 25 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/sto_speed_pos_fdbk.h"
ARM GAS  /tmp/ccbp0CWv.s 			page 146


 5134              		.file 26 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/pwm_curr_fdbk.h"
 5135              		.file 27 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/revup_ctrl.h"
 5136              		.file 28 "Inc/mc_interface.h"
 5137              		.file 29 "Inc/mc_configuration_registers.h"
 5138              		.file 30 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/bus_voltage_sensor.h"
 5139              		.file 31 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/r_divider_bus_voltage_sensor.h"
 5140              		.file 32 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/pqd_motor_power_measurement.h"
 5141              		.file 33 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/G4xx/Inc/r3_2_g4xx_pwm_curr_fdbk.h"
 5142              		.file 34 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/ramp_ext_mngr.h"
 5143              		.file 35 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/circle_limitation.h"
 5144              		.file 36 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/sto_pll_speed_pos_fdbk.h"
 5145              		.file 37 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/sto_cordic_speed_pos_fdbk.h"
 5146              		.file 38 "Inc/mc_config.h"
 5147              		.file 39 "Inc/aspep.h"
 5148              		.file 40 "MCSDK_v6.0.0-Full/MotorControl/MCSDK/MCLib/Any/Inc/mcpa.h"
 5149              		.file 41 "Inc/mcp_config.h"
ARM GAS  /tmp/ccbp0CWv.s 			page 147


DEFINED SYMBOLS
                            *ABS*:0000000000000000 register_interface.c
     /tmp/ccbp0CWv.s:18     .text.RI_MovString:0000000000000000 $t
     /tmp/ccbp0CWv.s:25     .text.RI_MovString:0000000000000000 RI_MovString
     /tmp/ccbp0CWv.s:109    .text.RI_SetReg:0000000000000000 $t
     /tmp/ccbp0CWv.s:115    .text.RI_SetReg:0000000000000000 RI_SetReg
     /tmp/ccbp0CWv.s:156    .text.RI_SetReg:000000000000001c $d
     /tmp/ccbp0CWv.s:189    .text.RI_SetReg:000000000000005e $t
     /tmp/ccbp0CWv.s:861    .text.RI_SetReg:00000000000003ac $d
     /tmp/ccbp0CWv.s:871    .text.RI_SetReg:00000000000003c8 $t
     /tmp/ccbp0CWv.s:1817   .text.RI_SetReg:00000000000006a4 $d
     /tmp/ccbp0CWv.s:1830   .text.RI_SetReg:00000000000006c8 $t
     /tmp/ccbp0CWv.s:1974   .text.RI_SetReg:000000000000073c $d
     /tmp/ccbp0CWv.s:1982   .text.RI_GetReg:0000000000000000 $t
     /tmp/ccbp0CWv.s:1988   .text.RI_GetReg:0000000000000000 RI_GetReg
     /tmp/ccbp0CWv.s:2028   .text.RI_GetReg:0000000000000020 $d
     /tmp/ccbp0CWv.s:2061   .text.RI_GetReg:0000000000000062 $t
     /tmp/ccbp0CWv.s:2757   .text.RI_GetReg:0000000000000388 $d
     /tmp/ccbp0CWv.s:2769   .text.RI_GetReg:00000000000003ac $t
     /tmp/ccbp0CWv.s:3699   .text.RI_GetReg:0000000000000684 $d
     /tmp/ccbp0CWv.s:3714   .text.RI_GetReg:00000000000006b0 $t
     /tmp/ccbp0CWv.s:4250   .text.RI_GetReg:0000000000000868 $d
     /tmp/ccbp0CWv.s:4263   .text.RI_SetRegCommandParser:0000000000000000 $t
     /tmp/ccbp0CWv.s:4270   .text.RI_SetRegCommandParser:0000000000000000 RI_SetRegCommandParser
     /tmp/ccbp0CWv.s:4458   .text.RI_GetRegCommandParser:0000000000000000 $t
     /tmp/ccbp0CWv.s:4465   .text.RI_GetRegCommandParser:0000000000000000 RI_GetRegCommandParser
     /tmp/ccbp0CWv.s:4584   .text.RI_GetIDSize:0000000000000000 $t
     /tmp/ccbp0CWv.s:4591   .text.RI_GetIDSize:0000000000000000 RI_GetIDSize
     /tmp/ccbp0CWv.s:4642   .text.RI_GetPtrReg:0000000000000000 $t
     /tmp/ccbp0CWv.s:4649   .text.RI_GetPtrReg:0000000000000000 RI_GetPtrReg
     /tmp/ccbp0CWv.s:5088   .text.RI_GetPtrReg:0000000000000178 $d
     /tmp/ccbp0CWv.s:5102   .bss.nullData16.15610:0000000000000000 $d
     /tmp/ccbp0CWv.s:5106   .bss.nullData16.15610:0000000000000000 nullData16.15610

UNDEFINED SYMBOLS
MCI_GetTeref
MCI_ExecTorqueRamp
MCI_GetMecSpeedRefUnit
MCI_ExecSpeedRamp
PID_SetKI
PID_SetKP
PID_SetKD
STO_CR_GetObserverGains
STO_CR_SetObserverGains
STO_PLL_GetObserverGains
STO_PLL_SetObserverGains
PID_SetKPDivisorPOW2
PID_SetKDDivisorPOW2
MCI_GetIqdref
MCI_SetCurrentReferences
Mci
pPIDId
pPIDIq
PIDSpeedHandle_M1
STO_CR_M1
STO_PLL_M1
PID_SetKIDivisorPOW2
ARM GAS  /tmp/ccbp0CWv.s 			page 148


MCPA_cfgLog
MCPA_UART_A
RUC_SetPhase
RevUpControlM1
MCI_GetSTMState
MCI_GetControlMode
RUC_GetNumberOfPhases
PID_GetKPDivisorPOW2
MCI_GetVqd
PID_GetKD
PID_GetKP
PID_GetKI
MCI_GetIalphabeta
NTC_GetAvTemp_C
MCI_GetIqd
STO_CR_GetEstimatedBemf
STO_PLL_GetEstimatedCurrent
SPD_GetElAngle
MCI_GetValphabeta
SPD_GetS16Speed
STO_PLL_GetEstimatedBemf
pTemperatureSensor
PID_GetKIDivisorPOW2
PID_GetKDDivisorPOW2
VBS_GetAvBusVoltage_V
MCI_GetIab
STO_CR_GetEstimatedCurrent
STO_PLL_GetEstimatedBemfLevel
MCI_GetAvrgMecSpeedUnit
PQD_GetAvrgElMotorPowerW
STO_CR_GetEstimatedBemfLevel
MCI_GetFaultState
STO_PLL_GetObservedBemfLevel
STO_CR_GetObservedBemfLevel
BusVoltageSensor_M1
pMPM
CTL_BOARD
MotorConfig_reg
MCI_GetLastRampFinalTorque
MCI_GetLastRampFinalDuration
MCI_GetLastRampFinalSpeed
RUC_GetPhase
FIRMWARE_NAME
PWR_BOARD_NAME
globalConfig_reg
ApplicationConfig_reg
FOCConfig_reg
