# List of all Verilog source files to include in this build.
# Used by both synthesis and RTL simulation.
synthesis.inputs.input_files: [
  # TODO: list verilog files
  "${bsg_root}/bsg_misc/bsg_defines.v",
  "${bsg_root}/bsg_cache/bsg_cache_pkg.v",
  "v/bsg_lfu.v",
  "${bsg_root}/bsg_misc/bsg_mux.v",
  "${bsg_root}/bsg_misc/bsg_mux_segmented.v",
  "${bsg_root}/bsg_misc/bsg_circular_ptr.v",
  "${bsg_root}/bsg_misc/bsg_dff.v",
  "${bsg_root}/bsg_misc/bsg_dff_en.v",
  "${bsg_root}/bsg_misc/bsg_dff_en_bypass.v",
  "${bsg_root}/bsg_misc/bsg_counter_clear_up.v",
  "${bsg_root}/bsg_misc/bsg_decode.v",
  "${bsg_root}/bsg_misc/bsg_priority_encode.v",
  "${bsg_root}/bsg_misc/bsg_lru_pseudo_tree_encode.v",
  "${bsg_root}/bsg_misc/bsg_lru_pseudo_tree_decode.v",
  "${bsg_root}/bsg_misc/bsg_lru_pseudo_tree_backup.v",
  "${bsg_root}/bsg_misc/bsg_mux_bitwise.v",
  "${bsg_root}/bsg_misc/bsg_priority_encode_one_hot_out.v",
  "${bsg_root}/bsg_misc/bsg_encode_one_hot.v",
  "${bsg_root}/bsg_misc/bsg_scan.v",
  "${bsg_root}/bsg_misc/bsg_expand_bitmask.v",
  "${bsg_root}/bsg_mem/bsg_mem_1r1w_synth.v",
  "${bsg_root}/bsg_mem/bsg_mem_1r1w.v",
  "${bsg_root}/bsg_mem/bsg_mem_1rw_sync.v",
  "${bsg_root}/bsg_mem/bsg_mem_1rw_sync_synth.v",
  "${bsg_root}/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_synth.v",
  "${bsg_root}/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_synth.v",
  "${bsg_root}/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.v",
  "${bsg_root}/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.v",
  "${bsg_root}/bsg_dataflow/bsg_two_fifo.v",
  "${bsg_root}/bsg_dataflow/bsg_fifo_1r1w_small.v",
  "${bsg_root}/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.v",
  "${bsg_root}/bsg_dataflow/bsg_fifo_tracker.v",
  "${bsg_root}/bsg_cache/bsg_cache_decode.v",
  "${bsg_root}/bsg_cache/bsg_cache_dma.v",
  "v/bsg_cache_miss_lfu.v",
  "${bsg_root}/bsg_cache/bsg_cache_tbuf.v",
  "${bsg_root}/bsg_cache/bsg_cache_sbuf.v",
  "${bsg_root}/bsg_cache/bsg_cache_buffer_queue.v",
  "v/bsg_cache_lfu.v",
]
synthesis.inputs.input_files_meta: [append, subst]

# Add synthesis input files to simulation inputs
# (Only for RTL sim)
sim.inputs.input_files: synthesis.inputs.input_files
sim.inputs.input_files_meta: [crossref, subst]
