#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Sep 11 14:14:54 2020
# Process ID: 425
# Current directory: /home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.runs/synth_1
# Command line: vivado -log control_path.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source control_path.tcl
# Log file: /home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.runs/synth_1/control_path.vds
# Journal file: /home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source control_path.tcl -notrace
Command: synth_design -top control_path -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 461 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1515.969 ; gain = 119.590 ; free physical = 261 ; free virtual = 3975
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'control_path' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/control_path.vhd:45]
	Parameter addr_width bound to: 5 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
WARNING: [Synth 8-5640] Port 'pc_tick' is missing in component declaration [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/control_path.vhd:48]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'top_block' declared at '/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/top_block.vhd:34' bound to instance 'uut' of component 'top_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/control_path.vhd:85]
INFO: [Synth 8-638] synthesizing module 'top_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/top_block.vhd:60]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 5 - type: integer 
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux_block' declared at '/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/mux_block.vhd:34' bound to instance 'mux_index' of component 'mux_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/top_block.vhd:139]
INFO: [Synth 8-638] synthesizing module 'mux_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/mux_block.vhd:44]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_block' (1#1) [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/mux_block.vhd:44]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mux_block' declared at '/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/mux_block.vhd:34' bound to instance 'mux_value' of component 'mux_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/top_block.vhd:148]
INFO: [Synth 8-638] synthesizing module 'mux_block__parameterized1' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/mux_block.vhd:44]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_block__parameterized1' (1#1) [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/mux_block.vhd:44]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'single_port_ram' declared at '/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/ram_block.vhd:24' bound to instance 'ram' of component 'single_port_ram' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/top_block.vhd:156]
INFO: [Synth 8-638] synthesizing module 'single_port_ram' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/ram_block.vhd:41]
	Parameter addr_width bound to: 5 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'single_port_ram' (2#1) [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/ram_block.vhd:41]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'counter_block' declared at '/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/counter_block.vhd:34' bound to instance 'curr_i' of component 'counter_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/top_block.vhd:165]
INFO: [Synth 8-638] synthesizing module 'counter_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/counter_block.vhd:47]
	Parameter width bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/counter_block.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'counter_block' (3#1) [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/counter_block.vhd:47]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'counter_block' declared at '/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/counter_block.vhd:34' bound to instance 'prev_i' of component 'counter_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/top_block.vhd:171]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'down_counter_block' declared at '/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/down_counter.vhd:34' bound to instance 'pc' of component 'down_counter_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/top_block.vhd:178]
INFO: [Synth 8-638] synthesizing module 'down_counter_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/down_counter.vhd:47]
	Parameter width bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/down_counter.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'down_counter_block' (4#1) [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/down_counter.vhd:47]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_block' declared at '/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/register_block.vhd:34' bound to instance 'curr_v' of component 'register_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/top_block.vhd:186]
INFO: [Synth 8-638] synthesizing module 'register_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/register_block.vhd:45]
	Parameter width bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/register_block.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'register_block' (5#1) [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/register_block.vhd:45]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_block' declared at '/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/register_block.vhd:34' bound to instance 'prev_v' of component 'register_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/top_block.vhd:192]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'comparator_block' declared at '/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/comparator_block.vhd:33' bound to instance 'comp' of component 'comparator_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/top_block.vhd:197]
INFO: [Synth 8-638] synthesizing module 'comparator_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/comparator_block.vhd:42]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comparator_block' (6#1) [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/comparator_block.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top_block' (7#1) [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/top_block.vhd:60]
WARNING: [Synth 8-614] signal 'prev_idx_dout' is read in the process but is not in the sensitivity list [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/control_path.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'control_path' (8#1) [/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.srcs/sources_1/new/control_path.vhd:45]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1569.719 ; gain = 173.340 ; free physical = 287 ; free virtual = 4002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1572.688 ; gain = 176.309 ; free physical = 287 ; free virtual = 3998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1580.691 ; gain = 184.312 ; free physical = 287 ; free virtual = 3998
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'prest_reg' in module 'control_path'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   s_rst |                        000000001 |                             0001
                  s_ld_1 |                        000000010 |                             0010
                   s_stp |                        000000100 |                             0000
                  s_ld_2 |                        000001000 |                             0011
                  s_comp |                        000010000 |                             0110
                 s_swp_1 |                        000100000 |                             0100
                 s_swp_2 |                        001000000 |                             0101
                 s_inc_1 |                        010000000 |                             0111
                 s_inc_2 |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'prest_reg' using encoding 'one-hot' in module 'control_path'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1597.605 ; gain = 201.227 ; free physical = 238 ; free virtual = 3950
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 34    
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 38    
	   9 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control_path 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 5     
Module mux_block 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mux_block__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module single_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module counter_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module down_counter_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module register_block 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_prest_reg[8]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_prest_reg[7]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_prest_reg[6]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_prest_reg[5]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_prest_reg[4]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_prest_reg[3]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_prest_reg[2]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_prest_reg[1]) is unused and will be removed from module control_path.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_prest_reg[0]) is unused and will be removed from module control_path.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1696.043 ; gain = 299.664 ; free physical = 133 ; free virtual = 3811
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1696.043 ; gain = 299.664 ; free physical = 132 ; free virtual = 3810
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1696.043 ; gain = 299.664 ; free physical = 131 ; free virtual = 3809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.043 ; gain = 299.664 ; free physical = 122 ; free virtual = 3798
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.043 ; gain = 299.664 ; free physical = 123 ; free virtual = 3798
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.043 ; gain = 299.664 ; free physical = 124 ; free virtual = 3798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.043 ; gain = 299.664 ; free physical = 125 ; free virtual = 3798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.043 ; gain = 299.664 ; free physical = 125 ; free virtual = 3798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.043 ; gain = 299.664 ; free physical = 125 ; free virtual = 3798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.043 ; gain = 299.664 ; free physical = 125 ; free virtual = 3798
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.043 ; gain = 299.664 ; free physical = 127 ; free virtual = 3798
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.051 ; gain = 299.664 ; free physical = 127 ; free virtual = 3797
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1782.637 ; gain = 0.000 ; free physical = 131 ; free virtual = 3694
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1782.637 ; gain = 386.355 ; free physical = 232 ; free virtual = 3795
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1782.637 ; gain = 0.000 ; free physical = 232 ; free virtual = 3795
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bjorn/Desktop/Lekekasse/Array_Sorting/bubble_sort_hw/bubble_sort_hw.runs/synth_1/control_path.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file control_path_utilization_synth.rpt -pb control_path_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 11 14:15:19 2020...
