#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jun 29 18:48:43 2024
# Process ID: 20192
# Current directory: D:/Vivado/Bao cao/TKVMS/Gost89_OFB
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8268 D:\Vivado\Bao cao\TKVMS\Gost89_OFB\Gost89_OFB.xpr
# Log file: D:/Vivado/Bao cao/TKVMS/Gost89_OFB/vivado.log
# Journal file: D:/Vivado/Bao cao/TKVMS/Gost89_OFB\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1162.238 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gost89_ofb_encrypt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gost89_ofb_encrypt_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sources_1/new/gost89_ofb_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_encrypt_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xelab -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_encrypt_tb_behav xil_defaultlib.gost89_ofb_encrypt_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_encrypt_tb_behav xil_defaultlib.gost89_ofb_encrypt_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gost89_sbox
Compiling module xil_defaultlib.gost89_round
Compiling module xil_defaultlib.gost89_ofb_encrypt
Compiling module xil_defaultlib.gost89_ofb_encrypt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gost89_ofb_encrypt_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Bao -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Vivado/Bao" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 29 18:50:09 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gost89_ofb_encrypt_tb_behav -key {Behavioral:sim_1:Functional:gost89_ofb_encrypt_tb} -tclbatch {gost89_ofb_encrypt_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source gost89_ofb_encrypt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 301 ns : File "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_encrypt_tb.v" Line 92
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1162.238 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gost89_ofb_encrypt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1162.238 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/gost89_ofb_encrypt_tb/ecb_encrypt}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/gost89_ofb_encrypt_tb/ecb_encrypt/rnd}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gost89_ofb_encrypt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gost89_ofb_encrypt_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xelab -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_encrypt_tb_behav xil_defaultlib.gost89_ofb_encrypt_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_encrypt_tb_behav xil_defaultlib.gost89_ofb_encrypt_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 301 ns : File "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_encrypt_tb.v" Line 92
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1162.238 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gost89_ofb_encrypt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gost89_ofb_encrypt_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sources_1/new/gost89_ofb_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_encrypt_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xelab -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_encrypt_tb_behav xil_defaultlib.gost89_ofb_encrypt_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_encrypt_tb_behav xil_defaultlib.gost89_ofb_encrypt_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gost89_sbox
Compiling module xil_defaultlib.gost89_round
Compiling module xil_defaultlib.gost89_ofb_encrypt
Compiling module xil_defaultlib.gost89_ofb_encrypt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gost89_ofb_encrypt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 301 ns : File "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_encrypt_tb.v" Line 92
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1351.363 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gost89_ofb_encrypt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gost89_ofb_encrypt_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sources_1/new/gost89_ofb_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_encrypt_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xelab -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_encrypt_tb_behav xil_defaultlib.gost89_ofb_encrypt_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_encrypt_tb_behav xil_defaultlib.gost89_ofb_encrypt_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gost89_sbox
Compiling module xil_defaultlib.gost89_round
Compiling module xil_defaultlib.gost89_ofb_encrypt
Compiling module xil_defaultlib.gost89_ofb_encrypt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gost89_ofb_encrypt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 301 ns : File "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_encrypt_tb.v" Line 92
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1351.363 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top gost89_ofb_encrypt [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.runs/synth_1

launch_runs synth_1 -jobs 8
[Sat Jun 29 20:36:03 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1575.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1652.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1805.816 ; gain = 454.453
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/synth/func/xsim/gost89_ofb_encrypt_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/synth/func/xsim/gost89_ofb_encrypt_tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'gost89_ofb_encrypt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj gost89_ofb_encrypt_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/synth/func/xsim/gost89_ofb_encrypt_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_encrypt
INFO: [VRFC 10-311] analyzing module gost89_round
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_encrypt_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/synth/func/xsim'
"xelab -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot gost89_ofb_encrypt_tb_func_synth xil_defaultlib.gost89_ofb_encrypt_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot gost89_ofb_encrypt_tb_func_synth xil_defaultlib.gost89_ofb_encrypt_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.gost89_round
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.gost89_ofb_encrypt
Compiling module xil_defaultlib.gost89_ofb_encrypt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gost89_ofb_encrypt_tb_func_synth

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Bao -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Vivado/Bao" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 29 20:43:02 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2216.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gost89_ofb_encrypt_tb_func_synth -key {Post-Synthesis:sim_1:Functional:gost89_ofb_encrypt_tb} -tclbatch {gost89_ofb_encrypt_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source gost89_ofb_encrypt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 301 ps : File "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_encrypt_tb.v" Line 92
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gost89_ofb_encrypt_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2238.973 ; gain = 22.727
run 10 us
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2244.480 ; gain = 0.141
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/synth/func/xsim/gost89_ofb_encrypt_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/synth/func/xsim/gost89_ofb_encrypt_tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'gost89_ofb_encrypt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj gost89_ofb_encrypt_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/synth/func/xsim/gost89_ofb_encrypt_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_encrypt
INFO: [VRFC 10-311] analyzing module gost89_round
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_encrypt_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/synth/func/xsim'
"xelab -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot gost89_ofb_encrypt_tb_func_synth xil_defaultlib.gost89_ofb_encrypt_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot gost89_ofb_encrypt_tb_func_synth xil_defaultlib.gost89_ofb_encrypt_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.gost89_round
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.gost89_ofb_encrypt
Compiling module xil_defaultlib.gost89_ofb_encrypt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gost89_ofb_encrypt_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2244.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2244.828 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 301 ps : File "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_encrypt_tb.v" Line 92
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2244.828 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gost89_ofb_encrypt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gost89_ofb_encrypt_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sources_1/new/gost89_ofb_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_encrypt_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xelab -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_encrypt_tb_behav xil_defaultlib.gost89_ofb_encrypt_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_encrypt_tb_behav xil_defaultlib.gost89_ofb_encrypt_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gost89_sbox
Compiling module xil_defaultlib.gost89_round
Compiling module xil_defaultlib.gost89_ofb_encrypt
Compiling module xil_defaultlib.gost89_ofb_encrypt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gost89_ofb_encrypt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 301 ns : File "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_encrypt_tb.v" Line 92
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2294.438 ; gain = 21.152
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.runs/synth_1

launch_runs synth_1 -jobs 8
[Sat Jun 29 20:48:22 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2310.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2310.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
set_property top gost89_ofb_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_ecb.v}}] -no_script -reset -force -quiet
remove_files  {{D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_ecb.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gost89_ofb_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gost89_ofb_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sources_1/new/gost89_ofb_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xelab -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_tb_behav xil_defaultlib.gost89_ofb_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_tb_behav xil_defaultlib.gost89_ofb_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gost89_sbox
Compiling module xil_defaultlib.gost89_round
Compiling module xil_defaultlib.gost89_ofb_encrypt
Compiling module xil_defaultlib.gost89_ofb_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gost89_ofb_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Bao -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Vivado/Bao" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 29 21:00:21 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 301 ns : File "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_encrypt_tb.v" Line 92
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2331.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gost89_ofb_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gost89_ofb_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sources_1/new/gost89_ofb_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_decrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xelab -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_tb_behav xil_defaultlib.gost89_ofb_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_tb_behav xil_defaultlib.gost89_ofb_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'out' [D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_tb.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gost89_sbox
Compiling module xil_defaultlib.gost89_round
Compiling module xil_defaultlib.gost89_ofb_encrypt
Compiling module xil_defaultlib.gost89_ofb_decrypt
Compiling module xil_defaultlib.gost89_ofb_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gost89_ofb_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gost89_ofb_tb_behav -key {Behavioral:sim_1:Functional:gost89_ofb_tb} -tclbatch {gost89_ofb_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source gost89_ofb_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 301 ns : File "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_tb.v" Line 95
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gost89_ofb_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2331.582 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gost89_ofb_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gost89_ofb_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sources_1/new/gost89_ofb_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_decrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sources_1/new/gost89_ofb_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xelab -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_tb_behav xil_defaultlib.gost89_ofb_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_tb_behav xil_defaultlib.gost89_ofb_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gost89_sbox
Compiling module xil_defaultlib.gost89_round
Compiling module xil_defaultlib.gost89_ofb_encrypt
Compiling module xil_defaultlib.gost89_ofb_decrypt
Compiling module xil_defaultlib.gost89_ofb_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gost89_ofb_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 301 ns : File "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_tb.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2331.582 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gost89_ofb_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gost89_ofb_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xelab -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_tb_behav xil_defaultlib.gost89_ofb_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_tb_behav xil_defaultlib.gost89_ofb_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 301 ns : File "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_tb.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2331.582 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gost89_ofb_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gost89_ofb_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sources_1/new/gost89_ofb_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_decrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sources_1/new/gost89_ofb_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xelab -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_tb_behav xil_defaultlib.gost89_ofb_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_tb_behav xil_defaultlib.gost89_ofb_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gost89_sbox
Compiling module xil_defaultlib.gost89_round
Compiling module xil_defaultlib.gost89_ofb_encrypt
Compiling module xil_defaultlib.gost89_ofb_decrypt
Compiling module xil_defaultlib.gost89_ofb_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gost89_ofb_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 326 ns : File "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_tb.v" Line 100
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2331.582 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gost89_ofb_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gost89_ofb_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sources_1/new/gost89_ofb_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_decrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sources_1/new/gost89_ofb_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xelab -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_tb_behav xil_defaultlib.gost89_ofb_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_tb_behav xil_defaultlib.gost89_ofb_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gost89_sbox
Compiling module xil_defaultlib.gost89_round
Compiling module xil_defaultlib.gost89_ofb_encrypt
Compiling module xil_defaultlib.gost89_ofb_decrypt
Compiling module xil_defaultlib.gost89_ofb_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gost89_ofb_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 326 ns : File "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_tb.v" Line 100
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2331.582 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/gost89_ofb_tb/ecb_decrypt/rnd}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gost89_ofb_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gost89_ofb_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xelab -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_tb_behav xil_defaultlib.gost89_ofb_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_tb_behav xil_defaultlib.gost89_ofb_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 326 ns : File "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_tb.v" Line 100
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2961.105 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/gost89_ofb_tb/ecb_decrypt/rnd}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gost89_ofb_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gost89_ofb_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sources_1/new/gost89_ofb_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_decrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sources_1/new/gost89_ofb_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/code/gost89_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gost89_ofb_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
"xelab -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_tb_behav xil_defaultlib.gost89_ofb_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8841c16e29e54d328cdc3a89e0eb484c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gost89_ofb_tb_behav xil_defaultlib.gost89_ofb_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gost89_sbox
Compiling module xil_defaultlib.gost89_round
Compiling module xil_defaultlib.gost89_ofb_encrypt
Compiling module xil_defaultlib.gost89_ofb_decrypt
Compiling module xil_defaultlib.gost89_ofb_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gost89_ofb_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gost89_ofb_tb_behav -key {Behavioral:sim_1:Functional:gost89_ofb_tb} -tclbatch {gost89_ofb_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source gost89_ofb_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 326 ns : File "D:/Vivado/Bao cao/TKVMS/Gost89_OFB/Gost89_OFB.srcs/sim_1/new/gost89_ofb_tb.v" Line 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gost89_ofb_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2961.105 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/gost89_ofb_tb/ecb_decrypt}} 
relaunch_sim
