#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Dec 14 14:20:33 2024
# Process ID: 25240
# Current directory: C:/Users/theox/Desktop/aapl1_urbana
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28496 C:\Users\theox\Desktop\aapl1_urbana\aapl1_urbana.xpr
# Log file: C:/Users/theox/Desktop/aapl1_urbana/vivado.log
# Journal file: C:/Users/theox/Desktop/aapl1_urbana\vivado.jou
# Running On: beeeebopppp, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 17011 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ipdefs/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1215.082 ; gain = 285.648
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/utils_1/imports/synth_1/apple1_s3e_starterkit_top.dcp with file C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/apple1_urbana.dcp
launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'arlet_6502' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/cpu/arlet_6502.v:25]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'arlet_6502()' found in library 'xil_defaultlib'
Duplicate found at line 25 of file C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v
	(Active) Duplicate found at line 25 of file C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/cpu/arlet_6502.v
[Sat Dec 14 14:30:23 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1

launch_runs synth_1 -jobs 16
WARNING: [HDL 9-3756] overwriting previous definition of module 'arlet_6502' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/cpu/arlet_6502.v:25]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'arlet_6502()' found in library 'xil_defaultlib'
Duplicate found at line 25 of file C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v
	(Active) Duplicate found at line 25 of file C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/cpu/arlet_6502.v
[Sat Dec 14 14:30:41 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Dec 14 14:31:44 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Dec 14 14:33:00 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887429230158A
set_property PROGRAM.FILE {C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/apple1_urbana.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/apple1_urbana.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 3847.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 455 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.442 . Memory (MB): peak = 4444.941 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.443 . Memory (MB): peak = 4444.941 ; gain = 0.000
Generating merged BMM file for the design top 'apple1_urbana'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4444.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 246 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 4589.629 ; gain = 1124.102
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/bd/mb_snes/mb_snes.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: apple1_urbana
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'h_pixels' becomes localparam in 'vga' with formal parameter declaration list [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:29]
WARNING: [Synth 8-11065] parameter 'v_lines' becomes localparam in 'vga' with formal parameter declaration list [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:30]
WARNING: [Synth 8-11065] parameter 'h_pulse' becomes localparam in 'vga' with formal parameter declaration list [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:31]
WARNING: [Synth 8-11065] parameter 'v_pulse' becomes localparam in 'vga' with formal parameter declaration list [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:32]
WARNING: [Synth 8-11065] parameter 'hbp' becomes localparam in 'vga' with formal parameter declaration list [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:33]
WARNING: [Synth 8-11065] parameter 'hfp' becomes localparam in 'vga' with formal parameter declaration list [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:34]
WARNING: [Synth 8-11065] parameter 'vbp' becomes localparam in 'vga' with formal parameter declaration list [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:35]
WARNING: [Synth 8-11065] parameter 'vfp' becomes localparam in 'vga' with formal parameter declaration list [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:36]
INFO: [Synth 8-11241] undeclared symbol 'clk_100MHz', assumed default net type 'wire' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:60]
WARNING: [Synth 8-8895] 'clk_100MHz' is already implicitly declared on line 60 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:79]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4891.348 ; gain = 39.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'apple1_urbana' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:4]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mb_snes' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:936]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_axi_uartlite_0_0' [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_axi_uartlite_0_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_clk_wiz_1_0' [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_clk_wiz_1_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_gpio_usb_int_0' [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_gpio_usb_int_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_gpio_usb_int_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_gpio_usb_int_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_gpio_usb_keycode_0' [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_gpio_usb_keycode_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_gpio_usb_keycode_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_gpio_usb_keycode_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_gpio_usb_rst_0' [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_gpio_usb_rst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_gpio_usb_rst_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_gpio_usb_rst_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_mdm_1_0' [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_mdm_1_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_microblaze_0_0' [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_microblaze_0_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_microblaze_0_axi_intc_0' [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_microblaze_0_axi_intc_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_microblaze_0_axi_periph_0' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1602]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_B1CTFA' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_B1CTFA' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_18HZBUD' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_18HZBUD' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1VP2ER5' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1VP2ER5' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_WACD4I' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_WACD4I' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_NJ5Y61' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_NJ5Y61' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1MNPZSQ' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1MNPZSQ' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_ZS21HA' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_ZS21HA' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_18NWMLM' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2926]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_18NWMLM' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2926]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_xbar_0' [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_xbar_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_snes_xbar_0' is unconnected for instance 'xbar' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2651]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_snes_xbar_0' is unconnected for instance 'xbar' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2651]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_snes_xbar_0' has 40 connections declared, but only 38 given [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2651]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_microblaze_0_axi_periph_0' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1602]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_10U7NFA' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_dlmb_bram_if_cntlr_0' [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_dlmb_v10_0' [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_dlmb_v10_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_snes_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2838]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_snes_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2838]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_ilmb_bram_if_cntlr_0' [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_ilmb_v10_0' [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_ilmb_v10_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_snes_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2884]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_snes_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2884]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_lmb_bram_0' [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_lmb_bram_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_snes_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2909]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_snes_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2909]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_snes_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2909]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_10U7NFA' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_microblaze_0_xlconcat_0' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_xlconcat_0/synth/mb_snes_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_microblaze_0_xlconcat_0' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_xlconcat_0/synth/mb_snes_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_rst_clk_wiz_1_100M_0' [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_snes_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1538]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_snes_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1538]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_snes_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1538]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_spi_usb_0' [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_spi_usb_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_spi_usb_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_spi_usb_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_snes_spi_usb_0' is unconnected for instance 'spi_usb' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1547]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_snes_spi_usb_0' is unconnected for instance 'spi_usb' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1547]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_snes_spi_usb_0' is unconnected for instance 'spi_usb' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1547]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_snes_spi_usb_0' is unconnected for instance 'spi_usb' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1547]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_snes_spi_usb_0' is unconnected for instance 'spi_usb' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1547]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_snes_spi_usb_0' has 33 connections declared, but only 28 given [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1547]
INFO: [Synth 8-6157] synthesizing module 'mb_snes_timer_usb_axi_0' [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_timer_usb_axi_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes_timer_usb_axi_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/mb_snes_timer_usb_axi_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_snes_timer_usb_axi_0' is unconnected for instance 'timer_usb_axi' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1576]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_snes_timer_usb_axi_0' is unconnected for instance 'timer_usb_axi' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1576]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_snes_timer_usb_axi_0' is unconnected for instance 'timer_usb_axi' [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1576]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_snes_timer_usb_axi_0' has 26 connections declared, but only 23 given [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:1576]
INFO: [Synth 8-6155] done synthesizing module 'mb_snes' (0#1) [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/synth/mb_snes.v:936]
INFO: [Synth 8-6157] synthesizing module 'apple1' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v:3]
	Parameter BASIC_FILENAME bound to: basic.hex - type: string 
	Parameter FONT_ROM_FILENAME bound to: vga_font_bitreversed.hex - type: string 
	Parameter RAM_FILENAME bound to: ram.hex - type: string 
	Parameter VRAM_FILENAME bound to: vga_vram.bin - type: string 
	Parameter WOZMON_ROM_FILENAME bound to: wozmon.hex - type: string 
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/clock.v:26]
INFO: [Synth 8-6155] done synthesizing module 'clock' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/clock.v:26]
INFO: [Synth 8-6157] synthesizing module 'pwr_reset' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/pwr_reset.v:2]
INFO: [Synth 8-6155] done synthesizing module 'pwr_reset' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/pwr_reset.v:2]
INFO: [Synth 8-6157] synthesizing module 'arlet_6502' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/cpu/arlet_6502.v:25]
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v:24]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v:887]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'arlet_6502' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/cpu/arlet_6502.v:25]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v:3]
	Parameter RAM_FILENAME bound to: ram.hex - type: string 
INFO: [Synth 8-3876] $readmem data file 'ram.hex' is read successfully [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'rom_wozmon' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v:25]
	Parameter WOZMON_ROM_FILENAME bound to: wozmon.hex - type: string 
INFO: [Synth 8-3876] $readmem data file 'wozmon.hex' is read successfully [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v:36]
INFO: [Synth 8-6155] done synthesizing module 'rom_wozmon' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v:25]
INFO: [Synth 8-6157] synthesizing module 'rom_basic' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v:25]
	Parameter BASIC_FILENAME bound to: basic.hex - type: string 
INFO: [Synth 8-3876] $readmem data file 'basic.hex' is read successfully [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v:36]
INFO: [Synth 8-6155] done synthesizing module 'rom_basic' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v:25]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:3]
	Parameter VRAM_FILENAME bound to: vga_vram.bin - type: string 
	Parameter FONT_ROM_FILENAME bound to: vga_font_bitreversed.hex - type: string 
INFO: [Synth 8-6157] synthesizing module 'font_rom' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v:24]
	Parameter FONT_ROM_FILENAME bound to: vga_font_bitreversed.hex - type: string 
INFO: [Synth 8-3876] $readmem data file 'vga_font_bitreversed.hex' is read successfully [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v:38]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v:24]
INFO: [Synth 8-6157] synthesizing module 'vram' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v:25]
	Parameter VRAM_FILENAME bound to: vga_vram.bin - type: string 
INFO: [Synth 8-3876] $readmem data file 'vga_vram.bin' is read successfully [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v:40]
INFO: [Synth 8-6155] done synthesizing module 'vram' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:3]
INFO: [Synth 8-6155] done synthesizing module 'apple1' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v:3]
WARNING: [Synth 8-689] width (8) of port connection 'cpu_dout_dbg' does not match port width (1) of module 'apple1' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:93]
WARNING: [Synth 8-689] width (8) of port connection 'vga_red' does not match port width (1) of module 'apple1' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:100]
WARNING: [Synth 8-689] width (8) of port connection 'vga_grn' does not match port width (1) of module 'apple1' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:101]
WARNING: [Synth 8-689] width (8) of port connection 'vga_blu' does not match port width (1) of module 'apple1' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:102]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/.Xil/Vivado-25240-beeeebopppp/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'apple1_urbana' (0#1) [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:4]
WARNING: [Synth 8-6014] Unused sequential element brk_reg was removed.  [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v:1211]
WARNING: [Synth 8-6014] Unused sequential element romout_reg was removed.  [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v:64]
WARNING: [Synth 8-7137] Register blink_reg in module vga has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:194]
WARNING: [Synth 8-7137] Register vram_w_en_reg in module vga has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:150]
WARNING: [Synth 8-7137] Register vram_w_addr_reg in module vga has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:148]
WARNING: [Synth 8-7137] Register vram_din_reg in module vga has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v:151]
WARNING: [Synth 8-6014] Unused sequential element kb_dout_reg was removed.  [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v:114]
WARNING: [Synth 8-7137] Register vga_mode_dout_reg in module apple1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v:189]
WARNING: [Synth 8-3848] Net cpu_dout_dbg in module/entity apple1 does not have driver. [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v:10]
WARNING: [Synth 8-7129] Port cpu_dout_dbg in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode0[7] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode0[6] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode0[5] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode0[4] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode0[3] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode0[2] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode0[1] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode0[0] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode1[7] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode1[6] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode1[5] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode1[4] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode1[3] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode1[2] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode1[1] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode1[0] in module apple1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5004.914 ; gain = 153.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5022.746 ; gain = 171.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5022.746 ; gain = 171.223
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_axi_uartlite_0_0/mb_snes_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_int_0/mb_snes_gpio_usb_int_0.dcp' for cell 'mb_block_i/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_keycode_0/mb_snes_gpio_usb_keycode_0.dcp' for cell 'mb_block_i/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_rst_0/mb_snes_gpio_usb_rst_0.dcp' for cell 'mb_block_i/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_mdm_1_0/mb_snes_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_0/mb_snes_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_axi_intc_0/mb_snes_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_rst_clk_wiz_1_100M_0/mb_snes_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_spi_usb_0/mb_snes_spi_usb_0.dcp' for cell 'mb_block_i/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_timer_usb_axi_0/mb_snes_timer_usb_axi_0.dcp' for cell 'mb_block_i/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_xbar_0/mb_snes_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_dlmb_bram_if_cntlr_0/mb_snes_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_dlmb_v10_0/mb_snes_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_ilmb_bram_if_cntlr_0/mb_snes_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_ilmb_v10_0/mb_snes_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_lmb_bram_0/mb_snes_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 5049.289 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 376 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_axi_uartlite_0_0/mb_snes_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_axi_uartlite_0_0/mb_snes_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_axi_uartlite_0_0/mb_snes_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_axi_uartlite_0_0/mb_snes_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/apple1_urbana_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/apple1_urbana_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_int_0/mb_snes_gpio_usb_int_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_int_0/mb_snes_gpio_usb_int_0_board.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_int_0/mb_snes_gpio_usb_int_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_int_0/mb_snes_gpio_usb_int_0.xdc] for cell 'mb_block_i/gpio_usb_int/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_keycode_0/mb_snes_gpio_usb_keycode_0_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_keycode_0/mb_snes_gpio_usb_keycode_0_board.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_keycode_0/mb_snes_gpio_usb_keycode_0.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_keycode_0/mb_snes_gpio_usb_keycode_0.xdc] for cell 'mb_block_i/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_rst_0/mb_snes_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_rst_0/mb_snes_gpio_usb_rst_0_board.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_rst_0/mb_snes_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_gpio_usb_rst_0/mb_snes_gpio_usb_rst_0.xdc] for cell 'mb_block_i/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_0/mb_snes_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_0/mb_snes_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_0/mb_snes_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/apple1_urbana_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/apple1_urbana_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_axi_intc_0/mb_snes_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_axi_intc_0/mb_snes_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_rst_clk_wiz_1_100M_0/mb_snes_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_rst_clk_wiz_1_100M_0/mb_snes_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_rst_clk_wiz_1_100M_0/mb_snes_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_rst_clk_wiz_1_100M_0/mb_snes_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_spi_usb_0/mb_snes_spi_usb_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_spi_usb_0/mb_snes_spi_usb_0_board.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_spi_usb_0/mb_snes_spi_usb_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_spi_usb_0/mb_snes_spi_usb_0.xdc] for cell 'mb_block_i/spi_usb/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_timer_usb_axi_0/mb_snes_timer_usb_axi_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_timer_usb_axi_0/mb_snes_timer_usb_axi_0.xdc] for cell 'mb_block_i/timer_usb_axi/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/apple1_urbana_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/apple1_urbana_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-508] No pins matched 'div_50_to_25/clk_out'. [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/constrs_1/new/constraints.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'div_50_to_1/clk_out'. [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/constrs_1/new/constraints.xdc:7]
Finished Parsing XDC File [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/apple1_urbana_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_mdm_1_0/mb_snes_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_mdm_1_0/mb_snes_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_mdm_1_0/mb_snes_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/apple1_urbana_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/apple1_urbana_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_axi_intc_0/mb_snes_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_axi_intc_0/mb_snes_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_spi_usb_0/mb_snes_spi_usb_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
Finished Parsing XDC File [c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_spi_usb_0/mb_snes_spi_usb_0_clocks.xdc] for cell 'mb_block_i/spi_usb/U0'
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/apple1_urbana_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/apple1_urbana_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/apple1_urbana_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/apple1_urbana_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5096.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5112.012 ; gain = 260.488
151 Infos, 157 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5112.012 ; gain = 260.488
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/utils_1/imports/synth_1/apple1_s3e_starterkit_top.dcp with file C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/apple1_urbana.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Dec 14 14:36:22 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/runme.log
[Sat Dec 14 14:36:22 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 5112.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 764 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.549 . Memory (MB): peak = 5112.012 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.549 . Memory (MB): peak = 5112.012 ; gain = 0.000
Generating merged BMM file for the design top 'apple1_urbana'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 5112.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 502 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 256 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances
  SRLC16E => SRL16E: 1 instance 

set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/apple1_urbana.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'apple1_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'apple1_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'apple1_tb'...
Generating merged BMM file for the design top 'apple1_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'apple1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/basic.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/vga_font_bitreversed.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/vga_vram.bin'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/vga_font.bin'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/wozmon.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/vga_font.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/ram.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj apple1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arlet_6502
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_xbar_0/sim/mb_snes_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_lmb_bram_0/sim/mb_snes_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_microblaze_0_xlconcat_0/sim/mb_snes_microblaze_0_xlconcat_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_microblaze_0_xlconcat_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/sim/mb_snes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_B1CTFA
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_18HZBUD
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1VP2ER5
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_WACD4I
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_NJ5Y61
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1MNPZSQ
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_ZS21HA
INFO: [VRFC 10-311] analyzing module mb_snes
INFO: [VRFC 10-311] analyzing module mb_snes_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_10U7NFA
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_18NWMLM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_s3e_starterkit_top
WARNING: [VRFC 10-2938] 'vde' is already implicitly declared on line 82 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:88]
WARNING: [VRFC 10-2938] 'clk_100MHz' is already implicitly declared on line 37 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:89]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_urbana
WARNING: [VRFC 10-2938] 'clk_100MHz' is already implicitly declared on line 60 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:79]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/apple1_urbana_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_apple1_urbana
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/cpu/arlet_6502.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arlet_6502
WARNING: [VRFC 10-3609] overwriting previous definition of module 'arlet_6502' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/cpu/arlet_6502.v:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/uart/async_tx_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/uart/async_tx_rx.v:84]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arlet_6502_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ps2keyboard/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ps2keyboard/ps2keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2keyboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/pwr_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwr_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_basic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_wozmon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/timing_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_post_synth_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/uart/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vram
"xvhdl --incr --relax -prj apple1_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5529.793 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_31 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_29 -L mdm_v3_2_23 -L microblaze_v11_0_10 -L axi_intc_v4_1_17 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L lmb_bram_if_cntlr_v4_0_21 -L lmb_v10_v3_0_12 -L blk_mem_gen_v8_4_5 -L xlconcat_v2_1_4 -L proc_sys_reset_v5_0_13 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L axi_quad_spi_v3_2_26 -L axi_timer_v2_0_29 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apple1_tb_behav xil_defaultlib.apple1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_31 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_29 -L mdm_v3_2_23 -L microblaze_v11_0_10 -L axi_intc_v4_1_17 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L lmb_bram_if_cntlr_v4_0_21 -L lmb_v10_v3_0_12 -L blk_mem_gen_v8_4_5 -L xlconcat_v2_1_4 -L proc_sys_reset_v5_0_13 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L axi_quad_spi_v3_2_26 -L axi_timer_v2_0_29 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apple1_tb_behav xil_defaultlib.apple1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v" Line 3. Module apple1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v" Line 20. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v" Line 3. Module apple1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v" Line 20. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.pwr_reset
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.arlet_6502
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.rom_wozmon
Compiling module xil_defaultlib.rom_basic
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.vram
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.apple1
Compiling module xil_defaultlib.apple1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot apple1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "apple1_tb_behav -key {Behavioral:sim_1:Functional:apple1_tb} -tclbatch {apple1_tb.tcl} -protoinst "protoinst_files/mb_snes.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mb_snes.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/mb_snes.protoinst for the following reason(s):
There are no instances of module "mb_snes" in the design.

Time resolution is 1 ps
source apple1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Time: 0 | dbi: 0xxx
Time: 60000 | dbi: 0x00
$stop called at time : 8200 ns : File "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/apple1_urbana_tb.sv" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'apple1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:01:56 . Memory (MB): peak = 5529.793 ; gain = 0.000
set_property source_mgmt_mode DisplayOnly [current_project]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'apple1_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'apple1_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'apple1_tb'...
Generating merged BMM file for the design top 'apple1_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'apple1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/basic.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/vga_font_bitreversed.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/vga_vram.bin'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/vga_font.bin'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/wozmon.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/vga_font.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/ram.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj apple1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_xbar_0/sim/mb_snes_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_lmb_bram_0/sim/mb_snes_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_microblaze_0_xlconcat_0/sim/mb_snes_microblaze_0_xlconcat_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_microblaze_0_xlconcat_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/sim/mb_snes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_B1CTFA
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_18HZBUD
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1VP2ER5
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_WACD4I
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_NJ5Y61
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1MNPZSQ
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_ZS21HA
INFO: [VRFC 10-311] analyzing module mb_snes
INFO: [VRFC 10-311] analyzing module mb_snes_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_10U7NFA
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_18NWMLM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/cpu/arlet_6502.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arlet_6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/pwr_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwr_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_basic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_wozmon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_urbana
WARNING: [VRFC 10-2938] 'clk_100MHz' is already implicitly declared on line 60 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:79]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_s3e_starterkit_top
WARNING: [VRFC 10-2938] 'vde' is already implicitly declared on line 82 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:88]
WARNING: [VRFC 10-2938] 'clk_100MHz' is already implicitly declared on line 37 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:89]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/uart/async_tx_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/uart/async_tx_rx.v:84]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ps2keyboard/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ps2keyboard/ps2keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2keyboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/uart/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arlet_6502
WARNING: [VRFC 10-3609] overwriting previous definition of module 'arlet_6502' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/apple1_urbana_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_apple1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arlet_6502_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/timing_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_post_synth_tb
"xvhdl --incr --relax -prj apple1_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_29 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L mdm_v3_2_23 -L microblaze_v11_0_10 -L axi_intc_v4_1_17 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L lmb_bram_if_cntlr_v4_0_21 -L lmb_v10_v3_0_12 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L axi_quad_spi_v3_2_26 -L axi_timer_v2_0_29 -L blk_mem_gen_v8_4_5 -L proc_sys_reset_v5_0_13 -L xlconcat_v2_1_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apple1_tb_behav xil_defaultlib.apple1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_29 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L mdm_v3_2_23 -L microblaze_v11_0_10 -L axi_intc_v4_1_17 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L lmb_bram_if_cntlr_v4_0_21 -L lmb_v10_v3_0_12 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L axi_quad_spi_v3_2_26 -L axi_timer_v2_0_29 -L blk_mem_gen_v8_4_5 -L proc_sys_reset_v5_0_13 -L xlconcat_v2_1_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apple1_tb_behav xil_defaultlib.apple1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v" Line 3. Module apple1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/clock.v" Line 26. Module clock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/pwr_reset.v" Line 2. Module pwr_reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v" Line 25. Module arlet_6502 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v" Line 24. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v" Line 20. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v" Line 25. Module rom_wozmon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v" Line 25. Module rom_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v" Line 3. Module vga doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v" Line 24. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v" Line 25. Module vram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v" Line 3. Module apple1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/clock.v" Line 26. Module clock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/pwr_reset.v" Line 2. Module pwr_reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v" Line 25. Module arlet_6502 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v" Line 24. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v" Line 20. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v" Line 25. Module rom_wozmon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v" Line 25. Module rom_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v" Line 3. Module vga doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v" Line 24. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v" Line 25. Module vram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.pwr_reset
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.arlet_6502
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.rom_wozmon
Compiling module xil_defaultlib.rom_basic
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.vram
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.apple1
Compiling module xil_defaultlib.apple1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot apple1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "apple1_tb_behav -key {Behavioral:sim_1:Functional:apple1_tb} -tclbatch {apple1_tb.tcl} -protoinst "protoinst_files/mb_snes.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mb_snes.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/mb_snes.protoinst for the following reason(s):
There are no instances of module "mb_snes" in the design.

Time resolution is 1 ps
source apple1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Time: 0 | dbi: 0xxx
Time: 60000 | dbi: 0x00
$stop called at time : 8200 ns : File "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/apple1_urbana_tb.sv" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'apple1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 5529.793 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/utils_1/imports/synth_1/apple1_s3e_starterkit_top.dcp with file C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/apple1_urbana.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Dec 14 14:51:48 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/runme.log
[Sat Dec 14 14:51:48 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887429230158A
set_property PROGRAM.FILE {C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/apple1_urbana.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/apple1_urbana.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'apple1_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'apple1_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'apple1_tb'...
Generating merged BMM file for the design top 'apple1_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'apple1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/basic.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/vga_font_bitreversed.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/vga_vram.bin'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/vga_font.bin'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/wozmon.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/vga_font.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/ram.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj apple1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_xbar_0/sim/mb_snes_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_lmb_bram_0/sim/mb_snes_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_microblaze_0_xlconcat_0/sim/mb_snes_microblaze_0_xlconcat_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_microblaze_0_xlconcat_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/sim/mb_snes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_B1CTFA
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_18HZBUD
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1VP2ER5
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_WACD4I
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_NJ5Y61
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1MNPZSQ
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_ZS21HA
INFO: [VRFC 10-311] analyzing module mb_snes
INFO: [VRFC 10-311] analyzing module mb_snes_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_10U7NFA
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_18NWMLM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/cpu/arlet_6502.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arlet_6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/pwr_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwr_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_basic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_wozmon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_urbana
WARNING: [VRFC 10-2938] 'clk_100MHz' is already implicitly declared on line 60 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:79]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_s3e_starterkit_top
WARNING: [VRFC 10-2938] 'vde' is already implicitly declared on line 82 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:88]
WARNING: [VRFC 10-2938] 'clk_100MHz' is already implicitly declared on line 37 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:89]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/uart/async_tx_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/uart/async_tx_rx.v:84]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ps2keyboard/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ps2keyboard/ps2keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2keyboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/uart/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arlet_6502
WARNING: [VRFC 10-3609] overwriting previous definition of module 'arlet_6502' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/apple1_urbana_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_urbana_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arlet_6502_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/timing_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_post_synth_tb
"xvhdl --incr --relax -prj apple1_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_29 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L mdm_v3_2_23 -L microblaze_v11_0_10 -L axi_intc_v4_1_17 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L lmb_bram_if_cntlr_v4_0_21 -L lmb_v10_v3_0_12 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L axi_quad_spi_v3_2_26 -L axi_timer_v2_0_29 -L blk_mem_gen_v8_4_5 -L proc_sys_reset_v5_0_13 -L xlconcat_v2_1_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apple1_tb_behav xil_defaultlib.apple1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_29 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L mdm_v3_2_23 -L microblaze_v11_0_10 -L axi_intc_v4_1_17 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L lmb_bram_if_cntlr_v4_0_21 -L lmb_v10_v3_0_12 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L axi_quad_spi_v3_2_26 -L axi_timer_v2_0_29 -L blk_mem_gen_v8_4_5 -L proc_sys_reset_v5_0_13 -L xlconcat_v2_1_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apple1_tb_behav xil_defaultlib.apple1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v" Line 3. Module apple1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/clock.v" Line 26. Module clock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/pwr_reset.v" Line 2. Module pwr_reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v" Line 25. Module arlet_6502 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v" Line 24. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v" Line 20. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v" Line 25. Module rom_wozmon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v" Line 25. Module rom_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v" Line 3. Module vga doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v" Line 24. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v" Line 25. Module vram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v" Line 3. Module apple1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/clock.v" Line 26. Module clock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/pwr_reset.v" Line 2. Module pwr_reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v" Line 25. Module arlet_6502 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v" Line 24. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v" Line 20. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v" Line 25. Module rom_wozmon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v" Line 25. Module rom_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v" Line 3. Module vga doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v" Line 24. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v" Line 25. Module vram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.pwr_reset
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.arlet_6502
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.rom_wozmon
Compiling module xil_defaultlib.rom_basic
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.vram
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.apple1
Compiling module xil_defaultlib.apple1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot apple1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "apple1_tb_behav -key {Behavioral:sim_1:Functional:apple1_tb} -tclbatch {apple1_tb.tcl} -protoinst "protoinst_files/mb_snes.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mb_snes.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/mb_snes.protoinst for the following reason(s):
There are no instances of module "mb_snes" in the design.

Time resolution is 1 ps
source apple1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Time: 0 | dbi: 0xxx
Time: 60000 | dbi: 0x00
$stop called at time : 8200 ns : File "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/apple1_urbana_tb.sv" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'apple1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 5529.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'apple1_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'apple1_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'apple1_tb'...
Generating merged BMM file for the design top 'apple1_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'apple1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/basic.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/vga_font_bitreversed.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/vga_vram.bin'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/vga_font.bin'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/wozmon.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/vga_font.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/ram.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj apple1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_xbar_0/sim/mb_snes_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_lmb_bram_0/sim/mb_snes_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_microblaze_0_xlconcat_0/sim/mb_snes_microblaze_0_xlconcat_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_microblaze_0_xlconcat_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/sim/mb_snes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_B1CTFA
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_18HZBUD
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1VP2ER5
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_WACD4I
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_NJ5Y61
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1MNPZSQ
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_ZS21HA
INFO: [VRFC 10-311] analyzing module mb_snes
INFO: [VRFC 10-311] analyzing module mb_snes_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_10U7NFA
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_18NWMLM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/cpu/arlet_6502.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arlet_6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/pwr_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwr_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_basic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_wozmon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_urbana
WARNING: [VRFC 10-2938] 'clk_100MHz' is already implicitly declared on line 60 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:79]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_s3e_starterkit_top
WARNING: [VRFC 10-2938] 'vde' is already implicitly declared on line 82 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:88]
WARNING: [VRFC 10-2938] 'clk_100MHz' is already implicitly declared on line 37 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:89]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/uart/async_tx_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/uart/async_tx_rx.v:84]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ps2keyboard/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ps2keyboard/ps2keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2keyboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/uart/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arlet_6502
WARNING: [VRFC 10-3609] overwriting previous definition of module 'arlet_6502' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/apple1_urbana_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_urbana_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arlet_6502_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/timing_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_post_synth_tb
"xvhdl --incr --relax -prj apple1_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_29 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L mdm_v3_2_23 -L microblaze_v11_0_10 -L axi_intc_v4_1_17 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L lmb_bram_if_cntlr_v4_0_21 -L lmb_v10_v3_0_12 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L axi_quad_spi_v3_2_26 -L axi_timer_v2_0_29 -L blk_mem_gen_v8_4_5 -L proc_sys_reset_v5_0_13 -L xlconcat_v2_1_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apple1_tb_behav xil_defaultlib.apple1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_29 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L mdm_v3_2_23 -L microblaze_v11_0_10 -L axi_intc_v4_1_17 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L lmb_bram_if_cntlr_v4_0_21 -L lmb_v10_v3_0_12 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L axi_quad_spi_v3_2_26 -L axi_timer_v2_0_29 -L blk_mem_gen_v8_4_5 -L proc_sys_reset_v5_0_13 -L xlconcat_v2_1_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apple1_tb_behav xil_defaultlib.apple1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v" Line 3. Module apple1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/clock.v" Line 26. Module clock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/pwr_reset.v" Line 2. Module pwr_reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v" Line 25. Module arlet_6502 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v" Line 24. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v" Line 20. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v" Line 25. Module rom_wozmon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v" Line 25. Module rom_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v" Line 3. Module vga doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v" Line 24. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v" Line 25. Module vram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v" Line 3. Module apple1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/clock.v" Line 26. Module clock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/pwr_reset.v" Line 2. Module pwr_reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v" Line 25. Module arlet_6502 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v" Line 24. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v" Line 20. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v" Line 25. Module rom_wozmon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v" Line 25. Module rom_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v" Line 3. Module vga doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v" Line 24. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v" Line 25. Module vram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.pwr_reset
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.arlet_6502
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.rom_wozmon
Compiling module xil_defaultlib.rom_basic
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.vram
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.apple1
Compiling module xil_defaultlib.apple1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot apple1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "apple1_tb_behav -key {Behavioral:sim_1:Functional:apple1_tb} -tclbatch {apple1_tb.tcl} -protoinst "protoinst_files/mb_snes.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mb_snes.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/mb_snes.protoinst for the following reason(s):
There are no instances of module "mb_snes" in the design.

Time resolution is 1 ps
source apple1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Time: 0 | dbi: 0xxx
Time: 60000 | dbi: 0x00
$stop called at time : 8200 ns : File "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/apple1_urbana_tb.sv" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'apple1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 5529.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'apple1_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'apple1_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'apple1_tb'...
Generating merged BMM file for the design top 'apple1_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'apple1_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/basic.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/vga_font_bitreversed.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/vga_vram.bin'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/vga_font.bin'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/wozmon.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/vga_font.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim/ram.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj apple1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_clk_wiz_1_0/mb_snes_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_xbar_0/sim/mb_snes_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_lmb_bram_0/sim/mb_snes_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/ip/mb_snes_microblaze_0_xlconcat_0/sim/mb_snes_microblaze_0_xlconcat_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_snes_microblaze_0_xlconcat_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.ip_user_files/bd/mb_snes/sim/mb_snes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_B1CTFA
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_18HZBUD
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1VP2ER5
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_WACD4I
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_NJ5Y61
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1MNPZSQ
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_ZS21HA
INFO: [VRFC 10-311] analyzing module mb_snes
INFO: [VRFC 10-311] analyzing module mb_snes_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_10U7NFA
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_18NWMLM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/cpu/arlet_6502.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arlet_6502
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/pwr_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwr_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_basic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_wozmon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_urbana
WARNING: [VRFC 10-2938] 'clk_100MHz' is already implicitly declared on line 60 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/new/apple1_urbana.sv:79]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_s3e_starterkit_top
WARNING: [VRFC 10-2938] 'vde' is already implicitly declared on line 82 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:88]
WARNING: [VRFC 10-2938] 'clk_100MHz' is already implicitly declared on line 37 [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/boards/spartan3e_starterkit/apple1_s3e_starterkit_top.v:89]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/uart/async_tx_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/uart/async_tx_rx.v:84]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ps2keyboard/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ps2keyboard/ps2keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2keyboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/uart/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arlet_6502
WARNING: [VRFC 10-3609] overwriting previous definition of module 'arlet_6502' [C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/apple1_urbana_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_urbana_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arlet_6502_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/timing_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apple1_post_synth_tb
"xvhdl --incr --relax -prj apple1_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_29 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L mdm_v3_2_23 -L microblaze_v11_0_10 -L axi_intc_v4_1_17 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L lmb_bram_if_cntlr_v4_0_21 -L lmb_v10_v3_0_12 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L axi_quad_spi_v3_2_26 -L axi_timer_v2_0_29 -L blk_mem_gen_v8_4_5 -L proc_sys_reset_v5_0_13 -L xlconcat_v2_1_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apple1_tb_behav xil_defaultlib.apple1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_29 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L mdm_v3_2_23 -L microblaze_v11_0_10 -L axi_intc_v4_1_17 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L lmb_bram_if_cntlr_v4_0_21 -L lmb_v10_v3_0_12 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L axi_quad_spi_v3_2_26 -L axi_timer_v2_0_29 -L blk_mem_gen_v8_4_5 -L proc_sys_reset_v5_0_13 -L xlconcat_v2_1_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot apple1_tb_behav xil_defaultlib.apple1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v" Line 3. Module apple1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/clock.v" Line 26. Module clock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/pwr_reset.v" Line 2. Module pwr_reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v" Line 25. Module arlet_6502 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v" Line 24. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v" Line 20. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v" Line 25. Module rom_wozmon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v" Line 25. Module rom_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v" Line 3. Module vga doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v" Line 24. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v" Line 25. Module vram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/apple1.v" Line 3. Module apple1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/clock.v" Line 26. Module clock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/pwr_reset.v" Line 2. Module pwr_reset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/cpu/arlet_6502.v" Line 25. Module arlet_6502 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/cpu.v" Line 24. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/arlet/ALU.v" Line 20. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/ram.v" Line 3. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_wozmon.v" Line 25. Module rom_wozmon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/rtl/rom_basic.v" Line 25. Module rom_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vga.v" Line 3. Module vga doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/font_rom.v" Line 24. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sources_1/imports/vga/vram.v" Line 25. Module vram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.pwr_reset
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.arlet_6502
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.rom_wozmon
Compiling module xil_defaultlib.rom_basic
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.vram
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.apple1
Compiling module xil_defaultlib.apple1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot apple1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "apple1_tb_behav -key {Behavioral:sim_1:Functional:apple1_tb} -tclbatch {apple1_tb.tcl} -protoinst "protoinst_files/mb_snes.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mb_snes.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/mb_snes.protoinst for the following reason(s):
There are no instances of module "mb_snes" in the design.

Time resolution is 1 ps
source apple1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
Time: 0 | dbi: 0xxx
Time: 60000 | dbi: 0x00
$stop called at time : 8200 ns : File "C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/sim_1/new/apple1_urbana_tb.sv" Line 86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'apple1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 5529.793 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Dec 14 15:05:46 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/apple1_urbana.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/utils_1/imports/synth_1/apple1_s3e_starterkit_top.dcp with file C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/apple1_urbana.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Dec 14 15:07:00 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/runme.log
[Sat Dec 14 15:07:00 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/apple1_urbana.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/utils_1/imports/synth_1/apple1_s3e_starterkit_top.dcp with file C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/apple1_urbana.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Dec 14 15:09:24 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/runme.log
[Sat Dec 14 15:09:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1

launch_runs synth_1 -jobs 16
[Sat Dec 14 15:11:57 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Dec 14 15:12:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Dec 14 15:13:59 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 5529.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 460 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.427 . Memory (MB): peak = 5529.793 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.427 . Memory (MB): peak = 5529.793 ; gain = 0.000
Generating merged BMM file for the design top 'apple1_urbana'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.gen/sources_1/bd/mb_snes/ip/mb_snes_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5529.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 246 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances
  SRLC16E => SRL16E: 1 instance 

set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/apple1_urbana.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887429230158A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887429230158A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/apple1_urbana.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.srcs/utils_1/imports/synth_1/apple1_s3e_starterkit_top.dcp with file C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/apple1_urbana.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Dec 14 15:16:01 2024] Launched synth_1...
Run output will be captured here: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/synth_1/runme.log
[Sat Dec 14 15:16:01 2024] Launched impl_1...
Run output will be captured here: C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/theox/Desktop/aapl1_urbana/aapl1_urbana.runs/impl_1/apple1_urbana.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887429230158A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 14 15:47:30 2024...
