

================================================================
== Vivado HLS Report for 'subconv_1x1_16'
================================================================
* Date:           Tue Dec 11 23:30:57 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1684273|  1684273|  1684273|  1684273|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  1684272|  1684272|     70178|          -|          -|    24|    no    |
        | + Loop 1.1          |    70176|    70176|      4386|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1      |     4384|     4384|       274|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1  |      264|      264|        11|          -|          -|    24|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     320|    203|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    173|
|Register         |        -|      -|     307|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1041|   1326|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U21  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fcmpdEe_x_U23  |ShuffleNetV2_fcmpdEe  |        0|      0|   66|  239|
    |ShuffleNetV2_fmulcud_x_U22  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      5|  414|  950|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |ci_6_fu_284_p2       |     +    |      0|  20|  10|           5|           1|
    |co_12_fu_170_p2      |     +    |      0|  20|  10|           5|           1|
    |h_12_fu_229_p2       |     +    |      0|  20|  10|           5|           1|
    |tmp_135_fu_239_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_136_fu_268_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_138_fu_306_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_139_fu_319_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_140_fu_329_p2    |     +    |      0|  38|  16|          11|          11|
    |w_12_fu_258_p2       |     +    |      0|  20|  10|           5|           1|
    |tmp_133_fu_205_p2    |     -    |      0|  38|  16|          11|          11|
    |tmp_30_fu_374_p2     |    and   |      0|   0|   2|           1|           1|
    |exitcond1_fu_252_p2  |   icmp   |      0|   0|   3|           5|           6|
    |exitcond2_fu_223_p2  |   icmp   |      0|   0|   3|           5|           6|
    |exitcond3_fu_164_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond_fu_278_p2   |   icmp   |      0|   0|   2|           5|           5|
    |notlhs_fu_356_p2     |   icmp   |      0|   0|   4|           8|           2|
    |notrhs_fu_362_p2     |   icmp   |      0|   0|  13|          23|           1|
    |tmp_28_fu_368_p2     |    or    |      0|   0|   2|           1|           1|
    |output_r_d0          |  select  |      0|   0|  32|           1|          32|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 320| 203|         144|         133|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         24|    1|         24|
    |ci_reg_139     |    9|          2|    5|         10|
    |co_reg_94      |    9|          2|    5|         10|
    |grp_fu_150_p1  |   15|          3|   32|         96|
    |h_reg_105      |    9|          2|    5|         10|
    |sum_reg_127    |    9|          2|   32|         64|
    |w_reg_116      |    9|          2|    5|         10|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  173|         37|   85|        224|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  23|   0|   23|          0|
    |bias_addr_reg_405     |   5|   0|    5|          0|
    |bias_load_reg_484     |  32|   0|   32|          0|
    |ci_6_reg_449          |   5|   0|    5|          0|
    |ci_reg_139            |   5|   0|    5|          0|
    |co_12_reg_390         |   5|   0|    5|          0|
    |co_reg_94             |   5|   0|    5|          0|
    |h_12_reg_413          |   5|   0|    5|          0|
    |h_reg_105             |   5|   0|    5|          0|
    |input_load_reg_469    |  32|   0|   32|          0|
    |output_addr_reg_441   |  13|   0|   13|          0|
    |result_reg_489        |  32|   0|   32|          0|
    |sum_reg_127           |  32|   0|   32|          0|
    |tmp_133_reg_395       |   8|   0|   11|          3|
    |tmp_206_cast_reg_400  |   5|   0|   10|          5|
    |tmp_209_cast_reg_423  |  10|   0|   14|          4|
    |tmp_29_reg_496        |   1|   0|    1|          0|
    |tmp_94_cast_reg_436   |   5|   0|   14|          9|
    |tmp_96_reg_474        |  32|   0|   32|          0|
    |tmp_cast_reg_418      |   5|   0|   10|          5|
    |w_12_reg_431          |   5|   0|    5|          0|
    |w_reg_116             |   5|   0|    5|          0|
    |weight_load_reg_464   |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 307|   0|  333|         26|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_1x1_16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_1x1_16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_1x1_16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_1x1_16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_1x1_16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_1x1_16 | return value |
|input_r_address0   | out |   13|  ap_memory |     input_r    |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r    |     array    |
|input_r_q0         |  in |   32|  ap_memory |     input_r    |     array    |
|weight_address0    | out |   10|  ap_memory |     weight     |     array    |
|weight_ce0         | out |    1|  ap_memory |     weight     |     array    |
|weight_q0          |  in |   32|  ap_memory |     weight     |     array    |
|bias_address0      | out |    5|  ap_memory |      bias      |     array    |
|bias_ce0           | out |    1|  ap_memory |      bias      |     array    |
|bias_q0            |  in |   32|  ap_memory |      bias      |     array    |
|output_r_address0  | out |   13|  ap_memory |    output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r    |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	6  / (!exitcond)
	16  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	5  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_24 (5)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:59
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_12, %.loopexit.loopexit ]

ST_2: exitcond3 (8)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:59
.loopexit:1  %exitcond3 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_12 (10)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:59
.loopexit:3  %co_12 = add i5 %co, 1

ST_2: StgValue_29 (11)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:59
.loopexit:4  br i1 %exitcond3, label %3, label %.preheader5.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:64
.preheader5.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:59
.preheader5.preheader:1  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

ST_2: p_shl_cast (15)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:59
.preheader5.preheader:2  %p_shl_cast = zext i10 %tmp_s to i11

ST_2: tmp_132 (16)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:59
.preheader5.preheader:3  %tmp_132 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co, i3 0)

ST_2: p_shl1_cast (17)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:64
.preheader5.preheader:4  %p_shl1_cast = zext i8 %tmp_132 to i11

ST_2: tmp_133 (18)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:64
.preheader5.preheader:5  %tmp_133 = sub i11 %p_shl_cast, %p_shl1_cast

ST_2: tmp_134 (19)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:59
.preheader5.preheader:6  %tmp_134 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: tmp_206_cast (20)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:70
.preheader5.preheader:7  %tmp_206_cast = zext i9 %tmp_134 to i10

ST_2: bias_addr (21)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:70
.preheader5.preheader:8  %bias_addr = getelementptr [24 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_39 (22)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:60
.preheader5.preheader:9  br label %.preheader5

ST_2: StgValue_40 (89)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:75
:0  ret void


 <State 3>: 3.31ns
ST_3: h (24)  [1/1] 0.00ns
.preheader5:0  %h = phi i5 [ 0, %.preheader5.preheader ], [ %h_12, %.preheader5.loopexit ]

ST_3: exitcond2 (25)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:60
.preheader5:1  %exitcond2 = icmp eq i5 %h, -16

ST_3: empty_59 (26)  [1/1] 0.00ns
.preheader5:2  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: h_12 (27)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:60
.preheader5:3  %h_12 = add i5 %h, 1

ST_3: StgValue_45 (28)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:60
.preheader5:4  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader4.preheader

ST_3: tmp_cast (30)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:71
.preheader4.preheader:0  %tmp_cast = zext i5 %h to i10

ST_3: tmp_135 (31)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:71
.preheader4.preheader:1  %tmp_135 = add i10 %tmp_cast, %tmp_206_cast

ST_3: tmp_209_cast (32)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:61
.preheader4.preheader:2  %tmp_209_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_135, i4 0)

ST_3: StgValue_49 (33)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:61
.preheader4.preheader:3  br label %.preheader4

ST_3: StgValue_50 (87)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (35)  [1/1] 0.00ns
.preheader4:0  %w = phi i5 [ %w_12, %2 ], [ 0, %.preheader4.preheader ]

ST_4: exitcond1 (36)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:61
.preheader4:1  %exitcond1 = icmp eq i5 %w, -16

ST_4: empty_60 (37)  [1/1] 0.00ns
.preheader4:2  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: w_12 (38)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:61
.preheader4:3  %w_12 = add i5 %w, 1

ST_4: StgValue_55 (39)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:61
.preheader4:4  br i1 %exitcond1, label %.preheader5.loopexit, label %.preheader.preheader

ST_4: tmp_94_cast (41)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:71
.preheader.preheader:0  %tmp_94_cast = zext i5 %w to i14

ST_4: tmp_136 (42)  [1/1] 2.34ns  loc: accelerator_hls/components.cpp:71
.preheader.preheader:1  %tmp_136 = add i14 %tmp_209_cast, %tmp_94_cast

ST_4: tmp_210_cast (43)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:71
.preheader.preheader:2  %tmp_210_cast = zext i14 %tmp_136 to i64

ST_4: output_addr (44)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:71
.preheader.preheader:3  %output_addr = getelementptr [6144 x float]* %output_r, i64 0, i64 %tmp_210_cast

ST_4: StgValue_60 (45)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:63
.preheader.preheader:4  br label %.preheader

ST_4: StgValue_61 (85)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 5>: 7.92ns
ST_5: sum (47)  [1/1] 0.00ns
.preheader:0  %sum = phi float [ %sum_13, %1 ], [ 0.000000e+00, %.preheader.preheader ]

ST_5: ci (48)  [1/1] 0.00ns
.preheader:1  %ci = phi i5 [ %ci_6, %1 ], [ 0, %.preheader.preheader ]

ST_5: exitcond (49)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:63
.preheader:2  %exitcond = icmp eq i5 %ci, -8

ST_5: empty_61 (50)  [1/1] 0.00ns
.preheader:3  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_5: ci_6 (51)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:63
.preheader:4  %ci_6 = add i5 %ci, 1

ST_5: StgValue_67 (52)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:63
.preheader:5  br i1 %exitcond, label %2, label %1

ST_5: tmp_95_cast (54)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:63
:0  %tmp_95_cast = zext i5 %ci to i11

ST_5: tmp_137 (55)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:63
:1  %tmp_137 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %ci, i4 0)

ST_5: tmp_212_cast (56)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:64
:2  %tmp_212_cast = zext i9 %tmp_137 to i10

ST_5: tmp_138 (57)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:64
:3  %tmp_138 = add i10 %tmp_cast, %tmp_212_cast

ST_5: tmp_215_cast (58)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:64
:4  %tmp_215_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_138, i4 0)

ST_5: tmp_139 (59)  [1/1] 2.34ns  loc: accelerator_hls/components.cpp:64
:5  %tmp_139 = add i14 %tmp_94_cast, %tmp_215_cast

ST_5: tmp_216_cast (60)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:64
:6  %tmp_216_cast = zext i14 %tmp_139 to i64

ST_5: input_addr (61)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:64
:7  %input_addr = getelementptr [6144 x float]* %input_r, i64 0, i64 %tmp_216_cast

ST_5: tmp_140 (62)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:64
:8  %tmp_140 = add i11 %tmp_95_cast, %tmp_133

ST_5: tmp_217_cast (63)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:64
:9  %tmp_217_cast = sext i11 %tmp_140 to i64

ST_5: weight_addr (64)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:64
:10  %weight_addr = getelementptr [576 x float]* %weight, i64 0, i64 %tmp_217_cast

ST_5: weight_load (65)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:64
:11  %weight_load = load float* %weight_addr, align 4

ST_5: input_load (66)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:64
:12  %input_load = load float* %input_addr, align 4

ST_5: bias_load (71)  [2/2] 2.32ns  loc: accelerator_hls/components.cpp:70
:0  %bias_load = load float* %bias_addr, align 4


 <State 6>: 3.25ns
ST_6: weight_load (65)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:64
:11  %weight_load = load float* %weight_addr, align 4

ST_6: input_load (66)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:64
:12  %input_load = load float* %input_addr, align 4


 <State 7>: 5.70ns
ST_7: tmp_96 (67)  [4/4] 5.70ns  loc: accelerator_hls/components.cpp:64
:13  %tmp_96 = fmul float %weight_load, %input_load


 <State 8>: 5.70ns
ST_8: tmp_96 (67)  [3/4] 5.70ns  loc: accelerator_hls/components.cpp:64
:13  %tmp_96 = fmul float %weight_load, %input_load


 <State 9>: 5.70ns
ST_9: tmp_96 (67)  [2/4] 5.70ns  loc: accelerator_hls/components.cpp:64
:13  %tmp_96 = fmul float %weight_load, %input_load


 <State 10>: 5.70ns
ST_10: tmp_96 (67)  [1/4] 5.70ns  loc: accelerator_hls/components.cpp:64
:13  %tmp_96 = fmul float %weight_load, %input_load


 <State 11>: 7.26ns
ST_11: sum_13 (68)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:64
:14  %sum_13 = fadd float %sum, %tmp_96


 <State 12>: 7.26ns
ST_12: sum_13 (68)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:64
:14  %sum_13 = fadd float %sum, %tmp_96


 <State 13>: 7.26ns
ST_13: sum_13 (68)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:64
:14  %sum_13 = fadd float %sum, %tmp_96


 <State 14>: 7.26ns
ST_14: sum_13 (68)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:64
:14  %sum_13 = fadd float %sum, %tmp_96


 <State 15>: 7.26ns
ST_15: sum_13 (68)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:64
:14  %sum_13 = fadd float %sum, %tmp_96

ST_15: StgValue_93 (69)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:63
:15  br label %.preheader


 <State 16>: 2.32ns
ST_16: bias_load (71)  [1/2] 2.32ns  loc: accelerator_hls/components.cpp:70
:0  %bias_load = load float* %bias_addr, align 4


 <State 17>: 7.26ns
ST_17: result (72)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:70
:1  %result = fadd float %sum, %bias_load


 <State 18>: 7.26ns
ST_18: result (72)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:70
:1  %result = fadd float %sum, %bias_load


 <State 19>: 7.26ns
ST_19: result (72)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:70
:1  %result = fadd float %sum, %bias_load


 <State 20>: 7.26ns
ST_20: result (72)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:70
:1  %result = fadd float %sum, %bias_load


 <State 21>: 7.26ns
ST_21: result (72)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:70
:1  %result = fadd float %sum, %bias_load


 <State 22>: 6.79ns
ST_22: tmp_29 (79)  [1/1] 6.79ns  loc: accelerator_hls/components.cpp:71
:8  %tmp_29 = fcmp ogt float %result, 0.000000e+00


 <State 23>: 8.53ns
ST_23: result_to_int (73)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:70
:2  %result_to_int = bitcast float %result to i32

ST_23: tmp_26 (74)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:70
:3  %tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %result_to_int, i32 23, i32 30)

ST_23: tmp_93 (75)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:70
:4  %tmp_93 = trunc i32 %result_to_int to i23

ST_23: notlhs (76)  [1/1] 2.91ns  loc: accelerator_hls/components.cpp:70
:5  %notlhs = icmp ne i8 %tmp_26, -1

ST_23: notrhs (77)  [1/1] 3.20ns  loc: accelerator_hls/components.cpp:70
:6  %notrhs = icmp eq i23 %tmp_93, 0

ST_23: tmp_28 (78)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:70 (grouped into LUT with out node result_6)
:7  %tmp_28 = or i1 %notrhs, %notlhs

ST_23: tmp_30 (80)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:71 (grouped into LUT with out node result_6)
:9  %tmp_30 = and i1 %tmp_28, %tmp_29

ST_23: result_6 (81)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:71 (out node of the LUT)
:10  %result_6 = select i1 %tmp_30, float %result, float 0.000000e+00

ST_23: StgValue_109 (82)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:71
:11  store float %result_6, float* %output_addr, align 4

ST_23: StgValue_110 (83)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:61
:12  br label %.preheader4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_24   (br               ) [ 011111111111111111111111]
co            (phi              ) [ 001000000000000000000000]
exitcond3     (icmp             ) [ 001111111111111111111111]
empty         (speclooptripcount) [ 000000000000000000000000]
co_12         (add              ) [ 011111111111111111111111]
StgValue_29   (br               ) [ 000000000000000000000000]
tmp           (zext             ) [ 000000000000000000000000]
tmp_s         (bitconcatenate   ) [ 000000000000000000000000]
p_shl_cast    (zext             ) [ 000000000000000000000000]
tmp_132       (bitconcatenate   ) [ 000000000000000000000000]
p_shl1_cast   (zext             ) [ 000000000000000000000000]
tmp_133       (sub              ) [ 000111111111111111111111]
tmp_134       (bitconcatenate   ) [ 000000000000000000000000]
tmp_206_cast  (zext             ) [ 000111111111111111111111]
bias_addr     (getelementptr    ) [ 000111111111111111111111]
StgValue_39   (br               ) [ 001111111111111111111111]
StgValue_40   (ret              ) [ 000000000000000000000000]
h             (phi              ) [ 000100000000000000000000]
exitcond2     (icmp             ) [ 001111111111111111111111]
empty_59      (speclooptripcount) [ 000000000000000000000000]
h_12          (add              ) [ 001111111111111111111111]
StgValue_45   (br               ) [ 000000000000000000000000]
tmp_cast      (zext             ) [ 000011111111111111111111]
tmp_135       (add              ) [ 000000000000000000000000]
tmp_209_cast  (bitconcatenate   ) [ 000011111111111111111111]
StgValue_49   (br               ) [ 001111111111111111111111]
StgValue_50   (br               ) [ 011111111111111111111111]
w             (phi              ) [ 000010000000000000000000]
exitcond1     (icmp             ) [ 001111111111111111111111]
empty_60      (speclooptripcount) [ 000000000000000000000000]
w_12          (add              ) [ 001111111111111111111111]
StgValue_55   (br               ) [ 000000000000000000000000]
tmp_94_cast   (zext             ) [ 000001111111111100000000]
tmp_136       (add              ) [ 000000000000000000000000]
tmp_210_cast  (zext             ) [ 000000000000000000000000]
output_addr   (getelementptr    ) [ 000001111111111111111111]
StgValue_60   (br               ) [ 001111111111111111111111]
StgValue_61   (br               ) [ 001111111111111111111111]
sum           (phi              ) [ 000001111111111111111100]
ci            (phi              ) [ 000001000000000000000000]
exitcond      (icmp             ) [ 001111111111111111111111]
empty_61      (speclooptripcount) [ 000000000000000000000000]
ci_6          (add              ) [ 001111111111111111111111]
StgValue_67   (br               ) [ 000000000000000000000000]
tmp_95_cast   (zext             ) [ 000000000000000000000000]
tmp_137       (bitconcatenate   ) [ 000000000000000000000000]
tmp_212_cast  (zext             ) [ 000000000000000000000000]
tmp_138       (add              ) [ 000000000000000000000000]
tmp_215_cast  (bitconcatenate   ) [ 000000000000000000000000]
tmp_139       (add              ) [ 000000000000000000000000]
tmp_216_cast  (zext             ) [ 000000000000000000000000]
input_addr    (getelementptr    ) [ 000000100000000000000000]
tmp_140       (add              ) [ 000000000000000000000000]
tmp_217_cast  (sext             ) [ 000000000000000000000000]
weight_addr   (getelementptr    ) [ 000000100000000000000000]
weight_load   (load             ) [ 000000011110000000000000]
input_load    (load             ) [ 000000011110000000000000]
tmp_96        (fmul             ) [ 000000000001111100000000]
sum_13        (fadd             ) [ 001111111111111111111111]
StgValue_93   (br               ) [ 001111111111111111111111]
bias_load     (load             ) [ 000000000000000001111100]
result        (fadd             ) [ 000000000000000000000011]
tmp_29        (fcmp             ) [ 000000000000000000000001]
result_to_int (bitcast          ) [ 000000000000000000000000]
tmp_26        (partselect       ) [ 000000000000000000000000]
tmp_93        (trunc            ) [ 000000000000000000000000]
notlhs        (icmp             ) [ 000000000000000000000000]
notrhs        (icmp             ) [ 000000000000000000000000]
tmp_28        (or               ) [ 000000000000000000000000]
tmp_30        (and              ) [ 000000000000000000000000]
result_6      (select           ) [ 000000000000000000000000]
StgValue_109  (store            ) [ 000000000000000000000000]
StgValue_110  (br               ) [ 001111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="bias_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="5" slack="0"/>
<pin id="52" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="output_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="14" slack="0"/>
<pin id="59" dir="1" index="3" bw="13" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="62" class="1004" name="input_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="14" slack="0"/>
<pin id="66" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/5 "/>
</bind>
</comp>

<comp id="69" class="1004" name="weight_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="11" slack="0"/>
<pin id="73" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/5 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="10" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/5 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="13" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="3"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="StgValue_109_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="13" slack="9"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_109/23 "/>
</bind>
</comp>

<comp id="94" class="1005" name="co_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="1"/>
<pin id="96" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="co_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="h_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="1"/>
<pin id="107" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="h_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="5" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="116" class="1005" name="w_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="1"/>
<pin id="118" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="w_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="1" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="127" class="1005" name="sum_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="sum_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="32" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="139" class="1005" name="ci_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="1"/>
<pin id="141" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="ci_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="2"/>
<pin id="152" dir="0" index="1" bw="32" slack="1"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_13/11 result/17 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="0" index="1" bw="32" slack="1"/>
<pin id="158" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_96/7 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_29_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_29/22 "/>
</bind>
</comp>

<comp id="164" class="1004" name="exitcond3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="5" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="co_12_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_12/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_s_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="5" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_shl_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="0"/>
<pin id="191" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_132_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="5" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_132/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_shl1_cast_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_133_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="0"/>
<pin id="208" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_133/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_134_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="0"/>
<pin id="213" dir="0" index="1" bw="5" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_134/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_206_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="9" slack="0"/>
<pin id="221" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_206_cast/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="exitcond2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="0"/>
<pin id="225" dir="0" index="1" bw="5" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="h_12_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_12/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_135_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="0" index="1" bw="9" slack="1"/>
<pin id="242" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_135/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_209_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="14" slack="0"/>
<pin id="246" dir="0" index="1" bw="10" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_209_cast/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="exitcond1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="5" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="w_12_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_12/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_94_cast_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_94_cast/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_136_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="14" slack="1"/>
<pin id="270" dir="0" index="1" bw="5" slack="0"/>
<pin id="271" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_136/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_210_cast_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="14" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_210_cast/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="exitcond_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="5" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="ci_6_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci_6/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_95_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_95_cast/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_137_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="0"/>
<pin id="296" dir="0" index="1" bw="5" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_137/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_212_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="0"/>
<pin id="304" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_212_cast/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_138_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="2"/>
<pin id="308" dir="0" index="1" bw="9" slack="0"/>
<pin id="309" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_138/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_215_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="14" slack="0"/>
<pin id="313" dir="0" index="1" bw="10" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_215_cast/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_139_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="1"/>
<pin id="321" dir="0" index="1" bw="14" slack="0"/>
<pin id="322" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_139/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_216_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="14" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_216_cast/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_140_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="0" index="1" bw="11" slack="3"/>
<pin id="332" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_140/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_217_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_217_cast/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="result_to_int_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="2"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="result_to_int/23 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_26_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="0" index="2" bw="6" slack="0"/>
<pin id="346" dir="0" index="3" bw="6" slack="0"/>
<pin id="347" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/23 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_93_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_93/23 "/>
</bind>
</comp>

<comp id="356" class="1004" name="notlhs_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/23 "/>
</bind>
</comp>

<comp id="362" class="1004" name="notrhs_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="23" slack="0"/>
<pin id="364" dir="0" index="1" bw="23" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/23 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_28_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_28/23 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_30_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="1"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_30/23 "/>
</bind>
</comp>

<comp id="379" class="1004" name="result_6_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="2"/>
<pin id="382" dir="0" index="2" bw="32" slack="0"/>
<pin id="383" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_6/23 "/>
</bind>
</comp>

<comp id="390" class="1005" name="co_12_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co_12 "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_133_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="11" slack="3"/>
<pin id="397" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_133 "/>
</bind>
</comp>

<comp id="400" class="1005" name="tmp_206_cast_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="1"/>
<pin id="402" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_206_cast "/>
</bind>
</comp>

<comp id="405" class="1005" name="bias_addr_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="3"/>
<pin id="407" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="413" class="1005" name="h_12_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h_12 "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_cast_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="2"/>
<pin id="420" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp_209_cast_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="14" slack="1"/>
<pin id="425" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_209_cast "/>
</bind>
</comp>

<comp id="431" class="1005" name="w_12_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w_12 "/>
</bind>
</comp>

<comp id="436" class="1005" name="tmp_94_cast_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="14" slack="1"/>
<pin id="438" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_94_cast "/>
</bind>
</comp>

<comp id="441" class="1005" name="output_addr_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="13" slack="9"/>
<pin id="443" dir="1" index="1" bw="13" slack="9"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="449" class="1005" name="ci_6_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ci_6 "/>
</bind>
</comp>

<comp id="454" class="1005" name="input_addr_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="13" slack="1"/>
<pin id="456" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="459" class="1005" name="weight_addr_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="10" slack="1"/>
<pin id="461" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="464" class="1005" name="weight_load_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_load "/>
</bind>
</comp>

<comp id="469" class="1005" name="input_load_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="474" class="1005" name="tmp_96_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_96 "/>
</bind>
</comp>

<comp id="479" class="1005" name="sum_13_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_13 "/>
</bind>
</comp>

<comp id="484" class="1005" name="bias_load_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="489" class="1005" name="result_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp_29_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="28" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="28" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="28" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="80"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="62" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="127" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="98" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="98" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="98" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="98" pin="4"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="98" pin="4"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="189" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="201" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="98" pin="4"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="211" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="109" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="109" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="16" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="109" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="239" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="120" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="120" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="16" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="120" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="264" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="268" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="282"><net_src comp="143" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="10" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="143" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="16" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="143" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="24" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="143" pin="4"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="26" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="34" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="26" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="311" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="319" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="333"><net_src comp="290" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="42" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="355"><net_src comp="339" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="342" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="44" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="352" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="46" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="356" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="36" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="386"><net_src comp="379" pin="3"/><net_sink comp="90" pin=1"/></net>

<net id="393"><net_src comp="170" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="398"><net_src comp="205" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="403"><net_src comp="219" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="408"><net_src comp="48" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="416"><net_src comp="229" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="421"><net_src comp="235" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="426"><net_src comp="244" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="434"><net_src comp="258" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="439"><net_src comp="264" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="444"><net_src comp="55" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="452"><net_src comp="284" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="457"><net_src comp="62" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="462"><net_src comp="69" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="467"><net_src comp="76" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="472"><net_src comp="81" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="477"><net_src comp="155" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="482"><net_src comp="150" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="487"><net_src comp="86" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="492"><net_src comp="150" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="499"><net_src comp="159" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="374" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: weight | {}
	Port: bias | {}
	Port: output_r | {23 }
 - Input state : 
	Port: subconv_1x1_16 : input_r | {5 6 }
	Port: subconv_1x1_16 : weight | {5 6 }
	Port: subconv_1x1_16 : bias | {5 16 }
	Port: subconv_1x1_16 : output_r | {}
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		co_12 : 1
		StgValue_29 : 2
		tmp : 1
		tmp_s : 1
		p_shl_cast : 2
		tmp_132 : 1
		p_shl1_cast : 2
		tmp_133 : 3
		tmp_134 : 1
		tmp_206_cast : 2
		bias_addr : 2
	State 3
		exitcond2 : 1
		h_12 : 1
		StgValue_45 : 2
		tmp_cast : 1
		tmp_135 : 2
		tmp_209_cast : 3
	State 4
		exitcond1 : 1
		w_12 : 1
		StgValue_55 : 2
		tmp_94_cast : 1
		tmp_136 : 2
		tmp_210_cast : 3
		output_addr : 4
	State 5
		exitcond : 1
		ci_6 : 1
		StgValue_67 : 2
		tmp_95_cast : 1
		tmp_137 : 1
		tmp_212_cast : 2
		tmp_138 : 3
		tmp_215_cast : 4
		tmp_139 : 5
		tmp_216_cast : 6
		input_addr : 7
		tmp_140 : 2
		tmp_217_cast : 3
		weight_addr : 4
		weight_load : 5
		input_load : 8
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		tmp_26 : 1
		tmp_93 : 1
		notlhs : 2
		notrhs : 2
		tmp_28 : 3
		tmp_30 : 3
		result_6 : 3
		StgValue_109 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_150     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_155     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|          |     co_12_fu_170    |    0    |    20   |    10   |
|          |     h_12_fu_229     |    0    |    20   |    10   |
|          |    tmp_135_fu_239   |    0    |    32   |    14   |
|          |     w_12_fu_258     |    0    |    20   |    10   |
|    add   |    tmp_136_fu_268   |    0    |    47   |    19   |
|          |     ci_6_fu_284     |    0    |    20   |    10   |
|          |    tmp_138_fu_306   |    0    |    32   |    14   |
|          |    tmp_139_fu_319   |    0    |    47   |    19   |
|          |    tmp_140_fu_329   |    0    |    38   |    16   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |    tmp_29_fu_159    |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|    sub   |    tmp_133_fu_205   |    0    |    35   |    15   |
|----------|---------------------|---------|---------|---------|
|  select  |   result_6_fu_379   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond3_fu_164  |    0    |    0    |    2    |
|          |   exitcond2_fu_223  |    0    |    0    |    2    |
|   icmp   |   exitcond1_fu_252  |    0    |    0    |    2    |
|          |   exitcond_fu_278   |    0    |    0    |    2    |
|          |    notlhs_fu_356    |    0    |    0    |    4    |
|          |    notrhs_fu_362    |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|    or    |    tmp_28_fu_368    |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |    tmp_30_fu_374    |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_176     |    0    |    0    |    0    |
|          |  p_shl_cast_fu_189  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_201 |    0    |    0    |    0    |
|          | tmp_206_cast_fu_219 |    0    |    0    |    0    |
|   zext   |   tmp_cast_fu_235   |    0    |    0    |    0    |
|          |  tmp_94_cast_fu_264 |    0    |    0    |    0    |
|          | tmp_210_cast_fu_273 |    0    |    0    |    0    |
|          |  tmp_95_cast_fu_290 |    0    |    0    |    0    |
|          | tmp_212_cast_fu_302 |    0    |    0    |    0    |
|          | tmp_216_cast_fu_324 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_s_fu_181    |    0    |    0    |    0    |
|          |    tmp_132_fu_193   |    0    |    0    |    0    |
|bitconcatenate|    tmp_134_fu_211   |    0    |    0    |    0    |
|          | tmp_209_cast_fu_244 |    0    |    0    |    0    |
|          |    tmp_137_fu_294   |    0    |    0    |    0    |
|          | tmp_215_cast_fu_311 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   | tmp_217_cast_fu_334 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|    tmp_26_fu_342    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |    tmp_93_fu_352    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   725   |   1148  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  bias_addr_reg_405 |    5   |
|  bias_load_reg_484 |   32   |
|    ci_6_reg_449    |    5   |
|     ci_reg_139     |    5   |
|    co_12_reg_390   |    5   |
|      co_reg_94     |    5   |
|    h_12_reg_413    |    5   |
|      h_reg_105     |    5   |
| input_addr_reg_454 |   13   |
| input_load_reg_469 |   32   |
| output_addr_reg_441|   13   |
|   result_reg_489   |   32   |
|   sum_13_reg_479   |   32   |
|     sum_reg_127    |   32   |
|   tmp_133_reg_395  |   11   |
|tmp_206_cast_reg_400|   10   |
|tmp_209_cast_reg_423|   14   |
|   tmp_29_reg_496   |    1   |
| tmp_94_cast_reg_436|   14   |
|   tmp_96_reg_474   |   32   |
|  tmp_cast_reg_418  |   10   |
|    w_12_reg_431    |    5   |
|      w_reg_116     |    5   |
| weight_addr_reg_459|   10   |
| weight_load_reg_464|   32   |
+--------------------+--------+
|        Total       |   365  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_76 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_81 |  p0  |   2  |  13  |   26   ||    9    |
|    sum_reg_127   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_150    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   174  ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   725  |  1148  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   365  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |  1090  |  1184  |
+-----------+--------+--------+--------+--------+
