#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 19 14:59:23 2024
# Process ID: 1776
# Current directory: D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent900 D:\ES_2024\sw_sstw\ES_DCMotor_BaseProj\ES_DCMotor_BaseProj.xpr
# Log file: D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/vivado.log
# Journal file: D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.xpr
INFO: [Project 1-313] Project file moved from 'D:/ES_2022/ES_DCMotor_BaseProj' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.gen/sources_1', nor could it be found using path 'D:/ES_2022/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/apps/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
close [ open D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/pwm.vhd w ]
add_files D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/pwm.vhd
update_compile_order -fileset sources_1
close [ open D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/clockdriver.vhd w ]
add_files D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/clockdriver.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Mar 19 16:56:06 2024] Launched synth_1...
Run output will be captured here: D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Mar 19 16:57:48 2024] Launched synth_1...
Run output will be captured here: D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Mar 19 17:01:15 2024] Launched synth_1...
Run output will be captured here: D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ES_DCMotor_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ES_DCMotor_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/clockdriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clockdriver'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pwm_module'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ES_DCMotor_Main'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xelab -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ES_DCMotor_Main_behav xil_defaultlib.ES_DCMotor_Main -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/apps/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ES_DCMotor_Main_behav xil_defaultlib.ES_DCMotor_Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.clockdriver [clockdriver_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm_module [\pwm_module(0,9)\]
Compiling architecture behavioral of entity xil_defaultlib.es_dcmotor_main
Built simulation snapshot ES_DCMotor_Main_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim/xsim.dir/ES_DCMotor_Main_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 19 17:01:51 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1006.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ES_DCMotor_Main_behav -key {Behavioral:sim_1:Functional:ES_DCMotor_Main} -tclbatch {ES_DCMotor_Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ES_DCMotor_Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ES_DCMotor_Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1006.027 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Mar 19 17:03:32 2024] Launched synth_1...
Run output will be captured here: D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Mar 19 17:08:21 2024] Launched synth_1...
Run output will be captured here: D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ES_DCMotor_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ES_DCMotor_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/clockdriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clockdriver'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ES_DCMotor_Main'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xelab -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ES_DCMotor_Main_behav xil_defaultlib.ES_DCMotor_Main -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/apps/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ES_DCMotor_Main_behav xil_defaultlib.ES_DCMotor_Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.clockdriver [clockdriver_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm_module [\pwm_module(0,9)\]
Compiling architecture behavioral of entity xil_defaultlib.es_dcmotor_main
Built simulation snapshot ES_DCMotor_Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ES_DCMotor_Main_behav -key {Behavioral:sim_1:Functional:ES_DCMotor_Main} -tclbatch {ES_DCMotor_Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ES_DCMotor_Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ES_DCMotor_Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1006.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -jobs 4
[Tue Mar 19 17:09:35 2024] Launched impl_1...
Run output will be captured here: D:/ES_2024/sw_sstw/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/impl_1/runme.log
