Loading plugins phase: Elapsed time ==> 0s.627ms
Initializing data phase: Elapsed time ==> 3s.334ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -d CY8C4245AXI-483 -s C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\Generated_Source\PSoC4 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0061: information: Info from component: ADC_ACCELEROMETER. The actual sample rate (18518 SPS) differs from the desired sample rate (18474 SPS) due to the clock configuration in the DWR.
 * C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\TopDesign\TopDesign.cysch (Instance: ADC_ACCELEROMETER)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 13s.194ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.216ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoc4_Main.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -dcpsoc3 PSoc4_Main.v -verilog
======================================================================

======================================================================
Compiling:  PSoc4_Main.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -dcpsoc3 PSoc4_Main.v -verilog
======================================================================

======================================================================
Compiling:  PSoc4_Main.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -dcpsoc3 -verilog PSoc4_Main.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Dec 05 21:47:08 2013


======================================================================
Compiling:  PSoc4_Main.v
Program  :   vpp
Options  :    -yv2 -q10 PSoc4_Main.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Dec 05 21:47:08 2013

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v1_10\Bus_Connect_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoc4_Main.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 955, col 28):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 985, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoc4_Main.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -dcpsoc3 -verilog PSoc4_Main.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Dec 05 21:47:09 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\codegentemp\PSoc4_Main.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\codegentemp\PSoc4_Main.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v1_10\Bus_Connect_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoc4_Main.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -dcpsoc3 -verilog PSoc4_Main.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Dec 05 21:47:11 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\codegentemp\PSoc4_Main.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\codegentemp\PSoc4_Main.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v1_10\Bus_Connect_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_226
	\PSOC5:Net_427\
	\PSOC5:Net_373\
	\PSOC5:Net_452\
	\ADC_ACCELEROMETER:Net_3093\
	\ADC_ACCELEROMETER:Net_3090\
	\Buzz:PWMUDB:km_run\
	\Buzz:PWMUDB:ctrl_cmpmode2_2\
	\Buzz:PWMUDB:ctrl_cmpmode2_1\
	\Buzz:PWMUDB:ctrl_cmpmode2_0\
	\Buzz:PWMUDB:ctrl_cmpmode1_2\
	\Buzz:PWMUDB:ctrl_cmpmode1_1\
	\Buzz:PWMUDB:ctrl_cmpmode1_0\
	\Buzz:PWMUDB:capt_rising\
	\Buzz:PWMUDB:capt_falling\
	\Buzz:PWMUDB:trig_rise\
	\Buzz:PWMUDB:trig_fall\
	\Buzz:PWMUDB:sc_kill\
	\Buzz:PWMUDB:min_kill\
	\Buzz:PWMUDB:km_tc\
	\Buzz:PWMUDB:db_tc\
	\Buzz:PWMUDB:dith_sel\
	\Buzz:PWMUDB:compare2\
	Net_378
	Net_379
	Net_380
	\Buzz:PWMUDB:cmp2\
	\Buzz:PWMUDB:MODULE_1:b_31\
	\Buzz:PWMUDB:MODULE_1:b_30\
	\Buzz:PWMUDB:MODULE_1:b_29\
	\Buzz:PWMUDB:MODULE_1:b_28\
	\Buzz:PWMUDB:MODULE_1:b_27\
	\Buzz:PWMUDB:MODULE_1:b_26\
	\Buzz:PWMUDB:MODULE_1:b_25\
	\Buzz:PWMUDB:MODULE_1:b_24\
	\Buzz:PWMUDB:MODULE_1:b_23\
	\Buzz:PWMUDB:MODULE_1:b_22\
	\Buzz:PWMUDB:MODULE_1:b_21\
	\Buzz:PWMUDB:MODULE_1:b_20\
	\Buzz:PWMUDB:MODULE_1:b_19\
	\Buzz:PWMUDB:MODULE_1:b_18\
	\Buzz:PWMUDB:MODULE_1:b_17\
	\Buzz:PWMUDB:MODULE_1:b_16\
	\Buzz:PWMUDB:MODULE_1:b_15\
	\Buzz:PWMUDB:MODULE_1:b_14\
	\Buzz:PWMUDB:MODULE_1:b_13\
	\Buzz:PWMUDB:MODULE_1:b_12\
	\Buzz:PWMUDB:MODULE_1:b_11\
	\Buzz:PWMUDB:MODULE_1:b_10\
	\Buzz:PWMUDB:MODULE_1:b_9\
	\Buzz:PWMUDB:MODULE_1:b_8\
	\Buzz:PWMUDB:MODULE_1:b_7\
	\Buzz:PWMUDB:MODULE_1:b_6\
	\Buzz:PWMUDB:MODULE_1:b_5\
	\Buzz:PWMUDB:MODULE_1:b_4\
	\Buzz:PWMUDB:MODULE_1:b_3\
	\Buzz:PWMUDB:MODULE_1:b_2\
	\Buzz:PWMUDB:MODULE_1:b_1\
	\Buzz:PWMUDB:MODULE_1:b_0\
	\Buzz:PWMUDB:MODULE_1:g2:a0:a_31\
	\Buzz:PWMUDB:MODULE_1:g2:a0:a_30\
	\Buzz:PWMUDB:MODULE_1:g2:a0:a_29\
	\Buzz:PWMUDB:MODULE_1:g2:a0:a_28\
	\Buzz:PWMUDB:MODULE_1:g2:a0:a_27\
	\Buzz:PWMUDB:MODULE_1:g2:a0:a_26\
	\Buzz:PWMUDB:MODULE_1:g2:a0:a_25\
	\Buzz:PWMUDB:MODULE_1:g2:a0:a_24\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_31\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_30\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_29\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_28\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_27\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_26\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_25\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_24\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_23\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_22\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_21\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_20\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_19\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_18\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_17\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_16\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_15\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_14\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_13\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_12\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_11\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_10\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_9\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_8\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_7\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_6\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_5\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_4\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_3\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_2\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_1\
	\Buzz:PWMUDB:MODULE_1:g2:a0:b_0\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_31\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_30\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_29\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_28\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_27\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_26\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_25\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_24\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_23\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_22\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_21\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_20\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_19\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_18\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_17\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_16\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_15\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_14\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_13\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_12\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_11\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_10\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_9\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_8\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_7\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_6\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_5\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_4\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_3\
	\Buzz:PWMUDB:MODULE_1:g2:a0:s_2\
	\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_31\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_30\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_29\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_28\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_27\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_26\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_25\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_24\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_23\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_22\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_21\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_20\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_19\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_18\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_17\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_16\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_15\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_14\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_13\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_12\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_11\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_10\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_9\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_8\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_7\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_6\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_5\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_4\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_3\
	\Buzz:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 136 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \PSOC5:tmpOE__rx_net_0\
Aliasing \PSOC5:tmpOE__tx_net_0\ to \PSOC5:tmpOE__rx_net_0\
Aliasing \PSOC5:Net_436\ to zero
Aliasing \PSOC5:Net_449\ to zero
Aliasing \PSOC5:Net_433\ to zero
Aliasing \PSOC5:Net_459\ to zero
Aliasing tmpOE__Vin_net_0 to \PSOC5:tmpOE__rx_net_0\
Aliasing \ADC_ACCELEROMETER:Net_26\ to zero
Aliasing \ADC_ACCELEROMETER:Net_1963_1\ to zero
Aliasing \ADC_ACCELEROMETER:Net_1963_0\ to zero
Aliasing \ADC_ACCELEROMETER:Net_11\ to zero
Aliasing \ADC_ACCELEROMETER:Net_14\ to zero
Aliasing \ADC_ACCELEROMETER:Net_13\ to zero
Aliasing \ADC_ACCELEROMETER:soc\ to zero
Aliasing \ADC_ACCELEROMETER:Net_15\ to zero
Aliasing tmpOE__Vin_Y_net_0 to \PSOC5:tmpOE__rx_net_0\
Aliasing tmpOE__Vin_Z_net_0 to \PSOC5:tmpOE__rx_net_0\
Aliasing \Buzz:PWMUDB:hwCapture\ to zero
Aliasing \Buzz:PWMUDB:trig_out\ to \PSOC5:tmpOE__rx_net_0\
Aliasing Net_281 to zero
Aliasing \Buzz:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Buzz:PWMUDB:ltch_kill_reg\\R\ to \Buzz:PWMUDB:runmode_enable\\R\
Aliasing \Buzz:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Buzz:PWMUDB:min_kill_reg\\R\ to \Buzz:PWMUDB:runmode_enable\\R\
Aliasing \Buzz:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Buzz:PWMUDB:final_kill\ to \PSOC5:tmpOE__rx_net_0\
Aliasing \Buzz:PWMUDB:dith_count_1\\R\ to \Buzz:PWMUDB:runmode_enable\\R\
Aliasing \Buzz:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Buzz:PWMUDB:dith_count_0\\R\ to \Buzz:PWMUDB:runmode_enable\\R\
Aliasing \Buzz:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Buzz:PWMUDB:cs_addr_0\ to \Buzz:PWMUDB:runmode_enable\\R\
Aliasing \Buzz:PWMUDB:pwm1_i\ to zero
Aliasing \Buzz:PWMUDB:pwm2_i\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \PSOC5:tmpOE__rx_net_0\
Aliasing tmpOE__Pin_1_net_0 to \PSOC5:tmpOE__rx_net_0\
Aliasing \Buzz:PWMUDB:min_kill_reg\\D\ to \PSOC5:tmpOE__rx_net_0\
Aliasing \Buzz:PWMUDB:prevCapture\\D\ to zero
Aliasing \Buzz:PWMUDB:trig_last\\D\ to zero
Aliasing \Buzz:PWMUDB:ltch_kill_reg\\D\ to \PSOC5:tmpOE__rx_net_0\
Removing Rhs of wire \PSOC5:Net_237\[1] = \PSOC5:Net_284\[27]
Removing Rhs of wire \PSOC5:Net_244\[3] = \PSOC5:Net_379\[21]
Removing Lhs of wire \PSOC5:Net_410\[6] = zero[20]
Removing Lhs of wire \PSOC5:Net_89\[12] = zero[20]
Removing Lhs of wire \PSOC5:Net_430\[14] = zero[20]
Removing Lhs of wire \PSOC5:Net_413\[15] = zero[20]
Removing Rhs of wire one[24] = \PSOC5:tmpOE__rx_net_0\[19]
Removing Lhs of wire \PSOC5:tmpOE__tx_net_0\[31] = one[24]
Removing Lhs of wire \PSOC5:Net_436\[36] = zero[20]
Removing Lhs of wire \PSOC5:Net_449\[37] = zero[20]
Removing Lhs of wire \PSOC5:Net_433\[38] = zero[20]
Removing Lhs of wire \PSOC5:Net_459\[42] = zero[20]
Removing Lhs of wire tmpOE__Vin_net_0[44] = one[24]
Removing Rhs of wire \ADC_ACCELEROMETER:Net_17\[55] = \ADC_ACCELEROMETER:Net_1845\[85]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_26\[77] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_1963_1\[78] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_1963_0\[79] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_11\[80] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_14\[81] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_13\[82] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:soc\[83] = zero[20]
Removing Lhs of wire \ADC_ACCELEROMETER:Net_15\[84] = zero[20]
Removing Lhs of wire tmpOE__Vin_Y_net_0[267] = one[24]
Removing Lhs of wire tmpOE__Vin_Z_net_0[273] = one[24]
Removing Lhs of wire \Buzz:PWMUDB:ctrl_enable\[294] = \Buzz:PWMUDB:control_7\[286]
Removing Lhs of wire \Buzz:PWMUDB:hwCapture\[304] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:hwEnable\[305] = \Buzz:PWMUDB:control_7\[286]
Removing Lhs of wire \Buzz:PWMUDB:trig_out\[309] = one[24]
Removing Lhs of wire \Buzz:PWMUDB:runmode_enable\\R\[311] = zero[20]
Removing Lhs of wire Net_281[312] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:runmode_enable\\S\[313] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:final_enable\[314] = \Buzz:PWMUDB:runmode_enable\[310]
Removing Lhs of wire \Buzz:PWMUDB:ltch_kill_reg\\R\[318] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:ltch_kill_reg\\S\[319] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:min_kill_reg\\R\[320] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:min_kill_reg\\S\[321] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:final_kill\[324] = one[24]
Removing Lhs of wire \Buzz:PWMUDB:add_vi_vv_MODGEN_1_1\[328] = \Buzz:PWMUDB:MODULE_1:g2:a0:s_1\[594]
Removing Lhs of wire \Buzz:PWMUDB:add_vi_vv_MODGEN_1_0\[330] = \Buzz:PWMUDB:MODULE_1:g2:a0:s_0\[595]
Removing Lhs of wire \Buzz:PWMUDB:dith_count_1\\R\[331] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:dith_count_1\\S\[332] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:dith_count_0\\R\[333] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:dith_count_0\\S\[334] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:cs_addr_2\[336] = \Buzz:PWMUDB:tc_i\[316]
Removing Lhs of wire \Buzz:PWMUDB:cs_addr_1\[337] = \Buzz:PWMUDB:runmode_enable\[310]
Removing Lhs of wire \Buzz:PWMUDB:cs_addr_0\[338] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:compare1\[420] = \Buzz:PWMUDB:cmp1_less\[390]
Removing Lhs of wire \Buzz:PWMUDB:pwm1_i\[425] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:pwm2_i\[427] = zero[20]
Removing Rhs of wire Net_292[430] = \Buzz:PWMUDB:pwm_reg_i\[422]
Removing Rhs of wire \Buzz:PWMUDB:pwm_temp\[433] = \Buzz:PWMUDB:cmp1\[434]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_23\[476] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_22\[477] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_21\[478] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_20\[479] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_19\[480] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_18\[481] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_17\[482] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_16\[483] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_15\[484] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_14\[485] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_13\[486] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_12\[487] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_11\[488] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_10\[489] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_9\[490] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_8\[491] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_7\[492] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_6\[493] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_5\[494] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_4\[495] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_3\[496] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_2\[497] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_1\[498] = \Buzz:PWMUDB:MODIN1_1\[499]
Removing Lhs of wire \Buzz:PWMUDB:MODIN1_1\[499] = \Buzz:PWMUDB:dith_count_1\[327]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:a_0\[500] = \Buzz:PWMUDB:MODIN1_0\[501]
Removing Lhs of wire \Buzz:PWMUDB:MODIN1_0\[501] = \Buzz:PWMUDB:dith_count_0\[329]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[633] = one[24]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[634] = one[24]
Removing Lhs of wire tmpOE__Pin_1_net_0[636] = one[24]
Removing Lhs of wire \Buzz:PWMUDB:min_kill_reg\\D\[642] = one[24]
Removing Lhs of wire \Buzz:PWMUDB:prevCapture\\D\[643] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:trig_last\\D\[644] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:ltch_kill_reg\\D\[647] = one[24]
Removing Lhs of wire \Buzz:PWMUDB:pwm_reg_i\\D\[650] = \Buzz:PWMUDB:pwm_i\[423]
Removing Lhs of wire \Buzz:PWMUDB:pwm1_reg_i\\D\[651] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:pwm2_reg_i\\D\[652] = zero[20]

------------------------------------------------------
Aliased 0 equations, 87 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:pwm_temp\' (cost = 0):
\Buzz:PWMUDB:pwm_temp\ <= (\Buzz:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Buzz:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \Buzz:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Buzz:PWMUDB:dith_count_1\ and \Buzz:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\Buzz:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \Buzz:PWMUDB:dith_count_0\ and \Buzz:PWMUDB:dith_count_1\)
	OR (not \Buzz:PWMUDB:dith_count_1\ and \Buzz:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 26 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Buzz:PWMUDB:final_capture\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \Buzz:PWMUDB:final_capture\[340] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[604] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[614] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[624] = zero[20]
Removing Lhs of wire \Buzz:PWMUDB:runmode_enable\\D\[645] = \Buzz:PWMUDB:control_7\[286]

------------------------------------------------------
Aliased 0 equations, 5 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -dcpsoc3 PSoc4_Main.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.866ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.1539, Family: PSoC3, Started at: Thursday, 05 December 2013 21:47:12
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Projects\PSoC\Bootloading_PSoC5_LP\PSoc4_Main.cydsn\PSoc4_Main.cyprj -d CY8C4245AXI-483 PSoc4_Main.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Buzz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Buzz:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Buzz:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Buzz:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Buzz:PWMUDB:trig_last\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation '\Buzz:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:tc_reg_i\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_ACCELEROMETER_intClock'. Signal=\ADC_ACCELEROMETER:Net_17_ff7\
    Fixed Function Clock 2: Automatic-assigning  clock 'PSOC5_SCBCLK'. Signal=\PSOC5:Net_237_ff2\
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_282_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Buzz:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Buzz:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: Vin(0), Vin_Y(0), Vin_Z(0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\Buzz:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
    Removed unused cell/equation '\Buzz:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\Buzz:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            input => Net_292 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin(0)__PA ,
            analog_term => Net_31 ,
            pad => Vin(0)_PAD );

    Pin : Name = Vin_Y(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin_Y(0)__PA ,
            analog_term => \ADC_ACCELEROMETER:mux_bus_plus_1\ ,
            pad => Vin_Y(0)_PAD );

    Pin : Name = Vin_Z(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin_Z(0)__PA ,
            analog_term => \ADC_ACCELEROMETER:mux_bus_plus_2\ ,
            pad => Vin_Z(0)_PAD );

    Pin : Name = \PSOC5:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_RX
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \PSOC5:rx(0)\__PA ,
            fb => \PSOC5:Net_244\ ,
            pad => \PSOC5:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \PSOC5:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_TX
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \PSOC5:tx(0)\__PA ,
            input => \PSOC5:Net_151\ ,
            pad => \PSOC5:tx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_292, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_282_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Buzz:PWMUDB:control_7\ * \Buzz:PWMUDB:cmp1_less\
        );
        Output = Net_292 (fanout=1)

    MacroCell: Name=\Buzz:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_282_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Buzz:PWMUDB:control_7\
        );
        Output = \Buzz:PWMUDB:runmode_enable\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Buzz:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_282_digital ,
            cs_addr_2 => \Buzz:PWMUDB:tc_i\ ,
            cs_addr_1 => \Buzz:PWMUDB:runmode_enable\ ,
            chain_out => \Buzz:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Buzz:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Buzz:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_282_digital ,
            cs_addr_2 => \Buzz:PWMUDB:tc_i\ ,
            cs_addr_1 => \Buzz:PWMUDB:runmode_enable\ ,
            cl0_comb => \Buzz:PWMUDB:cmp1_less\ ,
            z0_comb => \Buzz:PWMUDB:tc_i\ ,
            chain_in => \Buzz:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Buzz:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Buzz:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_282_digital ,
            control_7 => \Buzz:PWMUDB:control_7\ ,
            control_6 => \Buzz:PWMUDB:control_6\ ,
            control_5 => \Buzz:PWMUDB:control_5\ ,
            control_4 => \Buzz:PWMUDB:control_4\ ,
            control_3 => \Buzz:PWMUDB:control_3\ ,
            control_2 => \Buzz:PWMUDB:control_2\ ,
            control_1 => \Buzz:PWMUDB:control_1\ ,
            control_0 => \Buzz:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_ACCELEROMETER:IRQ\
        PORT MAP (
            interrupt => \ADC_ACCELEROMETER:Net_2273\ );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    1 :    3 :    4 :  25.00%
Pins                          :    8 :   28 :   36 :  22.22%
UDB Macrocells                :    2 :   30 :   32 :   6.25%
UDB Unique Pterms             :    2 :   62 :   64 :   3.13%
UDB Total Pterms              :    2 :      :      : 
UDB Datapath Cells            :    2 :    2 :    4 :  50.00%
UDB Status Cells              :    0 :    4 :    4 :   0.00%
UDB Control Cells             :    1 :    3 :    4 :  25.00%
            Control Registers :    1 
Interrupts                    :    1 :   31 :   32 :   3.13%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    1 :    0 :    1 : 100.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensor            :    0 :    1 :    1 :   0.00%
Low Power Comparator          :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    0 :    4 :    4 :   0.00%
Serial Communication Blocks   :    1 :    1 :    2 :  50.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.086ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.126ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0132112s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.052ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0021210 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_31 {
    p2_3
  }
  Net: \ADC_ACCELEROMETER:Net_2580\ {
  }
  Net: \ADC_ACCELEROMETER:Net_3016\ {
  }
  Net: \ADC_ACCELEROMETER:Net_3046\ {
  }
  Net: \ADC_ACCELEROMETER:Net_8\ {
  }
  Net: \ADC_ACCELEROMETER:mux_bus_minus_0\ {
  }
  Net: \ADC_ACCELEROMETER:mux_bus_minus_1\ {
  }
  Net: \ADC_ACCELEROMETER:mux_bus_minus_2\ {
  }
  Net: \ADC_ACCELEROMETER:mux_bus_plus_1\ {
    p2_1
  }
  Net: \ADC_ACCELEROMETER:mux_bus_plus_2\ {
    p2_0
  }
  Net: \ADC_ACCELEROMETER:Net_2020\ {
    sarmux_vplus
  }
  Net: AMuxNet::\ADC_ACCELEROMETER:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    SARMUX0_sw3
    SARMUX0_sw1
    SARMUX0_sw0
  }
  Net: \ADC_ACCELEROMETER:Net_124\ {
    sarmux_vminus
  }
  Net: AMuxNet::\ADC_ACCELEROMETER:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  p2_3                                             -> Net_31
  p2_1                                             -> \ADC_ACCELEROMETER:mux_bus_plus_1\
  p2_0                                             -> \ADC_ACCELEROMETER:mux_bus_plus_2\
  sarmux_vplus                                     -> \ADC_ACCELEROMETER:Net_2020\
  SARMUX0_sw3                                      -> AMuxNet::\ADC_ACCELEROMETER:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw1                                      -> AMuxNet::\ADC_ACCELEROMETER:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw0                                      -> AMuxNet::\ADC_ACCELEROMETER:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  sarmux_vminus                                    -> \ADC_ACCELEROMETER:Net_124\
}
Mux Info {
  Mux: \ADC_ACCELEROMETER:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \ADC_ACCELEROMETER:Net_2020\
     Guts:  AMuxNet::\ADC_ACCELEROMETER:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_31
      Outer: SARMUX0_sw3
      Inner: __open__
      Path {
        SARMUX0_sw3
        p2_3
      }
    }
    Arm: 1 {
      Net:   \ADC_ACCELEROMETER:mux_bus_plus_1\
      Outer: SARMUX0_sw1
      Inner: __open__
      Path {
        SARMUX0_sw1
        p2_1
      }
    }
    Arm: 2 {
      Net:   \ADC_ACCELEROMETER:mux_bus_plus_2\
      Outer: SARMUX0_sw0
      Inner: __open__
      Path {
        SARMUX0_sw0
        p2_0
      }
    }
  }
  Mux: \ADC_ACCELEROMETER:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \ADC_ACCELEROMETER:Net_124\
     Guts:  AMuxNet::\ADC_ACCELEROMETER:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC_ACCELEROMETER:mux_bus_minus_0\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC_ACCELEROMETER:mux_bus_minus_1\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 2 {
      Net:   \ADC_ACCELEROMETER:mux_bus_minus_2\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.239ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :    7 :    8 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.00
                   Pterms :            2.00
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 23, final cost is 23 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       1.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
datapathcell: Name =\Buzz:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_282_digital ,
        cs_addr_2 => \Buzz:PWMUDB:tc_i\ ,
        cs_addr_1 => \Buzz:PWMUDB:runmode_enable\ ,
        chain_out => \Buzz:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Buzz:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Buzz:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_282_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Buzz:PWMUDB:control_7\
        );
        Output = \Buzz:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_292, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_282_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Buzz:PWMUDB:control_7\ * \Buzz:PWMUDB:cmp1_less\
        );
        Output = Net_292 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Buzz:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_282_digital ,
        cs_addr_2 => \Buzz:PWMUDB:tc_i\ ,
        cs_addr_1 => \Buzz:PWMUDB:runmode_enable\ ,
        cl0_comb => \Buzz:PWMUDB:cmp1_less\ ,
        z0_comb => \Buzz:PWMUDB:tc_i\ ,
        chain_in => \Buzz:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Buzz:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\Buzz:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_282_digital ,
        control_7 => \Buzz:PWMUDB:control_7\ ,
        control_6 => \Buzz:PWMUDB:control_6\ ,
        control_5 => \Buzz:PWMUDB:control_5\ ,
        control_4 => \Buzz:PWMUDB:control_4\ ,
        control_3 => \Buzz:PWMUDB:control_3\ ,
        control_2 => \Buzz:PWMUDB:control_2\ ,
        control_1 => \Buzz:PWMUDB:control_1\ ,
        control_0 => \Buzz:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(14)] 
    interrupt: Name =\ADC_ACCELEROMETER:IRQ\
        PORT MAP (
            interrupt => \ADC_ACCELEROMETER:Net_2273\ );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=7]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        input => Net_292 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Vin_Z(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin_Z(0)__PA ,
        analog_term => \ADC_ACCELEROMETER:mux_bus_plus_2\ ,
        pad => Vin_Z(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Vin_Y(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin_Y(0)__PA ,
        analog_term => \ADC_ACCELEROMETER:mux_bus_plus_1\ ,
        pad => Vin_Y(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Vin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin(0)__PA ,
        analog_term => Net_31 ,
        pad => Vin(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \PSOC5:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_RX
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \PSOC5:rx(0)\__PA ,
        fb => \PSOC5:Net_244\ ,
        pad => \PSOC5:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \PSOC5:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_TX
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \PSOC5:tx(0)\__PA ,
        input => \PSOC5:Net_151\ ,
        pad => \PSOC5:tx(0)_PAD\ );
    Properties:
    {
    }

Port 4 is empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            ff_div_7 => \ADC_ACCELEROMETER:Net_17_ff7\ ,
            ff_div_2 => \PSOC5:Net_237_ff2\ ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(WDT,0)]: empty
Fixed Function block hod @ [FFB(FSS,0)]: empty
Fixed Function block hod @ [FFB(LPCOMP,0)]: empty
Fixed Function block hod @ [FFB(SCB,0)]: 
    Scb Block @ [FFB(SCB,1)]: 
    m0s8scbcell: Name =\PSOC5:SCB\
        PORT MAP (
            clock => \PSOC5:Net_237_ff2\ ,
            interrupt => Net_227 ,
            rx => \PSOC5:Net_244\ ,
            tx => \PSOC5:Net_151\ ,
            mosi_m => \PSOC5:Net_84\ ,
            select_m_3 => \PSOC5:ss_3\ ,
            select_m_2 => \PSOC5:ss_2\ ,
            select_m_1 => \PSOC5:ss_1\ ,
            select_m_0 => \PSOC5:ss_0\ ,
            sclk_m => \PSOC5:Net_88\ ,
            miso_s => \PSOC5:Net_152\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
Fixed Function block hod @ [FFB(CSD,0)]: empty
Fixed Function block hod @ [FFB(CSIDAC8,0)]: empty
Fixed Function block hod @ [FFB(CSIDAC7,0)]: empty
Fixed Function block hod @ [FFB(TCPWM,0)]: empty
Fixed Function block hod @ [FFB(OA,0)]: empty
Fixed Function block hod @ [FFB(TEMP,0)]: empty
Fixed Function block hod @ [FFB(SARADC,0)]: 
    PSoC4 SARADC @ <No Location>: 
Fixed Function block hod @ [FFB(M0S8LCD,0)]: empty
Fixed Function block hod @ [FFB(CLK_GEN,0)]: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_282_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(LPCOMPBLOCK,0)]: empty
Fixed Function block hod @ [FFB(CTBMBLOCK,0)]: empty
Fixed Function block hod @ [FFB(ANAPUMP,0)]: empty

Blocks not positioned by the digital component placer:
    PSoC4 SARMUX @ <No Location>: 
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+-------------------------------------------
   0 |   7 |     * |      NONE |         CMOS_OUT |      Pin_1(0) | In(Net_292)
-----+-----+-------+-----------+------------------+---------------+-------------------------------------------
   2 |   0 |       |      NONE |      HI_Z_ANALOG |      Vin_Z(0) | Analog(\ADC_ACCELEROMETER:mux_bus_plus_2\)
     |   1 |       |      NONE |      HI_Z_ANALOG |      Vin_Y(0) | Analog(\ADC_ACCELEROMETER:mux_bus_plus_1\)
     |   3 |       |      NONE |      HI_Z_ANALOG |        Vin(0) | Analog(Net_31)
-----+-----+-------+-----------+------------------+---------------+-------------------------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL | \PSOC5:rx(0)\ | FB(\PSOC5:Net_244\)
     |   1 |     * |      NONE |         CMOS_OUT | \PSOC5:tx(0)\ | In(\PSOC5:Net_151\)
--------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.004ms
Digital Placement phase: Elapsed time ==> 1s.130ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.844ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.065ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PSoc4_Main_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.303ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.468ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.482ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.574ms
API generation phase: Elapsed time ==> 2s.281ms
Dependency generation phase: Elapsed time ==> 0s.009ms
Cleanup phase: Elapsed time ==> 0s.002ms
