// Seed: 4181662491
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  input id_1;
  logic id_3;
  assign id_2 = id_3;
  assign id_3 = 1;
endmodule
