Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Oct 24 19:08:35 2021
| Host         : DESKTOP-HMF772I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ov5640_hdmi_design_wrapper_timing_summary_routed.rpt -pb ov5640_hdmi_design_wrapper_timing_summary_routed.pb -rpx ov5640_hdmi_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ov5640_hdmi_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 212 register/latch pins with no clock driven by root clock pin: cmos_pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 493 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.417        0.000                      0                42659        0.036        0.000                      0                42608        1.485        0.000                       0                 15989  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
clk_fpga_0                                   {0.000 10.000}       20.000          50.000          
ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_ov5640_hdmi_design_clk_wiz_0_0    {0.000 7.692}        15.385          65.000          
  clk_out2_ov5640_hdmi_design_clk_wiz_0_0    {0.000 1.538}        3.077           325.000         
  clkfbout_ov5640_hdmi_design_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                         8.417        0.000                      0                41730        0.036        0.000                      0                41730        8.870        0.000                       0                 15467  
ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_ov5640_hdmi_design_clk_wiz_0_0         11.176        0.000                      0                  878        0.057        0.000                      0                  878        7.192        0.000                       0                   508  
  clk_out2_ov5640_hdmi_design_clk_wiz_0_0                                                                                                                                                      1.485        0.000                       0                    10  
  clkfbout_ov5640_hdmi_design_clk_wiz_0_0                                                                                                                                                     18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                                         clk_fpga_0                                   999.005        0.000                      0                   10                                                                        
clk_out1_ov5640_hdmi_design_clk_wiz_0_0  clk_fpga_0                                    14.416        0.000                      0                   10                                                                        
clk_fpga_0                               clk_out1_ov5640_hdmi_design_clk_wiz_0_0       18.937        0.000                      0                   21                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**   clk_fpga_0                       18.918        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.716ns  (logic 3.165ns (29.534%)  route 7.551ns (70.466%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 22.204 - 20.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.459     2.538    ov5640_hdmi_design_i/image_filter_0/inst/ap_clk
    DSP48_X2Y31          DSP48E1                                      r  ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.370     2.908 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/P[0]
                         net (fo=2, routed)           0.653     3.561    ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2_n_105
    SLICE_X36Y75         LUT2 (Prop_lut2_I0_O)        0.105     3.666 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.666    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_i_3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.110 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.110    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.210 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.210    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__0_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.310 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.310    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.410 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.410    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.510 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.510    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.610 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.610    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.710 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.710    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.810 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.810    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__6_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.910 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.910    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__7_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.010 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.010    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__8_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.267 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__9/O[1]
                         net (fo=1, routed)           0.822     6.088    ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__3[57]
    SLICE_X37Y81         LUT6 (Prop_lut6_I1_O)        0.245     6.333 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_i_1/O
                         net (fo=1, routed)           0.000     6.333    ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_i_1_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.665 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.665    ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.797 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__4/CO[1]
                         net (fo=8, routed)           2.702     9.499    ov5640_hdmi_design_i/image_filter_0/inst/ap_condition_pp0_exit_iter0_state3
    SLICE_X76Y37         LUT6 (Prop_lut6_I2_O)        0.275     9.774 f  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155[0]_i_2/O
                         net (fo=76, routed)          2.214    11.988    ov5640_hdmi_design_i/image_filter_0/inst/p_200_in
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.105    12.093 r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155[0]_i_1/O
                         net (fo=64, routed)          1.161    13.254    ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155
    SLICE_X38Y74         FDRE                                         r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.221    22.204    ov5640_hdmi_design_i/image_filter_0/inst/ap_clk
    SLICE_X38Y74         FDRE                                         r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[10]/C
                         clock pessimism              0.192    22.396    
                         clock uncertainty           -0.302    22.094    
    SLICE_X38Y74         FDRE (Setup_fdre_C_R)       -0.423    21.671    ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[10]
  -------------------------------------------------------------------
                         required time                         21.671    
                         arrival time                         -13.254    
  -------------------------------------------------------------------
                         slack                                  8.417    

Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.716ns  (logic 3.165ns (29.534%)  route 7.551ns (70.466%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 22.204 - 20.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.459     2.538    ov5640_hdmi_design_i/image_filter_0/inst/ap_clk
    DSP48_X2Y31          DSP48E1                                      r  ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.370     2.908 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/P[0]
                         net (fo=2, routed)           0.653     3.561    ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2_n_105
    SLICE_X36Y75         LUT2 (Prop_lut2_I0_O)        0.105     3.666 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.666    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_i_3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.110 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.110    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.210 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.210    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__0_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.310 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.310    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.410 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.410    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.510 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.510    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.610 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.610    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.710 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.710    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.810 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.810    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__6_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.910 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.910    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__7_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.010 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.010    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__8_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.267 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__9/O[1]
                         net (fo=1, routed)           0.822     6.088    ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__3[57]
    SLICE_X37Y81         LUT6 (Prop_lut6_I1_O)        0.245     6.333 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_i_1/O
                         net (fo=1, routed)           0.000     6.333    ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_i_1_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.665 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.665    ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.797 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__4/CO[1]
                         net (fo=8, routed)           2.702     9.499    ov5640_hdmi_design_i/image_filter_0/inst/ap_condition_pp0_exit_iter0_state3
    SLICE_X76Y37         LUT6 (Prop_lut6_I2_O)        0.275     9.774 f  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155[0]_i_2/O
                         net (fo=76, routed)          2.214    11.988    ov5640_hdmi_design_i/image_filter_0/inst/p_200_in
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.105    12.093 r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155[0]_i_1/O
                         net (fo=64, routed)          1.161    13.254    ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155
    SLICE_X38Y74         FDRE                                         r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.221    22.204    ov5640_hdmi_design_i/image_filter_0/inst/ap_clk
    SLICE_X38Y74         FDRE                                         r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[11]/C
                         clock pessimism              0.192    22.396    
                         clock uncertainty           -0.302    22.094    
    SLICE_X38Y74         FDRE (Setup_fdre_C_R)       -0.423    21.671    ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[11]
  -------------------------------------------------------------------
                         required time                         21.671    
                         arrival time                         -13.254    
  -------------------------------------------------------------------
                         slack                                  8.417    

Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.716ns  (logic 3.165ns (29.534%)  route 7.551ns (70.466%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 22.204 - 20.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.459     2.538    ov5640_hdmi_design_i/image_filter_0/inst/ap_clk
    DSP48_X2Y31          DSP48E1                                      r  ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.370     2.908 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/P[0]
                         net (fo=2, routed)           0.653     3.561    ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2_n_105
    SLICE_X36Y75         LUT2 (Prop_lut2_I0_O)        0.105     3.666 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.666    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_i_3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.110 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.110    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.210 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.210    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__0_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.310 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.310    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.410 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.410    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.510 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.510    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.610 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.610    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.710 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.710    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.810 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.810    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__6_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.910 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.910    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__7_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.010 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.010    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__8_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.267 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__9/O[1]
                         net (fo=1, routed)           0.822     6.088    ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__3[57]
    SLICE_X37Y81         LUT6 (Prop_lut6_I1_O)        0.245     6.333 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_i_1/O
                         net (fo=1, routed)           0.000     6.333    ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_i_1_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.665 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.665    ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.797 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__4/CO[1]
                         net (fo=8, routed)           2.702     9.499    ov5640_hdmi_design_i/image_filter_0/inst/ap_condition_pp0_exit_iter0_state3
    SLICE_X76Y37         LUT6 (Prop_lut6_I2_O)        0.275     9.774 f  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155[0]_i_2/O
                         net (fo=76, routed)          2.214    11.988    ov5640_hdmi_design_i/image_filter_0/inst/p_200_in
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.105    12.093 r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155[0]_i_1/O
                         net (fo=64, routed)          1.161    13.254    ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155
    SLICE_X38Y74         FDRE                                         r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.221    22.204    ov5640_hdmi_design_i/image_filter_0/inst/ap_clk
    SLICE_X38Y74         FDRE                                         r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[8]/C
                         clock pessimism              0.192    22.396    
                         clock uncertainty           -0.302    22.094    
    SLICE_X38Y74         FDRE (Setup_fdre_C_R)       -0.423    21.671    ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[8]
  -------------------------------------------------------------------
                         required time                         21.671    
                         arrival time                         -13.254    
  -------------------------------------------------------------------
                         slack                                  8.417    

Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.716ns  (logic 3.165ns (29.534%)  route 7.551ns (70.466%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.204ns = ( 22.204 - 20.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.459     2.538    ov5640_hdmi_design_i/image_filter_0/inst/ap_clk
    DSP48_X2Y31          DSP48E1                                      r  ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.370     2.908 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/P[0]
                         net (fo=2, routed)           0.653     3.561    ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2_n_105
    SLICE_X36Y75         LUT2 (Prop_lut2_I0_O)        0.105     3.666 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.666    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_i_3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.110 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.110    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.210 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.210    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__0_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.310 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.310    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.410 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.410    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.510 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.510    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.610 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.610    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.710 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.710    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.810 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.810    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__6_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.910 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.910    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__7_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.010 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.010    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__8_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.267 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__9/O[1]
                         net (fo=1, routed)           0.822     6.088    ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__3[57]
    SLICE_X37Y81         LUT6 (Prop_lut6_I1_O)        0.245     6.333 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_i_1/O
                         net (fo=1, routed)           0.000     6.333    ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_i_1_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.665 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.665    ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.797 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__4/CO[1]
                         net (fo=8, routed)           2.702     9.499    ov5640_hdmi_design_i/image_filter_0/inst/ap_condition_pp0_exit_iter0_state3
    SLICE_X76Y37         LUT6 (Prop_lut6_I2_O)        0.275     9.774 f  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155[0]_i_2/O
                         net (fo=76, routed)          2.214    11.988    ov5640_hdmi_design_i/image_filter_0/inst/p_200_in
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.105    12.093 r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155[0]_i_1/O
                         net (fo=64, routed)          1.161    13.254    ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155
    SLICE_X38Y74         FDRE                                         r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.221    22.204    ov5640_hdmi_design_i/image_filter_0/inst/ap_clk
    SLICE_X38Y74         FDRE                                         r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[9]/C
                         clock pessimism              0.192    22.396    
                         clock uncertainty           -0.302    22.094    
    SLICE_X38Y74         FDRE (Setup_fdre_C_R)       -0.423    21.671    ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[9]
  -------------------------------------------------------------------
                         required time                         21.671    
                         arrival time                         -13.254    
  -------------------------------------------------------------------
                         slack                                  8.417    

Slack (MET) :             8.543ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.591ns  (logic 3.165ns (29.883%)  route 7.426ns (70.117%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 22.205 - 20.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.459     2.538    ov5640_hdmi_design_i/image_filter_0/inst/ap_clk
    DSP48_X2Y31          DSP48E1                                      r  ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.370     2.908 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/P[0]
                         net (fo=2, routed)           0.653     3.561    ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2_n_105
    SLICE_X36Y75         LUT2 (Prop_lut2_I0_O)        0.105     3.666 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.666    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_i_3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.110 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.110    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.210 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.210    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__0_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.310 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.310    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.410 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.410    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.510 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.510    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.610 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.610    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.710 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.710    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.810 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.810    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__6_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.910 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.910    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__7_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.010 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.010    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__8_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.267 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__9/O[1]
                         net (fo=1, routed)           0.822     6.088    ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__3[57]
    SLICE_X37Y81         LUT6 (Prop_lut6_I1_O)        0.245     6.333 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_i_1/O
                         net (fo=1, routed)           0.000     6.333    ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_i_1_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.665 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.665    ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.797 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__4/CO[1]
                         net (fo=8, routed)           2.702     9.499    ov5640_hdmi_design_i/image_filter_0/inst/ap_condition_pp0_exit_iter0_state3
    SLICE_X76Y37         LUT6 (Prop_lut6_I2_O)        0.275     9.774 f  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155[0]_i_2/O
                         net (fo=76, routed)          2.214    11.988    ov5640_hdmi_design_i/image_filter_0/inst/p_200_in
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.105    12.093 r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155[0]_i_1/O
                         net (fo=64, routed)          1.036    13.129    ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155
    SLICE_X38Y73         FDRE                                         r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.222    22.205    ov5640_hdmi_design_i/image_filter_0/inst/ap_clk
    SLICE_X38Y73         FDRE                                         r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[4]/C
                         clock pessimism              0.192    22.397    
                         clock uncertainty           -0.302    22.095    
    SLICE_X38Y73         FDRE (Setup_fdre_C_R)       -0.423    21.672    ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[4]
  -------------------------------------------------------------------
                         required time                         21.672    
                         arrival time                         -13.129    
  -------------------------------------------------------------------
                         slack                                  8.543    

Slack (MET) :             8.543ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.591ns  (logic 3.165ns (29.883%)  route 7.426ns (70.117%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 22.205 - 20.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.459     2.538    ov5640_hdmi_design_i/image_filter_0/inst/ap_clk
    DSP48_X2Y31          DSP48E1                                      r  ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.370     2.908 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/P[0]
                         net (fo=2, routed)           0.653     3.561    ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2_n_105
    SLICE_X36Y75         LUT2 (Prop_lut2_I0_O)        0.105     3.666 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.666    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_i_3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.110 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.110    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.210 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.210    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__0_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.310 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.310    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.410 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.410    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.510 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.510    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.610 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.610    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.710 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.710    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.810 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.810    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__6_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.910 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.910    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__7_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.010 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.010    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__8_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.267 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__9/O[1]
                         net (fo=1, routed)           0.822     6.088    ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__3[57]
    SLICE_X37Y81         LUT6 (Prop_lut6_I1_O)        0.245     6.333 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_i_1/O
                         net (fo=1, routed)           0.000     6.333    ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_i_1_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.665 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.665    ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.797 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__4/CO[1]
                         net (fo=8, routed)           2.702     9.499    ov5640_hdmi_design_i/image_filter_0/inst/ap_condition_pp0_exit_iter0_state3
    SLICE_X76Y37         LUT6 (Prop_lut6_I2_O)        0.275     9.774 f  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155[0]_i_2/O
                         net (fo=76, routed)          2.214    11.988    ov5640_hdmi_design_i/image_filter_0/inst/p_200_in
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.105    12.093 r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155[0]_i_1/O
                         net (fo=64, routed)          1.036    13.129    ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155
    SLICE_X38Y73         FDRE                                         r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.222    22.205    ov5640_hdmi_design_i/image_filter_0/inst/ap_clk
    SLICE_X38Y73         FDRE                                         r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[5]/C
                         clock pessimism              0.192    22.397    
                         clock uncertainty           -0.302    22.095    
    SLICE_X38Y73         FDRE (Setup_fdre_C_R)       -0.423    21.672    ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[5]
  -------------------------------------------------------------------
                         required time                         21.672    
                         arrival time                         -13.129    
  -------------------------------------------------------------------
                         slack                                  8.543    

Slack (MET) :             8.543ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.591ns  (logic 3.165ns (29.883%)  route 7.426ns (70.117%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 22.205 - 20.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.459     2.538    ov5640_hdmi_design_i/image_filter_0/inst/ap_clk
    DSP48_X2Y31          DSP48E1                                      r  ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.370     2.908 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/P[0]
                         net (fo=2, routed)           0.653     3.561    ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2_n_105
    SLICE_X36Y75         LUT2 (Prop_lut2_I0_O)        0.105     3.666 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.666    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_i_3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.110 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.110    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.210 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.210    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__0_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.310 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.310    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.410 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.410    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.510 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.510    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.610 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.610    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.710 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.710    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.810 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.810    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__6_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.910 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.910    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__7_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.010 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.010    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__8_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.267 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__9/O[1]
                         net (fo=1, routed)           0.822     6.088    ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__3[57]
    SLICE_X37Y81         LUT6 (Prop_lut6_I1_O)        0.245     6.333 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_i_1/O
                         net (fo=1, routed)           0.000     6.333    ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_i_1_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.665 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.665    ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.797 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__4/CO[1]
                         net (fo=8, routed)           2.702     9.499    ov5640_hdmi_design_i/image_filter_0/inst/ap_condition_pp0_exit_iter0_state3
    SLICE_X76Y37         LUT6 (Prop_lut6_I2_O)        0.275     9.774 f  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155[0]_i_2/O
                         net (fo=76, routed)          2.214    11.988    ov5640_hdmi_design_i/image_filter_0/inst/p_200_in
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.105    12.093 r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155[0]_i_1/O
                         net (fo=64, routed)          1.036    13.129    ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155
    SLICE_X38Y73         FDRE                                         r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.222    22.205    ov5640_hdmi_design_i/image_filter_0/inst/ap_clk
    SLICE_X38Y73         FDRE                                         r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[6]/C
                         clock pessimism              0.192    22.397    
                         clock uncertainty           -0.302    22.095    
    SLICE_X38Y73         FDRE (Setup_fdre_C_R)       -0.423    21.672    ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[6]
  -------------------------------------------------------------------
                         required time                         21.672    
                         arrival time                         -13.129    
  -------------------------------------------------------------------
                         slack                                  8.543    

Slack (MET) :             8.543ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.591ns  (logic 3.165ns (29.883%)  route 7.426ns (70.117%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns = ( 22.205 - 20.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.459     2.538    ov5640_hdmi_design_i/image_filter_0/inst/ap_clk
    DSP48_X2Y31          DSP48E1                                      r  ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.370     2.908 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/P[0]
                         net (fo=2, routed)           0.653     3.561    ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2_n_105
    SLICE_X36Y75         LUT2 (Prop_lut2_I0_O)        0.105     3.666 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.666    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_i_3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.110 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.110    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.210 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.210    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__0_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.310 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.310    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.410 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.410    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.510 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.510    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.610 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.610    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.710 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.710    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.810 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.810    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__6_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.910 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.910    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__7_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.010 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.010    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__8_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.267 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__9/O[1]
                         net (fo=1, routed)           0.822     6.088    ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__3[57]
    SLICE_X37Y81         LUT6 (Prop_lut6_I1_O)        0.245     6.333 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_i_1/O
                         net (fo=1, routed)           0.000     6.333    ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_i_1_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.665 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.665    ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.797 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__4/CO[1]
                         net (fo=8, routed)           2.702     9.499    ov5640_hdmi_design_i/image_filter_0/inst/ap_condition_pp0_exit_iter0_state3
    SLICE_X76Y37         LUT6 (Prop_lut6_I2_O)        0.275     9.774 f  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155[0]_i_2/O
                         net (fo=76, routed)          2.214    11.988    ov5640_hdmi_design_i/image_filter_0/inst/p_200_in
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.105    12.093 r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155[0]_i_1/O
                         net (fo=64, routed)          1.036    13.129    ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155
    SLICE_X38Y73         FDRE                                         r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.222    22.205    ov5640_hdmi_design_i/image_filter_0/inst/ap_clk
    SLICE_X38Y73         FDRE                                         r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[7]/C
                         clock pessimism              0.192    22.397    
                         clock uncertainty           -0.302    22.095    
    SLICE_X38Y73         FDRE (Setup_fdre_C_R)       -0.423    21.672    ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[7]
  -------------------------------------------------------------------
                         required time                         21.672    
                         arrival time                         -13.129    
  -------------------------------------------------------------------
                         slack                                  8.543    

Slack (MET) :             8.689ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.447ns  (logic 3.165ns (30.296%)  route 7.282ns (69.704%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 22.207 - 20.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.459     2.538    ov5640_hdmi_design_i/image_filter_0/inst/ap_clk
    DSP48_X2Y31          DSP48E1                                      r  ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.370     2.908 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/P[0]
                         net (fo=2, routed)           0.653     3.561    ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2_n_105
    SLICE_X36Y75         LUT2 (Prop_lut2_I0_O)        0.105     3.666 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.666    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_i_3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.110 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.110    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.210 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.210    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__0_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.310 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.310    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.410 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.410    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.510 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.510    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.610 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.610    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.710 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.710    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.810 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.810    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__6_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.910 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.910    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__7_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.010 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.010    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__8_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.267 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__9/O[1]
                         net (fo=1, routed)           0.822     6.088    ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__3[57]
    SLICE_X37Y81         LUT6 (Prop_lut6_I1_O)        0.245     6.333 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_i_1/O
                         net (fo=1, routed)           0.000     6.333    ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_i_1_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.665 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.665    ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.797 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__4/CO[1]
                         net (fo=8, routed)           2.702     9.499    ov5640_hdmi_design_i/image_filter_0/inst/ap_condition_pp0_exit_iter0_state3
    SLICE_X76Y37         LUT6 (Prop_lut6_I2_O)        0.275     9.774 f  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155[0]_i_2/O
                         net (fo=76, routed)          2.214    11.988    ov5640_hdmi_design_i/image_filter_0/inst/p_200_in
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.105    12.093 r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155[0]_i_1/O
                         net (fo=64, routed)          0.892    12.985    ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155
    SLICE_X38Y72         FDRE                                         r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.224    22.207    ov5640_hdmi_design_i/image_filter_0/inst/ap_clk
    SLICE_X38Y72         FDRE                                         r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[0]/C
                         clock pessimism              0.192    22.399    
                         clock uncertainty           -0.302    22.097    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.423    21.674    ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[0]
  -------------------------------------------------------------------
                         required time                         21.674    
                         arrival time                         -12.985    
  -------------------------------------------------------------------
                         slack                                  8.689    

Slack (MET) :             8.689ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.447ns  (logic 3.165ns (30.296%)  route 7.282ns (69.704%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 22.207 - 20.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.459     2.538    ov5640_hdmi_design_i/image_filter_0/inst/ap_clk
    DSP48_X2Y31          DSP48E1                                      r  ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.370     2.908 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/P[0]
                         net (fo=2, routed)           0.653     3.561    ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2_n_105
    SLICE_X36Y75         LUT2 (Prop_lut2_I0_O)        0.105     3.666 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.666    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_i_3_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     4.110 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.110    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.210 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.210    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__0_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.310 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.310    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.410 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.410    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.510 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.510    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.610 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.610    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.710 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.710    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.810 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.810    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__6_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.910 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.910    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__7_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.010 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.010    ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__8_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     5.267 r  ov5640_hdmi_design_i/image_filter_0/inst/bound_fu_173_p2_carry__9/O[1]
                         net (fo=1, routed)           0.822     6.088    ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__3[57]
    SLICE_X37Y81         LUT6 (Prop_lut6_I1_O)        0.245     6.333 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_i_1/O
                         net (fo=1, routed)           0.000     6.333    ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_i_1_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.665 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.665    ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__3_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.797 r  ov5640_hdmi_design_i/image_filter_0/inst/exitcond_flatten_fu_179_p2_carry__4/CO[1]
                         net (fo=8, routed)           2.702     9.499    ov5640_hdmi_design_i/image_filter_0/inst/ap_condition_pp0_exit_iter0_state3
    SLICE_X76Y37         LUT6 (Prop_lut6_I2_O)        0.275     9.774 f  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155[0]_i_2/O
                         net (fo=76, routed)          2.214    11.988    ov5640_hdmi_design_i/image_filter_0/inst/p_200_in
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.105    12.093 r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155[0]_i_1/O
                         net (fo=64, routed)          0.892    12.985    ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155
    SLICE_X38Y72         FDRE                                         r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.224    22.207    ov5640_hdmi_design_i/image_filter_0/inst/ap_clk
    SLICE_X38Y72         FDRE                                         r  ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[1]/C
                         clock pessimism              0.192    22.399    
                         clock uncertainty           -0.302    22.097    
    SLICE_X38Y72         FDRE (Setup_fdre_C_R)       -0.423    21.674    ov5640_hdmi_design_i/image_filter_0/inst/indvar_flatten_reg_155_reg[1]
  -------------------------------------------------------------------
                         required time                         21.674    
                         arrival time                         -12.985    
  -------------------------------------------------------------------
                         slack                                  8.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ov5640_hdmi_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.556     0.892    ov5640_hdmi_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y60         FDRE                                         r  ov5640_hdmi_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  ov5640_hdmi_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.055     1.088    ov5640_hdmi_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X34Y60         RAMD32                                       r  ov5640_hdmi_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.823     1.189    ov5640_hdmi_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X34Y60         RAMD32                                       r  ov5640_hdmi_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y60         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.052    ov5640_hdmi_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ov5640_hdmi_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.584     0.920    ov5640_hdmi_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X67Y42         FDRE                                         r  ov5640_hdmi_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y42         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  ov5640_hdmi_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/Q
                         net (fo=1, routed)           0.108     1.169    ov5640_hdmi_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[41]
    SLICE_X66Y42         SRL16E                                       r  ov5640_hdmi_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.852     1.218    ov5640_hdmi_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X66Y42         SRL16E                                       r  ov5640_hdmi_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
                         clock pessimism             -0.285     0.933    
    SLICE_X66Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.116    ov5640_hdmi_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.558     0.894    ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y45         FDRE                                         r  ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/Q
                         net (fo=1, routed)           0.108     1.143    ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X50Y45         SRL16E                                       r  ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.825     1.191    ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y45         SRL16E                                       r  ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X50Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.090    ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.778%)  route 0.211ns (50.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.562     0.898    ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X42Y45         FDRE                                         r  ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/Q
                         net (fo=2, routed)           0.211     1.272    ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg
    SLICE_X45Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.317 r  ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_i_1/O
                         net (fo=1, routed)           0.000     1.317    ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.825     1.191    ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X45Y50         FDRE                                         r  ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_reg/C
                         clock pessimism             -0.030     1.161    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.091     1.252    ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_reg
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ov5640_hdmi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.419%)  route 0.117ns (41.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.573     0.909    ov5640_hdmi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y87         FDRE                                         r  ov5640_hdmi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  ov5640_hdmi_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.117     1.189    ov5640_hdmi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X26Y87         SRLC32E                                      r  ov5640_hdmi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.839     1.205    ov5640_hdmi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  ov5640_hdmi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    ov5640_hdmi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ov5640_hdmi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.656     0.992    ov5640_hdmi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  ov5640_hdmi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  ov5640_hdmi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.055     1.188    ov5640_hdmi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y101        SRL16E                                       r  ov5640_hdmi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.930     1.296    ov5640_hdmi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  ov5640_hdmi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.122    ov5640_hdmi_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ov5640_hdmi_design_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i_reg[1063]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1063]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.029%)  route 0.218ns (62.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.554     0.890    ov5640_hdmi_design_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/aclk
    SLICE_X53Y36         FDRE                                         r  ov5640_hdmi_design_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i_reg[1063]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  ov5640_hdmi_design_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i_reg[1063]/Q
                         net (fo=2, routed)           0.218     1.235    ov5640_hdmi_design_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[5]
    SLICE_X47Y36         FDRE                                         r  ov5640_hdmi_design_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1063]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.824     1.190    ov5640_hdmi_design_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/aclk
    SLICE_X47Y36         FDRE                                         r  ov5640_hdmi_design_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1063]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y36         FDRE (Hold_fdre_C_D)         0.012     1.167    ov5640_hdmi_design_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer_reg[1063]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.148ns (41.065%)  route 0.212ns (58.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.557     0.893    ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X46Y52         FDRE                                         r  ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[27]/Q
                         net (fo=1, routed)           0.212     1.253    ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[27]
    SLICE_X45Y49         FDRE                                         r  ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.830     1.196    ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X45Y49         FDRE                                         r  ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[27]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.018     1.184    ov5640_hdmi_design_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ov5640_hdmi_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1094]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.246ns (53.896%)  route 0.210ns (46.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.613     0.949    ov5640_hdmi_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X90Y48         FDRE                                         r  ov5640_hdmi_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.148     1.097 r  ov5640_hdmi_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[58]/Q
                         net (fo=2, routed)           0.210     1.307    ov5640_hdmi_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_axi_rdata[35]
    SLICE_X92Y52         LUT5 (Prop_lut5_I2_O)        0.098     1.405 r  ov5640_hdmi_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[1094]_i_1/O
                         net (fo=1, routed)           0.000     1.405    ov5640_hdmi_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[1094]_i_1_n_0
    SLICE_X92Y52         FDRE                                         r  ov5640_hdmi_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1094]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.877     1.243    ov5640_hdmi_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X92Y52         FDRE                                         r  ov5640_hdmi_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1094]/C
                         clock pessimism             -0.030     1.213    
    SLICE_X92Y52         FDRE (Hold_fdre_C_D)         0.121     1.334    ov5640_hdmi_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1094]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ov5640_hdmi_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.725%)  route 0.220ns (51.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.546     0.882    ov5640_hdmi_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X50Y23         FDRE                                         r  ov5640_hdmi_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  ov5640_hdmi_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[32]/Q
                         net (fo=2, routed)           0.220     1.265    ov5640_hdmi_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[32]
    SLICE_X45Y25         LUT3 (Prop_lut3_I0_O)        0.045     1.310 r  ov5640_hdmi_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[32]_i_1/O
                         net (fo=1, routed)           0.000     1.310    ov5640_hdmi_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_mux_out[32]
    SLICE_X45Y25         FDRE                                         r  ov5640_hdmi_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ov5640_hdmi_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.813     1.179    ov5640_hdmi_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X45Y25         FDRE                                         r  ov5640_hdmi_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[32]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X45Y25         FDRE (Hold_fdre_C_D)         0.091     1.235    ov5640_hdmi_design_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ov5640_hdmi_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.272         20.000      16.728     DSP48_X2Y31   ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.272         20.000      16.728     DSP48_X2Y34   ov5640_hdmi_design_i/image_filter_0/inst/bound_reg_329_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y4   ov5640_hdmi_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y4   ov5640_hdmi_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X4Y11  ov5640_hdmi_design_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X4Y11  ov5640_hdmi_design_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y8   ov5640_hdmi_design_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y8   ov5640_hdmi_design_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X4Y6   ov5640_hdmi_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X4Y6   ov5640_hdmi_design_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y31  ov5640_hdmi_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y31  ov5640_hdmi_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y31  ov5640_hdmi_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y31  ov5640_hdmi_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y31  ov5640_hdmi_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y31  ov5640_hdmi_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y31  ov5640_hdmi_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y31  ov5640_hdmi_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y32  ov5640_hdmi_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X38Y32  ov5640_hdmi_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X30Y27  ov5640_hdmi_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X30Y27  ov5640_hdmi_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X26Y27  ov5640_hdmi_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X26Y27  ov5640_hdmi_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X26Y27  ov5640_hdmi_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X26Y27  ov5640_hdmi_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X26Y27  ov5640_hdmi_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X26Y27  ov5640_hdmi_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X26Y27  ov5640_hdmi_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X26Y27  ov5640_hdmi_design_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
  To Clock:  ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  To Clock:  clk_out1_ov5640_hdmi_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.176ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@15.385ns - clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.748ns (22.184%)  route 2.624ns (77.816%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 16.738 - 15.385 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.552     1.552    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         1.679     1.681    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X102Y104       FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.433     2.114 f  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.415     2.529    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X102Y104       LUT2 (Prop_lut2_I1_O)        0.105     2.634 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=39, routed)          0.546     3.180    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X96Y104        LUT2 (Prop_lut2_I0_O)        0.105     3.285 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          1.015     4.301    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X102Y102       LUT4 (Prop_lut4_I0_O)        0.105     4.406 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.647     5.053    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X104Y99        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.386    16.770    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    13.855 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    15.310    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.387 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         1.351    16.738    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y99        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.012    16.750    
                         clock uncertainty           -0.098    16.652    
    SLICE_X104Y99        FDRE (Setup_fdre_C_R)       -0.423    16.229    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.229    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                 11.176    

Slack (MET) :             11.176ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@15.385ns - clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.748ns (22.184%)  route 2.624ns (77.816%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 16.738 - 15.385 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.552     1.552    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         1.679     1.681    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X102Y104       FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.433     2.114 f  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.415     2.529    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X102Y104       LUT2 (Prop_lut2_I1_O)        0.105     2.634 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=39, routed)          0.546     3.180    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X96Y104        LUT2 (Prop_lut2_I0_O)        0.105     3.285 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          1.015     4.301    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X102Y102       LUT4 (Prop_lut4_I0_O)        0.105     4.406 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.647     5.053    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X104Y99        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.386    16.770    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    13.855 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    15.310    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.387 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         1.351    16.738    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y99        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/C
                         clock pessimism              0.012    16.750    
                         clock uncertainty           -0.098    16.652    
    SLICE_X104Y99        FDRE (Setup_fdre_C_R)       -0.423    16.229    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.229    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                 11.176    

Slack (MET) :             11.176ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@15.385ns - clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.748ns (22.184%)  route 2.624ns (77.816%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 16.738 - 15.385 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.552     1.552    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         1.679     1.681    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X102Y104       FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.433     2.114 f  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.415     2.529    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X102Y104       LUT2 (Prop_lut2_I1_O)        0.105     2.634 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=39, routed)          0.546     3.180    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X96Y104        LUT2 (Prop_lut2_I0_O)        0.105     3.285 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          1.015     4.301    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X102Y102       LUT4 (Prop_lut4_I0_O)        0.105     4.406 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.647     5.053    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X104Y99        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.386    16.770    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    13.855 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    15.310    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.387 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         1.351    16.738    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y99        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/C
                         clock pessimism              0.012    16.750    
                         clock uncertainty           -0.098    16.652    
    SLICE_X104Y99        FDRE (Setup_fdre_C_R)       -0.423    16.229    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.229    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                 11.176    

Slack (MET) :             11.176ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@15.385ns - clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.748ns (22.184%)  route 2.624ns (77.816%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 16.738 - 15.385 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.552     1.552    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         1.679     1.681    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X102Y104       FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104       FDRE (Prop_fdre_C_Q)         0.433     2.114 f  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=1, routed)           0.415     2.529    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X102Y104       LUT2 (Prop_lut2_I1_O)        0.105     2.634 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=39, routed)          0.546     3.180    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X96Y104        LUT2 (Prop_lut2_I0_O)        0.105     3.285 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          1.015     4.301    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X102Y102       LUT4 (Prop_lut4_I0_O)        0.105     4.406 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.647     5.053    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X104Y99        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.386    16.770    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    13.855 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    15.310    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.387 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         1.351    16.738    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y99        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/C
                         clock pessimism              0.012    16.750    
                         clock uncertainty           -0.098    16.652    
    SLICE_X104Y99        FDRE (Setup_fdre_C_R)       -0.423    16.229    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.229    
                         arrival time                          -5.053    
  -------------------------------------------------------------------
                         slack                                 11.176    

Slack (MET) :             11.208ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@15.385ns - clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.875ns (23.878%)  route 2.789ns (76.122%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 16.892 - 15.385 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.552     1.552    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         1.508     1.510    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X99Y98         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDRE (Prop_fdre_C_Q)         0.379     1.889 f  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          0.705     2.594    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X99Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.718 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.255     2.973    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X100Y96        LUT2 (Prop_lut2_I1_O)        0.267     3.240 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=75, routed)          1.211     4.451    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X97Y104        LUT4 (Prop_lut4_I2_O)        0.105     4.556 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.619     5.174    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X98Y107        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.386    16.770    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    13.855 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    15.310    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.387 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         1.505    16.892    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X98Y107        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/C
                         clock pessimism              0.012    16.904    
                         clock uncertainty           -0.098    16.806    
    SLICE_X98Y107        FDRE (Setup_fdre_C_R)       -0.423    16.383    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         16.383    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                 11.208    

Slack (MET) :             11.208ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@15.385ns - clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.875ns (23.878%)  route 2.789ns (76.122%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 16.892 - 15.385 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.552     1.552    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         1.508     1.510    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X99Y98         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDRE (Prop_fdre_C_Q)         0.379     1.889 f  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          0.705     2.594    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X99Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.718 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.255     2.973    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X100Y96        LUT2 (Prop_lut2_I1_O)        0.267     3.240 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=75, routed)          1.211     4.451    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X97Y104        LUT4 (Prop_lut4_I2_O)        0.105     4.556 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.619     5.174    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X98Y107        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.386    16.770    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    13.855 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    15.310    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.387 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         1.505    16.892    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X98Y107        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/C
                         clock pessimism              0.012    16.904    
                         clock uncertainty           -0.098    16.806    
    SLICE_X98Y107        FDRE (Setup_fdre_C_R)       -0.423    16.383    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]
  -------------------------------------------------------------------
                         required time                         16.383    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                 11.208    

Slack (MET) :             11.208ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@15.385ns - clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.875ns (23.878%)  route 2.789ns (76.122%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 16.892 - 15.385 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.552     1.552    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         1.508     1.510    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X99Y98         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDRE (Prop_fdre_C_Q)         0.379     1.889 f  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          0.705     2.594    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X99Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.718 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.255     2.973    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X100Y96        LUT2 (Prop_lut2_I1_O)        0.267     3.240 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=75, routed)          1.211     4.451    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X97Y104        LUT4 (Prop_lut4_I2_O)        0.105     4.556 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.619     5.174    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X98Y107        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.386    16.770    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    13.855 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    15.310    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.387 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         1.505    16.892    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X98Y107        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/C
                         clock pessimism              0.012    16.904    
                         clock uncertainty           -0.098    16.806    
    SLICE_X98Y107        FDRE (Setup_fdre_C_R)       -0.423    16.383    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         16.383    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                 11.208    

Slack (MET) :             11.208ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@15.385ns - clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.875ns (23.878%)  route 2.789ns (76.122%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 16.892 - 15.385 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.552     1.552    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         1.508     1.510    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X99Y98         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDRE (Prop_fdre_C_Q)         0.379     1.889 f  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          0.705     2.594    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X99Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.718 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.255     2.973    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X100Y96        LUT2 (Prop_lut2_I1_O)        0.267     3.240 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=75, routed)          1.211     4.451    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X97Y104        LUT4 (Prop_lut4_I2_O)        0.105     4.556 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.619     5.174    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X98Y107        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.386    16.770    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    13.855 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    15.310    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.387 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         1.505    16.892    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X98Y107        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/C
                         clock pessimism              0.012    16.904    
                         clock uncertainty           -0.098    16.806    
    SLICE_X98Y107        FDRE (Setup_fdre_C_R)       -0.423    16.383    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         16.383    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                 11.208    

Slack (MET) :             11.317ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@15.385ns - clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.875ns (24.606%)  route 2.681ns (75.394%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 16.892 - 15.385 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.552     1.552    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         1.508     1.510    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X99Y98         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDRE (Prop_fdre_C_Q)         0.379     1.889 f  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          0.705     2.594    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X99Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.718 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.255     2.973    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X100Y96        LUT2 (Prop_lut2_I1_O)        0.267     3.240 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=75, routed)          1.211     4.451    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X97Y104        LUT4 (Prop_lut4_I2_O)        0.105     4.556 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.510     5.066    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X98Y106        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.386    16.770    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    13.855 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    15.310    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.387 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         1.505    16.892    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X98Y106        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/C
                         clock pessimism              0.012    16.904    
                         clock uncertainty           -0.098    16.806    
    SLICE_X98Y106        FDRE (Setup_fdre_C_R)       -0.423    16.383    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.383    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                 11.317    

Slack (MET) :             11.317ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@15.385ns - clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.875ns (24.606%)  route 2.681ns (75.394%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 16.892 - 15.385 ) 
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.552     1.552    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         1.508     1.510    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X99Y98         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDRE (Prop_fdre_C_Q)         0.379     1.889 f  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          0.705     2.594    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[2]
    SLICE_X99Y95         LUT5 (Prop_lut5_I4_O)        0.124     2.718 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.255     2.973    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X100Y96        LUT2 (Prop_lut2_I1_O)        0.267     3.240 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=75, routed)          1.211     4.451    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X97Y104        LUT4 (Prop_lut4_I2_O)        0.105     4.556 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.510     5.066    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X98Y106        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       1.386    16.770    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    13.855 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    15.310    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.387 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         1.505    16.892    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X98Y106        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/C
                         clock pessimism              0.012    16.904    
                         clock uncertainty           -0.098    16.806    
    SLICE_X98Y106        FDRE (Setup_fdre_C_R)       -0.423    16.383    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.383    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                 11.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.735%)  route 0.119ns (23.265%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.597     0.597    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         0.610     0.612    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X97Y98         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y98         FDRE (Prop_fdre_C_Q)         0.141     0.753 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/Q
                         net (fo=2, routed)           0.119     0.871    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg__0[10]
    SLICE_X97Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.031 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.031    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]_i_1_n_0
    SLICE_X97Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.070 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.071    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[12]_i_1_n_0
    SLICE_X97Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.125 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.125    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[16]_i_1_n_7
    SLICE_X97Y100        FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.864     0.864    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         0.966     0.968    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X97Y100        FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[16]/C
                         clock pessimism             -0.005     0.963    
    SLICE_X97Y100        FDRE (Hold_fdre_C_D)         0.105     1.068    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.405ns (77.223%)  route 0.119ns (22.777%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.597     0.597    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         0.610     0.612    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X97Y98         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y98         FDRE (Prop_fdre_C_Q)         0.141     0.753 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/Q
                         net (fo=2, routed)           0.119     0.871    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg__0[10]
    SLICE_X97Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.031 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.031    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]_i_1_n_0
    SLICE_X97Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.070 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.071    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[12]_i_1_n_0
    SLICE_X97Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.136 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.136    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[16]_i_1_n_5
    SLICE_X97Y100        FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.864     0.864    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         0.966     0.968    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X97Y100        FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[18]/C
                         clock pessimism             -0.005     0.963    
    SLICE_X97Y100        FDRE (Hold_fdre_C_D)         0.105     1.068    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.430ns (78.260%)  route 0.119ns (21.740%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.597     0.597    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         0.610     0.612    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X97Y98         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y98         FDRE (Prop_fdre_C_Q)         0.141     0.753 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/Q
                         net (fo=2, routed)           0.119     0.871    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg__0[10]
    SLICE_X97Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.031 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.031    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]_i_1_n_0
    SLICE_X97Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.070 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.071    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[12]_i_1_n_0
    SLICE_X97Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.161 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.161    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[16]_i_1_n_6
    SLICE_X97Y100        FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.864     0.864    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         0.966     0.968    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X97Y100        FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[17]/C
                         clock pessimism             -0.005     0.963    
    SLICE_X97Y100        FDRE (Hold_fdre_C_D)         0.105     1.068    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.430ns (78.260%)  route 0.119ns (21.740%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.597     0.597    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         0.610     0.612    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X97Y98         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y98         FDRE (Prop_fdre_C_Q)         0.141     0.753 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/Q
                         net (fo=2, routed)           0.119     0.871    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg__0[10]
    SLICE_X97Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.031 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.031    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]_i_1_n_0
    SLICE_X97Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.070 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.071    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[12]_i_1_n_0
    SLICE_X97Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.161 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.161    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[16]_i_1_n_4
    SLICE_X97Y100        FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.864     0.864    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         0.966     0.968    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X97Y100        FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[19]/C
                         clock pessimism             -0.005     0.963    
    SLICE_X97Y100        FDRE (Hold_fdre_C_D)         0.105     1.068    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.433ns (78.378%)  route 0.119ns (21.622%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.597     0.597    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         0.610     0.612    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X97Y98         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y98         FDRE (Prop_fdre_C_Q)         0.141     0.753 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/Q
                         net (fo=2, routed)           0.119     0.871    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg__0[10]
    SLICE_X97Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.031 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.031    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]_i_1_n_0
    SLICE_X97Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.070 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.071    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[12]_i_1_n_0
    SLICE_X97Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.110 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.110    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[16]_i_1_n_0
    SLICE_X97Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.164 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.164    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[20]_i_1_n_7
    SLICE_X97Y101        FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.864     0.864    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         0.966     0.968    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X97Y101        FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[20]/C
                         clock pessimism             -0.005     0.963    
    SLICE_X97Y101        FDRE (Hold_fdre_C_D)         0.105     1.068    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.515%)  route 0.189ns (53.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.597     0.597    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         0.693     0.695    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X100Y102       FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.164     0.859 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_reg/Q
                         net (fo=3, routed)           0.189     1.048    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync
    SLICE_X101Y99        FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.864     0.864    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         0.881     0.883    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X101Y99        FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync_dly_reg/C
                         clock pessimism             -0.005     0.878    
    SLICE_X101Y99        FDRE (Hold_fdre_C_D)         0.070     0.948    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync_dly_reg
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.444ns (78.800%)  route 0.119ns (21.200%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.597     0.597    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         0.610     0.612    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X97Y98         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y98         FDRE (Prop_fdre_C_Q)         0.141     0.753 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/Q
                         net (fo=2, routed)           0.119     0.871    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg__0[10]
    SLICE_X97Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.031 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.031    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]_i_1_n_0
    SLICE_X97Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.070 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.071    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[12]_i_1_n_0
    SLICE_X97Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.110 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.110    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[16]_i_1_n_0
    SLICE_X97Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.175 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.175    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[20]_i_1_n_5
    SLICE_X97Y101        FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.864     0.864    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         0.966     0.968    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X97Y101        FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[22]/C
                         clock pessimism             -0.005     0.963    
    SLICE_X97Y101        FDRE (Hold_fdre_C_D)         0.105     1.068    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.407ns (67.402%)  route 0.197ns (32.598%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.597     0.597    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         0.611     0.613    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y99        FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDRE (Prop_fdre_C_Q)         0.164     0.777 f  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/Q
                         net (fo=6, routed)           0.196     0.973    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
    SLICE_X104Y99        LUT1 (Prop_lut1_I0_O)        0.045     1.018 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_4/O
                         net (fo=1, routed)           0.000     1.018    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_4_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.163 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.164    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]_i_3_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.217 r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.217    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]_i_1_n_7
    SLICE_X104Y100       FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.864     0.864    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         0.968     0.970    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X104Y100       FDRE                                         r  ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism             -0.005     0.965    
    SLICE_X104Y100       FDRE (Hold_fdre_C_D)         0.134     1.099    ov5640_hdmi_design_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.597     0.597    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         0.607     0.609    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y92         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y92         FDRE (Prop_fdre_C_Q)         0.141     0.750 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     0.805    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X91Y92         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.864     0.864    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         0.877     0.879    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y92         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.270     0.609    
    SLICE_X91Y92         FDRE (Hold_fdre_C_D)         0.076     0.685    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.597     0.597    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         0.606     0.608    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X93Y89         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y89         FDRE (Prop_fdre_C_Q)         0.141     0.749 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     0.804    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X93Y89         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ov5640_hdmi_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ov5640_hdmi_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15471, routed)       0.864     0.864    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ov5640_hdmi_design_i/clk_wiz_0/inst/clk_out1_ov5640_hdmi_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=506, routed)         0.876     0.878    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X93Y89         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.270     0.608    
    SLICE_X93Y89         FDRE (Hold_fdre_C_D)         0.076     0.684    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ov5640_hdmi_design_clk_wiz_0_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         15.385      13.215     RAMB36_X4Y18     ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         15.385      13.792     BUFGCTRL_X0Y0    ov5640_hdmi_design_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.385      13.914     OLOGIC_X1Y142    ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_parallel_to_serial_chn_b/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.385      13.914     OLOGIC_X1Y141    ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_parallel_to_serial_chn_b/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.385      13.914     OLOGIC_X1Y120    ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_parallel_to_serial_chn_g/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.385      13.914     OLOGIC_X1Y119    ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_parallel_to_serial_chn_g/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.385      13.914     OLOGIC_X1Y114    ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_parallel_to_serial_chn_r/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.385      13.914     OLOGIC_X1Y113    ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_parallel_to_serial_chn_r/OSERDESE2_inst_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.385      13.914     OLOGIC_X1Y126    ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_parallel_to_serial_clk/OSERDESE2_inst_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         15.385      13.914     OLOGIC_X1Y125    ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_parallel_to_serial_clk/OSERDESE2_inst_slave/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X107Y115   ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_encode_chn_g/din_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X107Y115   ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_encode_chn_g/din_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X107Y115   ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_encode_chn_g/din_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X106Y115   ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_encode_chn_g/din_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X106Y115   ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_encode_chn_g/din_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X106Y115   ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_encode_chn_g/din_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X106Y114   ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_encode_chn_g/n1d_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X106Y113   ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_encode_chn_g/n1d_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X106Y113   ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_encode_chn_g/n1d_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X106Y115   ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_encode_chn_g/q_m_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X103Y111   ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_encode_chn_b/c0_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X103Y111   ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_encode_chn_b/c0_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X103Y109   ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_encode_chn_b/c1_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X103Y109   ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_encode_chn_b/c1_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X103Y112   ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_encode_chn_b/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X104Y112   ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_encode_chn_b/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X104Y111   ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_encode_chn_b/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X103Y112   ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_encode_chn_b/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X96Y109    ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_encode_chn_b/din_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X96Y110    ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_encode_chn_b/din_q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ov5640_hdmi_design_clk_wiz_0_0
  To Clock:  clk_out2_ov5640_hdmi_design_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ov5640_hdmi_design_clk_wiz_0_0
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         3.077       1.485      BUFGCTRL_X0Y1    ov5640_hdmi_design_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.077       1.606      OLOGIC_X1Y142    ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_parallel_to_serial_chn_b/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.077       1.606      OLOGIC_X1Y141    ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_parallel_to_serial_chn_b/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.077       1.606      OLOGIC_X1Y120    ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_parallel_to_serial_chn_g/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.077       1.606      OLOGIC_X1Y119    ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_parallel_to_serial_chn_g/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.077       1.606      OLOGIC_X1Y114    ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_parallel_to_serial_chn_r/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.077       1.606      OLOGIC_X1Y113    ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_parallel_to_serial_chn_r/OSERDESE2_inst_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.077       1.606      OLOGIC_X1Y126    ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_parallel_to_serial_clk/OSERDESE2_inst_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         3.077       1.606      OLOGIC_X1Y125    ov5640_hdmi_design_i/hdmi_trans_0/inst/inst_parallel_to_serial_clk/OSERDESE2_inst_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.077       1.828      MMCME2_ADV_X1Y0  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.077       210.283    MMCME2_ADV_X1Y0  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ov5640_hdmi_design_clk_wiz_0_0
  To Clock:  clkfbout_ov5640_hdmi_design_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ov5640_hdmi_design_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    ov5640_hdmi_design_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ov5640_hdmi_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      999.005ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.005ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.825ns  (logic 0.348ns (42.192%)  route 0.477ns (57.808%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y18         FDRE                         0.000     0.000 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X89Y18         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.477     0.825    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X86Y17         FDRE                                         r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X86Y17         FDRE (Setup_fdre_C_D)       -0.170   999.830    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.830    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                999.005    

Slack (MET) :             999.009ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.823ns  (logic 0.348ns (42.279%)  route 0.475ns (57.721%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y19         FDRE                         0.000     0.000 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X89Y19         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.475     0.823    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X86Y17         FDRE                                         r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X86Y17         FDRE (Setup_fdre_C_D)       -0.168   999.832    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.832    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                999.009    

Slack (MET) :             999.016ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.819ns  (logic 0.348ns (42.497%)  route 0.471ns (57.503%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y18         FDRE                         0.000     0.000 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X89Y18         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.471     0.819    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X82Y18         FDRE                                         r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X82Y18         FDRE (Setup_fdre_C_D)       -0.165   999.835    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.835    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                999.016    

Slack (MET) :             999.020ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.813ns  (logic 0.348ns (42.829%)  route 0.465ns (57.171%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y19         FDRE                         0.000     0.000 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X89Y19         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.465     0.813    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X86Y18         FDRE                                         r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X86Y18         FDRE (Setup_fdre_C_D)       -0.167   999.833    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.833    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                999.020    

Slack (MET) :             999.088ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.754ns  (logic 0.398ns (52.813%)  route 0.356ns (47.187%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y19         FDRE                         0.000     0.000 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X86Y19         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.356     0.754    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X86Y18         FDRE                                         r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X86Y18         FDRE (Setup_fdre_C_D)       -0.158   999.842    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.842    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                999.088    

Slack (MET) :             999.143ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.784ns  (logic 0.433ns (55.199%)  route 0.351ns (44.801%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y19         FDRE                         0.000     0.000 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X86Y19         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.351     0.784    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X85Y18         FDRE                                         r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X85Y18         FDRE (Setup_fdre_C_D)       -0.073   999.927    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.927    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                999.143    

Slack (MET) :             999.191ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.736ns  (logic 0.379ns (51.493%)  route 0.357ns (48.507%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y19         FDRE                         0.000     0.000 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X89Y19         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.357     0.736    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X85Y17         FDRE                                         r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X85Y17         FDRE (Setup_fdre_C_D)       -0.073   999.927    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.927    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                999.191    

Slack (MET) :             999.191ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.734ns  (logic 0.379ns (51.656%)  route 0.355ns (48.344%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y19         FDRE                         0.000     0.000 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X89Y19         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.355     0.734    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X85Y18         FDRE                                         r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X85Y18         FDRE (Setup_fdre_C_D)       -0.075   999.925    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                999.191    

Slack (MET) :             999.193ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.732ns  (logic 0.379ns (51.749%)  route 0.353ns (48.251%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y18         FDRE                         0.000     0.000 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X89Y18         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.353     0.732    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X85Y17         FDRE                                         r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X85Y17         FDRE (Setup_fdre_C_D)       -0.075   999.925    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                999.193    

Slack (MET) :             999.227ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.740ns  (logic 0.379ns (51.237%)  route 0.361ns (48.763%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y18         FDRE                         0.000     0.000 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X89Y18         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.361     0.740    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X82Y18         FDRE                                         r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X82Y18         FDRE (Setup_fdre_C_D)       -0.033   999.967    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.967    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                999.227    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.416ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.416ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.769ns  (logic 0.398ns (51.722%)  route 0.371ns (48.278%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91                                      0.000     0.000 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.371     0.769    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X84Y91         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X84Y91         FDRE (Setup_fdre_C_D)       -0.200    15.185    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                 14.416    

Slack (MET) :             14.458ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.852ns  (logic 0.379ns (44.501%)  route 0.473ns (55.499%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90                                      0.000     0.000 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.473     0.852    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X83Y92         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X83Y92         FDRE (Setup_fdre_C_D)       -0.075    15.310    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                 14.458    

Slack (MET) :             14.473ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.703ns  (logic 0.348ns (49.506%)  route 0.355ns (50.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90                                      0.000     0.000 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.355     0.703    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X83Y90         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X83Y90         FDRE (Setup_fdre_C_D)       -0.209    15.176    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                 14.473    

Slack (MET) :             14.473ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.754ns  (logic 0.398ns (52.813%)  route 0.356ns (47.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89                                      0.000     0.000 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.356     0.754    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X86Y88         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X86Y88         FDRE (Setup_fdre_C_D)       -0.158    15.227    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                 14.473    

Slack (MET) :             14.494ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.681ns  (logic 0.348ns (51.131%)  route 0.333ns (48.869%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93                                      0.000     0.000 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X84Y93         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.333     0.681    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X83Y94         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X83Y94         FDRE (Setup_fdre_C_D)       -0.210    15.175    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -0.681    
  -------------------------------------------------------------------
                         slack                                 14.494    

Slack (MET) :             14.507ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.708ns  (logic 0.348ns (49.156%)  route 0.360ns (50.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90                                      0.000     0.000 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.360     0.708    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X86Y90         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X86Y90         FDRE (Setup_fdre_C_D)       -0.170    15.215    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                 14.507    

Slack (MET) :             14.519ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.791ns  (logic 0.433ns (54.756%)  route 0.358ns (45.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91                                      0.000     0.000 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.358     0.791    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X84Y91         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X84Y91         FDRE (Setup_fdre_C_D)       -0.075    15.310    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                 14.519    

Slack (MET) :             14.526ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.826ns  (logic 0.433ns (52.394%)  route 0.393ns (47.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89                                      0.000     0.000 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.393     0.826    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X86Y88         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X86Y88         FDRE (Setup_fdre_C_D)       -0.033    15.352    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                 14.526    

Slack (MET) :             14.565ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.745ns  (logic 0.379ns (50.860%)  route 0.366ns (49.140%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90                                      0.000     0.000 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.366     0.745    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X84Y90         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X84Y90         FDRE (Setup_fdre_C_D)       -0.075    15.310    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                 14.565    

Slack (MET) :             14.581ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.729ns  (logic 0.379ns (51.976%)  route 0.350ns (48.024%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93                                      0.000     0.000 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X84Y93         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.350     0.729    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X83Y94         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385    
    SLICE_X83Y94         FDRE (Setup_fdre_C_D)       -0.075    15.310    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                 14.581    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ov5640_hdmi_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.937ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.937ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.858ns  (logic 0.398ns (46.384%)  route 0.460ns (53.616%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y88                                      0.000     0.000 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X90Y88         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.460     0.858    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X89Y88         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X89Y88         FDRE (Setup_fdre_C_D)       -0.205    19.795    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.795    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                 18.937    

Slack (MET) :             18.941ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.857ns  (logic 0.398ns (46.417%)  route 0.459ns (53.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y88                                      0.000     0.000 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X90Y88         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.459     0.857    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X91Y88         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X91Y88         FDRE (Setup_fdre_C_D)       -0.202    19.798    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.798    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                 18.941    

Slack (MET) :             18.987ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.843ns  (logic 0.348ns (41.306%)  route 0.495ns (58.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y91                                      0.000     0.000 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X91Y91         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.495     0.843    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X90Y92         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X90Y92         FDRE (Setup_fdre_C_D)       -0.170    19.830    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.830    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                 18.987    

Slack (MET) :             19.037ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.888ns  (logic 0.433ns (48.785%)  route 0.455ns (51.215%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y88                                      0.000     0.000 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X90Y88         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.455     0.888    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X93Y89         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X93Y89         FDRE (Setup_fdre_C_D)       -0.075    19.925    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                 19.037    

Slack (MET) :             19.040ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.887ns  (logic 0.433ns (48.839%)  route 0.454ns (51.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y95                                      0.000     0.000 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X90Y95         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.454     0.887    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X91Y95         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X91Y95         FDRE (Setup_fdre_C_D)       -0.073    19.927    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         19.927    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                 19.040    

Slack (MET) :             19.045ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.880ns  (logic 0.433ns (49.189%)  route 0.447ns (50.811%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y95                                      0.000     0.000 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X90Y95         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.447     0.880    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X91Y95         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X91Y95         FDRE (Setup_fdre_C_D)       -0.075    19.925    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                 19.045    

Slack (MET) :             19.061ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.864ns  (logic 0.433ns (50.124%)  route 0.431ns (49.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y88                                      0.000     0.000 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X90Y88         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.431     0.864    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X89Y87         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X89Y87         FDRE (Setup_fdre_C_D)       -0.075    19.925    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                 19.061    

Slack (MET) :             19.063ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.862ns  (logic 0.379ns (43.981%)  route 0.483ns (56.019%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91                                      0.000     0.000 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X88Y91         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.483     0.862    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X89Y91         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X89Y91         FDRE (Setup_fdre_C_D)       -0.075    19.925    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                 19.063    

Slack (MET) :             19.077ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.716ns  (logic 0.348ns (48.636%)  route 0.368ns (51.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y91                                      0.000     0.000 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X91Y91         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.368     0.716    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X91Y92         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X91Y92         FDRE (Setup_fdre_C_D)       -0.207    19.793    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         19.793    
                         arrival time                          -0.716    
  -------------------------------------------------------------------
                         slack                                 19.077    

Slack (MET) :             19.079ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ov5640_hdmi_design_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_ov5640_hdmi_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.761ns  (logic 0.398ns (52.311%)  route 0.363ns (47.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y88                                      0.000     0.000 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X90Y88         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.363     0.761    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X92Y88         FDRE                                         r  ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X92Y88         FDRE (Setup_fdre_C_D)       -0.160    19.840    ov5640_hdmi_design_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.840    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                 19.079    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_fpga_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       18.918ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.918ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.872ns  (logic 0.348ns (39.898%)  route 0.524ns (60.102%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y17                                      0.000     0.000 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X88Y17         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.524     0.872    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X88Y13         FDRE                                         r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X88Y13         FDRE (Setup_fdre_C_D)       -0.210    19.790    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.790    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 18.918    

Slack (MET) :             19.069ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.856ns  (logic 0.379ns (44.279%)  route 0.477ns (55.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y17                                      0.000     0.000 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X87Y17         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.477     0.856    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X88Y13         FDRE                                         r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X88Y13         FDRE (Setup_fdre_C_D)       -0.075    19.925    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 19.069    

Slack (MET) :             19.089ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.836ns  (logic 0.379ns (45.350%)  route 0.457ns (54.650%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y17                                      0.000     0.000 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X88Y17         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.457     0.836    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X89Y14         FDRE                                         r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X89Y14         FDRE (Setup_fdre_C_D)       -0.075    19.925    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                 19.089    

Slack (MET) :             19.093ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.695ns  (logic 0.348ns (50.080%)  route 0.347ns (49.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y17                                      0.000     0.000 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X87Y17         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.347     0.695    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X87Y14         FDRE                                         r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X87Y14         FDRE (Setup_fdre_C_D)       -0.212    19.788    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                 19.093    

Slack (MET) :             19.163ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.762ns  (logic 0.379ns (49.735%)  route 0.383ns (50.265%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y17                                      0.000     0.000 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X88Y17         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.383     0.762    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X88Y16         FDRE                                         r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X88Y16         FDRE (Setup_fdre_C_D)       -0.075    19.925    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                 19.163    

Slack (MET) :             19.178ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.613ns  (logic 0.348ns (56.768%)  route 0.265ns (43.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y17                                      0.000     0.000 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X88Y17         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.265     0.613    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X89Y17         FDRE                                         r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X89Y17         FDRE (Setup_fdre_C_D)       -0.209    19.791    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.791    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                 19.178    

Slack (MET) :             19.210ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.582ns  (logic 0.348ns (59.757%)  route 0.234ns (40.243%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y17                                      0.000     0.000 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X88Y17         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.234     0.582    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X88Y16         FDRE                                         r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X88Y16         FDRE (Setup_fdre_C_D)       -0.208    19.792    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         19.792    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                 19.210    

Slack (MET) :             19.313ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.612ns  (logic 0.379ns (61.972%)  route 0.233ns (38.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y17                                      0.000     0.000 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X87Y17         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.233     0.612    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X87Y16         FDRE                                         r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X87Y16         FDRE (Setup_fdre_C_D)       -0.075    19.925    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                 19.313    

Slack (MET) :             19.318ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.607ns  (logic 0.379ns (62.406%)  route 0.228ns (37.594%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y17                                      0.000     0.000 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X88Y17         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.228     0.607    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X89Y16         FDRE                                         r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X89Y16         FDRE (Setup_fdre_C_D)       -0.075    19.925    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                 19.318    

Slack (MET) :             19.321ns  (required time - arrival time)
  Source:                 ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.606ns  (logic 0.379ns (62.511%)  route 0.227ns (37.489%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y17                                      0.000     0.000 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X88Y17         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.227     0.606    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X89Y17         FDRE                                         r  ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X89Y17         FDRE (Setup_fdre_C_D)       -0.073    19.927    ov5640_hdmi_design_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         19.927    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                 19.321    





