library IEEE;
use IEEE.std_logic_1164.all;

entity ej3 is
  PORT(
    -- tengo que usar un vector de 10 de longitud si o si?
    SW        : IN  std_logic_vector(9 downto 0);
    HEX0_D    : OUT std_logic_vector(6 downto 0);
    HEX0_DP   : OUT std_logic
  );
end entity;

architecture A1 of ej3 is
  component mapeo7segments is
    PORT(
      entrada    : IN  std_logic_vector(3 downto 0);
      salida     : OUT std_logic_vector(6 downto 0)
    );
  end component mapeo7segments;
begin

  d7s: mapeo7segments port map(
    entrada => SW(3 downto 0),
    salida => HEX0_D);

end A1;
