

================================================================
== Vivado HLS Report for 'compute_gradients'
================================================================
* Date:           Fri May 18 16:31:14 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hog_svm_fpga
* Solution:       hog_svm_fpga
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8197|  8197|  8197|  8197|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  8195|  8195|         6|          2|          1|  4096|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    976|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    138|
|Register         |        0|      -|    234|     32|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    234|   1146|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      6|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |addconv2_fu_614_p2              |     +    |      0|  0|  32|          25|          25|
    |addconv_fu_604_p2               |     +    |      0|  0|  31|          24|          24|
    |addconv_i_fu_683_p2             |     +    |      0|  0|  37|          30|          30|
    |i_1_mid1_fu_294_p2              |     +    |      0|  0|  15|           7|           2|
    |i_s_fu_230_p2                   |     +    |      0|  0|  15|           7|           1|
    |indvar_flatten_next_fu_210_p2   |     +    |      0|  0|  17|          13|           1|
    |j_1_fu_372_p2                   |     +    |      0|  0|  15|           7|           1|
    |p_Val2_7_i_fu_760_p2            |     +    |      0|  0|  37|          30|          30|
    |p_Val2_8_i_fu_776_p2            |     +    |      0|  0|  39|          32|          32|
    |p_Val2_i_fu_744_p2              |     +    |      0|  0|  39|          32|          32|
    |r1_V_fu_624_p2                  |     +    |      0|  0|  33|          26|          26|
    |tmp1_fu_734_p2                  |     +    |      0|  0|  36|          29|          29|
    |tmp2_fu_750_p2                  |     +    |      0|  0|  36|          29|          17|
    |tmp3_fu_766_p2                  |     +    |      0|  0|  38|          31|          18|
    |tmp_10_fu_397_p2                |     +    |      0|  0|  15|           7|           2|
    |tmp_11_fu_381_p2                |     +    |      0|  0|  19|          14|          14|
    |tmp_12_fu_406_p2                |     +    |      0|  0|  19|          14|          14|
    |tmp_13_fu_324_p2                |     +    |      0|  0|  19|          14|          14|
    |tmp_15_fu_335_p2                |     +    |      0|  0|  19|          14|          14|
    |tmp_16_fu_417_p2                |     +    |      0|  0|  19|          14|          14|
    |tmp_3_fu_268_p2                 |     +    |      0|  0|  15|           7|           2|
    |p_Val2_5_fu_518_p2              |     -    |      0|  0|  15|           1|           9|
    |r_V_1_fu_446_p2                 |     -    |      0|  0|  15|           9|           9|
    |r_V_fu_490_p2                   |     -    |      0|  0|  15|           9|           9|
    |tmp_14_fu_504_p2                |     -    |      0|  0|  15|           1|           9|
    |sel_tmp1_i_fu_868_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp3_i_fu_881_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp5_i_fu_890_p2            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp9_i_fu_908_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp4_fu_904_p2                  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_204_p2      |   icmp   |      0|  0|  13|          13|          14|
    |exitcond_fu_216_p2              |   icmp   |      0|  0|  11|           7|           8|
    |tmp_14_i_fu_782_p2              |   icmp   |      0|  0|  18|          30|          30|
    |tmp_15_i_fu_788_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_16_i_fu_794_p2              |   icmp   |      0|  0|  18|          30|          30|
    |tmp_17_fu_542_p2                |   icmp   |      0|  0|  13|           9|           9|
    |tmp_18_fu_822_p2                |   icmp   |      0|  0|  18|          26|          26|
    |tmp_18_i_fu_800_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_1_fu_254_p2                 |   icmp   |      0|  0|  11|           7|           1|
    |tmp_1_mid1_fu_248_p2            |   icmp   |      0|  0|  11|           7|           1|
    |tmp_6_fu_367_p2                 |   icmp   |      0|  0|  11|           7|           6|
    |tmp_9_fu_392_p2                 |   icmp   |      0|  0|  11|           7|           1|
    |tmp_mid1_fu_236_p2              |   icmp   |      0|  0|  11|           7|           6|
    |tmp_s_fu_242_p2                 |   icmp   |      0|  0|  11|           7|           6|
    |ap_block_state1                 |    or    |      0|  0|   2|           1|           1|
    |gradX_fu_510_p3                 |  select  |      0|  0|   9|           1|           9|
    |gradY_fu_523_p3                 |  select  |      0|  0|   9|           1|           9|
    |grad_vote_bin_V_d0              |  select  |      0|  0|   4|           1|           4|
    |grad_vote_magnitude_s_d0        |  select  |      0|  0|  26|           1|          26|
    |j_mid2_fu_222_p3                |  select  |      0|  0|   7|           1|           1|
    |p_Val2_s_fu_546_p3              |  select  |      0|  0|   9|           1|           9|
    |p_v_fu_260_p3                   |  select  |      0|  0|   7|           1|           7|
    |sel_tmp10_i_fu_914_p3           |  select  |      0|  0|   4|           1|           4|
    |sel_tmp2_i_fu_873_p3            |  select  |      0|  0|   4|           1|           4|
    |sel_tmp6_i_fu_896_p3            |  select  |      0|  0|   4|           1|           4|
    |tmp_17_i_fu_835_p3              |  select  |      0|  0|   5|           1|           5|
    |tmp_19_cast_i_cast_c_fu_842_p3  |  select  |      0|  0|   3|           1|           3|
    |tmp_1_mid2_fu_351_p3            |  select  |      0|  0|   2|           1|           1|
    |tmp_20_cast_i_cast_c_fu_849_p3  |  select  |      0|  0|   3|           1|           3|
    |tmp_21_cast_i_cast_c_fu_856_p3  |  select  |      0|  0|   3|           1|           3|
    |tmp_22_fu_587_p3                |  select  |      0|  0|   9|           1|           9|
    |tmp_45_load_fu_468_p3           |  select  |      0|  0|   8|           1|           1|
    |tmp_49_load_fu_475_p3           |  select  |      0|  0|   8|           1|           1|
    |tmp_4_fu_300_p3                 |  select  |      0|  0|   7|           1|           7|
    |tmp_51_load_fu_422_p3           |  select  |      0|  0|   8|           1|           1|
    |tmp_53_load_fu_430_p3           |  select  |      0|  0|   8|           1|           1|
    |tmp_5_fu_274_p3                 |  select  |      0|  0|   7|           1|           7|
    |tmp_mid2_fu_346_p3              |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   2|           2|           1|
    |quad_fu_537_p2                  |    xor   |      0|  0|   2|           1|           1|
    |sel_tmp4_i_fu_885_p2            |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp_i_fu_863_p2             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 976|         682|         714|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_186_p4               |   9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten_phi_fu_175_p4  |   9|          2|   13|         26|
    |ap_phi_mux_j_phi_fu_197_p4               |   9|          2|    7|         14|
    |i_reg_182                                |   9|          2|    7|         14|
    |image_V_address0                         |  15|          3|   12|         36|
    |image_V_address1                         |  15|          3|   12|         36|
    |indvar_flatten_reg_171                   |   9|          2|   13|         26|
    |j_reg_193                                |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 138|         29|   82|        191|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   4|   0|    4|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |exitcond_flatten_reg_930       |   1|   0|    1|          0|
    |exitcond_reg_939               |   1|   0|    1|          0|
    |gradX_reg_1040                 |   9|   0|    9|          0|
    |gradY_reg_1052                 |   9|   0|    9|          0|
    |i_reg_182                      |   7|   0|    7|          0|
    |indvar_flatten_next_reg_934    |  13|   0|   13|          0|
    |indvar_flatten_reg_171         |  13|   0|   13|          0|
    |j_1_reg_999                    |   7|   0|    7|          0|
    |j_mid2_reg_945                 |   7|   0|    7|          0|
    |j_reg_193                      |   7|   0|    7|          0|
    |p_Val2_s_reg_1074              |   9|   0|    9|          0|
    |p_v_reg_973                    |   7|   0|    7|          0|
    |quad_reg_1060                  |   1|   0|    1|          0|
    |quad_reg_1060_pp0_iter2_reg    |   1|   0|    1|          0|
    |r1_V_reg_1079                  |  13|   0|   26|         13|
    |r_V_1_reg_1024                 |   9|   0|    9|          0|
    |tmp_12_cast_reg_979            |   7|   0|   14|          7|
    |tmp_14_i_reg_1085              |   1|   0|    1|          0|
    |tmp_15_i_reg_1092              |   1|   0|    1|          0|
    |tmp_16_i_reg_1098              |   1|   0|    1|          0|
    |tmp_16_reg_1019                |  14|   0|   14|          0|
    |tmp_16_reg_1019_pp0_iter1_reg  |  14|   0|   14|          0|
    |tmp_17_reg_1068                |   1|   0|    1|          0|
    |tmp_18_i_reg_1104              |   1|   0|    1|          0|
    |tmp_1_mid1_reg_963             |   1|   0|    1|          0|
    |tmp_1_reg_968                  |   1|   0|    1|          0|
    |tmp_21_reg_1030                |   1|   0|    1|          0|
    |tmp_24_reg_1035                |   1|   0|    1|          0|
    |tmp_6_reg_994                  |   1|   0|    1|          0|
    |tmp_9_reg_1009                 |   1|   0|    1|          0|
    |tmp_mid1_reg_953               |   1|   0|    1|          0|
    |tmp_s_reg_958                  |   1|   0|    1|          0|
    |exitcond_flatten_reg_930       |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 234|  32|  191|         20|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+--------------+-----------------------+--------------+
|            RTL Ports           | Dir | Bits|   Protocol   |     Source Object     |    C Type    |
+--------------------------------+-----+-----+--------------+-----------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_none |   compute_gradients   | return value |
|ap_rst                          |  in |    1| ap_ctrl_none |   compute_gradients   | return value |
|ap_start                        |  in |    1| ap_ctrl_none |   compute_gradients   | return value |
|ap_done                         | out |    1| ap_ctrl_none |   compute_gradients   | return value |
|ap_continue                     |  in |    1| ap_ctrl_none |   compute_gradients   | return value |
|ap_idle                         | out |    1| ap_ctrl_none |   compute_gradients   | return value |
|ap_ready                        | out |    1| ap_ctrl_none |   compute_gradients   | return value |
|image_V_address0                | out |   12|   ap_memory  |        image_V        |     array    |
|image_V_ce0                     | out |    1|   ap_memory  |        image_V        |     array    |
|image_V_q0                      |  in |    8|   ap_memory  |        image_V        |     array    |
|image_V_address1                | out |   12|   ap_memory  |        image_V        |     array    |
|image_V_ce1                     | out |    1|   ap_memory  |        image_V        |     array    |
|image_V_q1                      |  in |    8|   ap_memory  |        image_V        |     array    |
|grad_vote_magnitude_s_address0  | out |   12|   ap_memory  | grad_vote_magnitude_s |     array    |
|grad_vote_magnitude_s_ce0       | out |    1|   ap_memory  | grad_vote_magnitude_s |     array    |
|grad_vote_magnitude_s_we0       | out |    1|   ap_memory  | grad_vote_magnitude_s |     array    |
|grad_vote_magnitude_s_d0        | out |   26|   ap_memory  | grad_vote_magnitude_s |     array    |
|grad_vote_bin_V_address0        | out |   12|   ap_memory  |    grad_vote_bin_V    |     array    |
|grad_vote_bin_V_ce0             | out |    1|   ap_memory  |    grad_vote_bin_V    |     array    |
|grad_vote_bin_V_we0             | out |    1|   ap_memory  |    grad_vote_bin_V    |     array    |
|grad_vote_bin_V_d0              | out |    4|   ap_memory  |    grad_vote_bin_V    |     array    |
+--------------------------------+-----+-----+--------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:5]
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.preheader" [hog_svm_fpga/xillybus_wrapper.cpp:7]

 <State 2> : 7.42ns
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %0 ], [ %indvar_flatten_next, %.loopexit.loopexit ]"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %p_v, %.loopexit.loopexit ]" [hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%j = phi i7 [ 0, %0 ], [ %j_1, %.loopexit.loopexit ]"
ST_2 : Operation 14 [1/1] (2.09ns)   --->   "%exitcond_flatten = icmp eq i13 %indvar_flatten, -4096"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"
ST_2 : Operation 16 [1/1] (1.67ns)   --->   "%indvar_flatten_next = add i13 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %1, label %.loopexit.loopexit"
ST_2 : Operation 18 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %j, -64" [hog_svm_fpga/xillybus_wrapper.cpp:9]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.99ns)   --->   "%j_mid2 = select i1 %exitcond, i7 0, i7 %j" [hog_svm_fpga/xillybus_wrapper.cpp:9]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.87ns)   --->   "%i_s = add i7 %i, 1" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.48ns)   --->   "%tmp_mid1 = icmp eq i7 %i_s, 63" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.48ns)   --->   "%tmp_s = icmp eq i7 %i, 63" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.48ns)   --->   "%tmp_1_mid1 = icmp eq i7 %i_s, 0" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.48ns)   --->   "%tmp_1 = icmp eq i7 %i, 0" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.99ns)   --->   "%p_v = select i1 %exitcond, i7 %i_s, i7 %i" [hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.87ns)   --->   "%tmp_3 = add i7 %i, -1" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_5 = select i1 %exitcond, i7 %i, i7 %tmp_3" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_7 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_5, i6 0)" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_20_cast = sext i13 %tmp_7 to i14" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_2 : Operation 30 [1/1] (1.87ns)   --->   "%i_1_mid1 = add i7 %i, 2" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_4 = select i1 %exitcond, i7 %i_1_mid1, i7 %i_s" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_8 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_4, i6 0)" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_24_cast = zext i13 %tmp_8 to i14" [hog_svm_fpga/xillybus_wrapper.cpp:10]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i7 %j_mid2 to i14" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_2 : Operation 35 [1/1] (1.67ns) (out node of the LUT)   --->   "%tmp_13 = add i14 %tmp_12_cast, %tmp_24_cast" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i14 %tmp_13 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%image_V_addr_2 = getelementptr [4096 x i8]* %image_V, i64 0, i64 %tmp_27_cast" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_2 : Operation 38 [1/1] (1.67ns) (out node of the LUT)   --->   "%tmp_15 = add i14 %tmp_12_cast, %tmp_20_cast" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i14 %tmp_15 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%image_V_addr_3 = getelementptr [4096 x i8]* %image_V, i64 0, i64 %tmp_28_cast" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%image_V_load_2 = load i8* %image_V_addr_2, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 4096> <RAM>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%image_V_load_3 = load i8* %image_V_addr_3, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 4096> <RAM>

 <State 3> : 6.80ns
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp_s" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node tmp_53_load)   --->   "%tmp_1_mid2 = select i1 %exitcond, i1 %tmp_1_mid1, i1 %tmp_1" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %p_v, i6 0)" [hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i13 %tmp_2 to i14" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_3 : Operation 47 [1/1] (1.48ns)   --->   "%tmp_6 = icmp eq i7 %j_mid2, 63" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.87ns)   --->   "%j_1 = add i7 %j_mid2, 1" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i7 %j_1 to i14" [hog_svm_fpga/xillybus_wrapper.cpp:39]
ST_3 : Operation 50 [1/1] (1.67ns)   --->   "%tmp_11 = add i14 %tmp_8_cast, %tmp_4_cast" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i14 %tmp_11 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:39]
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%image_V_addr = getelementptr [4096 x i8]* %image_V, i64 0, i64 %tmp_25_cast" [hog_svm_fpga/xillybus_wrapper.cpp:39]
ST_3 : Operation 53 [2/2] (3.25ns)   --->   "%image_V_load = load i8* %image_V_addr, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 4096> <RAM>
ST_3 : Operation 54 [1/1] (1.48ns)   --->   "%tmp_9 = icmp eq i7 %j_mid2, 0" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.87ns)   --->   "%tmp_10 = add i7 %j_mid2, -1" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i7 %tmp_10 to i14" [hog_svm_fpga/xillybus_wrapper.cpp:39]
ST_3 : Operation 57 [1/1] (1.67ns)   --->   "%tmp_12 = add i14 %tmp_11_cast, %tmp_4_cast" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i14 %tmp_12 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:39]
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%image_V_addr_1 = getelementptr [4096 x i8]* %image_V, i64 0, i64 %tmp_26_cast" [hog_svm_fpga/xillybus_wrapper.cpp:39]
ST_3 : Operation 60 [2/2] (3.25ns)   --->   "%image_V_load_1 = load i8* %image_V_addr_1, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 4096> <RAM>
ST_3 : Operation 61 [1/1] (1.67ns)   --->   "%tmp_16 = add i14 %tmp_12_cast, %tmp_4_cast" [hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%image_V_load_2 = load i8* %image_V_addr_2, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 4096> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_51_load = select i1 %tmp_mid2, i8 0, i8 %image_V_load_2" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/2] (3.25ns)   --->   "%image_V_load_3 = load i8* %image_V_addr_3, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 4096> <RAM>
ST_3 : Operation 65 [1/1] (1.24ns) (out node of the LUT)   --->   "%tmp_53_load = select i1 %tmp_1_mid2, i8 0, i8 %image_V_load_3" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%lhs_V_1 = zext i8 %tmp_51_load to i9" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%rhs_V_1 = zext i8 %tmp_53_load to i9" [hog_svm_fpga/xillybus_wrapper.cpp:40]
ST_3 : Operation 68 [1/1] (1.91ns) (out node of the LUT)   --->   "%r_V_1 = sub i9 %lhs_V_1, %rhs_V_1" [hog_svm_fpga/xillybus_wrapper.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_1, i32 8)" [hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_1, i32 8)" [hog_svm_fpga/hardware_approximation.cpp:9->hog_svm_fpga/hardware_approximation.cpp:27->hog_svm_fpga/xillybus_wrapper.cpp:42]

 <State 4> : 7.96ns
ST_4 : Operation 71 [1/2] (3.25ns)   --->   "%image_V_load = load i8* %image_V_addr, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 4096> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_45_load = select i1 %tmp_6, i8 0, i8 %image_V_load" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%image_V_load_1 = load i8* %image_V_addr_1, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 4096> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_49_load = select i1 %tmp_9, i8 0, i8 %image_V_load_1" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%lhs_V = zext i8 %tmp_45_load to i9" [hog_svm_fpga/xillybus_wrapper.cpp:39]
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%rhs_V = zext i8 %tmp_49_load to i9" [hog_svm_fpga/xillybus_wrapper.cpp:39]
ST_4 : Operation 77 [1/1] (1.91ns) (out node of the LUT)   --->   "%r_V = sub i9 %lhs_V, %rhs_V" [hog_svm_fpga/xillybus_wrapper.cpp:39]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V, i32 8)" [hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_4 : Operation 79 [1/1] (1.82ns)   --->   "%tmp_14 = sub i9 0, %r_V" [hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.96ns)   --->   "%gradX = select i1 %tmp_20, i9 %tmp_14, i9 %r_V" [hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.82ns)   --->   "%p_Val2_5 = sub i9 0, %r_V_1" [hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.96ns)   --->   "%gradY = select i1 %tmp_21, i9 %p_Val2_5, i9 %r_V_1" [hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V, i32 8)" [hog_svm_fpga/hardware_approximation.cpp:9->hog_svm_fpga/hardware_approximation.cpp:27->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_4 : Operation 84 [1/1] (0.97ns)   --->   "%quad = xor i1 %tmp_23, %tmp_24" [hog_svm_fpga/hardware_approximation.cpp:9->hog_svm_fpga/hardware_approximation.cpp:27->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 1.66ns
ST_5 : Operation 85 [1/1] (1.66ns)   --->   "%tmp_17 = icmp sgt i9 %gradX, %gradY" [hog_svm_fpga/hardware_approximation.cpp:79->hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 7.91ns
ST_6 : Operation 86 [1/1] (0.96ns)   --->   "%p_Val2_s = select i1 %tmp_17, i9 %gradX, i9 %gradY" [hog_svm_fpga/hardware_approximation.cpp:79->hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i22 @_ssdm_op_BitConcatenate.i22.i9.i13(i9 %p_Val2_s, i13 0)" [hog_svm_fpga/hardware_approximation.cpp:82->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%p_Val2_8_cast = zext i22 %p_Val2_2 to i24" [hog_svm_fpga/hardware_approximation.cpp:82->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i23 @_ssdm_op_BitConcatenate.i23.i9.i14(i9 %p_Val2_s, i14 0)" [hog_svm_fpga/hardware_approximation.cpp:83->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_Val2_9_cast = zext i23 %p_Val2_3 to i24" [hog_svm_fpga/hardware_approximation.cpp:83->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i24 @_ssdm_op_BitConcatenate.i24.i9.i15(i9 %p_Val2_s, i15 0)" [hog_svm_fpga/hardware_approximation.cpp:84->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%p_Val2_10_cast = zext i24 %p_Val2_4 to i25" [hog_svm_fpga/hardware_approximation.cpp:84->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node r1_V)   --->   "%tmp_22 = select i1 %tmp_17, i9 %gradY, i9 %gradX" [hog_svm_fpga/hardware_approximation.cpp:80->hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node r1_V)   --->   "%p_Val2_1 = call i24 @_ssdm_op_BitConcatenate.i24.i9.i15(i9 %tmp_22, i15 0)" [hog_svm_fpga/hardware_approximation.cpp:85->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node r1_V)   --->   "%p_Val2_11_cast = sext i24 %p_Val2_1 to i26" [hog_svm_fpga/hardware_approximation.cpp:85->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 96 [1/1] (2.28ns)   --->   "%addconv = add i24 %p_Val2_9_cast, %p_Val2_8_cast" [hog_svm_fpga/hardware_approximation.cpp:87->hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%addconv_cast = zext i24 %addconv to i25" [hog_svm_fpga/hardware_approximation.cpp:87->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 98 [1/1] (2.31ns)   --->   "%addconv2 = add i25 %addconv_cast, %p_Val2_10_cast" [hog_svm_fpga/hardware_approximation.cpp:87->hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node r1_V)   --->   "%addconv2_cast = zext i25 %addconv2 to i26" [hog_svm_fpga/hardware_approximation.cpp:87->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 100 [1/1] (2.34ns) (out node of the LUT)   --->   "%r1_V = add i26 %addconv2_cast, %p_Val2_11_cast" [hog_svm_fpga/hardware_approximation.cpp:87->hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_25 = call i25 @_ssdm_op_BitConcatenate.i25.i9.i16(i9 %gradY, i16 0)" [hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%dy_V = sext i25 %tmp_25 to i27" [hog_svm_fpga/hardware_approximation.cpp:36->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%dy_V_cast15_cast_i = zext i27 %dy_V to i30" [hog_svm_fpga/hardware_approximation.cpp:36->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%dy_V_cast_i = zext i27 %dy_V to i32" [hog_svm_fpga/hardware_approximation.cpp:36->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_9_i = call i22 @_ssdm_op_BitConcatenate.i22.i9.i13(i9 %gradX, i13 0)" [hog_svm_fpga/hardware_approximation.cpp:41->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_9_i_cast = sext i22 %tmp_9_i to i29" [hog_svm_fpga/hardware_approximation.cpp:41->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%p_Val2_2_cast_i = zext i29 %tmp_9_i_cast to i30" [hog_svm_fpga/hardware_approximation.cpp:41->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_10_i = call i21 @_ssdm_op_BitConcatenate.i21.i9.i12(i9 %gradX, i12 0)" [hog_svm_fpga/hardware_approximation.cpp:41->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_10_i_cast = sext i21 %tmp_10_i to i28" [hog_svm_fpga/hardware_approximation.cpp:41->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%p_Val2_2_i_cast = zext i28 %tmp_10_i_cast to i29" [hog_svm_fpga/hardware_approximation.cpp:41->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%p_Val2_3_cast_i = zext i28 %tmp_10_i_cast to i30" [hog_svm_fpga/hardware_approximation.cpp:41->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 112 [1/1] (2.46ns)   --->   "%addconv_i = add i30 %p_Val2_2_cast_i, %p_Val2_3_cast_i" [hog_svm_fpga/hardware_approximation.cpp:41->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_11_i = call i23 @_ssdm_op_BitConcatenate.i23.i9.i14(i9 %gradX, i14 0)" [hog_svm_fpga/hardware_approximation.cpp:42->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_11_i_cast = sext i23 %tmp_11_i to i30" [hog_svm_fpga/hardware_approximation.cpp:42->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%p_Val2_3_i_cast = zext i30 %tmp_11_i_cast to i31" [hog_svm_fpga/hardware_approximation.cpp:42->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_12_i = call i24 @_ssdm_op_BitConcatenate.i24.i9.i15(i9 %gradX, i15 0)" [hog_svm_fpga/hardware_approximation.cpp:43->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_12_i_cast = sext i24 %tmp_12_i to i31" [hog_svm_fpga/hardware_approximation.cpp:43->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%p_Val2_7 = zext i31 %tmp_12_i_cast to i32" [hog_svm_fpga/hardware_approximation.cpp:43->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_13_i = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %gradX, i10 0)" [hog_svm_fpga/hardware_approximation.cpp:43->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_13_i_cast = sext i19 %tmp_13_i to i26" [hog_svm_fpga/hardware_approximation.cpp:43->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%p_Val2_5_i_cast = zext i26 %tmp_13_i_cast to i29" [hog_svm_fpga/hardware_approximation.cpp:43->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 122 [1/1] (2.43ns)   --->   "%tmp1 = add i29 %p_Val2_2_i_cast, %p_Val2_5_i_cast" [hog_svm_fpga/hardware_approximation.cpp:43->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i29 %tmp1 to i32" [hog_svm_fpga/hardware_approximation.cpp:43->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 124 [1/1] (2.52ns)   --->   "%p_Val2_i = add i32 %tmp1_cast, %p_Val2_7" [hog_svm_fpga/hardware_approximation.cpp:43->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (2.43ns)   --->   "%tmp2 = add i29 %p_Val2_2_i_cast, 65536" [hog_svm_fpga/hardware_approximation.cpp:45->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i29 %tmp2 to i30" [hog_svm_fpga/hardware_approximation.cpp:45->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 127 [1/1] (2.46ns)   --->   "%p_Val2_7_i = add i30 %tmp2_cast, %p_Val2_2_cast_i" [hog_svm_fpga/hardware_approximation.cpp:45->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (2.49ns)   --->   "%tmp3 = add i31 %p_Val2_3_i_cast, 131072" [hog_svm_fpga/hardware_approximation.cpp:47->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i31 %tmp3 to i32" [hog_svm_fpga/hardware_approximation.cpp:47->hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_6 : Operation 130 [1/1] (2.52ns)   --->   "%p_Val2_8_i = add i32 %tmp3_cast, %p_Val2_7" [hog_svm_fpga/hardware_approximation.cpp:47->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (2.46ns)   --->   "%tmp_14_i = icmp sgt i30 %dy_V_cast15_cast_i, %addconv_i" [hog_svm_fpga/hardware_approximation.cpp:52->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (2.47ns)   --->   "%tmp_15_i = icmp sgt i32 %dy_V_cast_i, %p_Val2_i" [hog_svm_fpga/hardware_approximation.cpp:56->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (2.46ns)   --->   "%tmp_16_i = icmp sgt i30 %dy_V_cast15_cast_i, %p_Val2_7_i" [hog_svm_fpga/hardware_approximation.cpp:60->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (2.47ns)   --->   "%tmp_18_i = icmp sgt i32 %dy_V_cast_i, %p_Val2_8_i" [hog_svm_fpga/hardware_approximation.cpp:64->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 6.48ns
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [hog_svm_fpga/xillybus_wrapper.cpp:10]
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:11]
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i14 %tmp_16 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%grad_vote_magnitude_1 = getelementptr [4096 x i26]* %grad_vote_magnitude_s, i64 0, i64 %tmp_29_cast" [hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%grad_vote_bin_V_addr = getelementptr [4096 x i4]* %grad_vote_bin_V, i64 0, i64 %tmp_29_cast" [hog_svm_fpga/xillybus_wrapper.cpp:42]
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%a_V = call i25 @_ssdm_op_BitConcatenate.i25.i9.i16(i9 %p_Val2_s, i16 0)" [hog_svm_fpga/hardware_approximation.cpp:79->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%a_V_cast = zext i25 %a_V to i26" [hog_svm_fpga/hardware_approximation.cpp:79->hog_svm_fpga/xillybus_wrapper.cpp:41]
ST_7 : Operation 142 [1/1] (2.45ns)   --->   "%tmp_18 = icmp sgt i26 %r1_V, %a_V_cast" [hog_svm_fpga/hardware_approximation.cpp:88->hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.76ns)   --->   "%tmp_19 = select i1 %tmp_18, i26 %r1_V, i26 %a_V_cast" [hog_svm_fpga/hardware_approximation.cpp:88->hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (3.25ns)   --->   "store i26 %tmp_19, i26* %grad_vote_magnitude_1, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:41]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 4096> <RAM>
ST_7 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2_i)   --->   "%tmp_17_i = select i1 %quad, i4 -8, i4 1" [hog_svm_fpga/hardware_approximation.cpp:73->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6_i)   --->   "%tmp_19_cast_i_cast_c = select i1 %quad, i4 7, i4 2" [hog_svm_fpga/hardware_approximation.cpp:73->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i)   --->   "%tmp_20_cast_i_cast_c = select i1 %quad, i4 5, i4 4" [hog_svm_fpga/hardware_approximation.cpp:73->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2_i)   --->   "%tmp_21_cast_i_cast_c = select i1 %quad, i4 6, i4 3" [hog_svm_fpga/hardware_approximation.cpp:73->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2_i)   --->   "%sel_tmp_i = xor i1 %tmp_15_i, true" [hog_svm_fpga/hardware_approximation.cpp:56->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2_i)   --->   "%sel_tmp1_i = and i1 %tmp_14_i, %sel_tmp_i" [hog_svm_fpga/hardware_approximation.cpp:52->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (1.02ns) (out node of the LUT)   --->   "%sel_tmp2_i = select i1 %sel_tmp1_i, i4 %tmp_17_i, i4 %tmp_21_cast_i_cast_c" [hog_svm_fpga/hardware_approximation.cpp:52->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.97ns)   --->   "%sel_tmp3_i = and i1 %tmp_14_i, %tmp_15_i" [hog_svm_fpga/hardware_approximation.cpp:52->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6_i)   --->   "%sel_tmp4_i = xor i1 %tmp_16_i, true" [hog_svm_fpga/hardware_approximation.cpp:60->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6_i)   --->   "%sel_tmp5_i = and i1 %sel_tmp3_i, %sel_tmp4_i" [hog_svm_fpga/hardware_approximation.cpp:52->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (1.02ns) (out node of the LUT)   --->   "%sel_tmp6_i = select i1 %sel_tmp5_i, i4 %tmp_19_cast_i_cast_c, i4 %sel_tmp2_i" [hog_svm_fpga/hardware_approximation.cpp:52->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i)   --->   "%tmp4 = and i1 %tmp_16_i, %tmp_18_i" [hog_svm_fpga/hardware_approximation.cpp:60->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i)   --->   "%sel_tmp9_i = and i1 %tmp4, %sel_tmp3_i" [hog_svm_fpga/hardware_approximation.cpp:60->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i)   --->   "%sel_tmp10_i = select i1 %sel_tmp9_i, i4 %tmp_20_cast_i_cast_c, i4 %sel_tmp6_i" [hog_svm_fpga/hardware_approximation.cpp:60->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (1.02ns) (out node of the LUT)   --->   "%agg_result_V_i = select i1 %tmp_14_i, i4 %sel_tmp10_i, i4 0" [hog_svm_fpga/hardware_approximation.cpp:52->hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (3.25ns)   --->   "store i4 %agg_result_V_i, i4* %grad_vote_bin_V_addr, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:42]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 4096> <RAM>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [hog_svm_fpga/xillybus_wrapper.cpp:43]
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "br label %.preheader" [hog_svm_fpga/xillybus_wrapper.cpp:9]

 <State 8> : 0.00ns
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "ret void" [hog_svm_fpga/xillybus_wrapper.cpp:45]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ grad_vote_magnitude_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ grad_vote_bin_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9            (specinterface    ) [ 000000000]
StgValue_10           (br               ) [ 011111110]
indvar_flatten        (phi              ) [ 001000000]
i                     (phi              ) [ 001000000]
j                     (phi              ) [ 001000000]
exitcond_flatten      (icmp             ) [ 001111110]
empty_18              (speclooptripcount) [ 000000000]
indvar_flatten_next   (add              ) [ 011111110]
StgValue_17           (br               ) [ 000000000]
exitcond              (icmp             ) [ 000100000]
j_mid2                (select           ) [ 000100000]
i_s                   (add              ) [ 000000000]
tmp_mid1              (icmp             ) [ 000100000]
tmp_s                 (icmp             ) [ 000100000]
tmp_1_mid1            (icmp             ) [ 000100000]
tmp_1                 (icmp             ) [ 000100000]
p_v                   (select           ) [ 011111110]
tmp_3                 (add              ) [ 000000000]
tmp_5                 (select           ) [ 000000000]
tmp_7                 (bitconcatenate   ) [ 000000000]
tmp_20_cast           (sext             ) [ 000000000]
i_1_mid1              (add              ) [ 000000000]
tmp_4                 (select           ) [ 000000000]
tmp_8                 (bitconcatenate   ) [ 000000000]
tmp_24_cast           (zext             ) [ 000000000]
tmp_12_cast           (zext             ) [ 000100000]
tmp_13                (add              ) [ 000000000]
tmp_27_cast           (zext             ) [ 000000000]
image_V_addr_2        (getelementptr    ) [ 000100000]
tmp_15                (add              ) [ 000000000]
tmp_28_cast           (sext             ) [ 000000000]
image_V_addr_3        (getelementptr    ) [ 000100000]
tmp_mid2              (select           ) [ 000000000]
tmp_1_mid2            (select           ) [ 000000000]
tmp_2                 (bitconcatenate   ) [ 000000000]
tmp_4_cast            (zext             ) [ 000000000]
tmp_6                 (icmp             ) [ 001010000]
j_1                   (add              ) [ 011111110]
tmp_8_cast            (zext             ) [ 000000000]
tmp_11                (add              ) [ 000000000]
tmp_25_cast           (zext             ) [ 000000000]
image_V_addr          (getelementptr    ) [ 001010000]
tmp_9                 (icmp             ) [ 001010000]
tmp_10                (add              ) [ 000000000]
tmp_11_cast           (zext             ) [ 000000000]
tmp_12                (add              ) [ 000000000]
tmp_26_cast           (zext             ) [ 000000000]
image_V_addr_1        (getelementptr    ) [ 001010000]
tmp_16                (add              ) [ 001111110]
image_V_load_2        (load             ) [ 000000000]
tmp_51_load           (select           ) [ 000000000]
image_V_load_3        (load             ) [ 000000000]
tmp_53_load           (select           ) [ 000000000]
lhs_V_1               (zext             ) [ 000000000]
rhs_V_1               (zext             ) [ 000000000]
r_V_1                 (sub              ) [ 001010000]
tmp_21                (bitselect        ) [ 001010000]
tmp_24                (bitselect        ) [ 001010000]
image_V_load          (load             ) [ 000000000]
tmp_45_load           (select           ) [ 000000000]
image_V_load_1        (load             ) [ 000000000]
tmp_49_load           (select           ) [ 000000000]
lhs_V                 (zext             ) [ 000000000]
rhs_V                 (zext             ) [ 000000000]
r_V                   (sub              ) [ 000000000]
tmp_20                (bitselect        ) [ 000000000]
tmp_14                (sub              ) [ 000000000]
gradX                 (select           ) [ 001101100]
p_Val2_5              (sub              ) [ 000000000]
gradY                 (select           ) [ 001101100]
tmp_23                (bitselect        ) [ 000000000]
quad                  (xor              ) [ 001101110]
tmp_17                (icmp             ) [ 001000100]
p_Val2_s              (select           ) [ 000100010]
p_Val2_2              (bitconcatenate   ) [ 000000000]
p_Val2_8_cast         (zext             ) [ 000000000]
p_Val2_3              (bitconcatenate   ) [ 000000000]
p_Val2_9_cast         (zext             ) [ 000000000]
p_Val2_4              (bitconcatenate   ) [ 000000000]
p_Val2_10_cast        (zext             ) [ 000000000]
tmp_22                (select           ) [ 000000000]
p_Val2_1              (bitconcatenate   ) [ 000000000]
p_Val2_11_cast        (sext             ) [ 000000000]
addconv               (add              ) [ 000000000]
addconv_cast          (zext             ) [ 000000000]
addconv2              (add              ) [ 000000000]
addconv2_cast         (zext             ) [ 000000000]
r1_V                  (add              ) [ 000100010]
tmp_25                (bitconcatenate   ) [ 000000000]
dy_V                  (sext             ) [ 000000000]
dy_V_cast15_cast_i    (zext             ) [ 000000000]
dy_V_cast_i           (zext             ) [ 000000000]
tmp_9_i               (bitconcatenate   ) [ 000000000]
tmp_9_i_cast          (sext             ) [ 000000000]
p_Val2_2_cast_i       (zext             ) [ 000000000]
tmp_10_i              (bitconcatenate   ) [ 000000000]
tmp_10_i_cast         (sext             ) [ 000000000]
p_Val2_2_i_cast       (zext             ) [ 000000000]
p_Val2_3_cast_i       (zext             ) [ 000000000]
addconv_i             (add              ) [ 000000000]
tmp_11_i              (bitconcatenate   ) [ 000000000]
tmp_11_i_cast         (sext             ) [ 000000000]
p_Val2_3_i_cast       (zext             ) [ 000000000]
tmp_12_i              (bitconcatenate   ) [ 000000000]
tmp_12_i_cast         (sext             ) [ 000000000]
p_Val2_7              (zext             ) [ 000000000]
tmp_13_i              (bitconcatenate   ) [ 000000000]
tmp_13_i_cast         (sext             ) [ 000000000]
p_Val2_5_i_cast       (zext             ) [ 000000000]
tmp1                  (add              ) [ 000000000]
tmp1_cast             (zext             ) [ 000000000]
p_Val2_i              (add              ) [ 000000000]
tmp2                  (add              ) [ 000000000]
tmp2_cast             (zext             ) [ 000000000]
p_Val2_7_i            (add              ) [ 000000000]
tmp3                  (add              ) [ 000000000]
tmp3_cast             (zext             ) [ 000000000]
p_Val2_8_i            (add              ) [ 000000000]
tmp_14_i              (icmp             ) [ 000100010]
tmp_15_i              (icmp             ) [ 000100010]
tmp_16_i              (icmp             ) [ 000100010]
tmp_18_i              (icmp             ) [ 000100010]
tmp                   (specregionbegin  ) [ 000000000]
StgValue_136          (specpipeline     ) [ 000000000]
tmp_29_cast           (zext             ) [ 000000000]
grad_vote_magnitude_1 (getelementptr    ) [ 000000000]
grad_vote_bin_V_addr  (getelementptr    ) [ 000000000]
a_V                   (bitconcatenate   ) [ 000000000]
a_V_cast              (zext             ) [ 000000000]
tmp_18                (icmp             ) [ 000000000]
tmp_19                (select           ) [ 000000000]
StgValue_144          (store            ) [ 000000000]
tmp_17_i              (select           ) [ 000000000]
tmp_19_cast_i_cast_c  (select           ) [ 000000000]
tmp_20_cast_i_cast_c  (select           ) [ 000000000]
tmp_21_cast_i_cast_c  (select           ) [ 000000000]
sel_tmp_i             (xor              ) [ 000000000]
sel_tmp1_i            (and              ) [ 000000000]
sel_tmp2_i            (select           ) [ 000000000]
sel_tmp3_i            (and              ) [ 000000000]
sel_tmp4_i            (xor              ) [ 000000000]
sel_tmp5_i            (and              ) [ 000000000]
sel_tmp6_i            (select           ) [ 000000000]
tmp4                  (and              ) [ 000000000]
sel_tmp9_i            (and              ) [ 000000000]
sel_tmp10_i           (select           ) [ 000000000]
agg_result_V_i        (select           ) [ 000000000]
StgValue_160          (store            ) [ 000000000]
empty                 (specregionend    ) [ 000000000]
StgValue_162          (br               ) [ 011111110]
StgValue_163          (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="grad_vote_magnitude_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_vote_magnitude_s"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="grad_vote_bin_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grad_vote_bin_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i9.i13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i9.i14"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i9.i15"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i9.i16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i9.i12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="image_V_addr_2_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="14" slack="0"/>
<pin id="112" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_V_addr_2/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="image_V_addr_3_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="14" slack="0"/>
<pin id="119" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_V_addr_3/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="12" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="127" dir="0" index="3" bw="12" slack="0"/>
<pin id="128" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="125" dir="1" index="2" bw="8" slack="0"/>
<pin id="129" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_V_load_2/2 image_V_load_3/2 image_V_load/3 image_V_load_1/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="image_V_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="14" slack="0"/>
<pin id="135" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_V_addr/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="image_V_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="14" slack="0"/>
<pin id="143" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_V_addr_1/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grad_vote_magnitude_1_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="26" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="14" slack="0"/>
<pin id="151" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="grad_vote_magnitude_1/7 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grad_vote_bin_V_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="14" slack="0"/>
<pin id="158" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="grad_vote_bin_V_addr/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="StgValue_144_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="12" slack="0"/>
<pin id="163" dir="0" index="1" bw="26" slack="0"/>
<pin id="164" dir="1" index="2" bw="26" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_144/7 "/>
</bind>
</comp>

<comp id="166" class="1004" name="StgValue_160_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="1" index="2" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_160/7 "/>
</bind>
</comp>

<comp id="171" class="1005" name="indvar_flatten_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="13" slack="1"/>
<pin id="173" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="indvar_flatten_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="13" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="i_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="1"/>
<pin id="184" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="7" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="j_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="1"/>
<pin id="195" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="j_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="7" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="exitcond_flatten_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="13" slack="0"/>
<pin id="206" dir="0" index="1" bw="13" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="indvar_flatten_next_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="13" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="exitcond_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="7" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="j_mid2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="7" slack="0"/>
<pin id="225" dir="0" index="2" bw="7" slack="0"/>
<pin id="226" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="i_s_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_mid1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="7" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_s_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="7" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_1_mid1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="0" index="1" bw="7" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_mid1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="0" index="1" bw="7" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_v_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="0"/>
<pin id="263" dir="0" index="2" bw="7" slack="0"/>
<pin id="264" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_5_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="7" slack="0"/>
<pin id="277" dir="0" index="2" bw="7" slack="0"/>
<pin id="278" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_7_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="13" slack="0"/>
<pin id="284" dir="0" index="1" bw="7" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_20_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="13" slack="0"/>
<pin id="292" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20_cast/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="i_1_mid1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="0" index="1" bw="3" slack="0"/>
<pin id="297" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1_mid1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_4_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="7" slack="0"/>
<pin id="303" dir="0" index="2" bw="7" slack="0"/>
<pin id="304" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_8_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="13" slack="0"/>
<pin id="310" dir="0" index="1" bw="7" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_24_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="13" slack="0"/>
<pin id="318" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_12_cast_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_13_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="0" index="1" bw="13" slack="0"/>
<pin id="327" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_27_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="14" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_15_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="0" index="1" bw="13" slack="0"/>
<pin id="338" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_28_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="14" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_cast/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_mid2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="0" index="1" bw="1" slack="1"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_1_mid2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="0" index="1" bw="1" slack="1"/>
<pin id="354" dir="0" index="2" bw="1" slack="1"/>
<pin id="355" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_mid2/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="13" slack="0"/>
<pin id="358" dir="0" index="1" bw="7" slack="1"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_4_cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="13" slack="0"/>
<pin id="365" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_6_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="1"/>
<pin id="369" dir="0" index="1" bw="7" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="j_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="1"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_8_cast_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="0"/>
<pin id="379" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_11_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="0" index="1" bw="13" slack="0"/>
<pin id="384" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_25_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="14" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_9_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="1"/>
<pin id="394" dir="0" index="1" bw="7" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_10_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="7" slack="1"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_11_cast_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="0"/>
<pin id="404" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_12_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="0"/>
<pin id="408" dir="0" index="1" bw="13" slack="0"/>
<pin id="409" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_26_cast_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="14" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_16_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="1"/>
<pin id="419" dir="0" index="1" bw="13" slack="0"/>
<pin id="420" dir="1" index="2" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_51_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="0"/>
<pin id="425" dir="0" index="2" bw="8" slack="0"/>
<pin id="426" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_51_load/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_53_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="0"/>
<pin id="433" dir="0" index="2" bw="8" slack="0"/>
<pin id="434" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_53_load/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="lhs_V_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="rhs_V_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="r_V_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_21_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="9" slack="0"/>
<pin id="455" dir="0" index="2" bw="5" slack="0"/>
<pin id="456" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_24_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="9" slack="0"/>
<pin id="463" dir="0" index="2" bw="5" slack="0"/>
<pin id="464" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_45_load_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="0" index="2" bw="8" slack="0"/>
<pin id="472" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_45_load/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_49_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="0" index="1" bw="8" slack="0"/>
<pin id="478" dir="0" index="2" bw="8" slack="0"/>
<pin id="479" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_49_load/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="lhs_V_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="rhs_V_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="r_V_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="0"/>
<pin id="493" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_20_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="9" slack="0"/>
<pin id="499" dir="0" index="2" bw="5" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_14_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="9" slack="0"/>
<pin id="507" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="gradX_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="9" slack="0"/>
<pin id="513" dir="0" index="2" bw="9" slack="0"/>
<pin id="514" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gradX/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_Val2_5_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="9" slack="1"/>
<pin id="521" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_5/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="gradY_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="0" index="1" bw="9" slack="0"/>
<pin id="526" dir="0" index="2" bw="9" slack="1"/>
<pin id="527" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gradY/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_23_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="9" slack="0"/>
<pin id="532" dir="0" index="2" bw="5" slack="0"/>
<pin id="533" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="quad_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="1"/>
<pin id="540" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="quad/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_17_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="9" slack="1"/>
<pin id="544" dir="0" index="1" bw="9" slack="1"/>
<pin id="545" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_Val2_s_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="0" index="1" bw="9" slack="2"/>
<pin id="549" dir="0" index="2" bw="9" slack="2"/>
<pin id="550" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_Val2_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="22" slack="0"/>
<pin id="553" dir="0" index="1" bw="9" slack="0"/>
<pin id="554" dir="0" index="2" bw="1" slack="0"/>
<pin id="555" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_2/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="p_Val2_8_cast_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="22" slack="0"/>
<pin id="561" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_8_cast/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="p_Val2_3_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="23" slack="0"/>
<pin id="565" dir="0" index="1" bw="9" slack="0"/>
<pin id="566" dir="0" index="2" bw="1" slack="0"/>
<pin id="567" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_3/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="p_Val2_9_cast_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="23" slack="0"/>
<pin id="573" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_9_cast/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="p_Val2_4_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="24" slack="0"/>
<pin id="577" dir="0" index="1" bw="9" slack="0"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_4/6 "/>
</bind>
</comp>

<comp id="583" class="1004" name="p_Val2_10_cast_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="24" slack="0"/>
<pin id="585" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_10_cast/6 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_22_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="0" index="1" bw="9" slack="2"/>
<pin id="590" dir="0" index="2" bw="9" slack="2"/>
<pin id="591" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="p_Val2_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="24" slack="0"/>
<pin id="594" dir="0" index="1" bw="9" slack="0"/>
<pin id="595" dir="0" index="2" bw="1" slack="0"/>
<pin id="596" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_1/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="p_Val2_11_cast_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="24" slack="0"/>
<pin id="602" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_11_cast/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="addconv_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="23" slack="0"/>
<pin id="606" dir="0" index="1" bw="22" slack="0"/>
<pin id="607" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addconv/6 "/>
</bind>
</comp>

<comp id="610" class="1004" name="addconv_cast_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="24" slack="0"/>
<pin id="612" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="addconv_cast/6 "/>
</bind>
</comp>

<comp id="614" class="1004" name="addconv2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="24" slack="0"/>
<pin id="616" dir="0" index="1" bw="24" slack="0"/>
<pin id="617" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addconv2/6 "/>
</bind>
</comp>

<comp id="620" class="1004" name="addconv2_cast_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="25" slack="0"/>
<pin id="622" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="addconv2_cast/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="r1_V_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="25" slack="0"/>
<pin id="626" dir="0" index="1" bw="24" slack="0"/>
<pin id="627" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r1_V/6 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_25_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="25" slack="0"/>
<pin id="632" dir="0" index="1" bw="9" slack="2"/>
<pin id="633" dir="0" index="2" bw="1" slack="0"/>
<pin id="634" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="dy_V_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="25" slack="0"/>
<pin id="639" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="dy_V/6 "/>
</bind>
</comp>

<comp id="641" class="1004" name="dy_V_cast15_cast_i_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="25" slack="0"/>
<pin id="643" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dy_V_cast15_cast_i/6 "/>
</bind>
</comp>

<comp id="645" class="1004" name="dy_V_cast_i_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="25" slack="0"/>
<pin id="647" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dy_V_cast_i/6 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_9_i_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="22" slack="0"/>
<pin id="651" dir="0" index="1" bw="9" slack="2"/>
<pin id="652" dir="0" index="2" bw="1" slack="0"/>
<pin id="653" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_i/6 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_9_i_cast_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="22" slack="0"/>
<pin id="658" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_i_cast/6 "/>
</bind>
</comp>

<comp id="660" class="1004" name="p_Val2_2_cast_i_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="22" slack="0"/>
<pin id="662" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_2_cast_i/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_10_i_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="21" slack="0"/>
<pin id="666" dir="0" index="1" bw="9" slack="2"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10_i/6 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_10_i_cast_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="21" slack="0"/>
<pin id="673" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_i_cast/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="p_Val2_2_i_cast_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="21" slack="0"/>
<pin id="677" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_2_i_cast/6 "/>
</bind>
</comp>

<comp id="679" class="1004" name="p_Val2_3_cast_i_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="21" slack="0"/>
<pin id="681" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_3_cast_i/6 "/>
</bind>
</comp>

<comp id="683" class="1004" name="addconv_i_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="29" slack="0"/>
<pin id="685" dir="0" index="1" bw="28" slack="0"/>
<pin id="686" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addconv_i/6 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_11_i_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="23" slack="0"/>
<pin id="691" dir="0" index="1" bw="9" slack="2"/>
<pin id="692" dir="0" index="2" bw="1" slack="0"/>
<pin id="693" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11_i/6 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_11_i_cast_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="23" slack="0"/>
<pin id="698" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_i_cast/6 "/>
</bind>
</comp>

<comp id="700" class="1004" name="p_Val2_3_i_cast_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="23" slack="0"/>
<pin id="702" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_3_i_cast/6 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_12_i_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="24" slack="0"/>
<pin id="706" dir="0" index="1" bw="9" slack="2"/>
<pin id="707" dir="0" index="2" bw="1" slack="0"/>
<pin id="708" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_i/6 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_12_i_cast_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="24" slack="0"/>
<pin id="713" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_i_cast/6 "/>
</bind>
</comp>

<comp id="715" class="1004" name="p_Val2_7_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="24" slack="0"/>
<pin id="717" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_7/6 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_13_i_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="19" slack="0"/>
<pin id="721" dir="0" index="1" bw="9" slack="2"/>
<pin id="722" dir="0" index="2" bw="1" slack="0"/>
<pin id="723" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_i/6 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_13_i_cast_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="19" slack="0"/>
<pin id="728" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_i_cast/6 "/>
</bind>
</comp>

<comp id="730" class="1004" name="p_Val2_5_i_cast_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="19" slack="0"/>
<pin id="732" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_5_i_cast/6 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="28" slack="0"/>
<pin id="736" dir="0" index="1" bw="26" slack="0"/>
<pin id="737" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp1_cast_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="29" slack="0"/>
<pin id="742" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/6 "/>
</bind>
</comp>

<comp id="744" class="1004" name="p_Val2_i_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="29" slack="0"/>
<pin id="746" dir="0" index="1" bw="31" slack="0"/>
<pin id="747" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_i/6 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp2_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="28" slack="0"/>
<pin id="752" dir="0" index="1" bw="18" slack="0"/>
<pin id="753" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp2_cast_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="29" slack="0"/>
<pin id="758" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/6 "/>
</bind>
</comp>

<comp id="760" class="1004" name="p_Val2_7_i_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="29" slack="0"/>
<pin id="762" dir="0" index="1" bw="29" slack="0"/>
<pin id="763" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7_i/6 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp3_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="30" slack="0"/>
<pin id="768" dir="0" index="1" bw="19" slack="0"/>
<pin id="769" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp3_cast_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="31" slack="0"/>
<pin id="774" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/6 "/>
</bind>
</comp>

<comp id="776" class="1004" name="p_Val2_8_i_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="31" slack="0"/>
<pin id="778" dir="0" index="1" bw="31" slack="0"/>
<pin id="779" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8_i/6 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_14_i_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="30" slack="0"/>
<pin id="784" dir="0" index="1" bw="30" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14_i/6 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_15_i_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15_i/6 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_16_i_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="30" slack="0"/>
<pin id="796" dir="0" index="1" bw="30" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16_i/6 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_18_i_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18_i/6 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_29_cast_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="14" slack="4"/>
<pin id="808" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast/7 "/>
</bind>
</comp>

<comp id="811" class="1004" name="a_V_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="25" slack="0"/>
<pin id="813" dir="0" index="1" bw="9" slack="1"/>
<pin id="814" dir="0" index="2" bw="1" slack="0"/>
<pin id="815" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="a_V/7 "/>
</bind>
</comp>

<comp id="818" class="1004" name="a_V_cast_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="25" slack="0"/>
<pin id="820" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_V_cast/7 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_18_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="26" slack="1"/>
<pin id="824" dir="0" index="1" bw="26" slack="0"/>
<pin id="825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_19_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="26" slack="1"/>
<pin id="830" dir="0" index="2" bw="26" slack="0"/>
<pin id="831" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_19/7 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_17_i_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="3"/>
<pin id="837" dir="0" index="1" bw="4" slack="0"/>
<pin id="838" dir="0" index="2" bw="4" slack="0"/>
<pin id="839" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_17_i/7 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_19_cast_i_cast_c_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="3"/>
<pin id="844" dir="0" index="1" bw="4" slack="0"/>
<pin id="845" dir="0" index="2" bw="4" slack="0"/>
<pin id="846" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_19_cast_i_cast_c/7 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_20_cast_i_cast_c_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="3"/>
<pin id="851" dir="0" index="1" bw="4" slack="0"/>
<pin id="852" dir="0" index="2" bw="4" slack="0"/>
<pin id="853" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_20_cast_i_cast_c/7 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_21_cast_i_cast_c_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="3"/>
<pin id="858" dir="0" index="1" bw="4" slack="0"/>
<pin id="859" dir="0" index="2" bw="4" slack="0"/>
<pin id="860" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_21_cast_i_cast_c/7 "/>
</bind>
</comp>

<comp id="863" class="1004" name="sel_tmp_i_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="1"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp_i/7 "/>
</bind>
</comp>

<comp id="868" class="1004" name="sel_tmp1_i_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="1"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1_i/7 "/>
</bind>
</comp>

<comp id="873" class="1004" name="sel_tmp2_i_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="4" slack="0"/>
<pin id="876" dir="0" index="2" bw="4" slack="0"/>
<pin id="877" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp2_i/7 "/>
</bind>
</comp>

<comp id="881" class="1004" name="sel_tmp3_i_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="1"/>
<pin id="883" dir="0" index="1" bw="1" slack="1"/>
<pin id="884" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3_i/7 "/>
</bind>
</comp>

<comp id="885" class="1004" name="sel_tmp4_i_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="1"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4_i/7 "/>
</bind>
</comp>

<comp id="890" class="1004" name="sel_tmp5_i_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5_i/7 "/>
</bind>
</comp>

<comp id="896" class="1004" name="sel_tmp6_i_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="4" slack="0"/>
<pin id="899" dir="0" index="2" bw="4" slack="0"/>
<pin id="900" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6_i/7 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp4_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="0" index="1" bw="1" slack="1"/>
<pin id="907" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp4/7 "/>
</bind>
</comp>

<comp id="908" class="1004" name="sel_tmp9_i_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9_i/7 "/>
</bind>
</comp>

<comp id="914" class="1004" name="sel_tmp10_i_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="4" slack="0"/>
<pin id="917" dir="0" index="2" bw="4" slack="0"/>
<pin id="918" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp10_i/7 "/>
</bind>
</comp>

<comp id="922" class="1004" name="agg_result_V_i_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="1"/>
<pin id="924" dir="0" index="1" bw="4" slack="0"/>
<pin id="925" dir="0" index="2" bw="4" slack="0"/>
<pin id="926" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_i/7 "/>
</bind>
</comp>

<comp id="930" class="1005" name="exitcond_flatten_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="1"/>
<pin id="932" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="934" class="1005" name="indvar_flatten_next_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="13" slack="0"/>
<pin id="936" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="939" class="1005" name="exitcond_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="1"/>
<pin id="941" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="945" class="1005" name="j_mid2_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="7" slack="1"/>
<pin id="947" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="953" class="1005" name="tmp_mid1_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="1"/>
<pin id="955" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid1 "/>
</bind>
</comp>

<comp id="958" class="1005" name="tmp_s_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="1"/>
<pin id="960" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="963" class="1005" name="tmp_1_mid1_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="1"/>
<pin id="965" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_mid1 "/>
</bind>
</comp>

<comp id="968" class="1005" name="tmp_1_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="1"/>
<pin id="970" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="973" class="1005" name="p_v_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="7" slack="0"/>
<pin id="975" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="p_v "/>
</bind>
</comp>

<comp id="979" class="1005" name="tmp_12_cast_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="14" slack="1"/>
<pin id="981" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_cast "/>
</bind>
</comp>

<comp id="984" class="1005" name="image_V_addr_2_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="12" slack="1"/>
<pin id="986" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="image_V_addr_2 "/>
</bind>
</comp>

<comp id="989" class="1005" name="image_V_addr_3_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="12" slack="1"/>
<pin id="991" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="image_V_addr_3 "/>
</bind>
</comp>

<comp id="994" class="1005" name="tmp_6_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="1"/>
<pin id="996" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="999" class="1005" name="j_1_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="7" slack="1"/>
<pin id="1001" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="image_V_addr_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="12" slack="1"/>
<pin id="1006" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="image_V_addr "/>
</bind>
</comp>

<comp id="1009" class="1005" name="tmp_9_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="1"/>
<pin id="1011" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="image_V_addr_1_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="12" slack="1"/>
<pin id="1016" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="image_V_addr_1 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="tmp_16_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="14" slack="4"/>
<pin id="1021" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="r_V_1_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="9" slack="1"/>
<pin id="1026" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp_21_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="1"/>
<pin id="1032" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="tmp_24_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="1"/>
<pin id="1037" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="gradX_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="9" slack="1"/>
<pin id="1042" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="gradX "/>
</bind>
</comp>

<comp id="1052" class="1005" name="gradY_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="9" slack="1"/>
<pin id="1054" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="gradY "/>
</bind>
</comp>

<comp id="1060" class="1005" name="quad_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="3"/>
<pin id="1062" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="quad "/>
</bind>
</comp>

<comp id="1068" class="1005" name="tmp_17_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="1"/>
<pin id="1070" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="p_Val2_s_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="9" slack="1"/>
<pin id="1076" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1079" class="1005" name="r1_V_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="26" slack="1"/>
<pin id="1081" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r1_V "/>
</bind>
</comp>

<comp id="1085" class="1005" name="tmp_14_i_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_i "/>
</bind>
</comp>

<comp id="1092" class="1005" name="tmp_15_i_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="1"/>
<pin id="1094" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_i "/>
</bind>
</comp>

<comp id="1098" class="1005" name="tmp_16_i_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="1"/>
<pin id="1100" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_i "/>
</bind>
</comp>

<comp id="1104" class="1005" name="tmp_18_i_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="1"/>
<pin id="1106" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="108" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="115" pin="3"/><net_sink comp="122" pin=3"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="122" pin=3"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="147" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="154" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="175" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="175" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="197" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="26" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="197" pin="4"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="186" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="30" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="186" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="230" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="186" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="16" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="216" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="230" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="186" pin="4"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="186" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="32" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="216" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="186" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="268" pin="2"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="274" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="36" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="186" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="38" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="216" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="294" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="230" pin="2"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="34" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="300" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="36" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="222" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="316" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="339"><net_src comp="320" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="290" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="361"><net_src comp="34" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="36" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="366"><net_src comp="356" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="30" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="28" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="372" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="363" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="396"><net_src comp="16" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="32" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="397" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="363" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="421"><net_src comp="363" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="346" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="42" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="122" pin="2"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="351" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="42" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="122" pin="5"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="422" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="430" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="438" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="442" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="44" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="46" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="465"><net_src comp="44" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="446" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="46" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="473"><net_src comp="42" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="474"><net_src comp="122" pin="2"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="42" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="481"><net_src comp="122" pin="5"/><net_sink comp="475" pin=2"/></net>

<net id="485"><net_src comp="468" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="475" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="482" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="501"><net_src comp="44" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="46" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="48" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="490" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="496" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="490" pin="2"/><net_sink comp="510" pin=2"/></net>

<net id="522"><net_src comp="48" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="44" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="490" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="46" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="541"><net_src comp="529" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="556"><net_src comp="50" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="546" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="14" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="562"><net_src comp="551" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="52" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="546" pin="3"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="54" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="574"><net_src comp="563" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="56" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="546" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="58" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="575" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="597"><net_src comp="56" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="587" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="58" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="603"><net_src comp="592" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="571" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="559" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="604" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="583" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="614" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="620" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="600" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="60" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="62" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="640"><net_src comp="630" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="637" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="637" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="50" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="14" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="659"><net_src comp="649" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="656" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="64" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="66" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="674"><net_src comp="664" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="671" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="671" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="660" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="679" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="694"><net_src comp="52" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="54" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="699"><net_src comp="689" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="696" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="56" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="58" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="714"><net_src comp="704" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="711" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="724"><net_src comp="68" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="70" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="729"><net_src comp="719" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="726" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="675" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="730" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="743"><net_src comp="734" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="740" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="715" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="675" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="72" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="750" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="756" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="660" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="700" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="74" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="766" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="772" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="715" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="641" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="683" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="645" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="744" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="641" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="760" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="645" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="776" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="809"><net_src comp="806" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="816"><net_src comp="60" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="62" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="821"><net_src comp="811" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="818" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="822" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="818" pin="1"/><net_sink comp="827" pin=2"/></net>

<net id="834"><net_src comp="827" pin="3"/><net_sink comp="161" pin=1"/></net>

<net id="840"><net_src comp="86" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="841"><net_src comp="88" pin="0"/><net_sink comp="835" pin=2"/></net>

<net id="847"><net_src comp="90" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="848"><net_src comp="92" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="854"><net_src comp="94" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="855"><net_src comp="96" pin="0"/><net_sink comp="849" pin=2"/></net>

<net id="861"><net_src comp="98" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="862"><net_src comp="100" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="867"><net_src comp="102" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="863" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="868" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="879"><net_src comp="835" pin="3"/><net_sink comp="873" pin=1"/></net>

<net id="880"><net_src comp="856" pin="3"/><net_sink comp="873" pin=2"/></net>

<net id="889"><net_src comp="102" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="894"><net_src comp="881" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="885" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="901"><net_src comp="890" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="842" pin="3"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="873" pin="3"/><net_sink comp="896" pin=2"/></net>

<net id="912"><net_src comp="904" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="881" pin="2"/><net_sink comp="908" pin=1"/></net>

<net id="919"><net_src comp="908" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="849" pin="3"/><net_sink comp="914" pin=1"/></net>

<net id="921"><net_src comp="896" pin="3"/><net_sink comp="914" pin=2"/></net>

<net id="927"><net_src comp="914" pin="3"/><net_sink comp="922" pin=1"/></net>

<net id="928"><net_src comp="104" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="929"><net_src comp="922" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="933"><net_src comp="204" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="210" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="942"><net_src comp="216" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="948"><net_src comp="222" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="951"><net_src comp="945" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="952"><net_src comp="945" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="956"><net_src comp="236" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="961"><net_src comp="242" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="966"><net_src comp="248" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="971"><net_src comp="254" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="976"><net_src comp="260" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="978"><net_src comp="973" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="982"><net_src comp="320" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="987"><net_src comp="108" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="992"><net_src comp="115" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="122" pin=3"/></net>

<net id="997"><net_src comp="367" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1002"><net_src comp="372" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="1007"><net_src comp="131" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1012"><net_src comp="392" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="1017"><net_src comp="139" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="122" pin=3"/></net>

<net id="1022"><net_src comp="417" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1027"><net_src comp="446" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="1033"><net_src comp="452" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1038"><net_src comp="460" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="1043"><net_src comp="510" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1045"><net_src comp="1040" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="1046"><net_src comp="1040" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="1047"><net_src comp="1040" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="1048"><net_src comp="1040" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1049"><net_src comp="1040" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1050"><net_src comp="1040" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="1051"><net_src comp="1040" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="1055"><net_src comp="523" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="1057"><net_src comp="1052" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="1058"><net_src comp="1052" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="1059"><net_src comp="1052" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1063"><net_src comp="537" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1066"><net_src comp="1060" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1067"><net_src comp="1060" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1071"><net_src comp="542" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1077"><net_src comp="546" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1082"><net_src comp="624" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1088"><net_src comp="782" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1090"><net_src comp="1085" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1091"><net_src comp="1085" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1095"><net_src comp="788" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1097"><net_src comp="1092" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1101"><net_src comp="794" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1107"><net_src comp="800" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="904" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: grad_vote_magnitude_s | {7 }
	Port: grad_vote_bin_V | {7 }
 - Input state : 
	Port: compute_gradients : image_V | {2 3 4 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_17 : 2
		exitcond : 1
		j_mid2 : 2
		i_s : 1
		tmp_mid1 : 2
		tmp_s : 1
		tmp_1_mid1 : 2
		tmp_1 : 1
		p_v : 2
		tmp_3 : 1
		tmp_5 : 2
		tmp_7 : 3
		tmp_20_cast : 4
		i_1_mid1 : 1
		tmp_4 : 2
		tmp_8 : 3
		tmp_24_cast : 4
		tmp_12_cast : 3
		tmp_13 : 5
		tmp_27_cast : 6
		image_V_addr_2 : 7
		tmp_15 : 5
		tmp_28_cast : 6
		image_V_addr_3 : 7
		image_V_load_2 : 8
		image_V_load_3 : 8
	State 3
		tmp_4_cast : 1
		tmp_8_cast : 1
		tmp_11 : 2
		tmp_25_cast : 3
		image_V_addr : 4
		image_V_load : 5
		tmp_11_cast : 1
		tmp_12 : 2
		tmp_26_cast : 3
		image_V_addr_1 : 4
		image_V_load_1 : 5
		tmp_16 : 2
		tmp_51_load : 1
		tmp_53_load : 1
		lhs_V_1 : 2
		rhs_V_1 : 2
		r_V_1 : 3
		tmp_21 : 4
		tmp_24 : 4
	State 4
		tmp_45_load : 1
		tmp_49_load : 1
		lhs_V : 2
		rhs_V : 2
		r_V : 3
		tmp_20 : 4
		tmp_14 : 4
		gradX : 5
		gradY : 1
		tmp_23 : 4
		quad : 5
	State 5
	State 6
		p_Val2_2 : 1
		p_Val2_8_cast : 2
		p_Val2_3 : 1
		p_Val2_9_cast : 2
		p_Val2_4 : 1
		p_Val2_10_cast : 2
		p_Val2_1 : 1
		p_Val2_11_cast : 2
		addconv : 3
		addconv_cast : 4
		addconv2 : 5
		addconv2_cast : 6
		r1_V : 7
		dy_V : 1
		dy_V_cast15_cast_i : 2
		dy_V_cast_i : 2
		tmp_9_i_cast : 1
		p_Val2_2_cast_i : 2
		tmp_10_i_cast : 1
		p_Val2_2_i_cast : 2
		p_Val2_3_cast_i : 2
		addconv_i : 3
		tmp_11_i_cast : 1
		p_Val2_3_i_cast : 2
		tmp_12_i_cast : 1
		p_Val2_7 : 2
		tmp_13_i_cast : 1
		p_Val2_5_i_cast : 2
		tmp1 : 3
		tmp1_cast : 4
		p_Val2_i : 5
		tmp2 : 3
		tmp2_cast : 4
		p_Val2_7_i : 5
		tmp3 : 3
		tmp3_cast : 4
		p_Val2_8_i : 5
		tmp_14_i : 4
		tmp_15_i : 6
		tmp_16_i : 6
		tmp_18_i : 6
	State 7
		grad_vote_magnitude_1 : 1
		grad_vote_bin_V_addr : 1
		a_V_cast : 1
		tmp_18 : 2
		tmp_19 : 3
		StgValue_144 : 4
		sel_tmp6_i : 1
		sel_tmp10_i : 2
		agg_result_V_i : 3
		StgValue_160 : 4
		empty : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |  indvar_flatten_next_fu_210 |    0    |    17   |
|          |          i_s_fu_230         |    0    |    15   |
|          |         tmp_3_fu_268        |    0    |    15   |
|          |       i_1_mid1_fu_294       |    0    |    15   |
|          |        tmp_13_fu_324        |    0    |    17   |
|          |        tmp_15_fu_335        |    0    |    17   |
|          |          j_1_fu_372         |    0    |    15   |
|          |        tmp_11_fu_381        |    0    |    17   |
|          |        tmp_10_fu_397        |    0    |    15   |
|          |        tmp_12_fu_406        |    0    |    17   |
|    add   |        tmp_16_fu_417        |    0    |    17   |
|          |        addconv_fu_604       |    0    |    30   |
|          |       addconv2_fu_614       |    0    |    31   |
|          |         r1_V_fu_624         |    0    |    32   |
|          |       addconv_i_fu_683      |    0    |    36   |
|          |         tmp1_fu_734         |    0    |    35   |
|          |       p_Val2_i_fu_744       |    0    |    38   |
|          |         tmp2_fu_750         |    0    |    35   |
|          |      p_Val2_7_i_fu_760      |    0    |    36   |
|          |         tmp3_fu_766         |    0    |    37   |
|          |      p_Val2_8_i_fu_776      |    0    |    38   |
|----------|-----------------------------|---------|---------|
|          |   exitcond_flatten_fu_204   |    0    |    13   |
|          |       exitcond_fu_216       |    0    |    11   |
|          |       tmp_mid1_fu_236       |    0    |    11   |
|          |         tmp_s_fu_242        |    0    |    11   |
|          |      tmp_1_mid1_fu_248      |    0    |    11   |
|          |         tmp_1_fu_254        |    0    |    11   |
|   icmp   |         tmp_6_fu_367        |    0    |    11   |
|          |         tmp_9_fu_392        |    0    |    11   |
|          |        tmp_17_fu_542        |    0    |    13   |
|          |       tmp_14_i_fu_782       |    0    |    18   |
|          |       tmp_15_i_fu_788       |    0    |    18   |
|          |       tmp_16_i_fu_794       |    0    |    18   |
|          |       tmp_18_i_fu_800       |    0    |    18   |
|          |        tmp_18_fu_822        |    0    |    18   |
|----------|-----------------------------|---------|---------|
|          |        j_mid2_fu_222        |    0    |    7    |
|          |          p_v_fu_260         |    0    |    7    |
|          |         tmp_5_fu_274        |    0    |    7    |
|          |         tmp_4_fu_300        |    0    |    7    |
|          |       tmp_mid2_fu_346       |    0    |    2    |
|          |      tmp_1_mid2_fu_351      |    0    |    2    |
|          |      tmp_51_load_fu_422     |    0    |    8    |
|          |      tmp_53_load_fu_430     |    0    |    8    |
|          |      tmp_45_load_fu_468     |    0    |    8    |
|          |      tmp_49_load_fu_475     |    0    |    8    |
|          |         gradX_fu_510        |    0    |    9    |
|  select  |         gradY_fu_523        |    0    |    9    |
|          |       p_Val2_s_fu_546       |    0    |    9    |
|          |        tmp_22_fu_587        |    0    |    9    |
|          |        tmp_19_fu_827        |    0    |    26   |
|          |       tmp_17_i_fu_835       |    0    |    4    |
|          | tmp_19_cast_i_cast_c_fu_842 |    0    |    4    |
|          | tmp_20_cast_i_cast_c_fu_849 |    0    |    4    |
|          | tmp_21_cast_i_cast_c_fu_856 |    0    |    4    |
|          |      sel_tmp2_i_fu_873      |    0    |    4    |
|          |      sel_tmp6_i_fu_896      |    0    |    4    |
|          |      sel_tmp10_i_fu_914     |    0    |    4    |
|          |    agg_result_V_i_fu_922    |    0    |    4    |
|----------|-----------------------------|---------|---------|
|          |         r_V_1_fu_446        |    0    |    15   |
|    sub   |          r_V_fu_490         |    0    |    15   |
|          |        tmp_14_fu_504        |    0    |    15   |
|          |       p_Val2_5_fu_518       |    0    |    15   |
|----------|-----------------------------|---------|---------|
|          |      sel_tmp1_i_fu_868      |    0    |    2    |
|          |      sel_tmp3_i_fu_881      |    0    |    2    |
|    and   |      sel_tmp5_i_fu_890      |    0    |    2    |
|          |         tmp4_fu_904         |    0    |    2    |
|          |      sel_tmp9_i_fu_908      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |         quad_fu_537         |    0    |    2    |
|    xor   |       sel_tmp_i_fu_863      |    0    |    2    |
|          |      sel_tmp4_i_fu_885      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |         tmp_7_fu_282        |    0    |    0    |
|          |         tmp_8_fu_308        |    0    |    0    |
|          |         tmp_2_fu_356        |    0    |    0    |
|          |       p_Val2_2_fu_551       |    0    |    0    |
|          |       p_Val2_3_fu_563       |    0    |    0    |
|          |       p_Val2_4_fu_575       |    0    |    0    |
|bitconcatenate|       p_Val2_1_fu_592       |    0    |    0    |
|          |        tmp_25_fu_630        |    0    |    0    |
|          |        tmp_9_i_fu_649       |    0    |    0    |
|          |       tmp_10_i_fu_664       |    0    |    0    |
|          |       tmp_11_i_fu_689       |    0    |    0    |
|          |       tmp_12_i_fu_704       |    0    |    0    |
|          |       tmp_13_i_fu_719       |    0    |    0    |
|          |          a_V_fu_811         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      tmp_20_cast_fu_290     |    0    |    0    |
|          |      tmp_28_cast_fu_341     |    0    |    0    |
|          |    p_Val2_11_cast_fu_600    |    0    |    0    |
|          |         dy_V_fu_637         |    0    |    0    |
|   sext   |     tmp_9_i_cast_fu_656     |    0    |    0    |
|          |     tmp_10_i_cast_fu_671    |    0    |    0    |
|          |     tmp_11_i_cast_fu_696    |    0    |    0    |
|          |     tmp_12_i_cast_fu_711    |    0    |    0    |
|          |     tmp_13_i_cast_fu_726    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      tmp_24_cast_fu_316     |    0    |    0    |
|          |      tmp_12_cast_fu_320     |    0    |    0    |
|          |      tmp_27_cast_fu_330     |    0    |    0    |
|          |      tmp_4_cast_fu_363      |    0    |    0    |
|          |      tmp_8_cast_fu_377      |    0    |    0    |
|          |      tmp_25_cast_fu_387     |    0    |    0    |
|          |      tmp_11_cast_fu_402     |    0    |    0    |
|          |      tmp_26_cast_fu_412     |    0    |    0    |
|          |        lhs_V_1_fu_438       |    0    |    0    |
|          |        rhs_V_1_fu_442       |    0    |    0    |
|          |         lhs_V_fu_482        |    0    |    0    |
|          |         rhs_V_fu_486        |    0    |    0    |
|          |     p_Val2_8_cast_fu_559    |    0    |    0    |
|          |     p_Val2_9_cast_fu_571    |    0    |    0    |
|   zext   |    p_Val2_10_cast_fu_583    |    0    |    0    |
|          |     addconv_cast_fu_610     |    0    |    0    |
|          |     addconv2_cast_fu_620    |    0    |    0    |
|          |  dy_V_cast15_cast_i_fu_641  |    0    |    0    |
|          |      dy_V_cast_i_fu_645     |    0    |    0    |
|          |    p_Val2_2_cast_i_fu_660   |    0    |    0    |
|          |    p_Val2_2_i_cast_fu_675   |    0    |    0    |
|          |    p_Val2_3_cast_i_fu_679   |    0    |    0    |
|          |    p_Val2_3_i_cast_fu_700   |    0    |    0    |
|          |       p_Val2_7_fu_715       |    0    |    0    |
|          |    p_Val2_5_i_cast_fu_730   |    0    |    0    |
|          |       tmp1_cast_fu_740      |    0    |    0    |
|          |       tmp2_cast_fu_756      |    0    |    0    |
|          |       tmp3_cast_fu_772      |    0    |    0    |
|          |      tmp_29_cast_fu_806     |    0    |    0    |
|          |       a_V_cast_fu_818       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_21_fu_452        |    0    |    0    |
| bitselect|        tmp_24_fu_460        |    0    |    0    |
|          |        tmp_20_fu_496        |    0    |    0    |
|          |        tmp_23_fu_529        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   952   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  exitcond_flatten_reg_930 |    1   |
|      exitcond_reg_939     |    1   |
|       gradX_reg_1040      |    9   |
|       gradY_reg_1052      |    9   |
|         i_reg_182         |    7   |
|  image_V_addr_1_reg_1014  |   12   |
|   image_V_addr_2_reg_984  |   12   |
|   image_V_addr_3_reg_989  |   12   |
|   image_V_addr_reg_1004   |   12   |
|indvar_flatten_next_reg_934|   13   |
|   indvar_flatten_reg_171  |   13   |
|        j_1_reg_999        |    7   |
|       j_mid2_reg_945      |    7   |
|         j_reg_193         |    7   |
|     p_Val2_s_reg_1074     |    9   |
|        p_v_reg_973        |    7   |
|       quad_reg_1060       |    1   |
|       r1_V_reg_1079       |   26   |
|       r_V_1_reg_1024      |    9   |
|    tmp_12_cast_reg_979    |   14   |
|     tmp_14_i_reg_1085     |    1   |
|     tmp_15_i_reg_1092     |    1   |
|     tmp_16_i_reg_1098     |    1   |
|      tmp_16_reg_1019      |   14   |
|      tmp_17_reg_1068      |    1   |
|     tmp_18_i_reg_1104     |    1   |
|     tmp_1_mid1_reg_963    |    1   |
|       tmp_1_reg_968       |    1   |
|      tmp_21_reg_1030      |    1   |
|      tmp_24_reg_1035      |    1   |
|       tmp_6_reg_994       |    1   |
|       tmp_9_reg_1009      |    1   |
|      tmp_mid1_reg_953     |    1   |
|       tmp_s_reg_958       |    1   |
+---------------------------+--------+
|           Total           |   215  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_122 |  p0  |   4  |  12  |   48   ||    21   |
| grp_access_fu_122 |  p3  |   4  |  12  |   48   ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  3.721  ||    42   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   952  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   42   |
|  Register |    -   |   215  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   215  |   994  |
+-----------+--------+--------+--------+
