// Seed: 3820847497
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1'b0 == 1;
  module_2();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  module_0(
      id_1, id_1
  );
endmodule
module module_2;
  id_1(
      !id_2, 1 ? 1 : 1, 1, 1'h0, id_3, 1
  );
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  assign id_3 = id_1;
  module_2();
endmodule
