strict digraph "" {
	node [label="\N"];
	"Leaf_1708:AL"	 [def_var="['SetRxCIrq_sync3']",
		label="Leaf_1708:AL"];
	"1710:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee042090>",
		fillcolor=springgreen,
		label="1710:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1713:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee0420d0>",
		fillcolor=firebrick,
		label="1713:NS
SetRxCIrq_sync3 <= SetRxCIrq_sync2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee0420d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1710:IF" -> "1713:NS"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1710];
	"1711:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee042290>",
		fillcolor=firebrick,
		label="1711:NS
SetRxCIrq_sync3 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee042290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1710:IF" -> "1711:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1710];
	"1713:NS" -> "Leaf_1708:AL"	 [cond="[]",
		lineno=None];
	"1709:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee042410>",
		fillcolor=turquoise,
		label="1709:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1709:BL" -> "1710:IF"	 [cond="[]",
		lineno=None];
	"1711:NS" -> "Leaf_1708:AL"	 [cond="[]",
		lineno=None];
	"1708:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee042450>",
		clk_sens=True,
		fillcolor=gold,
		label="1708:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'SetRxCIrq_sync2']"];
	"1708:AL" -> "1709:BL"	 [cond="[]",
		lineno=None];
}
