{"Nandhini Chandramoorthy": [0, ["Exploring architectural heterogeneity in intelligent vision systems", ["Nandhini Chandramoorthy", "Giuseppe Tagliavini", "Kevin M. Irick", "Antonio Pullini", "Siddharth Advani", "Sulaiman Al Habsi", "Matthew Cotter", "John Sampson", "Vijaykrishnan Narayanan", "Luca Benini"], "https://doi.org/10.1109/HPCA.2015.7056017", 12, "hpca", 2015]], "Giuseppe Tagliavini": [0, ["Exploring architectural heterogeneity in intelligent vision systems", ["Nandhini Chandramoorthy", "Giuseppe Tagliavini", "Kevin M. Irick", "Antonio Pullini", "Siddharth Advani", "Sulaiman Al Habsi", "Matthew Cotter", "John Sampson", "Vijaykrishnan Narayanan", "Luca Benini"], "https://doi.org/10.1109/HPCA.2015.7056017", 12, "hpca", 2015]], "Kevin M. Irick": [0, ["Exploring architectural heterogeneity in intelligent vision systems", ["Nandhini Chandramoorthy", "Giuseppe Tagliavini", "Kevin M. Irick", "Antonio Pullini", "Siddharth Advani", "Sulaiman Al Habsi", "Matthew Cotter", "John Sampson", "Vijaykrishnan Narayanan", "Luca Benini"], "https://doi.org/10.1109/HPCA.2015.7056017", 12, "hpca", 2015]], "Antonio Pullini": [0, ["Exploring architectural heterogeneity in intelligent vision systems", ["Nandhini Chandramoorthy", "Giuseppe Tagliavini", "Kevin M. Irick", "Antonio Pullini", "Siddharth Advani", "Sulaiman Al Habsi", "Matthew Cotter", "John Sampson", "Vijaykrishnan Narayanan", "Luca Benini"], "https://doi.org/10.1109/HPCA.2015.7056017", 12, "hpca", 2015]], "Siddharth Advani": [0, ["Exploring architectural heterogeneity in intelligent vision systems", ["Nandhini Chandramoorthy", "Giuseppe Tagliavini", "Kevin M. Irick", "Antonio Pullini", "Siddharth Advani", "Sulaiman Al Habsi", "Matthew Cotter", "John Sampson", "Vijaykrishnan Narayanan", "Luca Benini"], "https://doi.org/10.1109/HPCA.2015.7056017", 12, "hpca", 2015]], "Sulaiman Al Habsi": [0, ["Exploring architectural heterogeneity in intelligent vision systems", ["Nandhini Chandramoorthy", "Giuseppe Tagliavini", "Kevin M. Irick", "Antonio Pullini", "Siddharth Advani", "Sulaiman Al Habsi", "Matthew Cotter", "John Sampson", "Vijaykrishnan Narayanan", "Luca Benini"], "https://doi.org/10.1109/HPCA.2015.7056017", 12, "hpca", 2015]], "Matthew Cotter": [0, ["Exploring architectural heterogeneity in intelligent vision systems", ["Nandhini Chandramoorthy", "Giuseppe Tagliavini", "Kevin M. Irick", "Antonio Pullini", "Siddharth Advani", "Sulaiman Al Habsi", "Matthew Cotter", "John Sampson", "Vijaykrishnan Narayanan", "Luca Benini"], "https://doi.org/10.1109/HPCA.2015.7056017", 12, "hpca", 2015]], "John Sampson": [0, ["Exploring architectural heterogeneity in intelligent vision systems", ["Nandhini Chandramoorthy", "Giuseppe Tagliavini", "Kevin M. Irick", "Antonio Pullini", "Siddharth Advani", "Sulaiman Al Habsi", "Matthew Cotter", "John Sampson", "Vijaykrishnan Narayanan", "Luca Benini"], "https://doi.org/10.1109/HPCA.2015.7056017", 12, "hpca", 2015]], "Vijaykrishnan Narayanan": [0, ["Exploring architectural heterogeneity in intelligent vision systems", ["Nandhini Chandramoorthy", "Giuseppe Tagliavini", "Kevin M. Irick", "Antonio Pullini", "Siddharth Advani", "Sulaiman Al Habsi", "Matthew Cotter", "John Sampson", "Vijaykrishnan Narayanan", "Luca Benini"], "https://doi.org/10.1109/HPCA.2015.7056017", 12, "hpca", 2015], ["Architecture exploration for ambient energy harvesting nonvolatile processors", ["Kaisheng Ma", "Yang Zheng", "Shuangchen Li", "Karthik Swaminathan", "Xueqing Li", "Yongpan Liu", "Jack Sampson", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/HPCA.2015.7056060", 12, "hpca", 2015]], "Luca Benini": [0, ["Exploring architectural heterogeneity in intelligent vision systems", ["Nandhini Chandramoorthy", "Giuseppe Tagliavini", "Kevin M. Irick", "Antonio Pullini", "Siddharth Advani", "Sulaiman Al Habsi", "Matthew Cotter", "John Sampson", "Vijaykrishnan Narayanan", "Luca Benini"], "https://doi.org/10.1109/HPCA.2015.7056017", 12, "hpca", 2015]], "Arthur Perais": [0, ["BeBoP: A cost effective predictor infrastructure for superscalar value prediction", ["Arthur Perais", "Andre Seznec"], "https://doi.org/10.1109/HPCA.2015.7056018", 13, "hpca", 2015]], "Andre Seznec": [0, ["BeBoP: A cost effective predictor infrastructure for superscalar value prediction", ["Arthur Perais", "Andre Seznec"], "https://doi.org/10.1109/HPCA.2015.7056018", 13, "hpca", 2015], ["Prediction-based superpage-friendly TLB designs", ["Misel-Myrto Papadopoulou", "Xin Tong", "Andre Seznec", "Andreas Moshovos"], "https://doi.org/10.1109/HPCA.2015.7056034", 13, "hpca", 2015]], "Timothy Hayes": [0, ["VSR sort: A novel vectorised sorting algorithm & architecture extensions for future microprocessors", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2015.7056019", 13, "hpca", 2015]], "Oscar Palomar": [0, ["VSR sort: A novel vectorised sorting algorithm & architecture extensions for future microprocessors", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2015.7056019", 13, "hpca", 2015]], "Osman S. Unsal": [0, ["VSR sort: A novel vectorised sorting algorithm & architecture extensions for future microprocessors", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2015.7056019", 13, "hpca", 2015]], "Adrian Cristal": [0, ["VSR sort: A novel vectorised sorting algorithm & architecture extensions for future microprocessors", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2015.7056019", 13, "hpca", 2015]], "Mateo Valero": [0, ["VSR sort: A novel vectorised sorting algorithm & architecture extensions for future microprocessors", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2015.7056019", 13, "hpca", 2015], ["Increasing multicore system efficiency through intelligent bandwidth shifting", ["Victor Jimenez", "Alper Buyuktosunoglu", "Pradip Bose", "Francis P. OConnell", "Francisco J. Cazorla", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2015.7056020", 12, "hpca", 2015]], "Victor Jimenez": [0, ["Increasing multicore system efficiency through intelligent bandwidth shifting", ["Victor Jimenez", "Alper Buyuktosunoglu", "Pradip Bose", "Francis P. OConnell", "Francisco J. Cazorla", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2015.7056020", 12, "hpca", 2015]], "Alper Buyuktosunoglu": [0, ["Increasing multicore system efficiency through intelligent bandwidth shifting", ["Victor Jimenez", "Alper Buyuktosunoglu", "Pradip Bose", "Francis P. OConnell", "Francisco J. Cazorla", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2015.7056020", 12, "hpca", 2015]], "Pradip Bose": [0, ["Increasing multicore system efficiency through intelligent bandwidth shifting", ["Victor Jimenez", "Alper Buyuktosunoglu", "Pradip Bose", "Francis P. OConnell", "Francisco J. Cazorla", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2015.7056020", 12, "hpca", 2015], ["Quantifying sources of error in McPAT and potential impacts on architectural studies", ["Sam Likun Xi", "Hans M. Jacobson", "Pradip Bose", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2015.7056064", 13, "hpca", 2015]], "Francis P. OConnell": [0, ["Increasing multicore system efficiency through intelligent bandwidth shifting", ["Victor Jimenez", "Alper Buyuktosunoglu", "Pradip Bose", "Francis P. OConnell", "Francisco J. Cazorla", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2015.7056020", 12, "hpca", 2015]], "Francisco J. Cazorla": [0, ["Increasing multicore system efficiency through intelligent bandwidth shifting", ["Victor Jimenez", "Alper Buyuktosunoglu", "Pradip Bose", "Francis P. OConnell", "Francisco J. Cazorla", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2015.7056020", 12, "hpca", 2015]], "Gennady Pekhimenko": [0, ["Exploiting compressed block size as an indicator of future reuse", ["Gennady Pekhimenko", "Tyler Huberty", "Rui Cai", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1109/HPCA.2015.7056021", 13, "hpca", 2015], ["Adaptive-latency DRAM: Optimizing DRAM timing for the common-case", ["Donghyuk Lee", "Yoongu Kim", "Gennady Pekhimenko", "Samira Manabi Khan", "Vivek Seshadri", "Kevin Kai-Wei Chang", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2015.7056057", 13, "hpca", 2015]], "Tyler Huberty": [0, ["Exploiting compressed block size as an indicator of future reuse", ["Gennady Pekhimenko", "Tyler Huberty", "Rui Cai", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1109/HPCA.2015.7056021", 13, "hpca", 2015]], "Rui Cai": [0, ["Exploiting compressed block size as an indicator of future reuse", ["Gennady Pekhimenko", "Tyler Huberty", "Rui Cai", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1109/HPCA.2015.7056021", 13, "hpca", 2015]], "Onur Mutlu": [0, ["Exploiting compressed block size as an indicator of future reuse", ["Gennady Pekhimenko", "Tyler Huberty", "Rui Cai", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1109/HPCA.2015.7056021", 13, "hpca", 2015], ["Adaptive-latency DRAM: Optimizing DRAM timing for the common-case", ["Donghyuk Lee", "Yoongu Kim", "Gennady Pekhimenko", "Samira Manabi Khan", "Vivek Seshadri", "Kevin Kai-Wei Chang", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2015.7056057", 13, "hpca", 2015], ["Data retention in MLC NAND flash memory: Characterization, optimization, and recovery", ["Yu Cai", "Yixin Luo", "Erich F. Haratsch", "Ken Mai", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2015.7056062", 13, "hpca", 2015]], "Phillip B. Gibbons": [0, ["Exploiting compressed block size as an indicator of future reuse", ["Gennady Pekhimenko", "Tyler Huberty", "Rui Cai", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1109/HPCA.2015.7056021", 13, "hpca", 2015]], "Michael A. Kozuch": [0, ["Exploiting compressed block size as an indicator of future reuse", ["Gennady Pekhimenko", "Tyler Huberty", "Rui Cai", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1109/HPCA.2015.7056021", 13, "hpca", 2015]], "Todd C. Mowry": [0, ["Exploiting compressed block size as an indicator of future reuse", ["Gennady Pekhimenko", "Tyler Huberty", "Rui Cai", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "https://doi.org/10.1109/HPCA.2015.7056021", 13, "hpca", 2015]], "Nathan Beckmann": [0, ["Talus: A simple way to remove cliffs in cache performance", ["Nathan Beckmann", "Daniel Sanchez"], "https://doi.org/10.1109/HPCA.2015.7056022", 12, "hpca", 2015], ["Scaling distributed cache hierarchies through computation and data co-scheduling", ["Nathan Beckmann", "Po-An Tsai", "Daniel Sanchez"], "https://doi.org/10.1109/HPCA.2015.7056061", 13, "hpca", 2015]], "Daniel Sanchez": [0, ["Talus: A simple way to remove cliffs in cache performance", ["Nathan Beckmann", "Daniel Sanchez"], "https://doi.org/10.1109/HPCA.2015.7056022", 12, "hpca", 2015], ["Scaling distributed cache hierarchies through computation and data co-scheduling", ["Nathan Beckmann", "Po-An Tsai", "Daniel Sanchez"], "https://doi.org/10.1109/HPCA.2015.7056061", 13, "hpca", 2015]], "Xiaolong Xie": [0, ["Coordinated static and dynamic cache bypassing for GPUs", ["Xiaolong Xie", "Yun Liang", "Yu Wang", "Guangyu Sun", "Tao Wang"], "https://doi.org/10.1109/HPCA.2015.7056023", 13, "hpca", 2015]], "Yun Liang": [0, ["Coordinated static and dynamic cache bypassing for GPUs", ["Xiaolong Xie", "Yun Liang", "Yu Wang", "Guangyu Sun", "Tao Wang"], "https://doi.org/10.1109/HPCA.2015.7056023", 13, "hpca", 2015]], "Yu Wang": [0, ["Coordinated static and dynamic cache bypassing for GPUs", ["Xiaolong Xie", "Yun Liang", "Yu Wang", "Guangyu Sun", "Tao Wang"], "https://doi.org/10.1109/HPCA.2015.7056023", 13, "hpca", 2015]], "Guangyu Sun": [0.00010970059156534262, ["Coordinated static and dynamic cache bypassing for GPUs", ["Xiaolong Xie", "Yun Liang", "Yu Wang", "Guangyu Sun", "Tao Wang"], "https://doi.org/10.1109/HPCA.2015.7056023", 13, "hpca", 2015]], "Tao Wang": [0.0013258791295811534, ["Coordinated static and dynamic cache bypassing for GPUs", ["Xiaolong Xie", "Yun Liang", "Yu Wang", "Guangyu Sun", "Tao Wang"], "https://doi.org/10.1109/HPCA.2015.7056023", 13, "hpca", 2015]], "Dong Li": [0, ["Priority-based cache allocation in throughput processors", ["Dong Li", "Minsoo Rhu", "Daniel R. Johnson", "Mike OConnor", "Mattan Erez", "Doug Burger", "Donald S. Fussell", "Stephen W. Redder"], "https://doi.org/10.1109/HPCA.2015.7056024", 12, "hpca", 2015]], "Minsoo Rhu": [1, ["Priority-based cache allocation in throughput processors", ["Dong Li", "Minsoo Rhu", "Daniel R. Johnson", "Mike OConnor", "Mattan Erez", "Doug Burger", "Donald S. Fussell", "Stephen W. Redder"], "https://doi.org/10.1109/HPCA.2015.7056024", 12, "hpca", 2015]], "Daniel R. Johnson": [0, ["Priority-based cache allocation in throughput processors", ["Dong Li", "Minsoo Rhu", "Daniel R. Johnson", "Mike OConnor", "Mattan Erez", "Doug Burger", "Donald S. Fussell", "Stephen W. Redder"], "https://doi.org/10.1109/HPCA.2015.7056024", 12, "hpca", 2015]], "Mike OConnor": [0, ["Priority-based cache allocation in throughput processors", ["Dong Li", "Minsoo Rhu", "Daniel R. Johnson", "Mike OConnor", "Mattan Erez", "Doug Burger", "Donald S. Fussell", "Stephen W. Redder"], "https://doi.org/10.1109/HPCA.2015.7056024", 12, "hpca", 2015], ["Unlocking bandwidth for GPUs in CC-NUMA systems", ["Neha Agarwal", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2015.7056046", 12, "hpca", 2015]], "Mattan Erez": [0, ["Priority-based cache allocation in throughput processors", ["Dong Li", "Minsoo Rhu", "Daniel R. Johnson", "Mike OConnor", "Mattan Erez", "Doug Burger", "Donald S. Fussell", "Stephen W. Redder"], "https://doi.org/10.1109/HPCA.2015.7056024", 12, "hpca", 2015], ["Bamboo ECC: Strong, safe, and flexible codes for reliable computer memory", ["Jungrae Kim", "Michael B. Sullivan", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2015.7056025", 12, "hpca", 2015], ["Balancing reliability, cost, and performance tradeoffs with FreeFault", ["Dong-Wan Kim", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2015.7056053", 12, "hpca", 2015]], "Doug Burger": [0, ["Priority-based cache allocation in throughput processors", ["Dong Li", "Minsoo Rhu", "Daniel R. Johnson", "Mike OConnor", "Mattan Erez", "Doug Burger", "Donald S. Fussell", "Stephen W. Redder"], "https://doi.org/10.1109/HPCA.2015.7056024", 12, "hpca", 2015]], "Donald S. Fussell": [0, ["Priority-based cache allocation in throughput processors", ["Dong Li", "Minsoo Rhu", "Daniel R. Johnson", "Mike OConnor", "Mattan Erez", "Doug Burger", "Donald S. Fussell", "Stephen W. Redder"], "https://doi.org/10.1109/HPCA.2015.7056024", 12, "hpca", 2015]], "Stephen W. Redder": [0, ["Priority-based cache allocation in throughput processors", ["Dong Li", "Minsoo Rhu", "Daniel R. Johnson", "Mike OConnor", "Mattan Erez", "Doug Burger", "Donald S. Fussell", "Stephen W. Redder"], "https://doi.org/10.1109/HPCA.2015.7056024", 12, "hpca", 2015]], "Jungrae Kim": [0.9997474253177643, ["Bamboo ECC: Strong, safe, and flexible codes for reliable computer memory", ["Jungrae Kim", "Michael B. Sullivan", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2015.7056025", 12, "hpca", 2015]], "Michael B. Sullivan": [0, ["Bamboo ECC: Strong, safe, and flexible codes for reliable computer memory", ["Jungrae Kim", "Michael B. Sullivan", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2015.7056025", 12, "hpca", 2015]], "Xiaodong Wang": [2.8858707423751184e-07, ["XChange: A market-based approach to scalable dynamic multi-resource allocation in multicore architectures", ["Xiaodong Wang", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2015.7056026", 13, "hpca", 2015]], "Jose F. Martinez": [0, ["XChange: A market-based approach to scalable dynamic multi-resource allocation in multicore architectures", ["Xiaodong Wang", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2015.7056026", 13, "hpca", 2015]], "Mitesh R. Meswani": [0, ["Heterogeneous memory architectures: A HW/SW approach for mixing die-stacked and off-package memories", ["Mitesh R. Meswani", "Sergey Blagodurov", "David Roberts", "John Slice", "Mike Ignatowski", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2015.7056027", 11, "hpca", 2015]], "Sergey Blagodurov": [0, ["Heterogeneous memory architectures: A HW/SW approach for mixing die-stacked and off-package memories", ["Mitesh R. Meswani", "Sergey Blagodurov", "David Roberts", "John Slice", "Mike Ignatowski", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2015.7056027", 11, "hpca", 2015]], "David Roberts": [0, ["Heterogeneous memory architectures: A HW/SW approach for mixing die-stacked and off-package memories", ["Mitesh R. Meswani", "Sergey Blagodurov", "David Roberts", "John Slice", "Mike Ignatowski", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2015.7056027", 11, "hpca", 2015]], "John Slice": [0, ["Heterogeneous memory architectures: A HW/SW approach for mixing die-stacked and off-package memories", ["Mitesh R. Meswani", "Sergey Blagodurov", "David Roberts", "John Slice", "Mike Ignatowski", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2015.7056027", 11, "hpca", 2015]], "Mike Ignatowski": [0, ["Heterogeneous memory architectures: A HW/SW approach for mixing die-stacked and off-package memories", ["Mitesh R. Meswani", "Sergey Blagodurov", "David Roberts", "John Slice", "Mike Ignatowski", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2015.7056027", 11, "hpca", 2015]], "Gabriel H. Loh": [0, ["Heterogeneous memory architectures: A HW/SW approach for mixing die-stacked and off-package memories", ["Mitesh R. Meswani", "Sergey Blagodurov", "David Roberts", "John Slice", "Mike Ignatowski", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2015.7056027", 11, "hpca", 2015]], "Yuhao Zhu": [0, ["Event-based scheduling for energy-efficient QoS (eQoS) in mobile Web applications", ["Yuhao Zhu", "Matthew Halpern", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2015.7056028", 13, "hpca", 2015]], "Matthew Halpern": [0, ["Event-based scheduling for energy-efficient QoS (eQoS) in mobile Web applications", ["Yuhao Zhu", "Matthew Halpern", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2015.7056028", 13, "hpca", 2015]], "Vijay Janapa Reddi": [0, ["Event-based scheduling for energy-efficient QoS (eQoS) in mobile Web applications", ["Yuhao Zhu", "Matthew Halpern", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2015.7056028", 13, "hpca", 2015], ["GPU voltage noise: Characterization and hierarchical smoothing of spatial and temporal voltage noise interference in GPU architectures", ["Jingwen Leng", "Yazhou Zu", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2015.7056030", 13, "hpca", 2015]], "Nachiappan Chidambaram Nachiappan": [0, ["Domain knowledge based energy management in handhelds", ["Nachiappan Chidambaram Nachiappan", "Praveen Yedlapalli", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2015.7056029", 11, "hpca", 2015]], "Praveen Yedlapalli": [0, ["Domain knowledge based energy management in handhelds", ["Nachiappan Chidambaram Nachiappan", "Praveen Yedlapalli", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2015.7056029", 11, "hpca", 2015]], "Niranjan Soundararajan": [0, ["Domain knowledge based energy management in handhelds", ["Nachiappan Chidambaram Nachiappan", "Praveen Yedlapalli", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2015.7056029", 11, "hpca", 2015]], "Anand Sivasubramaniam": [0, ["Domain knowledge based energy management in handhelds", ["Nachiappan Chidambaram Nachiappan", "Praveen Yedlapalli", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2015.7056029", 11, "hpca", 2015]], "Mahmut T. Kandemir": [0, ["Domain knowledge based energy management in handhelds", ["Nachiappan Chidambaram Nachiappan", "Praveen Yedlapalli", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2015.7056029", 11, "hpca", 2015]], "Ravishankar R. Iyer": [0, ["Domain knowledge based energy management in handhelds", ["Nachiappan Chidambaram Nachiappan", "Praveen Yedlapalli", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2015.7056029", 11, "hpca", 2015]], "Chita R. Das": [0, ["Domain knowledge based energy management in handhelds", ["Nachiappan Chidambaram Nachiappan", "Praveen Yedlapalli", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2015.7056029", 11, "hpca", 2015]], "Jingwen Leng": [0, ["GPU voltage noise: Characterization and hierarchical smoothing of spatial and temporal voltage noise interference in GPU architectures", ["Jingwen Leng", "Yazhou Zu", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2015.7056030", 13, "hpca", 2015]], "Yazhou Zu": [0, ["GPU voltage noise: Characterization and hierarchical smoothing of spatial and temporal voltage noise interference in GPU architectures", ["Jingwen Leng", "Yazhou Zu", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2015.7056030", 13, "hpca", 2015]], "Ankit Sethia": [0, ["Mascar: Speeding up GPU warps by reducing memory pitstops", ["Ankit Sethia", "Davoud Anoushe Jamshidi", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2015.7056031", 12, "hpca", 2015]], "Davoud Anoushe Jamshidi": [0, ["Mascar: Speeding up GPU warps by reducing memory pitstops", ["Ankit Sethia", "Davoud Anoushe Jamshidi", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2015.7056031", 12, "hpca", 2015]], "Scott A. Mahlke": [0, ["Mascar: Speeding up GPU warps by reducing memory pitstops", ["Ankit Sethia", "Davoud Anoushe Jamshidi", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2015.7056031", 12, "hpca", 2015]], "Alberto Ros": [0, ["Hierarchical private/shared classification: The key to simple and efficient coherence for clustered cache hierarchies", ["Alberto Ros", "Mahdad Davari", "Stefanos Kaxiras"], "https://doi.org/10.1109/HPCA.2015.7056032", 12, "hpca", 2015]], "Mahdad Davari": [0, ["Hierarchical private/shared classification: The key to simple and efficient coherence for clustered cache hierarchies", ["Alberto Ros", "Mahdad Davari", "Stefanos Kaxiras"], "https://doi.org/10.1109/HPCA.2015.7056032", 12, "hpca", 2015]], "Stefanos Kaxiras": [0, ["Hierarchical private/shared classification: The key to simple and efficient coherence for clustered cache hierarchies", ["Alberto Ros", "Mahdad Davari", "Stefanos Kaxiras"], "https://doi.org/10.1109/HPCA.2015.7056032", 12, "hpca", 2015]], "Lucia G. Menezo": [0, ["Flask coherence: A morphable hybrid coherence protocol to balance energy, performance and scalability", ["Lucia G. Menezo", "Valentin Puente", "Jose-Angel Gregorio"], "https://doi.org/10.1109/HPCA.2015.7056033", 12, "hpca", 2015]], "Valentin Puente": [0, ["Flask coherence: A morphable hybrid coherence protocol to balance energy, performance and scalability", ["Lucia G. Menezo", "Valentin Puente", "Jose-Angel Gregorio"], "https://doi.org/10.1109/HPCA.2015.7056033", 12, "hpca", 2015]], "Jose-Angel Gregorio": [0, ["Flask coherence: A morphable hybrid coherence protocol to balance energy, performance and scalability", ["Lucia G. Menezo", "Valentin Puente", "Jose-Angel Gregorio"], "https://doi.org/10.1109/HPCA.2015.7056033", 12, "hpca", 2015]], "Misel-Myrto Papadopoulou": [0, ["Prediction-based superpage-friendly TLB designs", ["Misel-Myrto Papadopoulou", "Xin Tong", "Andre Seznec", "Andreas Moshovos"], "https://doi.org/10.1109/HPCA.2015.7056034", 13, "hpca", 2015]], "Xin Tong": [0, ["Prediction-based superpage-friendly TLB designs", ["Misel-Myrto Papadopoulou", "Xin Tong", "Andre Seznec", "Andreas Moshovos"], "https://doi.org/10.1109/HPCA.2015.7056034", 13, "hpca", 2015]], "Andreas Moshovos": [0, ["Prediction-based superpage-friendly TLB designs", ["Misel-Myrto Papadopoulou", "Xin Tong", "Andre Seznec", "Andreas Moshovos"], "https://doi.org/10.1109/HPCA.2015.7056034", 13, "hpca", 2015]], "Yu Du": [0, ["Supporting superpages in non-contiguous physical memory", ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Mosse", "Rami G. Melhem"], "https://doi.org/10.1109/HPCA.2015.7056035", 12, "hpca", 2015]], "Miao Zhou": [0, ["Supporting superpages in non-contiguous physical memory", ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Mosse", "Rami G. Melhem"], "https://doi.org/10.1109/HPCA.2015.7056035", 12, "hpca", 2015]], "Bruce R. Childers": [0, ["Supporting superpages in non-contiguous physical memory", ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Mosse", "Rami G. Melhem"], "https://doi.org/10.1109/HPCA.2015.7056035", 12, "hpca", 2015]], "Daniel Mosse": [0, ["Supporting superpages in non-contiguous physical memory", ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Mosse", "Rami G. Melhem"], "https://doi.org/10.1109/HPCA.2015.7056035", 12, "hpca", 2015], ["Octopus-Man: QoS-driven task management for heterogeneous multicores in warehouse-scale computers", ["Vinicius Petrucci", "Michael A. Laurenzano", "John Doherty", "Yunqi Zhang", "Daniel Mosse", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/HPCA.2015.7056037", 13, "hpca", 2015]], "Rami G. Melhem": [0, ["Supporting superpages in non-contiguous physical memory", ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Mosse", "Rami G. Melhem"], "https://doi.org/10.1109/HPCA.2015.7056035", 12, "hpca", 2015], ["CAFO: Cost aware flip optimization for asymmetric memories", ["Rakan Maddah", "Seyed Mohammad Seyedzadeh", "Rami G. Melhem"], "https://doi.org/10.1109/HPCA.2015.7056043", 11, "hpca", 2015]], "Mohammad A. Islam": [0, ["Paying to save: Reducing cost of colocation data center via rewards", ["Mohammad A. Islam", "A. Hasan Mahmud", "Shaolei Ren", "Xiaorui Wang"], "https://doi.org/10.1109/HPCA.2015.7056036", 11, "hpca", 2015]], "A. Hasan Mahmud": [0, ["Paying to save: Reducing cost of colocation data center via rewards", ["Mohammad A. Islam", "A. Hasan Mahmud", "Shaolei Ren", "Xiaorui Wang"], "https://doi.org/10.1109/HPCA.2015.7056036", 11, "hpca", 2015]], "Shaolei Ren": [0, ["Paying to save: Reducing cost of colocation data center via rewards", ["Mohammad A. Islam", "A. Hasan Mahmud", "Shaolei Ren", "Xiaorui Wang"], "https://doi.org/10.1109/HPCA.2015.7056036", 11, "hpca", 2015]], "Xiaorui Wang": [8.41452298463996e-12, ["Paying to save: Reducing cost of colocation data center via rewards", ["Mohammad A. Islam", "A. Hasan Mahmud", "Shaolei Ren", "Xiaorui Wang"], "https://doi.org/10.1109/HPCA.2015.7056036", 11, "hpca", 2015]], "Vinicius Petrucci": [0, ["Octopus-Man: QoS-driven task management for heterogeneous multicores in warehouse-scale computers", ["Vinicius Petrucci", "Michael A. Laurenzano", "John Doherty", "Yunqi Zhang", "Daniel Mosse", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/HPCA.2015.7056037", 13, "hpca", 2015]], "Michael A. Laurenzano": [0, ["Octopus-Man: QoS-driven task management for heterogeneous multicores in warehouse-scale computers", ["Vinicius Petrucci", "Michael A. Laurenzano", "John Doherty", "Yunqi Zhang", "Daniel Mosse", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/HPCA.2015.7056037", 13, "hpca", 2015], ["Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting", ["Chang-Hong Hsu", "Yunqi Zhang", "Michael A. Laurenzano", "David Meisner", "Thomas F. Wenisch", "Jason Mars", "Lingjia Tang", "Ronald G. Dreslinski"], "https://doi.org/10.1109/HPCA.2015.7056039", 12, "hpca", 2015]], "John Doherty": [0, ["Octopus-Man: QoS-driven task management for heterogeneous multicores in warehouse-scale computers", ["Vinicius Petrucci", "Michael A. Laurenzano", "John Doherty", "Yunqi Zhang", "Daniel Mosse", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/HPCA.2015.7056037", 13, "hpca", 2015]], "Yunqi Zhang": [0, ["Octopus-Man: QoS-driven task management for heterogeneous multicores in warehouse-scale computers", ["Vinicius Petrucci", "Michael A. Laurenzano", "John Doherty", "Yunqi Zhang", "Daniel Mosse", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/HPCA.2015.7056037", 13, "hpca", 2015], ["Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting", ["Chang-Hong Hsu", "Yunqi Zhang", "Michael A. Laurenzano", "David Meisner", "Thomas F. Wenisch", "Jason Mars", "Lingjia Tang", "Ronald G. Dreslinski"], "https://doi.org/10.1109/HPCA.2015.7056039", 12, "hpca", 2015]], "Jason Mars": [0, ["Octopus-Man: QoS-driven task management for heterogeneous multicores in warehouse-scale computers", ["Vinicius Petrucci", "Michael A. Laurenzano", "John Doherty", "Yunqi Zhang", "Daniel Mosse", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/HPCA.2015.7056037", 13, "hpca", 2015], ["Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting", ["Chang-Hong Hsu", "Yunqi Zhang", "Michael A. Laurenzano", "David Meisner", "Thomas F. Wenisch", "Jason Mars", "Lingjia Tang", "Ronald G. Dreslinski"], "https://doi.org/10.1109/HPCA.2015.7056039", 12, "hpca", 2015]], "Lingjia Tang": [0, ["Octopus-Man: QoS-driven task management for heterogeneous multicores in warehouse-scale computers", ["Vinicius Petrucci", "Michael A. Laurenzano", "John Doherty", "Yunqi Zhang", "Daniel Mosse", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/HPCA.2015.7056037", 13, "hpca", 2015], ["Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting", ["Chang-Hong Hsu", "Yunqi Zhang", "Michael A. Laurenzano", "David Meisner", "Thomas F. Wenisch", "Jason Mars", "Lingjia Tang", "Ronald G. Dreslinski"], "https://doi.org/10.1109/HPCA.2015.7056039", 12, "hpca", 2015]], "Ming Liu": [0, ["Understanding the virtualization \"Tax\" of scale-out pass-through GPUs in GaaS clouds: An empirical study", ["Ming Liu", "Tao Li", "Neo Jia", "Andy Currid", "Vladimir Troy"], "https://doi.org/10.1109/HPCA.2015.7056038", 12, "hpca", 2015]], "Tao Li": [0, ["Understanding the virtualization \"Tax\" of scale-out pass-through GPUs in GaaS clouds: An empirical study", ["Ming Liu", "Tao Li", "Neo Jia", "Andy Currid", "Vladimir Troy"], "https://doi.org/10.1109/HPCA.2015.7056038", 12, "hpca", 2015]], "Neo Jia": [0, ["Understanding the virtualization \"Tax\" of scale-out pass-through GPUs in GaaS clouds: An empirical study", ["Ming Liu", "Tao Li", "Neo Jia", "Andy Currid", "Vladimir Troy"], "https://doi.org/10.1109/HPCA.2015.7056038", 12, "hpca", 2015]], "Andy Currid": [0, ["Understanding the virtualization \"Tax\" of scale-out pass-through GPUs in GaaS clouds: An empirical study", ["Ming Liu", "Tao Li", "Neo Jia", "Andy Currid", "Vladimir Troy"], "https://doi.org/10.1109/HPCA.2015.7056038", 12, "hpca", 2015]], "Vladimir Troy": [0, ["Understanding the virtualization \"Tax\" of scale-out pass-through GPUs in GaaS clouds: An empirical study", ["Ming Liu", "Tao Li", "Neo Jia", "Andy Currid", "Vladimir Troy"], "https://doi.org/10.1109/HPCA.2015.7056038", 12, "hpca", 2015]], "Chang-Hong Hsu": [0, ["Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting", ["Chang-Hong Hsu", "Yunqi Zhang", "Michael A. Laurenzano", "David Meisner", "Thomas F. Wenisch", "Jason Mars", "Lingjia Tang", "Ronald G. Dreslinski"], "https://doi.org/10.1109/HPCA.2015.7056039", 12, "hpca", 2015]], "David Meisner": [0, ["Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting", ["Chang-Hong Hsu", "Yunqi Zhang", "Michael A. Laurenzano", "David Meisner", "Thomas F. Wenisch", "Jason Mars", "Lingjia Tang", "Ronald G. Dreslinski"], "https://doi.org/10.1109/HPCA.2015.7056039", 12, "hpca", 2015]], "Thomas F. Wenisch": [0, ["Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting", ["Chang-Hong Hsu", "Yunqi Zhang", "Michael A. Laurenzano", "David Meisner", "Thomas F. Wenisch", "Jason Mars", "Lingjia Tang", "Ronald G. Dreslinski"], "https://doi.org/10.1109/HPCA.2015.7056039", 12, "hpca", 2015], ["Unlocking bandwidth for GPUs in CC-NUMA systems", ["Neha Agarwal", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2015.7056046", 12, "hpca", 2015]], "Ronald G. Dreslinski": [0, ["Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting", ["Chang-Hong Hsu", "Yunqi Zhang", "Michael A. Laurenzano", "David Meisner", "Thomas F. Wenisch", "Jason Mars", "Lingjia Tang", "Ronald G. Dreslinski"], "https://doi.org/10.1109/HPCA.2015.7056039", 12, "hpca", 2015]], "Amin Farmahini Farahani": [0, ["NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules", ["Amin Farmahini Farahani", "Jung Ho Ahn", "Katherine Morrow", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2015.7056040", 13, "hpca", 2015]], "Jung Ho Ahn": [0.9047393798828125, ["NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules", ["Amin Farmahini Farahani", "Jung Ho Ahn", "Katherine Morrow", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2015.7056040", 13, "hpca", 2015], ["Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems", ["Hao Wang", "Chang-Jae Park", "Gyungsu Byun", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2015.7056041", 13, "hpca", 2015], ["CiDRA: A cache-inspired DRAM resilience architecture", ["Young Hoon Son", "Sukhan Lee", "Seongil O", "Sanghyuk Kwon", "Nam Sung Kim", "Jung Ho Ahn"], "https://doi.org/10.1109/HPCA.2015.7056058", 12, "hpca", 2015]], "Katherine Morrow": [0, ["NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules", ["Amin Farmahini Farahani", "Jung Ho Ahn", "Katherine Morrow", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2015.7056040", 13, "hpca", 2015]], "Nam Sung Kim": [0.9872660338878632, ["NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules", ["Amin Farmahini Farahani", "Jung Ho Ahn", "Katherine Morrow", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2015.7056040", 13, "hpca", 2015], ["Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems", ["Hao Wang", "Chang-Jae Park", "Gyungsu Byun", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2015.7056041", 13, "hpca", 2015], ["iPatch: Intelligent fault patching to improve energy efficiency", ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2015.7056052", 11, "hpca", 2015], ["CiDRA: A cache-inspired DRAM resilience architecture", ["Young Hoon Son", "Sukhan Lee", "Seongil O", "Sanghyuk Kwon", "Nam Sung Kim", "Jung Ho Ahn"], "https://doi.org/10.1109/HPCA.2015.7056058", 12, "hpca", 2015]], "Hao Wang": [0.05930126644670963, ["Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems", ["Hao Wang", "Chang-Jae Park", "Gyungsu Byun", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2015.7056041", 13, "hpca", 2015]], "Chang-Jae Park": [0.7664846926927567, ["Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems", ["Hao Wang", "Chang-Jae Park", "Gyungsu Byun", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2015.7056041", 13, "hpca", 2015]], "Gyungsu Byun": [0.9992431253194809, ["Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems", ["Hao Wang", "Chang-Jae Park", "Gyungsu Byun", "Jung Ho Ahn", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2015.7056041", 13, "hpca", 2015]], "Prashant J. Nair": [0, ["Reducing read latency of phase change memory via early read and Turbo Read", ["Prashant J. Nair", "Chia-Chen Chou", "Bipin Rajendran", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/HPCA.2015.7056042", 11, "hpca", 2015]], "Chia-Chen Chou": [0, ["Reducing read latency of phase change memory via early read and Turbo Read", ["Prashant J. Nair", "Chia-Chen Chou", "Bipin Rajendran", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/HPCA.2015.7056042", 11, "hpca", 2015]], "Bipin Rajendran": [0, ["Reducing read latency of phase change memory via early read and Turbo Read", ["Prashant J. Nair", "Chia-Chen Chou", "Bipin Rajendran", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/HPCA.2015.7056042", 11, "hpca", 2015]], "Moinuddin K. Qureshi": [0, ["Reducing read latency of phase change memory via early read and Turbo Read", ["Prashant J. Nair", "Chia-Chen Chou", "Bipin Rajendran", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/HPCA.2015.7056042", 11, "hpca", 2015]], "Rakan Maddah": [0, ["CAFO: Cost aware flip optimization for asymmetric memories", ["Rakan Maddah", "Seyed Mohammad Seyedzadeh", "Rami G. Melhem"], "https://doi.org/10.1109/HPCA.2015.7056043", 11, "hpca", 2015]], "Seyed Mohammad Seyedzadeh": [0, ["CAFO: Cost aware flip optimization for asymmetric memories", ["Rakan Maddah", "Seyed Mohammad Seyedzadeh", "Rami G. Melhem"], "https://doi.org/10.1109/HPCA.2015.7056043", 11, "hpca", 2015]], "Devesh Tiwari": [0, ["Understanding GPU errors on large-scale HPC systems and the implications for system design and operation", ["Devesh Tiwari", "Saurabh Gupta", "James H. Rogers", "Don Maxwell", "Paolo Rech", "Sudharshan S. Vazhkudai", "Daniel A. G. de Oliveira", "Dave Londo", "Nathan DeBardeleben", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Arthur S. Bland"], "https://doi.org/10.1109/HPCA.2015.7056044", 12, "hpca", 2015]], "Saurabh Gupta": [0, ["Understanding GPU errors on large-scale HPC systems and the implications for system design and operation", ["Devesh Tiwari", "Saurabh Gupta", "James H. Rogers", "Don Maxwell", "Paolo Rech", "Sudharshan S. Vazhkudai", "Daniel A. G. de Oliveira", "Dave Londo", "Nathan DeBardeleben", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Arthur S. Bland"], "https://doi.org/10.1109/HPCA.2015.7056044", 12, "hpca", 2015]], "James H. Rogers": [0, ["Understanding GPU errors on large-scale HPC systems and the implications for system design and operation", ["Devesh Tiwari", "Saurabh Gupta", "James H. Rogers", "Don Maxwell", "Paolo Rech", "Sudharshan S. Vazhkudai", "Daniel A. G. de Oliveira", "Dave Londo", "Nathan DeBardeleben", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Arthur S. Bland"], "https://doi.org/10.1109/HPCA.2015.7056044", 12, "hpca", 2015]], "Don Maxwell": [0, ["Understanding GPU errors on large-scale HPC systems and the implications for system design and operation", ["Devesh Tiwari", "Saurabh Gupta", "James H. Rogers", "Don Maxwell", "Paolo Rech", "Sudharshan S. Vazhkudai", "Daniel A. G. de Oliveira", "Dave Londo", "Nathan DeBardeleben", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Arthur S. Bland"], "https://doi.org/10.1109/HPCA.2015.7056044", 12, "hpca", 2015]], "Paolo Rech": [0, ["Understanding GPU errors on large-scale HPC systems and the implications for system design and operation", ["Devesh Tiwari", "Saurabh Gupta", "James H. Rogers", "Don Maxwell", "Paolo Rech", "Sudharshan S. Vazhkudai", "Daniel A. G. de Oliveira", "Dave Londo", "Nathan DeBardeleben", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Arthur S. Bland"], "https://doi.org/10.1109/HPCA.2015.7056044", 12, "hpca", 2015]], "Sudharshan S. Vazhkudai": [0, ["Understanding GPU errors on large-scale HPC systems and the implications for system design and operation", ["Devesh Tiwari", "Saurabh Gupta", "James H. Rogers", "Don Maxwell", "Paolo Rech", "Sudharshan S. Vazhkudai", "Daniel A. G. de Oliveira", "Dave Londo", "Nathan DeBardeleben", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Arthur S. Bland"], "https://doi.org/10.1109/HPCA.2015.7056044", 12, "hpca", 2015]], "Daniel A. G. de Oliveira": [0, ["Understanding GPU errors on large-scale HPC systems and the implications for system design and operation", ["Devesh Tiwari", "Saurabh Gupta", "James H. Rogers", "Don Maxwell", "Paolo Rech", "Sudharshan S. Vazhkudai", "Daniel A. G. de Oliveira", "Dave Londo", "Nathan DeBardeleben", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Arthur S. Bland"], "https://doi.org/10.1109/HPCA.2015.7056044", 12, "hpca", 2015]], "Dave Londo": [0, ["Understanding GPU errors on large-scale HPC systems and the implications for system design and operation", ["Devesh Tiwari", "Saurabh Gupta", "James H. Rogers", "Don Maxwell", "Paolo Rech", "Sudharshan S. Vazhkudai", "Daniel A. G. de Oliveira", "Dave Londo", "Nathan DeBardeleben", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Arthur S. Bland"], "https://doi.org/10.1109/HPCA.2015.7056044", 12, "hpca", 2015]], "Nathan DeBardeleben": [0, ["Understanding GPU errors on large-scale HPC systems and the implications for system design and operation", ["Devesh Tiwari", "Saurabh Gupta", "James H. Rogers", "Don Maxwell", "Paolo Rech", "Sudharshan S. Vazhkudai", "Daniel A. G. de Oliveira", "Dave Londo", "Nathan DeBardeleben", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Arthur S. Bland"], "https://doi.org/10.1109/HPCA.2015.7056044", 12, "hpca", 2015]], "Philippe Olivier Alexandre Navaux": [0, ["Understanding GPU errors on large-scale HPC systems and the implications for system design and operation", ["Devesh Tiwari", "Saurabh Gupta", "James H. Rogers", "Don Maxwell", "Paolo Rech", "Sudharshan S. Vazhkudai", "Daniel A. G. de Oliveira", "Dave Londo", "Nathan DeBardeleben", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Arthur S. Bland"], "https://doi.org/10.1109/HPCA.2015.7056044", 12, "hpca", 2015]], "Luigi Carro": [0, ["Understanding GPU errors on large-scale HPC systems and the implications for system design and operation", ["Devesh Tiwari", "Saurabh Gupta", "James H. Rogers", "Don Maxwell", "Paolo Rech", "Sudharshan S. Vazhkudai", "Daniel A. G. de Oliveira", "Dave Londo", "Nathan DeBardeleben", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Arthur S. Bland"], "https://doi.org/10.1109/HPCA.2015.7056044", 12, "hpca", 2015]], "Arthur S. Bland": [0, ["Understanding GPU errors on large-scale HPC systems and the implications for system design and operation", ["Devesh Tiwari", "Saurabh Gupta", "James H. Rogers", "Don Maxwell", "Paolo Rech", "Sudharshan S. Vazhkudai", "Daniel A. G. de Oliveira", "Dave Londo", "Nathan DeBardeleben", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Arthur S. Bland"], "https://doi.org/10.1109/HPCA.2015.7056044", 12, "hpca", 2015]], "Aamer Jaleel": [0, ["High performing cache hierarchies for server workloads: Relaxing inclusion to capture the latency benefits of exclusive caches", ["Aamer Jaleel", "Joseph Nuzman", "Adrian Moga", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2015.7056045", 11, "hpca", 2015]], "Joseph Nuzman": [0, ["High performing cache hierarchies for server workloads: Relaxing inclusion to capture the latency benefits of exclusive caches", ["Aamer Jaleel", "Joseph Nuzman", "Adrian Moga", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2015.7056045", 11, "hpca", 2015]], "Adrian Moga": [0, ["High performing cache hierarchies for server workloads: Relaxing inclusion to capture the latency benefits of exclusive caches", ["Aamer Jaleel", "Joseph Nuzman", "Adrian Moga", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2015.7056045", 11, "hpca", 2015]], "Simon C. Steely Jr.": [0, ["High performing cache hierarchies for server workloads: Relaxing inclusion to capture the latency benefits of exclusive caches", ["Aamer Jaleel", "Joseph Nuzman", "Adrian Moga", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2015.7056045", 11, "hpca", 2015]], "Joel S. Emer": [0, ["High performing cache hierarchies for server workloads: Relaxing inclusion to capture the latency benefits of exclusive caches", ["Aamer Jaleel", "Joseph Nuzman", "Adrian Moga", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2015.7056045", 11, "hpca", 2015]], "Neha Agarwal": [0, ["Unlocking bandwidth for GPUs in CC-NUMA systems", ["Neha Agarwal", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2015.7056046", 12, "hpca", 2015]], "David W. Nellans": [0, ["Unlocking bandwidth for GPUs in CC-NUMA systems", ["Neha Agarwal", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2015.7056046", 12, "hpca", 2015]], "Stephen W. Keckler": [0, ["Unlocking bandwidth for GPUs in CC-NUMA systems", ["Neha Agarwal", "David W. Nellans", "Mike OConnor", "Stephen W. Keckler", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2015.7056046", 12, "hpca", 2015]], "Manish Arora": [0, ["Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems", ["Manish Arora", "Srilatha Manne", "Indrani Paul", "Nuwan Jayasena", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2015.7056047", 12, "hpca", 2015]], "Srilatha Manne": [0, ["Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems", ["Manish Arora", "Srilatha Manne", "Indrani Paul", "Nuwan Jayasena", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2015.7056047", 12, "hpca", 2015]], "Indrani Paul": [0, ["Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems", ["Manish Arora", "Srilatha Manne", "Indrani Paul", "Nuwan Jayasena", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2015.7056047", 12, "hpca", 2015]], "Nuwan Jayasena": [0, ["Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems", ["Manish Arora", "Srilatha Manne", "Indrani Paul", "Nuwan Jayasena", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2015.7056047", 12, "hpca", 2015], ["GPGPU performance and power estimation using machine learning", ["Gene Y. Wu", "Joseph L. Greathouse", "Alexander Lyashevsky", "Nuwan Jayasena", "Derek Chiou"], "https://doi.org/10.1109/HPCA.2015.7056063", 13, "hpca", 2015]], "Dean M. Tullsen": [0, ["Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems", ["Manish Arora", "Srilatha Manne", "Indrani Paul", "Nuwan Jayasena", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2015.7056047", 12, "hpca", 2015]], "Lizhong Chen": [0, ["Power punch: Towards non-blocking power-gating of NoC routers", ["Lizhong Chen", "Di Zhu", "Massoud Pedram", "Timothy Mark Pinkston"], "https://doi.org/10.1109/HPCA.2015.7056048", 12, "hpca", 2015]], "Di Zhu": [0, ["Power punch: Towards non-blocking power-gating of NoC routers", ["Lizhong Chen", "Di Zhu", "Massoud Pedram", "Timothy Mark Pinkston"], "https://doi.org/10.1109/HPCA.2015.7056048", 12, "hpca", 2015]], "Massoud Pedram": [0, ["Power punch: Towards non-blocking power-gating of NoC routers", ["Lizhong Chen", "Di Zhu", "Massoud Pedram", "Timothy Mark Pinkston"], "https://doi.org/10.1109/HPCA.2015.7056048", 12, "hpca", 2015]], "Timothy Mark Pinkston": [0, ["Power punch: Towards non-blocking power-gating of NoC routers", ["Lizhong Chen", "Di Zhu", "Massoud Pedram", "Timothy Mark Pinkston"], "https://doi.org/10.1109/HPCA.2015.7056048", 12, "hpca", 2015]], "Ikki Fujiwara": [0, ["Augmenting low-latency HPC network with free-space optical links", ["Ikki Fujiwara", "Michihiro Koibuchi", "Tomoya Ozaki", "Hiroki Matsutani", "Henri Casanova"], "https://doi.org/10.1109/HPCA.2015.7056049", 12, "hpca", 2015]], "Michihiro Koibuchi": [0, ["Augmenting low-latency HPC network with free-space optical links", ["Ikki Fujiwara", "Michihiro Koibuchi", "Tomoya Ozaki", "Hiroki Matsutani", "Henri Casanova"], "https://doi.org/10.1109/HPCA.2015.7056049", 12, "hpca", 2015]], "Tomoya Ozaki": [0, ["Augmenting low-latency HPC network with free-space optical links", ["Ikki Fujiwara", "Michihiro Koibuchi", "Tomoya Ozaki", "Hiroki Matsutani", "Henri Casanova"], "https://doi.org/10.1109/HPCA.2015.7056049", 12, "hpca", 2015]], "Hiroki Matsutani": [0, ["Augmenting low-latency HPC network with free-space optical links", ["Ikki Fujiwara", "Michihiro Koibuchi", "Tomoya Ozaki", "Hiroki Matsutani", "Henri Casanova"], "https://doi.org/10.1109/HPCA.2015.7056049", 12, "hpca", 2015]], "Henri Casanova": [0, ["Augmenting low-latency HPC network with free-space optical links", ["Ikki Fujiwara", "Michihiro Koibuchi", "Tomoya Ozaki", "Hiroki Matsutani", "Henri Casanova"], "https://doi.org/10.1109/HPCA.2015.7056049", 12, "hpca", 2015]], "Nikolaos Chrysos": [0, ["SCOC: High-radix switches made of bufferless clos networks", ["Nikolaos Chrysos", "Cyriel Minkenberg", "Mark Rudquist", "Claude Basso", "Brian Vanderpool"], "https://doi.org/10.1109/HPCA.2015.7056050", 13, "hpca", 2015]], "Cyriel Minkenberg": [0, ["SCOC: High-radix switches made of bufferless clos networks", ["Nikolaos Chrysos", "Cyriel Minkenberg", "Mark Rudquist", "Claude Basso", "Brian Vanderpool"], "https://doi.org/10.1109/HPCA.2015.7056050", 13, "hpca", 2015]], "Mark Rudquist": [0, ["SCOC: High-radix switches made of bufferless clos networks", ["Nikolaos Chrysos", "Cyriel Minkenberg", "Mark Rudquist", "Claude Basso", "Brian Vanderpool"], "https://doi.org/10.1109/HPCA.2015.7056050", 13, "hpca", 2015]], "Claude Basso": [0, ["SCOC: High-radix switches made of bufferless clos networks", ["Nikolaos Chrysos", "Cyriel Minkenberg", "Mark Rudquist", "Claude Basso", "Brian Vanderpool"], "https://doi.org/10.1109/HPCA.2015.7056050", 13, "hpca", 2015]], "Brian Vanderpool": [0, ["SCOC: High-radix switches made of bufferless clos networks", ["Nikolaos Chrysos", "Cyriel Minkenberg", "Mark Rudquist", "Claude Basso", "Brian Vanderpool"], "https://doi.org/10.1109/HPCA.2015.7056050", 13, "hpca", 2015]], "Jongmin Won": [0.9209865927696228, ["Overcoming far-end congestion in large-scale networks", ["Jongmin Won", "Gwangsun Kim", "John Kim", "Ted Jiang", "Mike Parker", "Steve Scott"], "https://doi.org/10.1109/HPCA.2015.7056051", 13, "hpca", 2015]], "Gwangsun Kim": [0.9631670117378235, ["Overcoming far-end congestion in large-scale networks", ["Jongmin Won", "Gwangsun Kim", "John Kim", "Ted Jiang", "Mike Parker", "Steve Scott"], "https://doi.org/10.1109/HPCA.2015.7056051", 13, "hpca", 2015]], "John Kim": [1, ["Overcoming far-end congestion in large-scale networks", ["Jongmin Won", "Gwangsun Kim", "John Kim", "Ted Jiang", "Mike Parker", "Steve Scott"], "https://doi.org/10.1109/HPCA.2015.7056051", 13, "hpca", 2015]], "Ted Jiang": [0, ["Overcoming far-end congestion in large-scale networks", ["Jongmin Won", "Gwangsun Kim", "John Kim", "Ted Jiang", "Mike Parker", "Steve Scott"], "https://doi.org/10.1109/HPCA.2015.7056051", 13, "hpca", 2015]], "Mike Parker": [0, ["Overcoming far-end congestion in large-scale networks", ["Jongmin Won", "Gwangsun Kim", "John Kim", "Ted Jiang", "Mike Parker", "Steve Scott"], "https://doi.org/10.1109/HPCA.2015.7056051", 13, "hpca", 2015]], "Steve Scott": [0, ["Overcoming far-end congestion in large-scale networks", ["Jongmin Won", "Gwangsun Kim", "John Kim", "Ted Jiang", "Mike Parker", "Steve Scott"], "https://doi.org/10.1109/HPCA.2015.7056051", 13, "hpca", 2015]], "David J. Palframan": [0, ["iPatch: Intelligent fault patching to improve energy efficiency", ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2015.7056052", 11, "hpca", 2015]], "Mikko H. Lipasti": [0, ["iPatch: Intelligent fault patching to improve energy efficiency", ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2015.7056052", 11, "hpca", 2015], ["Tag tables", ["Sean Franey", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2015.7056059", 12, "hpca", 2015]], "Dong-Wan Kim": [0.9057770371437073, ["Balancing reliability, cost, and performance tradeoffs with FreeFault", ["Dong-Wan Kim", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2015.7056053", 12, "hpca", 2015]], "Xinxin Jin": [1.9077139867818005e-09, ["FTXen: Making hypervisor resilient to hardware faults on relaxed cores", ["Xinxin Jin", "Soyeon Park", "Tianwei Sheng", "Rishan Chen", "Zhiyong Shan", "Yuanyuan Zhou"], "https://doi.org/10.1109/HPCA.2015.7056054", 12, "hpca", 2015]], "Soyeon Park": [0.9867839068174362, ["FTXen: Making hypervisor resilient to hardware faults on relaxed cores", ["Xinxin Jin", "Soyeon Park", "Tianwei Sheng", "Rishan Chen", "Zhiyong Shan", "Yuanyuan Zhou"], "https://doi.org/10.1109/HPCA.2015.7056054", 12, "hpca", 2015]], "Tianwei Sheng": [0, ["FTXen: Making hypervisor resilient to hardware faults on relaxed cores", ["Xinxin Jin", "Soyeon Park", "Tianwei Sheng", "Rishan Chen", "Zhiyong Shan", "Yuanyuan Zhou"], "https://doi.org/10.1109/HPCA.2015.7056054", 12, "hpca", 2015]], "Rishan Chen": [0, ["FTXen: Making hypervisor resilient to hardware faults on relaxed cores", ["Xinxin Jin", "Soyeon Park", "Tianwei Sheng", "Rishan Chen", "Zhiyong Shan", "Yuanyuan Zhou"], "https://doi.org/10.1109/HPCA.2015.7056054", 12, "hpca", 2015]], "Zhiyong Shan": [0, ["FTXen: Making hypervisor resilient to hardware faults on relaxed cores", ["Xinxin Jin", "Soyeon Park", "Tianwei Sheng", "Rishan Chen", "Zhiyong Shan", "Yuanyuan Zhou"], "https://doi.org/10.1109/HPCA.2015.7056054", 12, "hpca", 2015]], "Yuanyuan Zhou": [0, ["FTXen: Making hypervisor resilient to hardware faults on relaxed cores", ["Xinxin Jin", "Soyeon Park", "Tianwei Sheng", "Rishan Chen", "Zhiyong Shan", "Yuanyuan Zhou"], "https://doi.org/10.1109/HPCA.2015.7056054", 12, "hpca", 2015]], "Henry Duwe": [0, ["Correction prediction: Reducing error correction latency for on-chip memories", ["Henry Duwe", "Xun Jian", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2015.7056055", 13, "hpca", 2015]], "Xun Jian": [0, ["Correction prediction: Reducing error correction latency for on-chip memories", ["Henry Duwe", "Xun Jian", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2015.7056055", 13, "hpca", 2015]], "Rakesh Kumar": [0, ["Correction prediction: Reducing error correction latency for on-chip memories", ["Henry Duwe", "Xun Jian", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2015.7056055", 13, "hpca", 2015]], "Cong Xu": [0, ["Overcoming the challenges of crossbar resistive memory architectures", ["Cong Xu", "Dimin Niu", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Tao Zhang", "Shimeng Yu", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2015.7056056", 13, "hpca", 2015]], "Dimin Niu": [0, ["Overcoming the challenges of crossbar resistive memory architectures", ["Cong Xu", "Dimin Niu", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Tao Zhang", "Shimeng Yu", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2015.7056056", 13, "hpca", 2015]], "Naveen Muralimanohar": [0, ["Overcoming the challenges of crossbar resistive memory architectures", ["Cong Xu", "Dimin Niu", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Tao Zhang", "Shimeng Yu", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2015.7056056", 13, "hpca", 2015]], "Rajeev Balasubramonian": [0, ["Overcoming the challenges of crossbar resistive memory architectures", ["Cong Xu", "Dimin Niu", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Tao Zhang", "Shimeng Yu", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2015.7056056", 13, "hpca", 2015]], "Tao Zhang": [0, ["Overcoming the challenges of crossbar resistive memory architectures", ["Cong Xu", "Dimin Niu", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Tao Zhang", "Shimeng Yu", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2015.7056056", 13, "hpca", 2015]], "Shimeng Yu": [3.5624708516479586e-07, ["Overcoming the challenges of crossbar resistive memory architectures", ["Cong Xu", "Dimin Niu", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Tao Zhang", "Shimeng Yu", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2015.7056056", 13, "hpca", 2015]], "Yuan Xie": [0, ["Overcoming the challenges of crossbar resistive memory architectures", ["Cong Xu", "Dimin Niu", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Tao Zhang", "Shimeng Yu", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2015.7056056", 13, "hpca", 2015], ["Architecture exploration for ambient energy harvesting nonvolatile processors", ["Kaisheng Ma", "Yang Zheng", "Shuangchen Li", "Karthik Swaminathan", "Xueqing Li", "Yongpan Liu", "Jack Sampson", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/HPCA.2015.7056060", 12, "hpca", 2015]], "Donghyuk Lee": [0.9880757480859756, ["Adaptive-latency DRAM: Optimizing DRAM timing for the common-case", ["Donghyuk Lee", "Yoongu Kim", "Gennady Pekhimenko", "Samira Manabi Khan", "Vivek Seshadri", "Kevin Kai-Wei Chang", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2015.7056057", 13, "hpca", 2015]], "Yoongu Kim": [0.9984750747680664, ["Adaptive-latency DRAM: Optimizing DRAM timing for the common-case", ["Donghyuk Lee", "Yoongu Kim", "Gennady Pekhimenko", "Samira Manabi Khan", "Vivek Seshadri", "Kevin Kai-Wei Chang", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2015.7056057", 13, "hpca", 2015]], "Samira Manabi Khan": [0, ["Adaptive-latency DRAM: Optimizing DRAM timing for the common-case", ["Donghyuk Lee", "Yoongu Kim", "Gennady Pekhimenko", "Samira Manabi Khan", "Vivek Seshadri", "Kevin Kai-Wei Chang", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2015.7056057", 13, "hpca", 2015]], "Vivek Seshadri": [0, ["Adaptive-latency DRAM: Optimizing DRAM timing for the common-case", ["Donghyuk Lee", "Yoongu Kim", "Gennady Pekhimenko", "Samira Manabi Khan", "Vivek Seshadri", "Kevin Kai-Wei Chang", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2015.7056057", 13, "hpca", 2015]], "Kevin Kai-Wei Chang": [1.4924162597297605e-17, ["Adaptive-latency DRAM: Optimizing DRAM timing for the common-case", ["Donghyuk Lee", "Yoongu Kim", "Gennady Pekhimenko", "Samira Manabi Khan", "Vivek Seshadri", "Kevin Kai-Wei Chang", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2015.7056057", 13, "hpca", 2015]], "Young Hoon Son": [0.9983035922050476, ["CiDRA: A cache-inspired DRAM resilience architecture", ["Young Hoon Son", "Sukhan Lee", "Seongil O", "Sanghyuk Kwon", "Nam Sung Kim", "Jung Ho Ahn"], "https://doi.org/10.1109/HPCA.2015.7056058", 12, "hpca", 2015]], "Sukhan Lee": [0.89878349006176, ["CiDRA: A cache-inspired DRAM resilience architecture", ["Young Hoon Son", "Sukhan Lee", "Seongil O", "Sanghyuk Kwon", "Nam Sung Kim", "Jung Ho Ahn"], "https://doi.org/10.1109/HPCA.2015.7056058", 12, "hpca", 2015]], "Seongil O": [0, ["CiDRA: A cache-inspired DRAM resilience architecture", ["Young Hoon Son", "Sukhan Lee", "Seongil O", "Sanghyuk Kwon", "Nam Sung Kim", "Jung Ho Ahn"], "https://doi.org/10.1109/HPCA.2015.7056058", 12, "hpca", 2015]], "Sanghyuk Kwon": [0.9860439747571945, ["CiDRA: A cache-inspired DRAM resilience architecture", ["Young Hoon Son", "Sukhan Lee", "Seongil O", "Sanghyuk Kwon", "Nam Sung Kim", "Jung Ho Ahn"], "https://doi.org/10.1109/HPCA.2015.7056058", 12, "hpca", 2015]], "Sean Franey": [0, ["Tag tables", ["Sean Franey", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2015.7056059", 12, "hpca", 2015]], "Kaisheng Ma": [0, ["Architecture exploration for ambient energy harvesting nonvolatile processors", ["Kaisheng Ma", "Yang Zheng", "Shuangchen Li", "Karthik Swaminathan", "Xueqing Li", "Yongpan Liu", "Jack Sampson", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/HPCA.2015.7056060", 12, "hpca", 2015]], "Yang Zheng": [0, ["Architecture exploration for ambient energy harvesting nonvolatile processors", ["Kaisheng Ma", "Yang Zheng", "Shuangchen Li", "Karthik Swaminathan", "Xueqing Li", "Yongpan Liu", "Jack Sampson", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/HPCA.2015.7056060", 12, "hpca", 2015]], "Shuangchen Li": [0, ["Architecture exploration for ambient energy harvesting nonvolatile processors", ["Kaisheng Ma", "Yang Zheng", "Shuangchen Li", "Karthik Swaminathan", "Xueqing Li", "Yongpan Liu", "Jack Sampson", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/HPCA.2015.7056060", 12, "hpca", 2015]], "Karthik Swaminathan": [0, ["Architecture exploration for ambient energy harvesting nonvolatile processors", ["Kaisheng Ma", "Yang Zheng", "Shuangchen Li", "Karthik Swaminathan", "Xueqing Li", "Yongpan Liu", "Jack Sampson", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/HPCA.2015.7056060", 12, "hpca", 2015]], "Xueqing Li": [0, ["Architecture exploration for ambient energy harvesting nonvolatile processors", ["Kaisheng Ma", "Yang Zheng", "Shuangchen Li", "Karthik Swaminathan", "Xueqing Li", "Yongpan Liu", "Jack Sampson", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/HPCA.2015.7056060", 12, "hpca", 2015]], "Yongpan Liu": [0, ["Architecture exploration for ambient energy harvesting nonvolatile processors", ["Kaisheng Ma", "Yang Zheng", "Shuangchen Li", "Karthik Swaminathan", "Xueqing Li", "Yongpan Liu", "Jack Sampson", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/HPCA.2015.7056060", 12, "hpca", 2015]], "Jack Sampson": [0, ["Architecture exploration for ambient energy harvesting nonvolatile processors", ["Kaisheng Ma", "Yang Zheng", "Shuangchen Li", "Karthik Swaminathan", "Xueqing Li", "Yongpan Liu", "Jack Sampson", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/HPCA.2015.7056060", 12, "hpca", 2015]], "Po-An Tsai": [0, ["Scaling distributed cache hierarchies through computation and data co-scheduling", ["Nathan Beckmann", "Po-An Tsai", "Daniel Sanchez"], "https://doi.org/10.1109/HPCA.2015.7056061", 13, "hpca", 2015]], "Yu Cai": [0, ["Data retention in MLC NAND flash memory: Characterization, optimization, and recovery", ["Yu Cai", "Yixin Luo", "Erich F. Haratsch", "Ken Mai", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2015.7056062", 13, "hpca", 2015]], "Yixin Luo": [0, ["Data retention in MLC NAND flash memory: Characterization, optimization, and recovery", ["Yu Cai", "Yixin Luo", "Erich F. Haratsch", "Ken Mai", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2015.7056062", 13, "hpca", 2015]], "Erich F. Haratsch": [0, ["Data retention in MLC NAND flash memory: Characterization, optimization, and recovery", ["Yu Cai", "Yixin Luo", "Erich F. Haratsch", "Ken Mai", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2015.7056062", 13, "hpca", 2015]], "Ken Mai": [0, ["Data retention in MLC NAND flash memory: Characterization, optimization, and recovery", ["Yu Cai", "Yixin Luo", "Erich F. Haratsch", "Ken Mai", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2015.7056062", 13, "hpca", 2015]], "Gene Y. Wu": [0.01729392958804965, ["GPGPU performance and power estimation using machine learning", ["Gene Y. Wu", "Joseph L. Greathouse", "Alexander Lyashevsky", "Nuwan Jayasena", "Derek Chiou"], "https://doi.org/10.1109/HPCA.2015.7056063", 13, "hpca", 2015]], "Joseph L. Greathouse": [0, ["GPGPU performance and power estimation using machine learning", ["Gene Y. Wu", "Joseph L. Greathouse", "Alexander Lyashevsky", "Nuwan Jayasena", "Derek Chiou"], "https://doi.org/10.1109/HPCA.2015.7056063", 13, "hpca", 2015]], "Alexander Lyashevsky": [0, ["GPGPU performance and power estimation using machine learning", ["Gene Y. Wu", "Joseph L. Greathouse", "Alexander Lyashevsky", "Nuwan Jayasena", "Derek Chiou"], "https://doi.org/10.1109/HPCA.2015.7056063", 13, "hpca", 2015]], "Derek Chiou": [0, ["GPGPU performance and power estimation using machine learning", ["Gene Y. Wu", "Joseph L. Greathouse", "Alexander Lyashevsky", "Nuwan Jayasena", "Derek Chiou"], "https://doi.org/10.1109/HPCA.2015.7056063", 13, "hpca", 2015]], "Sam Likun Xi": [0, ["Quantifying sources of error in McPAT and potential impacts on architectural studies", ["Sam Likun Xi", "Hans M. Jacobson", "Pradip Bose", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2015.7056064", 13, "hpca", 2015]], "Hans M. Jacobson": [0, ["Quantifying sources of error in McPAT and potential impacts on architectural studies", ["Sam Likun Xi", "Hans M. Jacobson", "Pradip Bose", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2015.7056064", 13, "hpca", 2015]], "Gu-Yeon Wei": [0, ["Quantifying sources of error in McPAT and potential impacts on architectural studies", ["Sam Likun Xi", "Hans M. Jacobson", "Pradip Bose", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2015.7056064", 13, "hpca", 2015]], "David M. Brooks": [0, ["Quantifying sources of error in McPAT and potential impacts on architectural studies", ["Sam Likun Xi", "Hans M. Jacobson", "Pradip Bose", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2015.7056064", 13, "hpca", 2015]], "Minshu Zhao": [0, ["Studying the impact of multicore processor scaling on directory techniques via reuse distance analysis", ["Minshu Zhao", "Donald Yeung"], "https://doi.org/10.1109/HPCA.2015.7056065", 13, "hpca", 2015]], "Donald Yeung": [0, ["Studying the impact of multicore processor scaling on directory techniques via reuse distance analysis", ["Minshu Zhao", "Donald Yeung"], "https://doi.org/10.1109/HPCA.2015.7056065", 13, "hpca", 2015]], "Thierry Moreau": [0, ["SNNAP: Approximate computing on programmable SoCs via neural acceleration", ["Thierry Moreau", "Mark Wyse", "Jacob Nelson", "Adrian Sampson", "Hadi Esmaeilzadeh", "Luis Ceze", "Mark Oskin"], "https://doi.org/10.1109/HPCA.2015.7056066", 12, "hpca", 2015]], "Mark Wyse": [0, ["SNNAP: Approximate computing on programmable SoCs via neural acceleration", ["Thierry Moreau", "Mark Wyse", "Jacob Nelson", "Adrian Sampson", "Hadi Esmaeilzadeh", "Luis Ceze", "Mark Oskin"], "https://doi.org/10.1109/HPCA.2015.7056066", 12, "hpca", 2015]], "Jacob Nelson": [0, ["SNNAP: Approximate computing on programmable SoCs via neural acceleration", ["Thierry Moreau", "Mark Wyse", "Jacob Nelson", "Adrian Sampson", "Hadi Esmaeilzadeh", "Luis Ceze", "Mark Oskin"], "https://doi.org/10.1109/HPCA.2015.7056066", 12, "hpca", 2015]], "Adrian Sampson": [0, ["SNNAP: Approximate computing on programmable SoCs via neural acceleration", ["Thierry Moreau", "Mark Wyse", "Jacob Nelson", "Adrian Sampson", "Hadi Esmaeilzadeh", "Luis Ceze", "Mark Oskin"], "https://doi.org/10.1109/HPCA.2015.7056066", 12, "hpca", 2015]], "Hadi Esmaeilzadeh": [0, ["SNNAP: Approximate computing on programmable SoCs via neural acceleration", ["Thierry Moreau", "Mark Wyse", "Jacob Nelson", "Adrian Sampson", "Hadi Esmaeilzadeh", "Luis Ceze", "Mark Oskin"], "https://doi.org/10.1109/HPCA.2015.7056066", 12, "hpca", 2015]], "Luis Ceze": [0, ["SNNAP: Approximate computing on programmable SoCs via neural acceleration", ["Thierry Moreau", "Mark Wyse", "Jacob Nelson", "Adrian Sampson", "Hadi Esmaeilzadeh", "Luis Ceze", "Mark Oskin"], "https://doi.org/10.1109/HPCA.2015.7056066", 12, "hpca", 2015]], "Mark Oskin": [0, ["SNNAP: Approximate computing on programmable SoCs via neural acceleration", ["Thierry Moreau", "Mark Wyse", "Jacob Nelson", "Adrian Sampson", "Hadi Esmaeilzadeh", "Luis Ceze", "Mark Oskin"], "https://doi.org/10.1109/HPCA.2015.7056066", 12, "hpca", 2015]], "Beayna Grigorian": [0, ["BRAINIAC: Bringing reliable accuracy into neurally-implemented approximate computing", ["Beayna Grigorian", "Nazanin Farahpour", "Glenn Reinman"], "https://doi.org/10.1109/HPCA.2015.7056067", 12, "hpca", 2015]], "Nazanin Farahpour": [0, ["BRAINIAC: Bringing reliable accuracy into neurally-implemented approximate computing", ["Beayna Grigorian", "Nazanin Farahpour", "Glenn Reinman"], "https://doi.org/10.1109/HPCA.2015.7056067", 12, "hpca", 2015]], "Glenn Reinman": [0, ["BRAINIAC: Bringing reliable accuracy into neurally-implemented approximate computing", ["Beayna Grigorian", "Nazanin Farahpour", "Glenn Reinman"], "https://doi.org/10.1109/HPCA.2015.7056067", 12, "hpca", 2015]], "Sarah Neuwirth": [0, ["Scalable communication architecture for network-attached accelerators", ["Sarah Neuwirth", "Dirk Frey", "Mondrian Nuessle", "Ulrich Bruning"], "https://doi.org/10.1109/HPCA.2015.7056068", 12, "hpca", 2015]], "Dirk Frey": [0, ["Scalable communication architecture for network-attached accelerators", ["Sarah Neuwirth", "Dirk Frey", "Mondrian Nuessle", "Ulrich Bruning"], "https://doi.org/10.1109/HPCA.2015.7056068", 12, "hpca", 2015]], "Mondrian Nuessle": [0, ["Scalable communication architecture for network-attached accelerators", ["Sarah Neuwirth", "Dirk Frey", "Mondrian Nuessle", "Ulrich Bruning"], "https://doi.org/10.1109/HPCA.2015.7056068", 12, "hpca", 2015]], "Ulrich Bruning": [0, ["Scalable communication architecture for network-attached accelerators", ["Sarah Neuwirth", "Dirk Frey", "Mondrian Nuessle", "Ulrich Bruning"], "https://doi.org/10.1109/HPCA.2015.7056068", 12, "hpca", 2015]], "Casen Hunger": [0, ["Understanding contention-based channels and using them for defense", ["Casen Hunger", "Mikhail Kazdagli", "Ankit Singh Rawat", "Alexandros G. Dimakis", "Sriram Vishwanath", "Mohit Tiwari"], "https://doi.org/10.1109/HPCA.2015.7056069", 12, "hpca", 2015]], "Mikhail Kazdagli": [0, ["Understanding contention-based channels and using them for defense", ["Casen Hunger", "Mikhail Kazdagli", "Ankit Singh Rawat", "Alexandros G. Dimakis", "Sriram Vishwanath", "Mohit Tiwari"], "https://doi.org/10.1109/HPCA.2015.7056069", 12, "hpca", 2015]], "Ankit Singh Rawat": [0, ["Understanding contention-based channels and using them for defense", ["Casen Hunger", "Mikhail Kazdagli", "Ankit Singh Rawat", "Alexandros G. Dimakis", "Sriram Vishwanath", "Mohit Tiwari"], "https://doi.org/10.1109/HPCA.2015.7056069", 12, "hpca", 2015]], "Alexandros G. Dimakis": [0, ["Understanding contention-based channels and using them for defense", ["Casen Hunger", "Mikhail Kazdagli", "Ankit Singh Rawat", "Alexandros G. Dimakis", "Sriram Vishwanath", "Mohit Tiwari"], "https://doi.org/10.1109/HPCA.2015.7056069", 12, "hpca", 2015]], "Sriram Vishwanath": [0, ["Understanding contention-based channels and using them for defense", ["Casen Hunger", "Mikhail Kazdagli", "Ankit Singh Rawat", "Alexandros G. Dimakis", "Sriram Vishwanath", "Mohit Tiwari"], "https://doi.org/10.1109/HPCA.2015.7056069", 12, "hpca", 2015]], "Mohit Tiwari": [0, ["Understanding contention-based channels and using them for defense", ["Casen Hunger", "Mikhail Kazdagli", "Ankit Singh Rawat", "Alexandros G. Dimakis", "Sriram Vishwanath", "Mohit Tiwari"], "https://doi.org/10.1109/HPCA.2015.7056069", 12, "hpca", 2015]], "Meltem Ozsoy": [0, ["Malware-aware processors: A framework for efficient online malware detection", ["Meltem Ozsoy", "Caleb Donovick", "Iakov Gorelik", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev"], "https://doi.org/10.1109/HPCA.2015.7056070", 11, "hpca", 2015]], "Caleb Donovick": [0, ["Malware-aware processors: A framework for efficient online malware detection", ["Meltem Ozsoy", "Caleb Donovick", "Iakov Gorelik", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev"], "https://doi.org/10.1109/HPCA.2015.7056070", 11, "hpca", 2015]], "Iakov Gorelik": [0, ["Malware-aware processors: A framework for efficient online malware detection", ["Meltem Ozsoy", "Caleb Donovick", "Iakov Gorelik", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev"], "https://doi.org/10.1109/HPCA.2015.7056070", 11, "hpca", 2015]], "Nael B. Abu-Ghazaleh": [0, ["Malware-aware processors: A framework for efficient online malware detection", ["Meltem Ozsoy", "Caleb Donovick", "Iakov Gorelik", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev"], "https://doi.org/10.1109/HPCA.2015.7056070", 11, "hpca", 2015]], "Dmitry V. Ponomarev": [0, ["Malware-aware processors: A framework for efficient online malware detection", ["Meltem Ozsoy", "Caleb Donovick", "Iakov Gorelik", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev"], "https://doi.org/10.1109/HPCA.2015.7056070", 11, "hpca", 2015]], "Daniel Lo": [0, ["Run-time monitoring with adjustable overhead using dataflow-guided filtering", ["Daniel Lo", "Tao Chen", "Mohamed Ismail", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2015.7056071", 13, "hpca", 2015]], "Tao Chen": [0, ["Run-time monitoring with adjustable overhead using dataflow-guided filtering", ["Daniel Lo", "Tao Chen", "Mohamed Ismail", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2015.7056071", 13, "hpca", 2015]], "Mohamed Ismail": [0, ["Run-time monitoring with adjustable overhead using dataflow-guided filtering", ["Daniel Lo", "Tao Chen", "Mohamed Ismail", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2015.7056071", 13, "hpca", 2015]], "G. Edward Suh": [4.7297218225272886e-11, ["Run-time monitoring with adjustable overhead using dataflow-guided filtering", ["Daniel Lo", "Tao Chen", "Mohamed Ismail", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2015.7056071", 13, "hpca", 2015]]}