VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {I2CAndMemory}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {typ_1_80V_25C}
  {PVT Mode} {min}
  {Tree Type} {balanced}
  {Process} {1.000}
  {Voltage} {1.800}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v21.15-s110_1 ((64bit) 09/23/2022 13:14 (Linux 3.10.0-693.el7.x86_64))}
  {DATE} {November 26, 2025}
END_BANNER
PATH 1
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[16][6]} {C}
  ENDPT {mem_inst/DAC_out_reg[16][6]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.498}
    {+} {Removal} {-0.051}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.527}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.567}
    {} {Slack Time} {0.040}
  END_SLK_CLC
  SLK 0.040
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {0.525} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.003} {0.000} {0.106} {0.182} {0.567} {0.527} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.266} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.011} {0.321} {0.233} {0.272} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.254} {0.000} {0.296} {} {0.487} {0.526} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.012} {0.000} {0.296} {0.558} {0.498} {0.538} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[22][2]} {C}
  ENDPT {mem_inst/registers_reg[22][2]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.498}
    {+} {Removal} {-0.051}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.527}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.567}
    {} {Slack Time} {0.040}
  END_SLK_CLC
  SLK 0.040
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {0.524} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.003} {0.000} {0.106} {0.182} {0.567} {0.527} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.267} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.011} {0.321} {0.233} {0.273} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.254} {0.000} {0.296} {} {0.487} {0.527} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.296} {0.558} {0.498} {0.538} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[26][1]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.504}
    {+} {Removal} {-0.051}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.533}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.574}
    {} {Slack Time} {0.041}
  END_SLK_CLC
  SLK 0.041
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {0.523} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.107} {0.182} {0.574} {0.533} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.268} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.275} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.246} {0.000} {0.295} {} {0.480} {0.521} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.296} {0.549} {0.504} {0.545} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[16][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[16][7]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.495}
    {+} {Removal} {-0.051}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.524}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.567}
    {} {Slack Time} {0.042}
  END_SLK_CLC
  SLK 0.042
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {0.522} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.003} {0.000} {0.106} {0.182} {0.567} {0.524} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.269} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.011} {0.321} {0.233} {0.275} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.254} {0.000} {0.296} {} {0.487} {0.529} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.296} {0.558} {0.495} {0.538} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[19][1]} {C}
  ENDPT {mem_inst/DAC_out_reg[19][1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {+} {Removal} {-0.051}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.520}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.566}
    {} {Slack Time} {0.046}
  END_SLK_CLC
  SLK 0.046
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {0.518} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.002} {0.000} {0.106} {0.182} {0.566} {0.520} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.273} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.321} {0.230} {0.276} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.254} {0.000} {0.295} {} {0.484} {0.530} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.007} {0.000} {0.296} {0.558} {0.491} {0.537} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[19][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[19][7]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {+} {Removal} {-0.051}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.520}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.567}
    {} {Slack Time} {0.046}
  END_SLK_CLC
  SLK 0.046
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {0.518} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.002} {0.000} {0.106} {0.182} {0.567} {0.520} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.273} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.321} {0.230} {0.277} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.254} {0.000} {0.295} {} {0.484} {0.530} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.007} {0.000} {0.296} {0.558} {0.491} {0.538} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {i2c_inst/sda_out_reg297} {C}
  ENDPT {i2c_inst/sda_out_reg297} {SN} {DFRSQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.503}
    {+} {Removal} {0.379}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.961}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.903}
    {} {Slack Time} {0.941}
  END_SLK_CLC
  SLK 0.941
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.377} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.010} {0.000} {0.107} {0.182} {0.574} {-0.367} {} {} {} 
    INST {FE_OFC6_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {1.319} {0.000} {1.711} {} {1.893} {0.952} {} {35} {(61.46, 76.05) (62.58, 76.09)} 
    NET {} {} {} {} {} {FE_OFN8_rst_n} {} {0.010} {0.000} {1.712} {0.291} {1.903} {0.961} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.168} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.175} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.246} {0.000} {0.295} {} {0.480} {1.421} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.023} {0.000} {0.296} {0.549} {0.503} {1.444} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[27][4]} {C}
  ENDPT {mem_inst/registers_reg[27][4]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.492}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.492}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.626}
    {} {Slack Time} {1.134}
  END_SLK_CLC
  SLK 1.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.569} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.563} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.490} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.002} {0.000} {1.337} {0.459} {1.626} {0.492} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.360} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.367} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.613} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.013} {0.000} {0.289} {0.540} {0.492} {1.625} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[7][2]} {C}
  ENDPT {mem_inst/DAC_out_reg[7][2]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.494}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.494}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.628}
    {} {Slack Time} {1.134}
  END_SLK_CLC
  SLK 1.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.569} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.563} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.490} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.004} {0.000} {1.337} {0.459} {1.628} {0.494} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.360} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.367} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.613} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.015} {0.000} {0.289} {0.540} {0.494} {1.627} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[13][5]} {C}
  ENDPT {mem_inst/registers_reg[13][5]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.494}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.494}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.628}
    {} {Slack Time} {1.134}
  END_SLK_CLC
  SLK 1.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.570} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.563} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.490} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.004} {0.000} {1.337} {0.459} {1.628} {0.494} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.361} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.367} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.613} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.015} {0.000} {0.289} {0.540} {0.494} {1.628} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[13][4]} {C}
  ENDPT {mem_inst/registers_reg[13][4]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.492}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.492}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.627}
    {} {Slack Time} {1.134}
  END_SLK_CLC
  SLK 1.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.570} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.563} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.489} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {1.337} {0.459} {1.627} {0.492} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.361} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.368} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.613} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.013} {0.000} {0.289} {0.540} {0.492} {1.626} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[14][2]} {C}
  ENDPT {mem_inst/registers_reg[14][2]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.492}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.492}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.627}
    {} {Slack Time} {1.135}
  END_SLK_CLC
  SLK 1.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.570} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.563} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.489} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {1.337} {0.459} {1.627} {0.492} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.361} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.368} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.613} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.013} {0.000} {0.289} {0.540} {0.492} {1.627} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[21][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[21][7]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.493}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.627}
    {} {Slack Time} {1.135}
  END_SLK_CLC
  SLK 1.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.570} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.564} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.489} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {1.337} {0.459} {1.627} {0.493} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.361} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.368} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.614} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.014} {0.000} {0.289} {0.540} {0.493} {1.627} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[7][4]} {C}
  ENDPT {mem_inst/DAC_out_reg[7][4]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.491}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.626}
    {} {Slack Time} {1.135}
  END_SLK_CLC
  SLK 1.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.571} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.564} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.489} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.002} {0.000} {1.337} {0.459} {1.626} {0.491} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.362} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.369} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.614} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.012} {0.000} {0.289} {0.540} {0.491} {1.626} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[14][6]} {C}
  ENDPT {mem_inst/registers_reg[14][6]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.492}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.492}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.627}
    {} {Slack Time} {1.135}
  END_SLK_CLC
  SLK 1.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.571} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.564} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.489} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {1.337} {0.459} {1.627} {0.492} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.362} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.369} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.614} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.013} {0.000} {0.289} {0.540} {0.492} {1.627} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[13][6]} {C}
  ENDPT {mem_inst/registers_reg[13][6]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.491}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.626}
    {} {Slack Time} {1.135}
  END_SLK_CLC
  SLK 1.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.571} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.564} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.489} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.002} {0.000} {1.337} {0.459} {1.626} {0.491} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.362} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.369} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.614} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.012} {0.000} {0.289} {0.540} {0.491} {1.626} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[8][2]} {C}
  ENDPT {mem_inst/DAC_out_reg[8][2]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.492}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.492}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.629}
    {} {Slack Time} {1.136}
  END_SLK_CLC
  SLK 1.136
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.572} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.565} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.488} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.005} {0.000} {1.337} {0.459} {1.629} {0.492} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.363} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.370} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.615} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.013} {0.000} {0.289} {0.540} {0.492} {1.628} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[14][1]} {C}
  ENDPT {mem_inst/registers_reg[14][1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.493}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.630}
    {} {Slack Time} {1.136}
  END_SLK_CLC
  SLK 1.136
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.572} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.565} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.488} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.006} {0.000} {1.337} {0.459} {1.630} {0.493} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.363} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.370} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.615} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.014} {0.000} {0.289} {0.540} {0.493} {1.630} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[8][5]} {C}
  ENDPT {mem_inst/DAC_out_reg[8][5]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.493}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.630}
    {} {Slack Time} {1.136}
  END_SLK_CLC
  SLK 1.136
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.572} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.565} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.488} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.006} {0.000} {1.337} {0.459} {1.630} {0.493} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.363} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.370} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.615} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.014} {0.000} {0.289} {0.540} {0.493} {1.630} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[8][4]} {C}
  ENDPT {mem_inst/DAC_out_reg[8][4]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.493}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.630}
    {} {Slack Time} {1.137}
  END_SLK_CLC
  SLK 1.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.572} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.565} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.487} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.006} {0.000} {1.337} {0.459} {1.630} {0.493} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.363} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.370} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.615} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.014} {0.000} {0.289} {0.540} {0.493} {1.630} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[14][0]} {C}
  ENDPT {mem_inst/registers_reg[14][0]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.492}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.492}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.629}
    {} {Slack Time} {1.137}
  END_SLK_CLC
  SLK 1.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.572} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.565} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.487} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.005} {0.000} {1.337} {0.459} {1.629} {0.492} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.363} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.370} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.615} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.013} {0.000} {0.289} {0.540} {0.492} {1.629} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[8][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[8][7]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.493}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.630}
    {} {Slack Time} {1.137}
  END_SLK_CLC
  SLK 1.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.572} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.565} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.487} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.006} {0.000} {1.337} {0.459} {1.630} {0.493} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.363} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.370} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.615} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.014} {0.000} {0.289} {0.540} {0.493} {1.630} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[8][6]} {C}
  ENDPT {mem_inst/DAC_out_reg[8][6]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.492}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.493}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.629}
    {} {Slack Time} {1.137}
  END_SLK_CLC
  SLK 1.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.572} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.565} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.487} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.005} {0.000} {1.337} {0.459} {1.629} {0.493} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.363} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.370} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.615} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.014} {0.000} {0.289} {0.540} {0.492} {1.629} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[14][7]} {C}
  ENDPT {mem_inst/registers_reg[14][7]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.493}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.629}
    {} {Slack Time} {1.137}
  END_SLK_CLC
  SLK 1.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.572} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.566} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.487} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.005} {0.000} {1.337} {0.459} {1.629} {0.493} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.363} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.370} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.616} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.014} {0.000} {0.289} {0.540} {0.493} {1.629} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[14][4]} {C}
  ENDPT {mem_inst/registers_reg[14][4]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.493}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.629}
    {} {Slack Time} {1.137}
  END_SLK_CLC
  SLK 1.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.572} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.566} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.487} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.005} {0.000} {1.337} {0.459} {1.629} {0.493} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.363} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.370} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.616} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.014} {0.000} {0.289} {0.540} {0.493} {1.629} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[14][5]} {C}
  ENDPT {mem_inst/registers_reg[14][5]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.492}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.493}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.630}
    {} {Slack Time} {1.137}
  END_SLK_CLC
  SLK 1.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.573} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.566} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.487} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.006} {0.000} {1.337} {0.459} {1.630} {0.493} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.364} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.371} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.616} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.014} {0.000} {0.289} {0.540} {0.492} {1.629} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[7][6]} {C}
  ENDPT {mem_inst/DAC_out_reg[7][6]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.490}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.491}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.628}
    {} {Slack Time} {1.137}
  END_SLK_CLC
  SLK 1.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.573} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.566} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.487} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.004} {0.000} {1.337} {0.459} {1.628} {0.491} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.364} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.371} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.616} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.012} {0.000} {0.289} {0.540} {0.490} {1.627} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[13][7]} {C}
  ENDPT {mem_inst/registers_reg[13][7]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.491}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.628}
    {} {Slack Time} {1.137}
  END_SLK_CLC
  SLK 1.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.573} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.566} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.487} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.004} {0.000} {1.337} {0.459} {1.628} {0.491} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.364} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.371} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.616} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.012} {0.000} {0.289} {0.540} {0.491} {1.628} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[7][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[7][7]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.491}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.629}
    {} {Slack Time} {1.137}
  END_SLK_CLC
  SLK 1.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.573} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.566} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.487} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.005} {0.000} {1.337} {0.459} {1.629} {0.491} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.364} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.371} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.616} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.012} {0.000} {0.289} {0.540} {0.491} {1.628} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[0][5]} {C}
  ENDPT {mem_inst/DAC_out_reg[0][5]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.493}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.631}
    {} {Slack Time} {1.137}
  END_SLK_CLC
  SLK 1.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.573} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.566} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.487} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.007} {0.000} {1.337} {0.459} {1.631} {0.493} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.364} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.371} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.616} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.014} {0.000} {0.289} {0.540} {0.493} {1.630} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[6][5]} {C}
  ENDPT {mem_inst/registers_reg[6][5]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.493}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.631}
    {} {Slack Time} {1.137}
  END_SLK_CLC
  SLK 1.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.573} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.566} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.486} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.007} {0.000} {1.337} {0.459} {1.631} {0.493} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.364} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.371} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.616} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.014} {0.000} {0.289} {0.540} {0.493} {1.630} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[21][2]} {C}
  ENDPT {mem_inst/DAC_out_reg[21][2]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.489}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.626}
    {} {Slack Time} {1.137}
  END_SLK_CLC
  SLK 1.137
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.573} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.566} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.486} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.002} {0.000} {1.337} {0.459} {1.626} {0.489} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.364} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.321} {0.231} {1.368} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.247} {0.000} {0.282} {} {0.477} {1.615} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.011} {0.000} {0.283} {0.533} {0.489} {1.626} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[6][1]} {C}
  ENDPT {mem_inst/registers_reg[6][1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.493}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.630}
    {} {Slack Time} {1.138}
  END_SLK_CLC
  SLK 1.138
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.573} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.566} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.486} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.006} {0.000} {1.337} {0.459} {1.630} {0.493} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.364} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.371} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.616} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.014} {0.000} {0.289} {0.540} {0.493} {1.630} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[13][2]} {C}
  ENDPT {mem_inst/registers_reg[13][2]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.487}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.488}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.625}
    {} {Slack Time} {1.138}
  END_SLK_CLC
  SLK 1.138
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.574} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.567} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.486} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.002} {0.000} {1.337} {0.459} {1.625} {0.488} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.365} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.371} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.617} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.009} {0.000} {0.289} {0.540} {0.487} {1.625} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[21][6]} {C}
  ENDPT {mem_inst/DAC_out_reg[21][6]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.489}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.627}
    {} {Slack Time} {1.138}
  END_SLK_CLC
  SLK 1.138
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.574} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.567} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.485} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {1.337} {0.459} {1.627} {0.489} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.365} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.321} {0.231} {1.369} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.247} {0.000} {0.282} {} {0.477} {1.616} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.011} {0.000} {0.283} {0.533} {0.489} {1.627} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[27][6]} {C}
  ENDPT {mem_inst/registers_reg[27][6]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.486}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.486}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.626}
    {} {Slack Time} {1.140}
  END_SLK_CLC
  SLK 1.140
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.576} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.569} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.484} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.002} {0.000} {1.337} {0.459} {1.626} {0.486} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.367} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.373} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.619} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.007} {0.000} {0.289} {0.540} {0.486} {1.625} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[5][5]} {C}
  ENDPT {mem_inst/registers_reg[5][5]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.490}
    {+} {Removal} {-0.079}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.491}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.631}
    {} {Slack Time} {1.140}
  END_SLK_CLC
  SLK 1.140
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.576} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.569} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.484} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.007} {0.000} {1.337} {0.459} {1.631} {0.491} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.367} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.374} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.238} {0.000} {0.294} {} {0.472} {1.612} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.018} {0.000} {0.295} {0.540} {0.490} {1.630} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[27][2]} {C}
  ENDPT {mem_inst/registers_reg[27][2]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.486}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.486}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.626}
    {} {Slack Time} {1.140}
  END_SLK_CLC
  SLK 1.140
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.576} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.569} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.484} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.002} {0.000} {1.337} {0.459} {1.626} {0.486} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.367} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.374} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.619} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.007} {0.000} {0.289} {0.540} {0.486} {1.626} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[27][7]} {C}
  ENDPT {mem_inst/registers_reg[27][7]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.486}
    {+} {Removal} {-0.080}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.486}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.627}
    {} {Slack Time} {1.141}
  END_SLK_CLC
  SLK 1.141
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.576} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.570} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.483} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.003} {0.000} {1.337} {0.459} {1.627} {0.486} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.367} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.374} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.620} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.007} {0.000} {0.289} {0.540} {0.486} {1.626} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[5][1]} {C}
  ENDPT {mem_inst/registers_reg[5][1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {+} {Removal} {-0.079}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.489}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.631}
    {} {Slack Time} {1.142}
  END_SLK_CLC
  SLK 1.142
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.577} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.570} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.482} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.007} {0.000} {1.337} {0.459} {1.631} {0.489} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.368} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.376} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.238} {0.000} {0.294} {} {0.472} {1.614} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.017} {0.000} {0.295} {0.540} {0.489} {1.630} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[0][0]} {C}
  ENDPT {mem_inst/DAC_out_reg[0][0]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.486}
    {+} {Removal} {-0.079}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.487}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.631}
    {} {Slack Time} {1.144}
  END_SLK_CLC
  SLK 1.144
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.580} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.573} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.479} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.007} {0.000} {1.337} {0.459} {1.631} {0.487} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.371} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.378} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.238} {0.000} {0.294} {} {0.472} {1.616} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.014} {0.000} {0.295} {0.540} {0.486} {1.630} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[0][1]} {C}
  ENDPT {mem_inst/DAC_out_reg[0][1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.484}
    {+} {Removal} {-0.079}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.484}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.631}
    {} {Slack Time} {1.147}
  END_SLK_CLC
  SLK 1.147
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.582} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.007} {0.000} {0.106} {0.182} {0.571} {-0.575} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.053} {0.000} {1.337} {} {1.624} {0.477} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.007} {0.000} {1.337} {0.459} {1.631} {0.484} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.373} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.380} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.238} {0.000} {0.294} {} {0.472} {1.618} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.012} {0.000} {0.295} {0.540} {0.484} {1.630} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[34][1]} {C}
  ENDPT {mem_inst/registers_reg[34][1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.497}
    {+} {Removal} {-0.077}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.500}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.648}
    {} {Slack Time} {1.148}
  END_SLK_CLC
  SLK 1.148
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.584} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.009} {0.000} {0.107} {0.182} {0.573} {-0.575} {} {} {} 
    INST {mem_inst/FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.072} {0.000} {1.378} {} {1.646} {0.497} {} {57} {(98.14, 106.51) (97.02, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN9_rst_n} {} {0.002} {0.000} {1.378} {0.472} {1.648} {0.500} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.375} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.382} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.246} {0.000} {0.295} {} {0.480} {1.628} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.018} {0.000} {0.296} {0.549} {0.497} {1.646} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/Data_out_reg[6]} {C}
  ENDPT {mem_inst/Data_out_reg[6]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.497}
    {+} {Removal} {-0.077}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.500}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.650}
    {} {Slack Time} {1.150}
  END_SLK_CLC
  SLK 1.150
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.586} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.009} {0.000} {0.107} {0.182} {0.573} {-0.577} {} {} {} 
    INST {mem_inst/FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.072} {0.000} {1.378} {} {1.646} {0.496} {} {57} {(98.14, 106.51) (97.02, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN9_rst_n} {} {0.004} {0.000} {1.378} {0.472} {1.650} {0.500} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.377} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.384} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.237} {0.000} {0.296} {} {0.471} {1.622} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.026} {0.000} {0.298} {0.543} {0.497} {1.647} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[33][0]} {C}
  ENDPT {mem_inst/registers_reg[33][0]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.497}
    {+} {Removal} {-0.077}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.500}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.650}
    {} {Slack Time} {1.151}
  END_SLK_CLC
  SLK 1.151
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.586} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.009} {0.000} {0.107} {0.182} {0.573} {-0.577} {} {} {} 
    INST {mem_inst/FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.072} {0.000} {1.378} {} {1.646} {0.495} {} {57} {(98.14, 106.51) (97.02, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN9_rst_n} {} {0.004} {0.000} {1.378} {0.472} {1.650} {0.500} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.377} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.385} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.237} {0.000} {0.296} {} {0.471} {1.622} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.026} {0.000} {0.298} {0.543} {0.497} {1.648} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/Data_out_reg[1]} {C}
  ENDPT {mem_inst/Data_out_reg[1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.495}
    {+} {Removal} {-0.077}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.497}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.648}
    {} {Slack Time} {1.151}
  END_SLK_CLC
  SLK 1.151
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.587} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.009} {0.000} {0.107} {0.182} {0.573} {-0.578} {} {} {} 
    INST {mem_inst/FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.072} {0.000} {1.378} {} {1.646} {0.495} {} {57} {(98.14, 106.51) (97.02, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN9_rst_n} {} {0.002} {0.000} {1.378} {0.472} {1.648} {0.497} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.378} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.385} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.246} {0.000} {0.295} {} {0.480} {1.631} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.015} {0.000} {0.296} {0.549} {0.495} {1.646} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[36][5]} {C}
  ENDPT {mem_inst/registers_reg[36][5]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.494}
    {+} {Removal} {-0.077}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.497}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.648}
    {} {Slack Time} {1.151}
  END_SLK_CLC
  SLK 1.151
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.587} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.009} {0.000} {0.107} {0.182} {0.573} {-0.578} {} {} {} 
    INST {mem_inst/FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.072} {0.000} {1.378} {} {1.646} {0.495} {} {57} {(98.14, 106.51) (97.02, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN9_rst_n} {} {0.002} {0.000} {1.378} {0.472} {1.648} {0.497} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.378} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.385} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.246} {0.000} {0.295} {} {0.480} {1.631} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.015} {0.000} {0.296} {0.549} {0.494} {1.646} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[28][0]} {C}
  ENDPT {mem_inst/DAC_out_reg[28][0]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.494}
    {+} {Removal} {-0.077}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.497}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.648}
    {} {Slack Time} {1.151}
  END_SLK_CLC
  SLK 1.151
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.587} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.009} {0.000} {0.107} {0.182} {0.573} {-0.578} {} {} {} 
    INST {mem_inst/FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.072} {0.000} {1.378} {} {1.646} {0.495} {} {57} {(98.14, 106.51) (97.02, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN9_rst_n} {} {0.002} {0.000} {1.378} {0.472} {1.648} {0.497} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.378} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.385} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.246} {0.000} {0.295} {} {0.480} {1.631} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.015} {0.000} {0.296} {0.549} {0.494} {1.646} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[34][7]} {C}
  ENDPT {mem_inst/registers_reg[34][7]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.498}
    {+} {Removal} {-0.077}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.501}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.653}
    {} {Slack Time} {1.152}
  END_SLK_CLC
  SLK 1.152
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.588} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.009} {0.000} {0.107} {0.182} {0.573} {-0.579} {} {} {} 
    INST {mem_inst/FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.072} {0.000} {1.378} {} {1.646} {0.494} {} {57} {(98.14, 106.51) (97.02, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN9_rst_n} {} {0.007} {0.000} {1.378} {0.472} {1.653} {0.501} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.379} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.386} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.246} {0.000} {0.295} {} {0.480} {1.632} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.018} {0.000} {0.296} {0.549} {0.498} {1.650} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/Data_out_reg[0]} {C}
  ENDPT {mem_inst/Data_out_reg[0]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.495}
    {+} {Removal} {-0.077}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.497}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.649}
    {} {Slack Time} {1.152}
  END_SLK_CLC
  SLK 1.152
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {0.564}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.106} {0.182} {0.564} {-0.588} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.009} {0.000} {0.107} {0.182} {0.573} {-0.579} {} {} {} 
    INST {mem_inst/FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.072} {0.000} {1.378} {} {1.646} {0.493} {} {57} {(98.14, 106.51) (97.02, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN9_rst_n} {} {0.004} {0.000} {1.378} {0.472} {1.649} {0.497} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {1.379} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {1.386} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.246} {0.000} {0.295} {} {0.480} {1.632} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.015} {0.000} {0.296} {0.549} {0.495} {1.647} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/scl_sync_reg[0]} {C}
  ENDPT {i2c_inst/scl_sync_reg[0]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {SCL} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.498}
    {+} {Hold} {-0.019}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.559}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.600}
    {} {Slack Time} {0.041}
  END_SLK_CLC
  SLK 0.041
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.005}
    {=} {Beginpoint Arrival Time} {0.505}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SCL} {^} {} {} {SCL} {} {} {} {0.022} {0.005} {0.505} {0.463} {} {1} {(0.00, 49.00) } 
    NET {} {} {} {} {} {SCL} {} {0.000} {0.000} {0.022} {0.005} {0.505} {0.463} {} {} {} 
    INST {i2c_inst/FE_PHC12_SCL} {A} {^} {Q} {^} {} {BUHDX1} {0.095} {0.000} {0.047} {} {0.600} {0.559} {} {1} {(17.22, 43.79) (18.34, 43.74)} 
    NET {} {} {} {} {} {i2c_inst/FE_PHN12_SCL} {} {0.000} {0.000} {0.047} {0.004} {0.600} {0.559} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.268} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.275} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.246} {0.000} {0.295} {} {0.480} {0.521} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.018} {0.000} {0.296} {0.549} {0.498} {0.539} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][4]} {C}
  ENDPT {mem_inst/registers_reg[3][4]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[0][4]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.554}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.664}
    {} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.007}
    {=} {Beginpoint Arrival Time} {0.507}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][4]} {^} {} {} {ADC_in[0][4]} {} {} {} {0.025} {0.011} {0.507} {0.396} {} {1} {(163.24, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][4]} {} {-0.003} {-0.003} {0.025} {0.011} {0.504} {0.393} {} {} {} 
    INST {mem_inst/g24602__1617} {E} {^} {Q} {^} {} {AO222HDX0} {0.160} {0.000} {0.068} {} {0.664} {0.554} {} {1} {(171.08, 57.40) (166.84, 57.01)} 
    NET {} {} {} {} {} {mem_inst/n_950} {} {0.000} {0.000} {0.068} {0.002} {0.664} {0.554} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.337} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.344} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.237} {0.000} {0.296} {} {0.471} {0.582} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.022} {0.000} {0.297} {0.543} {0.493} {0.604} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][0]} {C}
  ENDPT {mem_inst/registers_reg[3][0]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[0][0]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.497}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.557}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.669}
    {} {Slack Time} {0.112}
  END_SLK_CLC
  SLK 0.112
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.008}
    {=} {Beginpoint Arrival Time} {0.508}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][0]} {^} {} {} {ADC_in[0][0]} {} {} {} {0.026} {0.015} {0.508} {0.396} {} {1} {(159.32, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][0]} {} {0.000} {0.000} {0.026} {0.015} {0.508} {0.396} {} {} {} 
    INST {mem_inst/g24595__5107} {E} {^} {Q} {^} {} {AO222HDX0} {0.160} {0.000} {0.067} {} {0.669} {0.557} {} {1} {(161.00, 80.36) (156.76, 80.75)} 
    NET {} {} {} {} {} {mem_inst/n_957} {} {0.000} {0.000} {0.067} {0.002} {0.669} {0.557} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.339} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.346} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.237} {0.000} {0.296} {} {0.471} {0.584} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.025} {0.000} {0.298} {0.543} {0.497} {0.609} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][6]} {C}
  ENDPT {mem_inst/registers_reg[4][6]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[1][6]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.553}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.666}
    {} {Slack Time} {0.113}
  END_SLK_CLC
  SLK 0.113
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.006}
    {=} {Beginpoint Arrival Time} {0.506}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][6]} {^} {} {} {ADC_in[1][6]} {} {} {} {0.024} {0.010} {0.506} {0.393} {} {1} {(175.56, 0.00) } 
    NET {} {} {} {} {} {ADC_in[1][6]} {} {0.000} {0.000} {0.024} {0.010} {0.507} {0.394} {} {} {} 
    INST {mem_inst/g24406__5115} {E} {^} {Q} {^} {} {AO222HDX0} {0.160} {0.000} {0.067} {} {0.666} {0.553} {} {1} {(176.12, 62.44) (171.88, 62.83)} 
    NET {} {} {} {} {} {mem_inst/n_998} {} {0.000} {0.000} {0.067} {0.002} {0.666} {0.553} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.340} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.347} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.237} {0.000} {0.296} {} {0.471} {0.584} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.022} {0.000} {0.297} {0.543} {0.493} {0.606} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][5]} {C}
  ENDPT {mem_inst/registers_reg[4][5]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[1][5]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.553}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.676}
    {} {Slack Time} {0.122}
  END_SLK_CLC
  SLK 0.122
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.009}
    {=} {Beginpoint Arrival Time} {0.509}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][5]} {^} {} {} {ADC_in[1][5]} {} {} {} {0.027} {0.016} {0.509} {0.386} {} {1} {(175.00, 0.00) } 
    NET {} {} {} {} {} {ADC_in[1][5]} {} {-0.005} {-0.005} {0.027} {0.016} {0.504} {0.382} {} {} {} 
    INST {mem_inst/g24405__1881} {E} {^} {Q} {^} {} {AO222HDX0} {0.172} {0.000} {0.079} {} {0.676} {0.553} {} {1} {(171.64, 93.24) (167.40, 92.85)} 
    NET {} {} {} {} {} {mem_inst/n_999} {} {0.000} {0.000} {0.079} {0.004} {0.676} {0.553} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.349} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.356} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.237} {0.000} {0.296} {} {0.471} {0.594} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.022} {0.000} {0.297} {0.543} {0.493} {0.616} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][1]} {C}
  ENDPT {mem_inst/registers_reg[3][1]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[0][1]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.552}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.675}
    {} {Slack Time} {0.123}
  END_SLK_CLC
  SLK 0.123
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.008}
    {=} {Beginpoint Arrival Time} {0.508}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][1]} {^} {} {} {ADC_in[0][1]} {} {} {} {0.026} {0.013} {0.508} {0.385} {} {1} {(165.48, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][1]} {} {-0.004} {-0.004} {0.026} {0.013} {0.504} {0.381} {} {} {} 
    INST {mem_inst/g24596__6260} {E} {^} {Q} {^} {} {AO222HDX0} {0.171} {0.000} {0.080} {} {0.675} {0.552} {} {1} {(166.04, 75.32) (161.80, 74.93)} 
    NET {} {} {} {} {} {mem_inst/n_956} {} {0.000} {0.000} {0.080} {0.004} {0.675} {0.552} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.350} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.357} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.237} {0.000} {0.296} {} {0.471} {0.594} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.021} {0.000} {0.297} {0.543} {0.493} {0.616} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][7]} {C}
  ENDPT {mem_inst/registers_reg[4][7]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[1][7]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.552}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.676}
    {} {Slack Time} {0.124}
  END_SLK_CLC
  SLK 0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.008}
    {=} {Beginpoint Arrival Time} {0.508}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][7]} {^} {} {} {ADC_in[1][7]} {} {} {} {0.027} {0.015} {0.508} {0.385} {} {1} {(164.92, 0.00) } 
    NET {} {} {} {} {} {ADC_in[1][7]} {} {-0.003} {-0.003} {0.027} {0.015} {0.506} {0.382} {} {} {} 
    INST {mem_inst/g24407__7482} {E} {^} {Q} {^} {} {AO222HDX0} {0.170} {0.000} {0.078} {} {0.676} {0.552} {} {1} {(162.68, 84.28) (166.92, 83.89)} 
    NET {} {} {} {} {} {mem_inst/n_997} {} {0.000} {0.000} {0.078} {0.003} {0.676} {0.552} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.350} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.358} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.237} {0.000} {0.296} {} {0.471} {0.595} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.021} {0.000} {0.297} {0.543} {0.493} {0.616} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][3]} {C}
  ENDPT {mem_inst/registers_reg[4][3]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[1][3]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.497}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.557}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.680}
    {} {Slack Time} {0.124}
  END_SLK_CLC
  SLK 0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.006}
    {=} {Beginpoint Arrival Time} {0.507}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][3]} {^} {} {} {ADC_in[1][3]} {} {} {} {0.024} {0.010} {0.507} {0.383} {} {1} {(152.60, 0.00) } 
    NET {} {} {} {} {} {ADC_in[1][3]} {} {-0.003} {-0.003} {0.024} {0.010} {0.504} {0.380} {} {} {} 
    INST {mem_inst/g24403__7098} {E} {^} {Q} {^} {} {AO222HDX0} {0.176} {0.000} {0.086} {} {0.680} {0.557} {} {1} {(152.60, 62.44) (148.36, 62.83)} 
    NET {} {} {} {} {} {mem_inst/n_1001} {} {0.000} {0.000} {0.086} {0.004} {0.680} {0.557} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.350} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.358} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.237} {0.000} {0.296} {} {0.471} {0.595} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.026} {0.000} {0.298} {0.543} {0.497} {0.621} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][7]} {C}
  ENDPT {mem_inst/registers_reg[5][7]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[2][7]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.495}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.555}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.679}
    {} {Slack Time} {0.124}
  END_SLK_CLC
  SLK 0.124
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.007}
    {=} {Beginpoint Arrival Time} {0.507}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][7]} {^} {} {} {ADC_in[2][7]} {} {} {} {0.025} {0.013} {0.507} {0.384} {} {1} {(204.68, 0.00) } 
    NET {} {} {} {} {} {ADC_in[2][7]} {} {-0.003} {-0.003} {0.025} {0.013} {0.504} {0.381} {} {} {} 
    INST {mem_inst/g24415__7410} {E} {^} {Q} {^} {} {AO222HDX0} {0.174} {0.000} {0.083} {} {0.679} {0.555} {} {1} {(204.68, 80.36) (200.44, 80.75)} 
    NET {} {} {} {} {} {mem_inst/n_989} {} {0.000} {0.000} {0.083} {0.004} {0.679} {0.555} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.350} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.358} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.238} {0.000} {0.294} {} {0.472} {0.596} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.023} {0.000} {0.296} {0.540} {0.495} {0.619} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][5]} {C}
  ENDPT {mem_inst/registers_reg[5][5]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[2][5]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.490}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.550}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.675}
    {} {Slack Time} {0.126}
  END_SLK_CLC
  SLK 0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.009}
    {=} {Beginpoint Arrival Time} {0.509}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][5]} {^} {} {} {ADC_in[2][5]} {} {} {} {0.027} {0.016} {0.509} {0.383} {} {2} {(205.80, 0.00) } 
    NET {} {} {} {} {} {ADC_in[2][5]} {} {-0.002} {-0.002} {0.027} {0.016} {0.506} {0.381} {} {} {} 
    INST {mem_inst/g24413__2346} {E} {^} {Q} {^} {} {AO222HDX0} {0.169} {0.000} {0.076} {} {0.675} {0.550} {} {1} {(203.00, 89.32) (198.76, 89.71)} 
    NET {} {} {} {} {} {mem_inst/n_991} {} {0.000} {0.000} {0.076} {0.003} {0.675} {0.550} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.352} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.359} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.238} {0.000} {0.294} {} {0.472} {0.597} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.018} {0.000} {0.295} {0.540} {0.490} {0.616} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][2]} {C}
  ENDPT {mem_inst/registers_reg[5][2]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[2][2]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.488}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.548}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.676}
    {} {Slack Time} {0.128}
  END_SLK_CLC
  SLK 0.128
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.007}
    {=} {Beginpoint Arrival Time} {0.507}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][2]} {^} {} {} {ADC_in[2][2]} {} {} {} {0.025} {0.012} {0.507} {0.379} {} {1} {(205.80, 0.00) } 
    NET {} {} {} {} {} {ADC_in[2][2]} {} {-0.003} {-0.003} {0.025} {0.012} {0.504} {0.377} {} {} {} 
    INST {mem_inst/g24410__9315} {E} {^} {Q} {^} {} {AO222HDX0} {0.171} {0.000} {0.080} {} {0.676} {0.548} {} {1} {(202.44, 66.36) (198.20, 65.97)} 
    NET {} {} {} {} {} {mem_inst/n_994} {} {0.000} {0.000} {0.080} {0.004} {0.676} {0.548} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.354} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.362} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.238} {0.000} {0.294} {} {0.472} {0.600} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.016} {0.000} {0.295} {0.540} {0.488} {0.616} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][0]} {C}
  ENDPT {mem_inst/registers_reg[4][0]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[1][0]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.496}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.556}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.685}
    {} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.008}
    {=} {Beginpoint Arrival Time} {0.508}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][0]} {^} {} {} {ADC_in[1][0]} {} {} {} {0.026} {0.015} {0.508} {0.379} {} {1} {(157.08, 0.00) } 
    NET {} {} {} {} {} {ADC_in[1][0]} {} {-0.002} {-0.002} {0.026} {0.015} {0.506} {0.377} {} {} {} 
    INST {mem_inst/g24400__1705} {E} {^} {Q} {^} {} {AO222HDX0} {0.179} {0.000} {0.087} {} {0.685} {0.556} {} {1} {(157.64, 84.28) (153.40, 83.89)} 
    NET {} {} {} {} {} {mem_inst/n_1004} {} {0.000} {0.000} {0.087} {0.004} {0.685} {0.556} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.356} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.363} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.237} {0.000} {0.296} {} {0.471} {0.601} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.025} {0.000} {0.298} {0.543} {0.496} {0.625} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][1]} {C}
  ENDPT {mem_inst/registers_reg[4][1]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[1][1]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.494}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.554}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.683}
    {} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.009}
    {=} {Beginpoint Arrival Time} {0.509}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][1]} {^} {} {} {ADC_in[1][1]} {} {} {} {0.027} {0.017} {0.509} {0.379} {} {1} {(164.36, 0.00) } 
    NET {} {} {} {} {} {ADC_in[1][1]} {} {-0.003} {-0.004} {0.027} {0.017} {0.506} {0.376} {} {} {} 
    INST {mem_inst/g24402__8246} {E} {^} {Q} {^} {} {AO222HDX0} {0.177} {0.000} {0.086} {} {0.683} {0.554} {} {1} {(162.68, 93.24) (158.44, 92.85)} 
    NET {} {} {} {} {} {mem_inst/n_1002} {} {0.000} {0.000} {0.086} {0.004} {0.683} {0.554} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.356} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.363} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.237} {0.000} {0.296} {} {0.471} {0.601} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.023} {0.000} {0.297} {0.543} {0.494} {0.623} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][7]} {C}
  ENDPT {mem_inst/registers_reg[3][7]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[0][7]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.487}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.547}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.678}
    {} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.009}
    {=} {Beginpoint Arrival Time} {0.509}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][7]} {^} {} {} {ADC_in[0][7]} {} {} {} {0.027} {0.016} {0.509} {0.378} {} {2} {(179.48, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][7]} {} {0.000} {0.000} {0.027} {0.016} {0.509} {0.378} {} {} {} 
    INST {mem_inst/g24601__3680} {E} {^} {Q} {^} {} {AO222HDX0} {0.169} {0.000} {0.077} {} {0.678} {0.547} {} {1} {(180.04, 75.32) (175.80, 74.93)} 
    NET {} {} {} {} {} {mem_inst/n_951} {} {0.000} {0.000} {0.077} {0.003} {0.678} {0.547} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.358} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.365} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.238} {0.000} {0.294} {} {0.472} {0.603} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.015} {0.000} {0.295} {0.540} {0.487} {0.618} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][2]} {C}
  ENDPT {mem_inst/registers_reg[4][2]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[1][2]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.553}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.684}
    {} {Slack Time} {0.131}
  END_SLK_CLC
  SLK 0.131
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.008}
    {=} {Beginpoint Arrival Time} {0.508}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][2]} {^} {} {} {ADC_in[1][2]} {} {} {} {0.026} {0.014} {0.508} {0.377} {} {1} {(174.44, 0.00) } 
    NET {} {} {} {} {} {ADC_in[1][2]} {} {0.000} {0.000} {0.026} {0.014} {0.508} {0.377} {} {} {} 
    INST {mem_inst/g24401__5122} {E} {^} {Q} {^} {} {AO222HDX0} {0.175} {0.000} {0.084} {} {0.684} {0.553} {} {1} {(173.88, 66.36) (169.64, 65.97)} 
    NET {} {} {} {} {} {mem_inst/n_1003} {} {0.000} {0.000} {0.084} {0.004} {0.684} {0.553} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.358} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.365} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.237} {0.000} {0.296} {} {0.471} {0.602} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.022} {0.000} {0.297} {0.543} {0.493} {0.624} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][2]} {C}
  ENDPT {mem_inst/registers_reg[3][2]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[0][2]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.494}
    {+} {Hold} {-0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.553}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.685}
    {} {Slack Time} {0.132}
  END_SLK_CLC
  SLK 0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.006}
    {=} {Beginpoint Arrival Time} {0.506}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][2]} {^} {} {} {ADC_in[0][2]} {} {} {} {0.024} {0.009} {0.506} {0.374} {} {1} {(173.32, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][2]} {} {-0.004} {-0.004} {0.024} {0.009} {0.502} {0.370} {} {} {} 
    INST {mem_inst/g24597__4319} {E} {^} {Q} {^} {} {AO222HDX0} {0.183} {0.000} {0.093} {} {0.685} {0.553} {} {1} {(175.56, 53.48) (179.80, 53.87)} 
    NET {} {} {} {} {} {mem_inst/n_955} {} {0.000} {0.000} {0.093} {0.005} {0.685} {0.553} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.358} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.366} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.237} {0.000} {0.296} {} {0.471} {0.603} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.022} {0.000} {0.297} {0.543} {0.494} {0.625} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][5]} {C}
  ENDPT {mem_inst/registers_reg[3][5]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[0][5]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.494}
    {+} {Hold} {-0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.553}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.685}
    {} {Slack Time} {0.132}
  END_SLK_CLC
  SLK 0.132
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.006}
    {=} {Beginpoint Arrival Time} {0.506}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][5]} {^} {} {} {ADC_in[0][5]} {} {} {} {0.024} {0.009} {0.506} {0.374} {} {1} {(173.32, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][5]} {} {0.000} {0.000} {0.024} {0.009} {0.506} {0.374} {} {} {} 
    INST {mem_inst/g24599__5526} {E} {^} {Q} {^} {} {AO222HDX0} {0.179} {0.000} {0.089} {} {0.685} {0.553} {} {1} {(171.64, 53.48) (167.40, 53.87)} 
    NET {} {} {} {} {} {mem_inst/n_953} {} {0.000} {0.000} {0.089} {0.004} {0.685} {0.553} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.359} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.366} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.237} {0.000} {0.296} {} {0.471} {0.603} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.022} {0.000} {0.297} {0.543} {0.494} {0.626} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][1]} {C}
  ENDPT {mem_inst/registers_reg[5][1]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[2][1]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.548}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.683}
    {} {Slack Time} {0.134}
  END_SLK_CLC
  SLK 0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.009}
    {=} {Beginpoint Arrival Time} {0.508}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][1]} {^} {} {} {ADC_in[2][1]} {} {} {} {0.027} {0.016} {0.508} {0.374} {} {1} {(193.48, 0.00) } 
    NET {} {} {} {} {} {ADC_in[2][1]} {} {0.000} {0.000} {0.027} {0.016} {0.509} {0.375} {} {} {} 
    INST {mem_inst/g24409__6161} {E} {^} {Q} {^} {} {AO222HDX0} {0.174} {0.000} {0.082} {} {0.683} {0.548} {} {1} {(194.04, 89.32) (189.80, 89.71)} 
    NET {} {} {} {} {} {mem_inst/n_995} {} {0.000} {0.000} {0.082} {0.004} {0.683} {0.548} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.361} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.368} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.238} {0.000} {0.294} {} {0.472} {0.606} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.017} {0.000} {0.295} {0.540} {0.489} {0.623} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][0]} {C}
  ENDPT {mem_inst/registers_reg[5][0]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[2][0]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.487}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.547}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.682}
    {} {Slack Time} {0.135}
  END_SLK_CLC
  SLK 0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.008}
    {=} {Beginpoint Arrival Time} {0.508}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][0]} {^} {} {} {ADC_in[2][0]} {} {} {} {0.026} {0.013} {0.508} {0.372} {} {1} {(193.48, 0.00) } 
    NET {} {} {} {} {} {ADC_in[2][0]} {} {0.000} {0.000} {0.026} {0.013} {0.508} {0.372} {} {} {} 
    INST {mem_inst/g24408__4733} {E} {^} {Q} {^} {} {AO222HDX0} {0.174} {0.000} {0.083} {} {0.682} {0.547} {} {1} {(194.60, 84.28) (190.36, 83.89)} 
    NET {} {} {} {} {} {mem_inst/n_996} {} {0.000} {0.000} {0.083} {0.004} {0.682} {0.547} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.362} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.369} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.238} {0.000} {0.294} {} {0.472} {0.607} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.015} {0.000} {0.295} {0.540} {0.487} {0.623} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][3]} {C}
  ENDPT {mem_inst/registers_reg[3][3]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[0][3]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.497}
    {+} {Hold} {-0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.557}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.695}
    {} {Slack Time} {0.138}
  END_SLK_CLC
  SLK 0.138
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.007}
    {=} {Beginpoint Arrival Time} {0.507}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][3]} {^} {} {} {ADC_in[0][3]} {} {} {} {0.025} {0.013} {0.507} {0.369} {} {1} {(154.84, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][3]} {} {0.000} {0.000} {0.025} {0.013} {0.508} {0.369} {} {} {} 
    INST {mem_inst/g24598__8428} {E} {^} {Q} {^} {} {AO222HDX0} {0.188} {0.000} {0.098} {} {0.695} {0.557} {} {1} {(158.20, 62.44) (153.96, 62.83)} 
    NET {} {} {} {} {} {mem_inst/n_954} {} {0.000} {0.000} {0.098} {0.005} {0.695} {0.557} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.365} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.372} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.237} {0.000} {0.296} {} {0.471} {0.610} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.026} {0.000} {0.298} {0.543} {0.497} {0.636} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][6]} {C}
  ENDPT {mem_inst/registers_reg[3][6]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[0][6]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.488}
    {+} {Hold} {-0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.547}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.686}
    {} {Slack Time} {0.139}
  END_SLK_CLC
  SLK 0.139
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.006}
    {=} {Beginpoint Arrival Time} {0.506}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][6]} {^} {} {} {ADC_in[0][6]} {} {} {} {0.024} {0.010} {0.506} {0.367} {} {1} {(177.24, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][6]} {} {0.000} {0.000} {0.024} {0.010} {0.506} {0.367} {} {} {} 
    INST {mem_inst/g24600__6783} {E} {^} {Q} {^} {} {AO222HDX0} {0.180} {0.000} {0.090} {} {0.686} {0.547} {} {1} {(175.56, 57.40) (179.80, 57.01)} 
    NET {} {} {} {} {} {mem_inst/n_952} {} {0.000} {0.000} {0.090} {0.004} {0.686} {0.547} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.366} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.373} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.238} {0.000} {0.294} {} {0.472} {0.611} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.016} {0.000} {0.295} {0.540} {0.488} {0.627} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][6]} {C}
  ENDPT {mem_inst/registers_reg[5][6]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[2][6]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.494}
    {+} {Hold} {-0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.553}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.694}
    {} {Slack Time} {0.141}
  END_SLK_CLC
  SLK 0.141
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.007}
    {=} {Beginpoint Arrival Time} {0.507}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][6]} {^} {} {} {ADC_in[2][6]} {} {} {} {0.025} {0.012} {0.507} {0.366} {} {1} {(206.92, 0.00) } 
    NET {} {} {} {} {} {ADC_in[2][6]} {} {0.000} {0.000} {0.025} {0.012} {0.507} {0.367} {} {} {} 
    INST {mem_inst/g24414__1666} {E} {^} {Q} {^} {} {AO222HDX0} {0.187} {0.000} {0.097} {} {0.694} {0.553} {} {1} {(206.92, 66.36) (211.16, 65.97)} 
    NET {} {} {} {} {} {mem_inst/n_990} {} {0.000} {0.000} {0.097} {0.005} {0.694} {0.553} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.368} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.375} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.238} {0.000} {0.294} {} {0.472} {0.613} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.022} {0.000} {0.296} {0.540} {0.494} {0.635} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][4]} {C}
  ENDPT {mem_inst/registers_reg[5][4]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[2][4]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.494}
    {+} {Hold} {-0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.553}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.695}
    {} {Slack Time} {0.142}
  END_SLK_CLC
  SLK 0.142
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.008}
    {=} {Beginpoint Arrival Time} {0.507}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][4]} {^} {} {} {ADC_in[2][4]} {} {} {} {0.026} {0.013} {0.507} {0.365} {} {1} {(209.72, 0.00) } 
    NET {} {} {} {} {} {ADC_in[2][4]} {} {-0.003} {-0.003} {0.026} {0.013} {0.504} {0.362} {} {} {} 
    INST {mem_inst/g24412__2883} {E} {^} {Q} {^} {} {AO222HDX0} {0.191} {0.000} {0.101} {} {0.695} {0.553} {} {1} {(206.92, 75.32) (211.16, 74.93)} 
    NET {} {} {} {} {} {mem_inst/n_992} {} {0.000} {0.000} {0.101} {0.005} {0.695} {0.553} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.369} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.376} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.238} {0.000} {0.294} {} {0.472} {0.614} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.022} {0.000} {0.296} {0.540} {0.494} {0.636} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][3]} {C}
  ENDPT {mem_inst/registers_reg[5][3]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[2][3]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {+} {Hold} {-0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.548}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.691}
    {} {Slack Time} {0.143}
  END_SLK_CLC
  SLK 0.143
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.007}
    {=} {Beginpoint Arrival Time} {0.507}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][3]} {^} {} {} {ADC_in[2][3]} {} {} {} {0.025} {0.012} {0.507} {0.364} {} {1} {(197.40, 0.00) } 
    NET {} {} {} {} {} {ADC_in[2][3]} {} {0.000} {0.000} {0.025} {0.012} {0.507} {0.365} {} {} {} 
    INST {mem_inst/g24411__9945} {E} {^} {Q} {^} {} {AO222HDX0} {0.183} {0.000} {0.093} {} {0.691} {0.548} {} {1} {(195.72, 71.40) (191.48, 71.79)} 
    NET {} {} {} {} {} {mem_inst/n_993} {} {0.000} {0.000} {0.093} {0.005} {0.691} {0.548} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.369} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.377} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.238} {0.000} {0.294} {} {0.472} {0.615} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.017} {0.000} {0.295} {0.540} {0.489} {0.631} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][4]} {C}
  ENDPT {mem_inst/registers_reg[4][4]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[1][4]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.497}
    {+} {Hold} {-0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.555}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.707}
    {} {Slack Time} {0.152}
  END_SLK_CLC
  SLK 0.152
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.007}
    {=} {Beginpoint Arrival Time} {0.507}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][4]} {^} {} {} {ADC_in[1][4]} {} {} {} {0.025} {0.011} {0.507} {0.355} {} {1} {(159.88, 0.00) } 
    NET {} {} {} {} {} {ADC_in[1][4]} {} {-0.003} {-0.003} {0.025} {0.011} {0.503} {0.351} {} {} {} 
    INST {mem_inst/g24404__6131} {E} {^} {Q} {^} {} {AO222HDX0} {0.204} {0.000} {0.117} {} {0.707} {0.555} {} {1} {(160.44, 66.36) (156.20, 65.97)} 
    NET {} {} {} {} {} {mem_inst/n_1000} {} {0.000} {0.000} {0.117} {0.007} {0.707} {0.555} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.379} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.386} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.237} {0.000} {0.296} {} {0.471} {0.623} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.025} {0.000} {0.298} {0.543} {0.497} {0.649} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/sda_sync_reg[0]} {C}
  ENDPT {i2c_inst/sda_sync_reg[0]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {SDA} {} {v} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.486}
    {+} {Hold} {-0.083}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.483}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.740}
    {} {Slack Time} {0.258}
  END_SLK_CLC
  SLK 0.258
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.525}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SDA} {v} {} {} {SDA} {} {} {} {0.041} {0.058} {0.525} {0.268} {} {2} {} 
    NET {} {} {} {} {} {SDA} {} {0.001} {0.000} {0.041} {0.058} {0.526} {0.268} {} {} {} 
    INST {i2c_inst/g3673__1666} {AN} {v} {Q} {v} {} {NO2I1HDX1} {0.214} {-0.002} {0.094} {} {0.740} {0.482} {} {3} {(17.22, 70.70) (18.90, 70.57)} 
    NET {} {} {} {} {} {i2c_inst/n_93} {} {0.001} {0.000} {0.094} {0.023} {0.740} {0.483} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.484} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.491} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.246} {0.000} {0.295} {} {0.480} {0.737} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.296} {0.549} {0.486} {0.743} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/scl_sync_reg[1]} {C}
  ENDPT {i2c_inst/scl_sync_reg[1]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {i2c_inst/scl_sync_reg[0]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.498}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.005}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.553}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.902}
    {} {Slack Time} {0.349}
  END_SLK_CLC
  SLK 0.349
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.074} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.239} {0.280} {-0.069} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.215} {} {0.474} {0.125} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.013} {0.000} {0.216} {0.415} {0.487} {0.138} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {i2c_inst/scl_sync_reg[0]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.415} {0.000} {0.060} {} {0.902} {0.553} {} {1} {(22.68, 52.92) (28.28, 54.60)} 
    NET {} {} {} {} {} {i2c_inst/scl_sync[0]} {} {0.000} {0.000} {0.060} {0.003} {0.902} {0.553} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.576} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.583} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.246} {0.000} {0.295} {} {0.480} {0.829} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.018} {0.000} {0.296} {0.549} {0.498} {0.847} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/sda_sync_reg[1]} {C}
  ENDPT {i2c_inst/sda_sync_reg[1]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {i2c_inst/sda_sync_reg[0]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.486}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.005}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.541}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.892}
    {} {Slack Time} {0.352}
  END_SLK_CLC
  SLK 0.352
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.076} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.239} {0.280} {-0.071} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.215} {} {0.474} {0.123} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.004} {0.000} {0.215} {0.415} {0.479} {0.127} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {i2c_inst/sda_sync_reg[0]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.414} {0.000} {0.060} {} {0.892} {0.541} {} {1} {(25.48, 151.48) (31.08, 153.16)} 
    NET {} {} {} {} {} {i2c_inst/sda_sync[0]} {} {0.000} {0.000} {0.060} {0.003} {0.892} {0.541} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.578} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.585} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.246} {0.000} {0.295} {} {0.480} {0.831} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.296} {0.549} {0.486} {0.837} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/scl_sync_reg[2]} {C}
  ENDPT {i2c_inst/scl_sync_reg[2]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {i2c_inst/scl_sync_reg[1]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.498}
    {+} {Hold} {-0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.005}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.551}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.956}
    {} {Slack Time} {0.405}
  END_SLK_CLC
  SLK 0.405
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.130} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.239} {0.280} {-0.125} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.215} {} {0.474} {0.069} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.013} {0.000} {0.216} {0.415} {0.487} {0.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {i2c_inst/scl_sync_reg[1]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.469} {0.000} {0.117} {} {0.956} {0.551} {} {3} {(22.68, 57.96) (17.08, 56.28)} 
    NET {} {} {} {} {} {i2c_inst/scl_sync[1]} {} {0.000} {0.000} {0.117} {0.013} {0.956} {0.551} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.632} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.639} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.246} {0.000} {0.295} {} {0.480} {0.885} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.018} {0.000} {0.296} {0.549} {0.498} {0.903} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/sda_sync_reg[2]} {C}
  ENDPT {i2c_inst/sda_sync_reg[2]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {i2c_inst/sda_sync_reg[1]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.498}
    {+} {Hold} {-0.022}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.005}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.550}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.969}
    {} {Slack Time} {0.419}
  END_SLK_CLC
  SLK 0.419
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.143} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.239} {0.280} {-0.138} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.215} {} {0.474} {0.056} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.004} {0.000} {0.215} {0.415} {0.479} {0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {i2c_inst/sda_sync_reg[1]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.490} {-0.003} {0.144} {} {0.969} {0.550} {} {3} {(24.36, 147.56) (18.76, 145.88)} 
    NET {} {} {} {} {} {i2c_inst/sda_sync[1]} {} {0.000} {0.000} {0.144} {0.018} {0.969} {0.550} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.645} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.652} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.246} {0.000} {0.295} {} {0.480} {0.898} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.018} {0.000} {0.296} {0.549} {0.498} {0.916} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/stop_cond_reg} {C}
  ENDPT {i2c_inst/stop_cond_reg} {D} {DFRRHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {i2c_inst/sda_sync_reg[2]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.497}
    {+} {Hold} {-0.075}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.005}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.497}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.995}
    {} {Slack Time} {0.498}
  END_SLK_CLC
  SLK 0.498
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.222} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.239} {0.280} {-0.217} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.215} {} {0.474} {-0.023} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.013} {0.000} {0.216} {0.415} {0.487} {-0.011} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {i2c_inst/sda_sync_reg[2]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.446} {0.000} {0.093} {} {0.933} {0.436} {} {2} {(22.68, 88.76) (28.28, 90.44)} 
    NET {} {} {} {} {} {i2c_inst/sda_sync[2]} {} {0.000} {0.000} {0.093} {0.009} {0.933} {0.436} {} {} {} 
    INST {i2c_inst/g3596__3680} {C} {^} {Q} {v} {} {NO3I2HDX1} {0.062} {0.000} {0.045} {} {0.995} {0.497} {} {1} {(21.00, 93.24) (19.74, 94.02)} 
    NET {} {} {} {} {} {i2c_inst/n_168} {} {0.000} {0.000} {0.045} {0.004} {0.995} {0.497} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.724} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.731} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.246} {0.000} {0.295} {} {0.480} {0.977} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.018} {0.000} {0.296} {0.549} {0.497} {0.995} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/scl_falling_reg} {C}
  ENDPT {i2c_inst/scl_falling_reg} {D} {DFRRHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {i2c_inst/scl_sync_reg[1]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.498}
    {+} {Hold} {-0.075}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.005}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.498}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.025}
    {} {Slack Time} {0.527}
  END_SLK_CLC
  SLK 0.527
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.252} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.239} {0.280} {-0.247} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.215} {} {0.474} {-0.053} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.013} {0.000} {0.216} {0.415} {0.487} {-0.040} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {i2c_inst/scl_sync_reg[1]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.469} {0.000} {0.117} {} {0.956} {0.429} {} {3} {(22.68, 57.96) (17.08, 56.28)} 
    NET {} {} {} {} {} {i2c_inst/scl_sync[1]} {} {0.000} {0.000} {0.117} {0.013} {0.956} {0.429} {} {} {} 
    INST {i2c_inst/g3741__1666} {B} {^} {Q} {v} {} {NO2I1HDX1} {0.069} {0.000} {0.045} {} {1.025} {0.498} {} {1} {(26.04, 75.32) (24.78, 76.15)} 
    NET {} {} {} {} {} {i2c_inst/n_28} {} {0.000} {0.000} {0.045} {0.004} {1.025} {0.498} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.754} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.761} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.246} {0.000} {0.295} {} {0.480} {1.007} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.018} {0.000} {0.296} {0.549} {0.498} {1.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/start_cond_reg} {C}
  ENDPT {i2c_inst/start_cond_reg} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {i2c_inst/sda_sync_reg[1]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.497}
    {+} {Hold} {-0.073}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.005}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.499}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.044}
    {} {Slack Time} {0.545}
  END_SLK_CLC
  SLK 0.545
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.270} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.239} {0.280} {-0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.215} {} {0.474} {-0.071} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.004} {0.000} {0.215} {0.415} {0.479} {-0.066} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {i2c_inst/sda_sync_reg[1]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.490} {-0.003} {0.144} {} {0.969} {0.424} {} {3} {(24.36, 147.56) (18.76, 145.88)} 
    NET {} {} {} {} {} {i2c_inst/sda_sync[1]} {} {0.000} {0.000} {0.144} {0.018} {0.969} {0.424} {} {} {} 
    INST {i2c_inst/g3730__4733} {C} {^} {Q} {v} {} {NO3I2HDX1} {0.076} {0.000} {0.046} {} {1.044} {0.499} {} {1} {(24.92, 93.24) (23.66, 94.02)} 
    NET {} {} {} {} {} {i2c_inst/n_37} {} {0.000} {0.000} {0.046} {0.005} {1.044} {0.499} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.772} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.779} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.246} {0.000} {0.295} {} {0.480} {1.025} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.018} {0.000} {0.296} {0.549} {0.497} {1.042} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/scl_rising_reg} {C}
  ENDPT {i2c_inst/scl_rising_reg} {D} {DFRRHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {i2c_inst/scl_sync_reg[2]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.498}
    {+} {Hold} {-0.074}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.005}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.498}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.055}
    {} {Slack Time} {0.557}
  END_SLK_CLC
  SLK 0.557
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.282} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.008} {0.239} {0.280} {-0.277} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.215} {} {0.474} {-0.083} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.013} {0.000} {0.216} {0.415} {0.487} {-0.070} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {i2c_inst/scl_sync_reg[2]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.493} {0.000} {0.144} {} {0.981} {0.423} {} {4} {(24.36, 61.88) (29.96, 63.56)} 
    NET {} {} {} {} {} {i2c_inst/scl_sync[2]} {} {0.000} {0.000} {0.144} {0.018} {0.981} {0.423} {} {} {} 
    INST {i2c_inst/g3731__6161} {B} {^} {Q} {v} {} {NO2I1HDX1} {0.074} {0.000} {0.044} {} {1.055} {0.498} {} {1} {(22.12, 75.32) (20.86, 76.15)} 
    NET {} {} {} {} {} {i2c_inst/n_36} {} {0.000} {0.000} {0.044} {0.004} {1.055} {0.498} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.784} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.791} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.246} {0.000} {0.295} {} {0.480} {1.037} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.018} {0.000} {0.296} {0.549} {0.498} {1.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[9][4]} {C}
  ENDPT {mem_inst/DAC_out_reg[9][4]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_reg[15][4]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.498}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.558}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.118}
    {} {Slack Time} {0.559}
  END_SLK_CLC
  SLK 0.559
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.284} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.239} {0.278} {-0.281} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.479} {-0.080} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.009} {0.000} {0.218} {0.422} {0.488} {-0.071} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[15][4]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.453} {0.000} {0.100} {} {0.941} {0.382} {} {3} {(106.12, 187.32) (100.52, 189.00)} 
    NET {} {} {} {} {} {mem_inst/registers[15][4]} {} {0.000} {0.000} {0.100} {0.010} {0.941} {0.382} {} {} {} 
    INST {mem_inst/g25840} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.176} {0.000} {0.064} {} {1.118} {0.558} {} {1} {(99.71, 183.57) (98.70, 184.10)} 
    NET {} {} {} {} {} {mem_inst/n_143} {} {0.000} {0.000} {0.064} {0.002} {1.118} {0.558} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.786} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.011} {0.321} {0.233} {0.792} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.254} {0.000} {0.296} {} {0.487} {1.046} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.296} {0.558} {0.498} {1.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[2][7]} {C}
  ENDPT {mem_inst/registers_reg[2][7]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_reg[2][7]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.002}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.549}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.121}
    {} {Slack Time} {0.572}
  END_SLK_CLC
  SLK 0.572
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.297} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-0.292} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.217} {} {0.470} {-0.103} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.014} {0.000} {0.219} {0.411} {0.483} {-0.089} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[2][7]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.451} {0.000} {0.097} {} {0.934} {0.362} {} {2} {(174.44, 111.72) (180.04, 110.04)} 
    NET {} {} {} {} {} {mem_inst/registers[2][7]} {} {0.000} {0.000} {0.097} {0.010} {0.934} {0.362} {} {} {} 
    INST {mem_inst/g25011__1705} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.187} {0.000} {0.077} {} {1.121} {0.549} {} {1} {(173.07, 106.51) (172.06, 105.98)} 
    NET {} {} {} {} {} {mem_inst/n_668} {} {0.000} {0.000} {0.077} {0.004} {1.121} {0.549} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.799} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.806} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.237} {0.000} {0.296} {} {0.471} {1.044} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.019} {0.000} {0.297} {0.543} {0.491} {1.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[8][3]} {C}
  ENDPT {mem_inst/DAC_out_reg[8][3]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_reg[14][3]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.496}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.550}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.124}
    {} {Slack Time} {0.574}
  END_SLK_CLC
  SLK 0.574
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.298} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.280} {-0.293} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.193} {0.000} {0.210} {} {0.473} {-0.100} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.009} {0.000} {0.211} {0.404} {0.483} {-0.091} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[14][3]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.462} {0.000} {0.112} {} {0.945} {0.371} {} {3} {(253.40, 133.56) (259.00, 135.24)} 
    NET {} {} {} {} {} {mem_inst/registers[14][3]} {} {0.000} {0.000} {0.112} {0.012} {0.945} {0.371} {} {} {} 
    INST {mem_inst/g25681__5115} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.179} {0.000} {0.064} {} {1.124} {0.550} {} {1} {(259.81, 129.81) (260.82, 130.34)} 
    NET {} {} {} {} {} {mem_inst/n_274} {} {0.000} {0.000} {0.064} {0.002} {1.124} {0.550} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.800} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.807} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.288} {} {0.479} {1.052} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.017} {0.000} {0.289} {0.540} {0.496} {1.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[28][0]} {C}
  ENDPT {mem_inst/registers_reg[28][0]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_reg[28][0]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {+} {Hold} {-0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.004}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.544}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.119}
    {} {Slack Time} {0.575}
  END_SLK_CLC
  SLK 0.575
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.300} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.008} {0.239} {0.278} {-0.297} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.195} {0.000} {0.206} {} {0.473} {-0.102} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.008} {0.000} {0.207} {0.402} {0.481} {-0.094} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[28][0]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.459} {0.000} {0.109} {} {0.940} {0.365} {} {3} {(253.40, 210.28) (259.00, 208.60)} 
    NET {} {} {} {} {} {mem_inst/registers[28][0]} {} {0.000} {0.000} {0.109} {0.012} {0.940} {0.365} {} {} {} 
    INST {mem_inst/g24988__1881} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.179} {0.000} {0.065} {} {1.119} {0.544} {} {1} {(245.25, 210.45) (246.26, 210.98)} 
    NET {} {} {} {} {} {mem_inst/n_691} {} {0.000} {0.000} {0.065} {0.003} {1.119} {0.544} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.802} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.321} {0.231} {0.806} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.247} {0.000} {0.282} {} {0.477} {1.053} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.011} {0.000} {0.283} {0.533} {0.489} {1.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[0][7]} {C}
  ENDPT {mem_inst/registers_reg[0][7]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_reg[0][7]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.494}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.002}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.552}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.129}
    {} {Slack Time} {0.576}
  END_SLK_CLC
  SLK 0.576
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.301} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-0.296} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.217} {} {0.470} {-0.107} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.016} {0.000} {0.219} {0.411} {0.486} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[0][7]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.456} {0.000} {0.102} {} {0.942} {0.365} {} {2} {(130.76, 93.80) (136.36, 92.12)} 
    NET {} {} {} {} {} {mem_inst/registers[0][7]} {} {0.000} {0.000} {0.102} {0.011} {0.942} {0.365} {} {} {} 
    INST {mem_inst/g25117__8428} {IN0} {^} {Q} {^} {} {MU2HDX0} {0.187} {0.000} {0.078} {} {1.129} {0.552} {} {1} {(130.76, 89.32) (127.26, 88.06)} 
    NET {} {} {} {} {} {mem_inst/n_562} {} {0.000} {0.000} {0.078} {0.004} {1.129} {0.552} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.803} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.810} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.237} {0.000} {0.296} {} {0.471} {1.048} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.023} {0.000} {0.297} {0.543} {0.494} {1.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[23][3]} {C}
  ENDPT {mem_inst/DAC_out_reg[23][3]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_reg[29][3]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.488}
    {+} {Hold} {-0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.004}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.543}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.121}
    {} {Slack Time} {0.578}
  END_SLK_CLC
  SLK 0.578
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.302} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.008} {0.239} {0.278} {-0.299} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.195} {0.000} {0.206} {} {0.473} {-0.104} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.008} {0.000} {0.207} {0.402} {0.481} {-0.097} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[29][3]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.453} {0.000} {0.102} {} {0.934} {0.356} {} {3} {(263.48, 223.16) (257.88, 224.84)} 
    NET {} {} {} {} {} {mem_inst/registers[29][3]} {} {0.000} {0.000} {0.102} {0.011} {0.934} {0.356} {} {} {} 
    INST {mem_inst/g25851} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.187} {0.000} {0.076} {} {1.121} {0.543} {} {1} {(253.15, 237.33) (252.14, 237.86)} 
    NET {} {} {} {} {} {mem_inst/n_132} {} {0.000} {0.000} {0.076} {0.004} {1.121} {0.543} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.804} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.321} {0.231} {0.808} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.247} {0.000} {0.282} {} {0.477} {1.055} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.011} {0.000} {0.283} {0.533} {0.488} {1.066} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[22][0]} {C}
  ENDPT {mem_inst/DAC_out_reg[22][0]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_reg[28][0]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {+} {Hold} {-0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.004}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.544}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.122}
    {} {Slack Time} {0.578}
  END_SLK_CLC
  SLK 0.578
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.303} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.008} {0.239} {0.278} {-0.300} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.195} {0.000} {0.206} {} {0.473} {-0.105} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.008} {0.000} {0.207} {0.402} {0.481} {-0.097} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[28][0]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.459} {0.000} {0.109} {} {0.940} {0.362} {} {3} {(253.40, 210.28) (259.00, 208.60)} 
    NET {} {} {} {} {} {mem_inst/registers[28][0]} {} {0.000} {0.000} {0.109} {0.012} {0.940} {0.362} {} {} {} 
    INST {mem_inst/g25886} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.181} {0.000} {0.068} {} {1.122} {0.544} {} {1} {(258.69, 205.07) (259.70, 204.54)} 
    NET {} {} {} {} {} {mem_inst/n_97} {} {0.000} {0.000} {0.068} {0.003} {1.122} {0.544} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.805} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.321} {0.231} {0.809} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.247} {0.000} {0.282} {} {0.477} {1.056} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.011} {0.000} {0.283} {0.533} {0.489} {1.067} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[13][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[13][7]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_reg[19][7]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.005}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.546}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.125}
    {} {Slack Time} {0.578}
  END_SLK_CLC
  SLK 0.578
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.303} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.007} {0.239} {0.278} {-0.300} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.479} {-0.099} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.005} {0.000} {0.218} {0.422} {0.485} {-0.094} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[19][7]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.455} {0.000} {0.102} {} {0.940} {0.362} {} {3} {(166.60, 223.16) (161.00, 224.84)} 
    NET {} {} {} {} {} {mem_inst/registers[19][7]} {} {0.000} {0.000} {0.102} {0.011} {0.940} {0.362} {} {} {} 
    INST {mem_inst/g25922} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.185} {0.000} {0.073} {} {1.125} {0.546} {} {1} {(161.87, 231.95) (160.86, 231.42)} 
    NET {} {} {} {} {} {mem_inst/n_61} {} {0.000} {0.000} {0.073} {0.003} {1.125} {0.546} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.805} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.321} {0.230} {0.809} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.254} {0.000} {0.295} {} {0.484} {1.062} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.007} {0.000} {0.296} {0.558} {0.491} {1.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[16][1]} {C}
  ENDPT {mem_inst/registers_reg[16][1]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_reg[16][1]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.497}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.550}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.130}
    {} {Slack Time} {0.579}
  END_SLK_CLC
  SLK 0.579
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.304} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.239} {0.280} {-0.300} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.480} {-0.099} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.007} {0.000} {0.217} {0.423} {0.487} {-0.092} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[16][1]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.464} {0.000} {0.112} {} {0.951} {0.372} {} {3} {(82.04, 205.24) (87.64, 206.92)} 
    NET {} {} {} {} {} {mem_inst/registers[16][1]} {} {0.000} {0.000} {0.112} {0.012} {0.951} {0.372} {} {} {} 
    INST {mem_inst/g24730__2398} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.179} {0.000} {0.064} {} {1.130} {0.550} {} {1} {(74.45, 205.07) (75.46, 204.54)} 
    NET {} {} {} {} {} {mem_inst/n_927} {} {0.000} {0.000} {0.064} {0.002} {1.130} {0.550} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.806} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.011} {0.321} {0.233} {0.812} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.254} {0.000} {0.296} {} {0.487} {1.066} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.010} {0.000} {0.296} {0.558} {0.497} {1.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[22][3]} {C}
  ENDPT {mem_inst/DAC_out_reg[22][3]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_reg[28][3]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {+} {Hold} {-0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.004}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.544}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.124}
    {} {Slack Time} {0.580}
  END_SLK_CLC
  SLK 0.580
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.305} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.008} {0.239} {0.278} {-0.302} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.195} {0.000} {0.206} {} {0.473} {-0.107} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.008} {0.000} {0.207} {0.402} {0.481} {-0.099} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[28][3]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.463} {0.000} {0.113} {} {0.944} {0.364} {} {3} {(253.40, 196.28) (247.80, 197.96)} 
    NET {} {} {} {} {} {mem_inst/registers[28][3]} {} {0.000} {0.000} {0.113} {0.013} {0.944} {0.364} {} {} {} 
    INST {mem_inst/g25880} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.180} {0.000} {0.066} {} {1.124} {0.544} {} {1} {(258.69, 201.49) (259.70, 202.02)} 
    NET {} {} {} {} {} {mem_inst/n_103} {} {0.000} {0.000} {0.066} {0.003} {1.124} {0.544} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.807} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.321} {0.231} {0.811} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.247} {0.000} {0.282} {} {0.477} {1.058} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.011} {0.000} {0.283} {0.533} {0.489} {1.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[23][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[23][7]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_reg[29][7]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.490}
    {+} {Hold} {-0.021}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.004}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.545}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.125}
    {} {Slack Time} {0.580}
  END_SLK_CLC
  SLK 0.580
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.305} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.003} {0.000} {0.008} {0.239} {0.278} {-0.302} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.195} {0.000} {0.206} {} {0.473} {-0.107} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.008} {0.000} {0.207} {0.402} {0.481} {-0.099} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[29][7]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.464} {0.000} {0.114} {} {0.945} {0.364} {} {3} {(283.64, 205.24) (278.04, 206.92)} 
    NET {} {} {} {} {} {mem_inst/registers[29][7]} {} {0.000} {0.000} {0.114} {0.013} {0.945} {0.364} {} {} {} 
    INST {mem_inst/g25786__6783} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.180} {0.000} {0.066} {} {1.125} {0.545} {} {1} {(290.61, 201.49) (291.62, 202.02)} 
    NET {} {} {} {} {} {mem_inst/n_197} {} {0.000} {0.000} {0.066} {0.003} {1.125} {0.545} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.807} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.010} {0.321} {0.231} {0.811} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.247} {0.000} {0.282} {} {0.477} {1.058} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.283} {0.533} {0.490} {1.070} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[17][1]} {C}
  ENDPT {mem_inst/registers_reg[17][1]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_reg[17][1]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.501}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.554}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.135}
    {} {Slack Time} {0.580}
  END_SLK_CLC
  SLK 0.580
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.305} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.239} {0.280} {-0.301} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.480} {-0.100} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.010} {0.000} {0.217} {0.423} {0.490} {-0.090} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[17][1]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.458} {0.000} {0.105} {} {0.949} {0.368} {} {3} {(42.84, 214.20) (37.24, 215.88)} 
    NET {} {} {} {} {} {mem_inst/registers[17][1]} {} {0.000} {0.000} {0.105} {0.011} {0.949} {0.368} {} {} {} 
    INST {mem_inst/g24965__9315} {IN0} {^} {Q} {^} {} {MU2HDX0} {0.186} {0.000} {0.076} {} {1.135} {0.554} {} {1} {(51.24, 209.72) (47.74, 210.98)} 
    NET {} {} {} {} {} {mem_inst/n_714} {} {0.000} {0.000} {0.076} {0.004} {1.135} {0.554} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.807} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.011} {0.321} {0.233} {0.813} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.254} {0.000} {0.296} {} {0.487} {1.067} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.014} {0.000} {0.297} {0.558} {0.501} {1.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[16][4]} {C}
  ENDPT {mem_inst/registers_reg[16][4]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_reg[16][4]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.498}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.551}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.132}
    {} {Slack Time} {0.581}
  END_SLK_CLC
  SLK 0.581
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.305} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.239} {0.280} {-0.301} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.480} {-0.101} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.008} {0.000} {0.217} {0.423} {0.488} {-0.093} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[16][4]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.458} {0.000} {0.105} {} {0.946} {0.365} {} {3} {(93.24, 196.28) (98.84, 197.96)} 
    NET {} {} {} {} {} {mem_inst/registers[16][4]} {} {0.000} {0.000} {0.105} {0.011} {0.946} {0.365} {} {} {} 
    INST {mem_inst/g24727__7410} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.186} {0.000} {0.074} {} {1.132} {0.551} {} {1} {(86.83, 192.53) (85.82, 193.06)} 
    NET {} {} {} {} {} {mem_inst/n_930} {} {0.000} {0.000} {0.074} {0.003} {1.132} {0.551} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.808} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.011} {0.321} {0.233} {0.813} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.254} {0.000} {0.296} {} {0.487} {1.067} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.296} {0.558} {0.498} {1.079} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[10][4]} {C}
  ENDPT {mem_inst/DAC_out_reg[10][4]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_reg[16][4]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.499}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.006}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.552}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.134}
    {} {Slack Time} {0.582}
  END_SLK_CLC
  SLK 0.582
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.306} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.008} {0.239} {0.280} {-0.302} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.217} {} {0.480} {-0.102} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.008} {0.000} {0.217} {0.423} {0.488} {-0.094} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[16][4]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.458} {0.000} {0.105} {} {0.946} {0.364} {} {3} {(93.24, 196.28) (98.84, 197.96)} 
    NET {} {} {} {} {} {mem_inst/registers[16][4]} {} {0.000} {0.000} {0.105} {0.011} {0.946} {0.364} {} {} {} 
    INST {mem_inst/g25867} {IN1} {^} {Q} {^} {} {MU2HDX0} {0.188} {0.000} {0.076} {} {1.134} {0.552} {} {1} {(80.61, 192.53) (81.62, 193.06)} 
    NET {} {} {} {} {} {mem_inst/n_116} {} {0.000} {0.000} {0.076} {0.004} {1.134} {0.552} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.809} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.011} {0.321} {0.233} {0.814} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.254} {0.000} {0.296} {} {0.487} {1.068} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.012} {0.000} {0.296} {0.558} {0.499} {1.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[32][2]} {C}
  ENDPT {mem_inst/registers_reg[32][2]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_reg[32][2]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.500}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.002}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.558}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.140}
    {} {Slack Time} {0.582}
  END_SLK_CLC
  SLK 0.582
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.306} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-0.301} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.217} {} {0.470} {-0.112} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.020} {0.000} {0.219} {0.411} {0.490} {-0.092} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[32][2]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.472} {0.000} {0.120} {} {0.962} {0.380} {} {3} {(122.92, 35.00) (128.52, 36.68)} 
    NET {} {} {} {} {} {mem_inst/registers[32][2]} {} {0.000} {0.000} {0.120} {0.014} {0.962} {0.380} {} {} {} 
    INST {mem_inst/g25046__7482} {IN0} {^} {Q} {^} {} {MU2HDX0} {0.178} {0.000} {0.064} {} {1.140} {0.558} {} {1} {(112.84, 35.56) (116.34, 34.30)} 
    NET {} {} {} {} {} {mem_inst/n_633} {} {0.000} {0.000} {0.064} {0.002} {1.140} {0.558} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.809} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.816} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.237} {0.000} {0.296} {} {0.471} {1.053} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.028} {0.000} {0.298} {0.543} {0.500} {1.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[10][2]} {C}
  ENDPT {mem_inst/registers_reg[10][2]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_reg[10][2]} {Q} {DFRRQHDX1} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.499}
    {+} {Hold} {-0.020}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.003}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.557}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.139}
    {} {Slack Time} {0.582}
  END_SLK_CLC
  SLK 0.582
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.275}
    {=} {Beginpoint Arrival Time} {0.275}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.239} {0.275} {-0.307} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.009} {0.239} {0.281} {-0.302} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.189} {0.000} {0.215} {} {0.469} {-0.113} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.019} {0.000} {0.216} {0.410} {0.489} {-0.094} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_reg[10][2]} {C} {^} {Q} {^} {} {DFRRQHDX1} {0.472} {0.000} {0.120} {} {0.961} {0.378} {} {3} {(269.64, 57.96) (275.24, 56.28)} 
    NET {} {} {} {} {} {mem_inst/registers[10][2]} {} {0.000} {0.000} {0.120} {0.014} {0.961} {0.378} {} {} {} 
    INST {mem_inst/g24877__3680} {IN0} {^} {Q} {^} {} {MU2HDX0} {0.179} {0.000} {0.064} {} {1.139} {0.557} {} {1} {(259.56, 57.40) (263.06, 58.66)} 
    NET {} {} {} {} {} {mem_inst/n_780} {} {0.000} {0.000} {0.064} {0.002} {1.139} {0.557} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Source Insertion Delay} {0.227}
    {=} {Beginpoint Arrival Time} {0.227}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.321} {0.227} {0.809} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.012} {0.321} {0.234} {0.816} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.238} {0.000} {0.294} {} {0.472} {1.054} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.027} {0.000} {0.296} {0.540} {0.499} {1.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100

