
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 16384
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-368940182854-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher
CPU 0 L2C IP-based stride prefetcher

Warmup complete CPU 0 instructions: 1000003 cycles: 664860 (Simulation time: 0 hr 0 min 3 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 9108697 heartbeat IPC: 1.09785 cumulative IPC: 1.06587 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18376034 heartbeat IPC: 1.07906 cumulative IPC: 1.07277 (Simulation time: 0 hr 1 min 13 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-368940182854-trace.gz
Heartbeat CPU 0 instructions: 30000001 cycles: 27774616 heartbeat IPC: 1.06399 cumulative IPC: 1.06973 (Simulation time: 0 hr 1 min 51 sec) 
Finished CPU 0 instructions: 29000002 cycles: 27109757 cumulative IPC: 1.06973 (Simulation time: 0 hr 1 min 51 sec) 

CPU 0 Branch Prediction Accuracy: 99.3028% MPKI: 0.345655

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.06973 instructions: 29000002 cycles: 27109757
L1D TOTAL     ACCESS:   17815885  HIT:   17648377  MISS:     167508
L1D LOAD      ACCESS:    9296715  HIT:    9285859  MISS:      10856
L1D RFO       ACCESS:    2658280  HIT:    2626818  MISS:      31462
L1D PREFETCH  ACCESS:    5860890  HIT:    5735700  MISS:     125190
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9709831  ISSUED:    9599177  USEFUL:     122251  USELESS:       7265
L1I TOTAL     ACCESS:    7367157  HIT:    7366748  MISS:        409
L1I LOAD      ACCESS:    7367157  HIT:    7366748  MISS:        409
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     259527  HIT:     174170  MISS:      85357
L2C LOAD      ACCESS:      11242  HIT:       8713  MISS:       2529
L2C RFO       ACCESS:      31451  HIT:       4661  MISS:      26790
L2C PREFETCH  ACCESS:     128958  HIT:      72950  MISS:      56008
L2C WRITEBACK ACCESS:      87876  HIT:      87846  MISS:         30
L2C PREFETCH  REQUESTED:       4019  ISSUED:       4019  USEFUL:       2465  USELESS:      53950
LLC TOTAL     ACCESS:     161646  HIT:     147320  MISS:      14326
LLC LOAD      ACCESS:       2527  HIT:       2012  MISS:        515
LLC RFO       ACCESS:      26790  HIT:      22081  MISS:       4709
LLC PREFETCH  ACCESS:      56009  HIT:      46907  MISS:       9102
LLC WRITEBACK ACCESS:      76320  HIT:      76320  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        979  USELESS:          0
Major fault: 0 Minor fault: 374
CPU 0 L1D next line prefetcher final stats
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      13211  ROW_BUFFER_MISS:       1115
 DBUS_CONGESTED:       1470
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: 12
