PPA Report for bidir_shift_reg.v (Module: bidir_shift_reg)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 12
FF Count: 27
IO Count: 24
Cell Count: 100

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 544.07 MHz
Reg-to-Reg Critical Path Delay: 1.642 ns

POWER METRICS:
-------------
Total Power Consumption: 0.455 W
