<stg><name>eig_decompose</name>


<trans_list>

<trans id="951" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
<literal name="icmp_ln11_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
<literal name="icmp_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="icmp_ln12_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
<literal name="icmp_ln14_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
<literal name="icmp_ln14_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="10" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="11" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="13" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="15" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="16" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="31" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="34" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="41" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="42" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="52" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="77" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="78" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="80" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="95" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="96" to="151">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="96" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="97" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="97" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="111" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="150" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="171" to="172">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="171" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="196" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %eigval_3_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %eigval_3_read)

]]></Node>
<StgValue><ssdm name="eigval_3_read_2"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %eigval_2_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %eigval_2_read)

]]></Node>
<StgValue><ssdm name="eigval_2_read_2"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %eigval_1_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %eigval_1_read)

]]></Node>
<StgValue><ssdm name="eigval_1_read_2"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %eigval_0_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %eigval_0_read)

]]></Node>
<StgValue><ssdm name="eigval_0_read_2"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:4  %Q_temp_M_real = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="Q_temp_M_real"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
:5  %Q_temp_M_imag = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="Q_temp_M_imag"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:6  %R_temp_M_real = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="R_temp_M_real"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:7  %R_temp_M_imag = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="R_temp_M_imag"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
:8  %Rx_temp_M_real = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:9  %Rx_temp_M_imag = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:10  %eig_mat_M_real = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="eig_mat_M_real"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:11  %eig_mat_M_imag = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="eig_mat_M_imag"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %arrayctor.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop:0  %phi_ln11 = phi i2 [ 0, %0 ], [ %add_ln11, %arrayctor.loop1 ]

]]></Node>
<StgValue><ssdm name="phi_ln11"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop:1  %add_ln11 = add i2 %phi_ln11, 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop:3  br label %arrayctor.loop3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop3:0  %phi_ln11_1 = phi i2 [ 0, %arrayctor.loop ], [ %add_ln11_1, %arrayctor.loop3 ]

]]></Node>
<StgValue><ssdm name="phi_ln11_1"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop3:1  %add_ln11_1 = add i2 %phi_ln11_1, 1

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop3:2  %tmp_53 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln11, i2 %phi_ln11_1)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop3:3  %zext_ln1027 = zext i4 %tmp_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop3:4  %Q_temp_M_real_addr = getelementptr [16 x float]* %Q_temp_M_real, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="Q_temp_M_real_addr"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop3:5  %Q_temp_M_imag_addr = getelementptr [16 x float]* %Q_temp_M_imag, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="Q_temp_M_imag_addr"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop3:6  store float 0.000000e+00, float* %Q_temp_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop3:7  store float 0.000000e+00, float* %Q_temp_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop3:8  %icmp_ln11 = icmp eq i2 %phi_ln11_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop3:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop3:10  br i1 %icmp_ln11, label %arrayctor.loop1, label %arrayctor.loop3

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1:0  %icmp_ln11_1 = icmp eq i2 %phi_ln11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln11_1"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1:1  br i1 %icmp_ln11_1, label %arrayctor.loop4.preheader, label %arrayctor.loop

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
<literal name="icmp_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.preheader:0  br label %arrayctor.loop4

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop4:0  %phi_ln12 = phi i2 [ %add_ln12, %arrayctor.loop45 ], [ 0, %arrayctor.loop4.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln12"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop4:1  %add_ln12 = add i2 %phi_ln12, 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop4:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4:3  br label %arrayctor.loop7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop7:0  %phi_ln12_1 = phi i2 [ 0, %arrayctor.loop4 ], [ %add_ln12_1, %arrayctor.loop7 ]

]]></Node>
<StgValue><ssdm name="phi_ln12_1"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop7:1  %add_ln12_1 = add i2 %phi_ln12_1, 1

]]></Node>
<StgValue><ssdm name="add_ln12_1"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop7:2  %tmp_45 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln12, i2 %phi_ln12_1)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop7:3  %zext_ln1027_9 = zext i4 %tmp_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_9"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop7:4  %R_temp_M_real_addr = getelementptr [16 x float]* %R_temp_M_real, i64 0, i64 %zext_ln1027_9

]]></Node>
<StgValue><ssdm name="R_temp_M_real_addr"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop7:5  %R_temp_M_imag_addr = getelementptr [16 x float]* %R_temp_M_imag, i64 0, i64 %zext_ln1027_9

]]></Node>
<StgValue><ssdm name="R_temp_M_imag_addr"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop7:6  store float 0.000000e+00, float* %R_temp_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop7:7  store float 0.000000e+00, float* %R_temp_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop7:8  %icmp_ln12 = icmp eq i2 %phi_ln12_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop7:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop7:10  br i1 %icmp_ln12, label %arrayctor.loop45, label %arrayctor.loop7

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop45:0  %icmp_ln12_1 = icmp eq i2 %phi_ln12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln12_1"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop45:1  br i1 %icmp_ln12_1, label %arrayctor.loop8.preheader, label %arrayctor.loop4

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="icmp_ln12_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop8.preheader:0  br label %arrayctor.loop8

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop8:0  %phi_ln13 = phi i2 [ %add_ln13, %arrayctor.loop89 ], [ 0, %arrayctor.loop8.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln13"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop8:1  %add_ln13 = add i2 %phi_ln13, 1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop8:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop8:3  br label %arrayctor.loop11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop11:0  %phi_ln13_1 = phi i2 [ 0, %arrayctor.loop8 ], [ %add_ln13_1, %arrayctor.loop11 ]

]]></Node>
<StgValue><ssdm name="phi_ln13_1"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop11:1  %add_ln13_1 = add i2 %phi_ln13_1, 1

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop11:2  %tmp_46 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln13, i2 %phi_ln13_1)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop11:3  %zext_ln1027_10 = zext i4 %tmp_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_10"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop11:4  %Rx_temp_M_real_addr = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %zext_ln1027_10

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_addr"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop11:5  %Rx_temp_M_imag_addr = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %zext_ln1027_10

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_addr"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop11:6  store float 0.000000e+00, float* %Rx_temp_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop11:7  store float 0.000000e+00, float* %Rx_temp_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop11:8  %icmp_ln13 = icmp eq i2 %phi_ln13_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop11:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop11:10  br i1 %icmp_ln13, label %arrayctor.loop89, label %arrayctor.loop11

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop89:0  %icmp_ln13_1 = icmp eq i2 %phi_ln13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln13_1"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop89:1  br i1 %icmp_ln13_1, label %arrayctor.loop12.preheader, label %arrayctor.loop8

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop12.preheader:0  br label %arrayctor.loop12

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop12:0  %phi_ln14 = phi i2 [ %add_ln14, %arrayctor.loop1213 ], [ 0, %arrayctor.loop12.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln14"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop12:1  %add_ln14 = add i2 %phi_ln14, 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop12:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop12:3  br label %arrayctor.loop15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop15:0  %phi_ln14_1 = phi i2 [ 0, %arrayctor.loop12 ], [ %add_ln14_1, %arrayctor.loop15 ]

]]></Node>
<StgValue><ssdm name="phi_ln14_1"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop15:1  %add_ln14_1 = add i2 %phi_ln14_1, 1

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop15:2  %tmp_47 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln14, i2 %phi_ln14_1)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop15:3  %zext_ln1027_11 = zext i4 %tmp_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_11"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop15:4  %eig_mat_M_real_addr = getelementptr [16 x float]* %eig_mat_M_real, i64 0, i64 %zext_ln1027_11

]]></Node>
<StgValue><ssdm name="eig_mat_M_real_addr"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop15:5  %eig_mat_M_imag_addr = getelementptr [16 x float]* %eig_mat_M_imag, i64 0, i64 %zext_ln1027_11

]]></Node>
<StgValue><ssdm name="eig_mat_M_imag_addr"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop15:6  store float 0.000000e+00, float* %eig_mat_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop15:7  store float 0.000000e+00, float* %eig_mat_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop15:8  %icmp_ln14 = icmp eq i2 %phi_ln14_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop15:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop15:10  br i1 %icmp_ln14, label %arrayctor.loop1213, label %arrayctor.loop15

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1213:0  %icmp_ln14_1 = icmp eq i2 %phi_ln14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln14_1"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1213:1  br i1 %icmp_ln14_1, label %.preheader130.preheader, label %arrayctor.loop12

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
<literal name="icmp_ln14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.preheader130.preheader:0  br label %.preheader130

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader130:0  %i_0 = phi i3 [ %i, %.preheader130.loopexit ], [ 0, %.preheader130.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader130:1  %icmp_ln19 = icmp eq i3 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader130:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader130:3  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader130:4  br i1 %icmp_ln19, label %.preheader9.preheader, label %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader10.preheader:0  %tmp_54 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="5">
<![CDATA[
.preheader10.preheader:1  %zext_ln20 = zext i5 %tmp_54 to i6

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:2  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader10:0  %j_0 = phi i3 [ %j, %1 ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader10:1  %icmp_ln20 = icmp eq i3 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader10:3  %j = add i3 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:4  br i1 %icmp_ln20, label %.preheader130.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln21 = zext i3 %j_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln21 = add i6 %zext_ln20, %zext_ln21

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln21_1 = zext i6 %add_ln21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %Rx_M_real_addr = getelementptr [16 x float]* %Rx_M_real, i64 0, i64 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="Rx_M_real_addr"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Rx_M_imag_addr = getelementptr [16 x float]* %Rx_M_imag, i64 0, i64 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="Rx_M_imag_addr"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="4">
<![CDATA[
:9  %Rx_M_real_load = load float* %Rx_M_real_addr, align 4

]]></Node>
<StgValue><ssdm name="Rx_M_real_load"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="4">
<![CDATA[
:11  %Rx_M_imag_load = load float* %Rx_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="Rx_M_imag_load"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
.preheader130.loopexit:0  br label %.preheader130

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %Rx_temp_M_real_addr_1 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_addr_1"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %Rx_temp_M_imag_addr_1 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_addr_1"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %eig_mat_M_real_addr_1 = getelementptr [16 x float]* %eig_mat_M_real, i64 0, i64 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="eig_mat_M_real_addr_1"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %eig_mat_M_imag_addr_1 = getelementptr [16 x float]* %eig_mat_M_imag, i64 0, i64 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="eig_mat_M_imag_addr_1"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="4">
<![CDATA[
:9  %Rx_M_real_load = load float* %Rx_M_real_addr, align 4

]]></Node>
<StgValue><ssdm name="Rx_M_real_load"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:10  store float %Rx_M_real_load, float* %eig_mat_M_real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="4">
<![CDATA[
:11  %Rx_M_imag_load = load float* %Rx_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="Rx_M_imag_load"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:12  store float %Rx_M_imag_load, float* %eig_mat_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:13  store float %Rx_M_real_load, float* %Rx_temp_M_real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:14  store float %Rx_M_imag_load, float* %Rx_temp_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader9:0  %i16_0 = phi i5 [ %i_10, %.preheader9.loopexit ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="i16_0"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:1  %icmp_ln25 = icmp eq i5 %i16_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:3  %i_10 = add i5 %i16_0, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:4  br i1 %icmp_ln25, label %.preheader7.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2">
<![CDATA[
:0  call fastcc void @qrf_alt([16 x float]* %eig_mat_M_real, [16 x float]* %eig_mat_M_imag, [16 x float]* %Q_temp_M_real, [16 x float]* %Q_temp_M_imag, [16 x float]* %R_temp_M_real, [16 x float]* %R_temp_M_imag)

]]></Node>
<StgValue><ssdm name="call_ln717"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="322" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2">
<![CDATA[
:0  call fastcc void @qrf_alt([16 x float]* %eig_mat_M_real, [16 x float]* %eig_mat_M_imag, [16 x float]* %Q_temp_M_real, [16 x float]* %Q_temp_M_imag, [16 x float]* %R_temp_M_real, [16 x float]* %R_temp_M_imag)

]]></Node>
<StgValue><ssdm name="call_ln717"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit:0  %i17_0 = phi i3 [ 0, %2 ], [ %i_11, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i17_0"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %icmp_ln27 = icmp eq i3 %i17_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i_11 = add i3 %i17_0, 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln27, label %.preheader9.loopexit, label %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader8.preheader:0  %tmp_56 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i17_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="5">
<![CDATA[
.preheader8.preheader:1  %zext_ln28 = zext i5 %tmp_56 to i6

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:2  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.loopexit:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="333" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader8:0  %j18_0 = phi i3 [ 0, %.preheader8.preheader ], [ %j_7, %6 ]

]]></Node>
<StgValue><ssdm name="j18_0"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:1  %icmp_ln28 = icmp eq i3 %j18_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:3  %j_7 = add i3 %j18_0, 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:4  br i1 %icmp_ln28, label %.loopexit.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln34 = zext i3 %j18_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="339" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln34 = add i6 %zext_ln28, %zext_ln34

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln34_1 = zext i6 %add_ln34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %eig_mat_M_real_addr_3 = getelementptr [16 x float]* %eig_mat_M_real, i64 0, i64 %zext_ln34_1

]]></Node>
<StgValue><ssdm name="eig_mat_M_real_addr_3"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %eig_mat_M_imag_addr_2 = getelementptr [16 x float]* %eig_mat_M_imag, i64 0, i64 %zext_ln34_1

]]></Node>
<StgValue><ssdm name="eig_mat_M_imag_addr_2"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %4

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="345" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %complex_M_imag_read = phi float [ 0.000000e+00, %3 ], [ %temp_M_imag, %5 ]

]]></Node>
<StgValue><ssdm name="complex_M_imag_read"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %complex_M_real_read = phi float [ 0.000000e+00, %3 ], [ %temp_M_real, %5 ]

]]></Node>
<StgValue><ssdm name="complex_M_real_read"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:2  %k_0 = phi i3 [ 0, %3 ], [ %k, %5 ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln31 = icmp eq i3 %k_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %k = add i3 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln31, label %6, label %5

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln32 = zext i3 %k_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:1  %tmp_60 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="5">
<![CDATA[
:2  %zext_ln32_1 = zext i5 %tmp_60 to i6

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %add_ln32 = add i6 %zext_ln34, %zext_ln32_1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="6">
<![CDATA[
:4  %zext_ln32_2 = zext i6 %add_ln32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_2"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %Q_temp_M_real_addr_1 = getelementptr [16 x float]* %Q_temp_M_real, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="Q_temp_M_real_addr_1"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %Q_temp_M_imag_addr_1 = getelementptr [16 x float]* %Q_temp_M_imag, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="Q_temp_M_imag_addr_1"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %add_ln32_1 = add i6 %zext_ln32, %zext_ln28

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="6">
<![CDATA[
:8  %zext_ln32_3 = zext i6 %add_ln32_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_3"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %R_temp_M_real_addr_1 = getelementptr [16 x float]* %R_temp_M_real, i64 0, i64 %zext_ln32_3

]]></Node>
<StgValue><ssdm name="R_temp_M_real_addr_1"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %R_temp_M_imag_addr_1 = getelementptr [16 x float]* %R_temp_M_imag, i64 0, i64 %zext_ln32_3

]]></Node>
<StgValue><ssdm name="R_temp_M_imag_addr_1"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="4">
<![CDATA[
:11  %p_r_M_real_13 = load float* %R_temp_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_13"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="4">
<![CDATA[
:12  %p_r_M_imag_12 = load float* %R_temp_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_12"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="4">
<![CDATA[
:13  %p_t_real = load float* %Q_temp_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_real"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="4">
<![CDATA[
:14  %p_t_imag = load float* %Q_temp_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store float %complex_M_real_read, float* %eig_mat_M_real_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store float %complex_M_imag_read, float* %eig_mat_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="370" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="4">
<![CDATA[
:11  %p_r_M_real_13 = load float* %R_temp_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_13"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="4">
<![CDATA[
:12  %p_r_M_imag_12 = load float* %R_temp_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_12"/></StgValue>
</operation>

<operation id="372" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="4">
<![CDATA[
:13  %p_t_real = load float* %Q_temp_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_real"/></StgValue>
</operation>

<operation id="373" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="4">
<![CDATA[
:14  %p_t_imag = load float* %Q_temp_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag"/></StgValue>
</operation>

<operation id="374" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i_i = fmul float %p_r_M_real_13, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="375" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i_i_112 = fmul float %p_r_M_imag_12, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i_112"/></StgValue>
</operation>

<operation id="376" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_1_i_i = fmul float %p_r_M_imag_12, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="377" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_2_i_i = fmul float %p_r_M_real_13, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="378" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i_i = fmul float %p_r_M_real_13, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i_i_112 = fmul float %p_r_M_imag_12, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i_112"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_1_i_i = fmul float %p_r_M_imag_12, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_2_i_i = fmul float %p_r_M_real_13, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="382" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i_i = fmul float %p_r_M_real_13, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="383" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i_i_112 = fmul float %p_r_M_imag_12, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i_112"/></StgValue>
</operation>

<operation id="384" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_1_i_i = fmul float %p_r_M_imag_12, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="385" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_2_i_i = fmul float %p_r_M_real_13, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="386" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i_i = fmul float %p_r_M_real_13, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i_i_112 = fmul float %p_r_M_imag_12, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i_112"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_1_i_i = fmul float %p_r_M_imag_12, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="389" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_2_i_i = fmul float %p_r_M_real_13, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="390" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %complex_M_real_writ = fsub float %tmp_i_i, %tmp_i_i_112

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="391" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fadd float %tmp_1_i_i, %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="392" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %complex_M_real_writ = fsub float %tmp_i_i, %tmp_i_i_112

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="393" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fadd float %tmp_1_i_i, %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="394" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %complex_M_real_writ = fsub float %tmp_i_i, %tmp_i_i_112

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="395" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fadd float %tmp_1_i_i, %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="396" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %complex_M_real_writ = fsub float %tmp_i_i, %tmp_i_i_112

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="397" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fadd float %tmp_1_i_i, %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="398" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %complex_M_real_writ = fsub float %tmp_i_i, %tmp_i_i_112

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="399" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ = fadd float %tmp_1_i_i, %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="400" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %temp_M_real = fadd float %complex_M_real_read, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="temp_M_real"/></StgValue>
</operation>

<operation id="401" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %temp_M_imag = fadd float %complex_M_imag_read, %complex_M_imag_writ

]]></Node>
<StgValue><ssdm name="temp_M_imag"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="402" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %temp_M_real = fadd float %complex_M_real_read, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="temp_M_real"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %temp_M_imag = fadd float %complex_M_imag_read, %complex_M_imag_writ

]]></Node>
<StgValue><ssdm name="temp_M_imag"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="404" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %temp_M_real = fadd float %complex_M_real_read, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="temp_M_real"/></StgValue>
</operation>

<operation id="405" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %temp_M_imag = fadd float %complex_M_imag_read, %complex_M_imag_writ

]]></Node>
<StgValue><ssdm name="temp_M_imag"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="406" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %temp_M_real = fadd float %complex_M_real_read, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="temp_M_real"/></StgValue>
</operation>

<operation id="407" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %temp_M_imag = fadd float %complex_M_imag_read, %complex_M_imag_writ

]]></Node>
<StgValue><ssdm name="temp_M_imag"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="408" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %temp_M_real = fadd float %complex_M_real_read, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="temp_M_real"/></StgValue>
</operation>

<operation id="409" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %temp_M_imag = fadd float %complex_M_imag_read, %complex_M_imag_writ

]]></Node>
<StgValue><ssdm name="temp_M_imag"/></StgValue>
</operation>

<operation id="410" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %4

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="411" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader7:0  %eigval_0_0 = phi float [ %eigval_0_1, %.preheader7.loopexit ], [ %eigval_0_read_2, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="eigval_0_0"/></StgValue>
</operation>

<operation id="412" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader7:1  %eigval_1_0 = phi float [ %eigval_1_1, %.preheader7.loopexit ], [ %eigval_1_read_2, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="eigval_1_0"/></StgValue>
</operation>

<operation id="413" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader7:2  %eigval_2_0 = phi float [ %eigval_2_1, %.preheader7.loopexit ], [ %eigval_2_read_2, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="eigval_2_0"/></StgValue>
</operation>

<operation id="414" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader7:3  %eigval_3_0 = phi float [ %eigval_3_1, %.preheader7.loopexit ], [ %eigval_3_read_2, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="eigval_3_0"/></StgValue>
</operation>

<operation id="415" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader7:4  %count_0 = phi i3 [ %count, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="count_0"/></StgValue>
</operation>

<operation id="416" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7:5  %icmp_ln38 = icmp eq i3 %count_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="417" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="418" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7:7  %count = add i3 %count_0, 1

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="419" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:8  br i1 %icmp_ln38, label %24, label %branch0

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="420" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="3">
<![CDATA[
branch0:0  %zext_ln1067 = zext i3 %count_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln1067"/></StgValue>
</operation>

<operation id="421" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
branch0:6  %tmp_55 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %count_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="422" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="5">
<![CDATA[
branch0:7  %zext_ln1044 = zext i5 %tmp_55 to i6

]]></Node>
<StgValue><ssdm name="zext_ln1044"/></StgValue>
</operation>

<operation id="423" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch0:8  %add_ln1044 = add i6 %zext_ln1044, %zext_ln1067

]]></Node>
<StgValue><ssdm name="add_ln1044"/></StgValue>
</operation>

<operation id="424" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="6">
<![CDATA[
branch0:9  %zext_ln1044_1 = zext i6 %add_ln1044 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1044_1"/></StgValue>
</operation>

<operation id="425" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:10  %eig_mat_M_real_addr_2 = getelementptr [16 x float]* %eig_mat_M_real, i64 0, i64 %zext_ln1044_1

]]></Node>
<StgValue><ssdm name="eig_mat_M_real_addr_2"/></StgValue>
</operation>

<operation id="426" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="4">
<![CDATA[
branch0:11  %eig_mat_M_real_load = load float* %eig_mat_M_real_addr_2, align 8

]]></Node>
<StgValue><ssdm name="eig_mat_M_real_load"/></StgValue>
</operation>

<operation id="427" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
:0  %mrv = insertvalue { float, float, float, float } undef, float %eigval_0_0, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="428" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
:1  %mrv_1 = insertvalue { float, float, float, float } %mrv, float %eigval_1_0, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="429" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
:2  %mrv_2 = insertvalue { float, float, float, float } %mrv_1, float %eigval_2_0, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="430" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
:3  %mrv_3 = insertvalue { float, float, float, float } %mrv_2, float %eigval_3_0, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="431" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="128">
<![CDATA[
:4  ret { float, float, float, float } %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln71"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="432" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch0:1  %xor_ln1067 = xor i3 %count_0, -4

]]></Node>
<StgValue><ssdm name="xor_ln1067"/></StgValue>
</operation>

<operation id="433" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="3">
<![CDATA[
branch0:2  %sext_ln1067 = sext i3 %xor_ln1067 to i4

]]></Node>
<StgValue><ssdm name="sext_ln1067"/></StgValue>
</operation>

<operation id="434" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="4">
<![CDATA[
branch0:3  %zext_ln1067_4 = zext i4 %sext_ln1067 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1067_4"/></StgValue>
</operation>

<operation id="435" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:4  %U_M_real_addr = getelementptr [16 x float]* %U_M_real, i64 0, i64 %zext_ln1067_4

]]></Node>
<StgValue><ssdm name="U_M_real_addr"/></StgValue>
</operation>

<operation id="436" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:5  %U_M_imag_addr = getelementptr [16 x float]* %U_M_imag, i64 0, i64 %zext_ln1067_4

]]></Node>
<StgValue><ssdm name="U_M_imag_addr"/></StgValue>
</operation>

<operation id="437" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="4">
<![CDATA[
branch0:11  %eig_mat_M_real_load = load float* %eig_mat_M_real_addr_2, align 8

]]></Node>
<StgValue><ssdm name="eig_mat_M_real_load"/></StgValue>
</operation>

<operation id="438" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="2" op_0_bw="3">
<![CDATA[
branch0:12  %trunc_ln39 = trunc i3 %count_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="439" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:13  %icmp_ln39 = icmp eq i2 %trunc_ln39, 0

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="440" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:14  %select_ln39 = select i1 %icmp_ln39, float %eigval_3_0, float %eig_mat_M_real_load

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="441" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:15  %icmp_ln39_1 = icmp eq i2 %trunc_ln39, 1

]]></Node>
<StgValue><ssdm name="icmp_ln39_1"/></StgValue>
</operation>

<operation id="442" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:16  %select_ln39_1 = select i1 %icmp_ln39_1, float %eigval_3_0, float %select_ln39

]]></Node>
<StgValue><ssdm name="select_ln39_1"/></StgValue>
</operation>

<operation id="443" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:17  %icmp_ln39_2 = icmp eq i2 %trunc_ln39, -2

]]></Node>
<StgValue><ssdm name="icmp_ln39_2"/></StgValue>
</operation>

<operation id="444" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:18  %eigval_3_1 = select i1 %icmp_ln39_2, float %eigval_3_0, float %select_ln39_1

]]></Node>
<StgValue><ssdm name="eigval_3_1"/></StgValue>
</operation>

<operation id="445" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:19  %eigval_2_1 = select i1 %icmp_ln39_2, float %eig_mat_M_real_load, float %eigval_2_0

]]></Node>
<StgValue><ssdm name="eigval_2_1"/></StgValue>
</operation>

<operation id="446" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:20  %select_ln39_2 = select i1 %icmp_ln39_1, float %eig_mat_M_real_load, float %eigval_1_0

]]></Node>
<StgValue><ssdm name="select_ln39_2"/></StgValue>
</operation>

<operation id="447" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:21  %eigval_1_1 = select i1 %icmp_ln39_2, float %eigval_1_0, float %select_ln39_2

]]></Node>
<StgValue><ssdm name="eigval_1_1"/></StgValue>
</operation>

<operation id="448" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:22  %select_ln39_3 = select i1 %icmp_ln39, float %eig_mat_M_real_load, float %eigval_0_0

]]></Node>
<StgValue><ssdm name="select_ln39_3"/></StgValue>
</operation>

<operation id="449" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:23  %select_ln39_4 = select i1 %icmp_ln39_1, float %eigval_0_0, float %select_ln39_3

]]></Node>
<StgValue><ssdm name="select_ln39_4"/></StgValue>
</operation>

<operation id="450" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:24  %eigval_0_1 = select i1 %icmp_ln39_2, float %eigval_0_0, float %select_ln39_4

]]></Node>
<StgValue><ssdm name="eigval_0_1"/></StgValue>
</operation>

<operation id="451" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
branch0:25  br label %7

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="452" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i19_0 = phi i3 [ 0, %branch0 ], [ %i_12, %8 ]

]]></Node>
<StgValue><ssdm name="i19_0"/></StgValue>
</operation>

<operation id="453" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln40 = icmp eq i3 %i19_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="454" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="455" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_12 = add i3 %i19_0, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="456" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln40, label %.preheader6.preheader, label %8

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="457" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln41 = zext i3 %i19_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="458" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:1  %tmp_57 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i19_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="459" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="5">
<![CDATA[
:2  %zext_ln41_1 = zext i5 %tmp_57 to i6

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="460" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %add_ln41 = add i6 %zext_ln41, %zext_ln41_1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="461" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="6">
<![CDATA[
:4  %zext_ln41_2 = zext i6 %add_ln41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="462" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %Rx_M_real_addr_1 = getelementptr [16 x float]* %Rx_M_real, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="Rx_M_real_addr_1"/></StgValue>
</operation>

<operation id="463" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="4">
<![CDATA[
:9  %p_r_M_real = load float* %Rx_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>

<operation id="464" st_id="34" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:11  %p_y_read_assign = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %eigval_0_1, float %eigval_1_1, float %eigval_2_1, float %eigval_3_1, i2 %trunc_ln39)

]]></Node>
<StgValue><ssdm name="p_y_read_assign"/></StgValue>
</operation>

<operation id="465" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="466" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="4">
<![CDATA[
:9  %p_r_M_real = load float* %Rx_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="467" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %p_r_M_real_12 = fsub float %p_r_M_real, %p_y_read_assign

]]></Node>
<StgValue><ssdm name="p_r_M_real_12"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="468" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %p_r_M_real_12 = fsub float %p_r_M_real, %p_y_read_assign

]]></Node>
<StgValue><ssdm name="p_r_M_real_12"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="469" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %p_r_M_real_12 = fsub float %p_r_M_real, %p_y_read_assign

]]></Node>
<StgValue><ssdm name="p_r_M_real_12"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="470" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %p_r_M_real_12 = fsub float %p_r_M_real, %p_y_read_assign

]]></Node>
<StgValue><ssdm name="p_r_M_real_12"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="471" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %Rx_M_imag_addr_1 = getelementptr [16 x float]* %Rx_M_imag, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="Rx_M_imag_addr_1"/></StgValue>
</operation>

<operation id="472" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="4">
<![CDATA[
:10  %p_r_M_imag = load float* %Rx_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>

<operation id="473" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %p_r_M_real_12 = fsub float %p_r_M_real, %p_y_read_assign

]]></Node>
<StgValue><ssdm name="p_r_M_real_12"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="474" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %Rx_temp_M_real_addr_2 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_addr_2"/></StgValue>
</operation>

<operation id="475" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %Rx_temp_M_imag_addr_2 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_addr_2"/></StgValue>
</operation>

<operation id="476" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="4">
<![CDATA[
:10  %p_r_M_imag = load float* %Rx_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>

<operation id="477" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:13  store float %p_r_M_real_12, float* %Rx_temp_M_real_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="478" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:14  store float %p_r_M_imag, float* %Rx_temp_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="479" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %7

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="480" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader6:0  %j_11 = phi i2 [ %i_13, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="481" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="2">
<![CDATA[
.preheader6:1  %zext_ln43 = zext i2 %j_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="482" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6:2  %icmp_ln43 = icmp eq i2 %j_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="483" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="484" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6:4  %i_13 = add i2 %j_11, 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="485" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5  br i1 %icmp_ln43, label %15, label %9

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="486" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:2  %tmp_59 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j_11, i2 %j_11)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="487" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="4">
<![CDATA[
:3  %zext_ln44_1 = zext i4 %tmp_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="488" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Rx_temp_M_real_addr_3 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_addr_3"/></StgValue>
</operation>

<operation id="489" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %Rx_temp_M_imag_addr_3 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_addr_3"/></StgValue>
</operation>

<operation id="490" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="4">
<![CDATA[
:6  %mid_M_real = load float* %Rx_temp_M_real_addr_3, align 8

]]></Node>
<StgValue><ssdm name="mid_M_real"/></StgValue>
</operation>

<operation id="491" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="4">
<![CDATA[
:7  %mid_M_imag = load float* %Rx_temp_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="mid_M_imag"/></StgValue>
</operation>

<operation id="492" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store float 1.000000e+00, float* %U_M_real_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="493" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store float 0.000000e+00, float* %U_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="494" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %16

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="495" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="4">
<![CDATA[
:6  %mid_M_real = load float* %Rx_temp_M_real_addr_3, align 8

]]></Node>
<StgValue><ssdm name="mid_M_real"/></StgValue>
</operation>

<operation id="496" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="4">
<![CDATA[
:7  %mid_M_imag = load float* %Rx_temp_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="mid_M_imag"/></StgValue>
</operation>

<operation id="497" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4_i = fmul float %mid_M_real, %mid_M_real

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="498" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5_i = fmul float %mid_M_imag, %mid_M_imag

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="499" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4_i = fmul float %mid_M_real, %mid_M_real

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="500" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5_i = fmul float %mid_M_imag, %mid_M_imag

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="501" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4_i = fmul float %mid_M_real, %mid_M_real

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="502" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5_i = fmul float %mid_M_imag, %mid_M_imag

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="503" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4_i = fmul float %mid_M_real, %mid_M_real

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="504" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5_i = fmul float %mid_M_imag, %mid_M_imag

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="505" st_id="47" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_i = fadd float %tmp_4_i, %tmp_5_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="506" st_id="48" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_i = fadd float %tmp_4_i, %tmp_5_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="507" st_id="49" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_i = fadd float %tmp_4_i, %tmp_5_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="508" st_id="50" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_i = fadd float %tmp_4_i, %tmp_5_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="509" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  %tmp_58 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j_11, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="510" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="4">
<![CDATA[
:1  %zext_ln44 = zext i4 %tmp_58 to i6

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="511" st_id="51" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_i = fadd float %tmp_4_i, %tmp_5_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="512" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %10

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="513" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %j21_0 = phi i32 [ %zext_ln43, %9 ], [ %j_8, %11 ]

]]></Node>
<StgValue><ssdm name="j21_0"/></StgValue>
</operation>

<operation id="514" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln45 = icmp eq i32 %j21_0, 4

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="515" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="516" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln45, label %.preheader.preheader, label %11

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="517" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="32">
<![CDATA[
:0  %trunc_ln46 = trunc i32 %j21_0 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="518" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln46 = add i6 %zext_ln44, %trunc_ln46

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="519" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="6">
<![CDATA[
:2  %sext_ln46 = sext i6 %add_ln46 to i64

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="520" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %Rx_temp_M_real_addr_4 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %sext_ln46

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_addr_4"/></StgValue>
</operation>

<operation id="521" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Rx_temp_M_imag_addr_4 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %sext_ln46

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_addr_4"/></StgValue>
</operation>

<operation id="522" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="4">
<![CDATA[
:5  %Rx_temp_M_real_load = load float* %Rx_temp_M_real_addr_4, align 4

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_load"/></StgValue>
</operation>

<operation id="523" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="4">
<![CDATA[
:6  %Rx_temp_M_imag_load = load float* %Rx_temp_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_load"/></StgValue>
</operation>

<operation id="524" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %j_8 = add nsw i32 1, %j21_0

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="525" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="526" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="4">
<![CDATA[
:5  %Rx_temp_M_real_load = load float* %Rx_temp_M_real_addr_4, align 4

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_load"/></StgValue>
</operation>

<operation id="527" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="4">
<![CDATA[
:6  %Rx_temp_M_imag_load = load float* %Rx_temp_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_load"/></StgValue>
</operation>

<operation id="528" st_id="53" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i = fmul float %Rx_temp_M_real_load, %mid_M_real

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="529" st_id="53" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_2_i = fmul float %Rx_temp_M_imag_load, %mid_M_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="530" st_id="53" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_7_i = fmul float %Rx_temp_M_imag_load, %mid_M_real

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="531" st_id="53" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_8_i = fmul float %Rx_temp_M_real_load, %mid_M_imag

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="532" st_id="54" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i = fmul float %Rx_temp_M_real_load, %mid_M_real

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="533" st_id="54" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_2_i = fmul float %Rx_temp_M_imag_load, %mid_M_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="534" st_id="54" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_7_i = fmul float %Rx_temp_M_imag_load, %mid_M_real

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="535" st_id="54" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_8_i = fmul float %Rx_temp_M_real_load, %mid_M_imag

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="536" st_id="55" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i = fmul float %Rx_temp_M_real_load, %mid_M_real

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="537" st_id="55" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_2_i = fmul float %Rx_temp_M_imag_load, %mid_M_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="538" st_id="55" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_7_i = fmul float %Rx_temp_M_imag_load, %mid_M_real

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="539" st_id="55" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_8_i = fmul float %Rx_temp_M_real_load, %mid_M_imag

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="540" st_id="56" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i = fmul float %Rx_temp_M_real_load, %mid_M_real

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="541" st_id="56" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_2_i = fmul float %Rx_temp_M_imag_load, %mid_M_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="542" st_id="56" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_7_i = fmul float %Rx_temp_M_imag_load, %mid_M_real

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="543" st_id="56" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_8_i = fmul float %Rx_temp_M_real_load, %mid_M_imag

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="544" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_3_i = fadd float %tmp_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="545" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_9_i = fsub float %tmp_7_i, %tmp_8_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="546" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_3_i = fadd float %tmp_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="547" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_9_i = fsub float %tmp_7_i, %tmp_8_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="548" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_3_i = fadd float %tmp_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="549" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_9_i = fsub float %tmp_7_i, %tmp_8_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="550" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_3_i = fadd float %tmp_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="551" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_9_i = fsub float %tmp_7_i, %tmp_8_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="552" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_3_i = fadd float %tmp_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="553" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_9_i = fsub float %tmp_7_i, %tmp_8_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="554" st_id="62" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="555" st_id="62" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="556" st_id="63" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="557" st_id="63" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="558" st_id="64" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="559" st_id="64" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="560" st_id="65" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="561" st_id="65" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="562" st_id="66" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="563" st_id="66" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="564" st_id="67" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="565" st_id="67" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="566" st_id="68" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="567" st_id="68" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="568" st_id="69" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="569" st_id="69" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="570" st_id="70" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="571" st_id="70" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="572" st_id="71" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="573" st_id="71" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="574" st_id="72" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="575" st_id="72" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="576" st_id="73" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="577" st_id="73" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="578" st_id="74" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="579" st_id="74" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="580" st_id="75" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="581" st_id="75" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="582" st_id="76" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="583" st_id="76" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="584" st_id="77" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="585" st_id="77" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>

<operation id="586" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:15  store float %complex_M_real_writ_6, float* %Rx_temp_M_real_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="587" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:16  store float %complex_M_imag_writ_7, float* %Rx_temp_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="588" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %10

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="589" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %j22_0_in = phi i32 [ %j_10, %.preheader.loopexit ], [ %zext_ln43, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j22_0_in"/></StgValue>
</operation>

<operation id="590" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:1  %j_10 = add nsw i32 %j22_0_in, 1

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="591" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %icmp_ln48 = icmp eq i32 %j22_0_in, 3

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="592" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="593" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln48, label %.preheader6.loopexit, label %12

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="594" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="4" op_0_bw="32">
<![CDATA[
:0  %trunc_ln49 = trunc i32 %j_10 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="595" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
:2  %tmp_63 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %j_10, i2 %j_11)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="596" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="34">
<![CDATA[
:3  %sext_ln49 = sext i34 %tmp_63 to i64

]]></Node>
<StgValue><ssdm name="sext_ln49"/></StgValue>
</operation>

<operation id="597" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Rx_temp_M_real_addr_7 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %sext_ln49

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_addr_7"/></StgValue>
</operation>

<operation id="598" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %Rx_temp_M_imag_addr_7 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %sext_ln49

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_addr_7"/></StgValue>
</operation>

<operation id="599" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="4">
<![CDATA[
:6  %mid_M_real_1 = load float* %Rx_temp_M_real_addr_7, align 8

]]></Node>
<StgValue><ssdm name="mid_M_real_1"/></StgValue>
</operation>

<operation id="600" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="4">
<![CDATA[
:7  %mid_M_imag_1 = load float* %Rx_temp_M_imag_addr_7, align 4

]]></Node>
<StgValue><ssdm name="mid_M_imag_1"/></StgValue>
</operation>

<operation id="601" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.loopexit:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="602" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:1  %sext_ln49_cast = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %trunc_ln49, i2 0)

]]></Node>
<StgValue><ssdm name="sext_ln49_cast"/></StgValue>
</operation>

<operation id="603" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="4">
<![CDATA[
:6  %mid_M_real_1 = load float* %Rx_temp_M_real_addr_7, align 8

]]></Node>
<StgValue><ssdm name="mid_M_real_1"/></StgValue>
</operation>

<operation id="604" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="4">
<![CDATA[
:7  %mid_M_imag_1 = load float* %Rx_temp_M_imag_addr_7, align 4

]]></Node>
<StgValue><ssdm name="mid_M_imag_1"/></StgValue>
</operation>

<operation id="605" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %13

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="606" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %q_0 = phi i32 [ %zext_ln43, %12 ], [ %q_1, %14 ]

]]></Node>
<StgValue><ssdm name="q_0"/></StgValue>
</operation>

<operation id="607" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln50 = icmp eq i32 %q_0, 4

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="608" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="609" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln50, label %.preheader.loopexit, label %14

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="610" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="32">
<![CDATA[
:0  %trunc_ln51 = trunc i32 %q_0 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="611" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln51 = add i6 %sext_ln49_cast, %trunc_ln51

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="612" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %add_ln51_1 = add i6 %zext_ln44, %trunc_ln51

]]></Node>
<StgValue><ssdm name="add_ln51_1"/></StgValue>
</operation>

<operation id="613" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="6">
<![CDATA[
:5  %sext_ln51_1 = sext i6 %add_ln51_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51_1"/></StgValue>
</operation>

<operation id="614" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %Rx_temp_M_real_addr_9 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %sext_ln51_1

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_addr_9"/></StgValue>
</operation>

<operation id="615" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %Rx_temp_M_imag_addr_9 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %sext_ln51_1

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_addr_9"/></StgValue>
</operation>

<operation id="616" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="4">
<![CDATA[
:9  %p_t_real_10 = load float* %Rx_temp_M_real_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_10"/></StgValue>
</operation>

<operation id="617" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="4">
<![CDATA[
:10  %p_t_imag_10 = load float* %Rx_temp_M_imag_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_10"/></StgValue>
</operation>

<operation id="618" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %q_1 = add nsw i32 1, %q_0

]]></Node>
<StgValue><ssdm name="q_1"/></StgValue>
</operation>

<operation id="619" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
.preheader.loopexit:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="620" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="4">
<![CDATA[
:9  %p_t_real_10 = load float* %Rx_temp_M_real_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_10"/></StgValue>
</operation>

<operation id="621" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="4">
<![CDATA[
:10  %p_t_imag_10 = load float* %Rx_temp_M_imag_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_10"/></StgValue>
</operation>

<operation id="622" st_id="81" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i2 = fmul float %mid_M_real_1, %p_t_real_10

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="623" st_id="81" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i7 = fmul float %mid_M_imag_1, %p_t_imag_10

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="624" st_id="81" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_1_i_i5 = fmul float %mid_M_imag_1, %p_t_real_10

]]></Node>
<StgValue><ssdm name="tmp_1_i_i5"/></StgValue>
</operation>

<operation id="625" st_id="81" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_2_i_i8 = fmul float %mid_M_real_1, %p_t_imag_10

]]></Node>
<StgValue><ssdm name="tmp_2_i_i8"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="626" st_id="82" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i2 = fmul float %mid_M_real_1, %p_t_real_10

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="627" st_id="82" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i7 = fmul float %mid_M_imag_1, %p_t_imag_10

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="628" st_id="82" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_1_i_i5 = fmul float %mid_M_imag_1, %p_t_real_10

]]></Node>
<StgValue><ssdm name="tmp_1_i_i5"/></StgValue>
</operation>

<operation id="629" st_id="82" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_2_i_i8 = fmul float %mid_M_real_1, %p_t_imag_10

]]></Node>
<StgValue><ssdm name="tmp_2_i_i8"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="630" st_id="83" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i2 = fmul float %mid_M_real_1, %p_t_real_10

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="631" st_id="83" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i7 = fmul float %mid_M_imag_1, %p_t_imag_10

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="632" st_id="83" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_1_i_i5 = fmul float %mid_M_imag_1, %p_t_real_10

]]></Node>
<StgValue><ssdm name="tmp_1_i_i5"/></StgValue>
</operation>

<operation id="633" st_id="83" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_2_i_i8 = fmul float %mid_M_real_1, %p_t_imag_10

]]></Node>
<StgValue><ssdm name="tmp_2_i_i8"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="634" st_id="84" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i_i2 = fmul float %mid_M_real_1, %p_t_real_10

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="635" st_id="84" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i7 = fmul float %mid_M_imag_1, %p_t_imag_10

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="636" st_id="84" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_1_i_i5 = fmul float %mid_M_imag_1, %p_t_real_10

]]></Node>
<StgValue><ssdm name="tmp_1_i_i5"/></StgValue>
</operation>

<operation id="637" st_id="84" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_2_i_i8 = fmul float %mid_M_real_1, %p_t_imag_10

]]></Node>
<StgValue><ssdm name="tmp_2_i_i8"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="638" st_id="85" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_4 = fsub float %tmp_i_i2, %tmp_i_i7

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="639" st_id="85" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %complex_M_imag_writ_5 = fadd float %tmp_1_i_i5, %tmp_2_i_i8

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="640" st_id="86" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_4 = fsub float %tmp_i_i2, %tmp_i_i7

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="641" st_id="86" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %complex_M_imag_writ_5 = fadd float %tmp_1_i_i5, %tmp_2_i_i8

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="642" st_id="87" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_4 = fsub float %tmp_i_i2, %tmp_i_i7

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="643" st_id="87" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %complex_M_imag_writ_5 = fadd float %tmp_1_i_i5, %tmp_2_i_i8

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="644" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="6">
<![CDATA[
:2  %sext_ln51 = sext i6 %add_ln51 to i64

]]></Node>
<StgValue><ssdm name="sext_ln51"/></StgValue>
</operation>

<operation id="645" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %Rx_temp_M_real_addr_8 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %sext_ln51

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_addr_8"/></StgValue>
</operation>

<operation id="646" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %Rx_temp_M_imag_addr_8 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %sext_ln51

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_addr_8"/></StgValue>
</operation>

<operation id="647" st_id="88" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_4 = fsub float %tmp_i_i2, %tmp_i_i7

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="648" st_id="88" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %complex_M_imag_writ_5 = fadd float %tmp_1_i_i5, %tmp_2_i_i8

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>

<operation id="649" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="4">
<![CDATA[
:17  %Rx_temp_M_real_load_5 = load float* %Rx_temp_M_real_addr_8, align 4

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_load_5"/></StgValue>
</operation>

<operation id="650" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="4">
<![CDATA[
:18  %Rx_temp_M_imag_load_5 = load float* %Rx_temp_M_imag_addr_8, align 4

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_load_5"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="651" st_id="89" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %complex_M_real_writ_4 = fsub float %tmp_i_i2, %tmp_i_i7

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="652" st_id="89" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %complex_M_imag_writ_5 = fadd float %tmp_1_i_i5, %tmp_2_i_i8

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>

<operation id="653" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="4">
<![CDATA[
:17  %Rx_temp_M_real_load_5 = load float* %Rx_temp_M_real_addr_8, align 4

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_load_5"/></StgValue>
</operation>

<operation id="654" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="4">
<![CDATA[
:18  %Rx_temp_M_imag_load_5 = load float* %Rx_temp_M_imag_addr_8, align 4

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_load_5"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="655" st_id="90" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ_5 = fsub float %Rx_temp_M_real_load_5, %complex_M_real_writ_4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="656" st_id="90" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ_6 = fsub float %Rx_temp_M_imag_load_5, %complex_M_imag_writ_5

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="657" st_id="91" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ_5 = fsub float %Rx_temp_M_real_load_5, %complex_M_real_writ_4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="658" st_id="91" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ_6 = fsub float %Rx_temp_M_imag_load_5, %complex_M_imag_writ_5

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="659" st_id="92" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ_5 = fsub float %Rx_temp_M_real_load_5, %complex_M_real_writ_4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="660" st_id="92" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ_6 = fsub float %Rx_temp_M_imag_load_5, %complex_M_imag_writ_5

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="661" st_id="93" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ_5 = fsub float %Rx_temp_M_real_load_5, %complex_M_real_writ_4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="662" st_id="93" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ_6 = fsub float %Rx_temp_M_imag_load_5, %complex_M_imag_writ_5

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="663" st_id="94" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ_5 = fsub float %Rx_temp_M_real_load_5, %complex_M_real_writ_4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="664" st_id="94" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ_6 = fsub float %Rx_temp_M_imag_load_5, %complex_M_imag_writ_5

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="665" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:21  store float %complex_M_real_writ_5, float* %Rx_temp_M_real_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="666" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:22  store float %complex_M_imag_writ_6, float* %Rx_temp_M_imag_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="667" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %13

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="668" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %p_x_assign = phi float [ 1.000000e+00, %15 ], [ %midsum_1, %20 ]

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="669" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %m_0 = phi i3 [ 2, %15 ], [ %m, %20 ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="670" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="3">
<![CDATA[
:2  %sext_ln57 = sext i3 %m_0 to i32

]]></Node>
<StgValue><ssdm name="sext_ln57"/></StgValue>
</operation>

<operation id="671" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
:3  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %m_0, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="672" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="673" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_48, label %21, label %17

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="674" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln64 = zext i3 %m_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="675" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:1  %tmp_61 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %m_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="676" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="5">
<![CDATA[
:2  %sext_ln64 = sext i5 %tmp_61 to i6

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="677" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %add_ln64 = add i6 %sext_ln64, %zext_ln1067

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="678" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="6">
<![CDATA[
:4  %zext_ln64_1 = zext i6 %add_ln64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64_1"/></StgValue>
</operation>

<operation id="679" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %U_M_real_addr_2 = getelementptr [16 x float]* %U_M_real, i64 0, i64 %zext_ln64_1

]]></Node>
<StgValue><ssdm name="U_M_real_addr_2"/></StgValue>
</operation>

<operation id="680" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %U_M_imag_addr_2 = getelementptr [16 x float]* %U_M_imag, i64 0, i64 %zext_ln64_1

]]></Node>
<StgValue><ssdm name="U_M_imag_addr_2"/></StgValue>
</operation>

<operation id="681" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %add_ln62 = add i6 %sext_ln64, %zext_ln64

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="682" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="6">
<![CDATA[
:8  %zext_ln62 = zext i6 %add_ln62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="683" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %Rx_temp_M_real_addr_5 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_addr_5"/></StgValue>
</operation>

<operation id="684" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %Rx_temp_M_imag_addr_5 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_addr_5"/></StgValue>
</operation>

<operation id="685" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %18

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="686" st_id="96" stage="12" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="midsum"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="687" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %complex_M_imag_read_2 = phi float [ 0.000000e+00, %17 ], [ %sum_M_imag_1, %19 ]

]]></Node>
<StgValue><ssdm name="complex_M_imag_read_2"/></StgValue>
</operation>

<operation id="688" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %complex_M_real_read_2 = phi float [ 0.000000e+00, %17 ], [ %sum_M_real_1, %19 ]

]]></Node>
<StgValue><ssdm name="complex_M_real_read_2"/></StgValue>
</operation>

<operation id="689" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %j23_0_in = phi i32 [ %sext_ln57, %17 ], [ %j_9, %19 ]

]]></Node>
<StgValue><ssdm name="j23_0_in"/></StgValue>
</operation>

<operation id="690" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %j_9 = add nsw i32 %j23_0_in, 1

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="691" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln59 = icmp eq i32 %j23_0_in, 3

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="692" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="693" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln59, label %20, label %19

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="694" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="6" op_0_bw="32">
<![CDATA[
:0  %trunc_ln60 = trunc i32 %j_9 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="695" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="4" op_0_bw="32">
<![CDATA[
:1  %trunc_ln60_1 = trunc i32 %j_9 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln60_1"/></StgValue>
</operation>

<operation id="696" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:2  %sext_ln60_1_cast = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %trunc_ln60_1, i2 0)

]]></Node>
<StgValue><ssdm name="sext_ln60_1_cast"/></StgValue>
</operation>

<operation id="697" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %add_ln60 = add i6 %sext_ln60_1_cast, %zext_ln1067

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="698" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="6">
<![CDATA[
:4  %sext_ln60 = sext i6 %add_ln60 to i64

]]></Node>
<StgValue><ssdm name="sext_ln60"/></StgValue>
</operation>

<operation id="699" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %U_M_real_addr_3 = getelementptr [16 x float]* %U_M_real, i64 0, i64 %sext_ln60

]]></Node>
<StgValue><ssdm name="U_M_real_addr_3"/></StgValue>
</operation>

<operation id="700" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %U_M_imag_addr_3 = getelementptr [16 x float]* %U_M_imag, i64 0, i64 %sext_ln60

]]></Node>
<StgValue><ssdm name="U_M_imag_addr_3"/></StgValue>
</operation>

<operation id="701" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %add_ln60_1 = add i6 %sext_ln64, %trunc_ln60

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="702" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="6">
<![CDATA[
:8  %sext_ln60_1 = sext i6 %add_ln60_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln60_1"/></StgValue>
</operation>

<operation id="703" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %Rx_temp_M_real_addr_6 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %sext_ln60_1

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_addr_6"/></StgValue>
</operation>

<operation id="704" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %Rx_temp_M_imag_addr_6 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %sext_ln60_1

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_addr_6"/></StgValue>
</operation>

<operation id="705" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="4">
<![CDATA[
:11  %p_r_M_real_15 = load float* %Rx_temp_M_real_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_15"/></StgValue>
</operation>

<operation id="706" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="4">
<![CDATA[
:12  %p_r_M_imag_14 = load float* %Rx_temp_M_imag_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_14"/></StgValue>
</operation>

<operation id="707" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="4">
<![CDATA[
:13  %p_t_real_9 = load float* %U_M_real_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_9"/></StgValue>
</operation>

<operation id="708" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="4">
<![CDATA[
:14  %p_t_imag_9 = load float* %U_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_9"/></StgValue>
</operation>

<operation id="709" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="4">
<![CDATA[
:6  %p_t_real_8 = load float* %Rx_temp_M_real_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_8"/></StgValue>
</operation>

<operation id="710" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="4">
<![CDATA[
:7  %p_t_imag_8 = load float* %Rx_temp_M_imag_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_8"/></StgValue>
</operation>

<operation id="711" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:25  %m = add i3 %m_0, -1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="712" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="4">
<![CDATA[
:11  %p_r_M_real_15 = load float* %Rx_temp_M_real_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_15"/></StgValue>
</operation>

<operation id="713" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="4">
<![CDATA[
:12  %p_r_M_imag_14 = load float* %Rx_temp_M_imag_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_14"/></StgValue>
</operation>

<operation id="714" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="4">
<![CDATA[
:13  %p_t_real_9 = load float* %U_M_real_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_9"/></StgValue>
</operation>

<operation id="715" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="4">
<![CDATA[
:14  %p_t_imag_9 = load float* %U_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_9"/></StgValue>
</operation>

<operation id="716" st_id="98" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i_i1 = fmul float %p_r_M_real_15, %p_t_real_9

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="717" st_id="98" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i_i6 = fmul float %p_r_M_imag_14, %p_t_imag_9

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="718" st_id="98" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_1_i_i4 = fmul float %p_r_M_imag_14, %p_t_real_9

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4"/></StgValue>
</operation>

<operation id="719" st_id="98" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_2_i_i7 = fmul float %p_r_M_real_15, %p_t_imag_9

]]></Node>
<StgValue><ssdm name="tmp_2_i_i7"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="720" st_id="99" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i_i1 = fmul float %p_r_M_real_15, %p_t_real_9

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="721" st_id="99" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i_i6 = fmul float %p_r_M_imag_14, %p_t_imag_9

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="722" st_id="99" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_1_i_i4 = fmul float %p_r_M_imag_14, %p_t_real_9

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4"/></StgValue>
</operation>

<operation id="723" st_id="99" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_2_i_i7 = fmul float %p_r_M_real_15, %p_t_imag_9

]]></Node>
<StgValue><ssdm name="tmp_2_i_i7"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="724" st_id="100" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i_i1 = fmul float %p_r_M_real_15, %p_t_real_9

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="725" st_id="100" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i_i6 = fmul float %p_r_M_imag_14, %p_t_imag_9

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="726" st_id="100" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_1_i_i4 = fmul float %p_r_M_imag_14, %p_t_real_9

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4"/></StgValue>
</operation>

<operation id="727" st_id="100" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_2_i_i7 = fmul float %p_r_M_real_15, %p_t_imag_9

]]></Node>
<StgValue><ssdm name="tmp_2_i_i7"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="728" st_id="101" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i_i1 = fmul float %p_r_M_real_15, %p_t_real_9

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="729" st_id="101" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i_i6 = fmul float %p_r_M_imag_14, %p_t_imag_9

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="730" st_id="101" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_1_i_i4 = fmul float %p_r_M_imag_14, %p_t_real_9

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4"/></StgValue>
</operation>

<operation id="731" st_id="101" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_2_i_i7 = fmul float %p_r_M_real_15, %p_t_imag_9

]]></Node>
<StgValue><ssdm name="tmp_2_i_i7"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="732" st_id="102" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %complex_M_real_writ_3 = fsub float %tmp_i_i1, %tmp_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>

<operation id="733" st_id="102" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ_4 = fadd float %tmp_1_i_i4, %tmp_2_i_i7

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="734" st_id="103" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %complex_M_real_writ_3 = fsub float %tmp_i_i1, %tmp_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>

<operation id="735" st_id="103" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ_4 = fadd float %tmp_1_i_i4, %tmp_2_i_i7

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="736" st_id="104" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %complex_M_real_writ_3 = fsub float %tmp_i_i1, %tmp_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>

<operation id="737" st_id="104" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ_4 = fadd float %tmp_1_i_i4, %tmp_2_i_i7

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="738" st_id="105" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %complex_M_real_writ_3 = fsub float %tmp_i_i1, %tmp_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>

<operation id="739" st_id="105" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ_4 = fadd float %tmp_1_i_i4, %tmp_2_i_i7

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="740" st_id="106" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %complex_M_real_writ_3 = fsub float %tmp_i_i1, %tmp_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>

<operation id="741" st_id="106" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_imag_writ_4 = fadd float %tmp_1_i_i4, %tmp_2_i_i7

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="742" st_id="107" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %sum_M_real_1 = fadd float %complex_M_real_read_2, %complex_M_real_writ_3

]]></Node>
<StgValue><ssdm name="sum_M_real_1"/></StgValue>
</operation>

<operation id="743" st_id="107" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %sum_M_imag_1 = fadd float %complex_M_imag_read_2, %complex_M_imag_writ_4

]]></Node>
<StgValue><ssdm name="sum_M_imag_1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="744" st_id="108" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %sum_M_real_1 = fadd float %complex_M_real_read_2, %complex_M_real_writ_3

]]></Node>
<StgValue><ssdm name="sum_M_real_1"/></StgValue>
</operation>

<operation id="745" st_id="108" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %sum_M_imag_1 = fadd float %complex_M_imag_read_2, %complex_M_imag_writ_4

]]></Node>
<StgValue><ssdm name="sum_M_imag_1"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="746" st_id="109" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %sum_M_real_1 = fadd float %complex_M_real_read_2, %complex_M_real_writ_3

]]></Node>
<StgValue><ssdm name="sum_M_real_1"/></StgValue>
</operation>

<operation id="747" st_id="109" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %sum_M_imag_1 = fadd float %complex_M_imag_read_2, %complex_M_imag_writ_4

]]></Node>
<StgValue><ssdm name="sum_M_imag_1"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="748" st_id="110" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %sum_M_real_1 = fadd float %complex_M_real_read_2, %complex_M_real_writ_3

]]></Node>
<StgValue><ssdm name="sum_M_real_1"/></StgValue>
</operation>

<operation id="749" st_id="110" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %sum_M_imag_1 = fadd float %complex_M_imag_read_2, %complex_M_imag_writ_4

]]></Node>
<StgValue><ssdm name="sum_M_imag_1"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="750" st_id="111" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %sum_M_real_1 = fadd float %complex_M_real_read_2, %complex_M_real_writ_3

]]></Node>
<StgValue><ssdm name="sum_M_real_1"/></StgValue>
</operation>

<operation id="751" st_id="111" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %sum_M_imag_1 = fadd float %complex_M_imag_read_2, %complex_M_imag_writ_4

]]></Node>
<StgValue><ssdm name="sum_M_imag_1"/></StgValue>
</operation>

<operation id="752" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %18

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="753" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32">
<![CDATA[
:0  %bitcast_ln444 = bitcast float %complex_M_real_read_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln444"/></StgValue>
</operation>

<operation id="754" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %xor_ln444 = xor i32 %bitcast_ln444, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln444"/></StgValue>
</operation>

<operation id="755" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32">
<![CDATA[
:2  %p_r_M_real_14 = bitcast i32 %xor_ln444 to float

]]></Node>
<StgValue><ssdm name="p_r_M_real_14"/></StgValue>
</operation>

<operation id="756" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32">
<![CDATA[
:3  %bitcast_ln444_3 = bitcast float %complex_M_imag_read_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln444_3"/></StgValue>
</operation>

<operation id="757" st_id="112" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %xor_ln444_1 = xor i32 %bitcast_ln444_3, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln444_1"/></StgValue>
</operation>

<operation id="758" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32">
<![CDATA[
:5  %p_r_M_imag_13 = bitcast i32 %xor_ln444_1 to float

]]></Node>
<StgValue><ssdm name="p_r_M_imag_13"/></StgValue>
</operation>

<operation id="759" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="4">
<![CDATA[
:6  %p_t_real_8 = load float* %Rx_temp_M_real_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_8"/></StgValue>
</operation>

<operation id="760" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="4">
<![CDATA[
:7  %p_t_imag_8 = load float* %Rx_temp_M_imag_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_8"/></StgValue>
</operation>

<operation id="761" st_id="112" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i_i9 = fmul float %p_r_M_real_14, %p_t_real_8

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="762" st_id="112" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_2_i_i6 = fmul float %p_r_M_imag_13, %p_t_imag_8

]]></Node>
<StgValue><ssdm name="tmp_2_i_i6"/></StgValue>
</operation>

<operation id="763" st_id="112" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_4_i_i = fmul float %p_t_real_8, %p_t_real_8

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="764" st_id="112" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_5_i_i = fmul float %p_t_imag_8, %p_t_imag_8

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="765" st_id="112" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_7_i_i = fmul float %p_r_M_imag_13, %p_t_real_8

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="766" st_id="112" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_8_i_i = fmul float %p_r_M_real_14, %p_t_imag_8

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="767" st_id="113" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i_i9 = fmul float %p_r_M_real_14, %p_t_real_8

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="768" st_id="113" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_2_i_i6 = fmul float %p_r_M_imag_13, %p_t_imag_8

]]></Node>
<StgValue><ssdm name="tmp_2_i_i6"/></StgValue>
</operation>

<operation id="769" st_id="113" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_4_i_i = fmul float %p_t_real_8, %p_t_real_8

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="770" st_id="113" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_5_i_i = fmul float %p_t_imag_8, %p_t_imag_8

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="771" st_id="113" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_7_i_i = fmul float %p_r_M_imag_13, %p_t_real_8

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="772" st_id="113" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_8_i_i = fmul float %p_r_M_real_14, %p_t_imag_8

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="773" st_id="114" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i_i9 = fmul float %p_r_M_real_14, %p_t_real_8

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="774" st_id="114" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_2_i_i6 = fmul float %p_r_M_imag_13, %p_t_imag_8

]]></Node>
<StgValue><ssdm name="tmp_2_i_i6"/></StgValue>
</operation>

<operation id="775" st_id="114" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_4_i_i = fmul float %p_t_real_8, %p_t_real_8

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="776" st_id="114" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_5_i_i = fmul float %p_t_imag_8, %p_t_imag_8

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="777" st_id="114" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_7_i_i = fmul float %p_r_M_imag_13, %p_t_real_8

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="778" st_id="114" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_8_i_i = fmul float %p_r_M_real_14, %p_t_imag_8

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="779" st_id="115" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i_i9 = fmul float %p_r_M_real_14, %p_t_real_8

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="780" st_id="115" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_2_i_i6 = fmul float %p_r_M_imag_13, %p_t_imag_8

]]></Node>
<StgValue><ssdm name="tmp_2_i_i6"/></StgValue>
</operation>

<operation id="781" st_id="115" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_4_i_i = fmul float %p_t_real_8, %p_t_real_8

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="782" st_id="115" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_5_i_i = fmul float %p_t_imag_8, %p_t_imag_8

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="783" st_id="115" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_7_i_i = fmul float %p_r_M_imag_13, %p_t_real_8

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="784" st_id="115" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_8_i_i = fmul float %p_r_M_real_14, %p_t_imag_8

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="785" st_id="116" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_3_i_i = fadd float %tmp_i_i9, %tmp_2_i_i6

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="786" st_id="116" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_6_i_i = fadd float %tmp_4_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="787" st_id="116" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_9_i_i = fsub float %tmp_7_i_i, %tmp_8_i_i

]]></Node>
<StgValue><ssdm name="tmp_9_i_i"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="788" st_id="117" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_3_i_i = fadd float %tmp_i_i9, %tmp_2_i_i6

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="789" st_id="117" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_6_i_i = fadd float %tmp_4_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="790" st_id="117" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_9_i_i = fsub float %tmp_7_i_i, %tmp_8_i_i

]]></Node>
<StgValue><ssdm name="tmp_9_i_i"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="791" st_id="118" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_3_i_i = fadd float %tmp_i_i9, %tmp_2_i_i6

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="792" st_id="118" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_6_i_i = fadd float %tmp_4_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="793" st_id="118" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_9_i_i = fsub float %tmp_7_i_i, %tmp_8_i_i

]]></Node>
<StgValue><ssdm name="tmp_9_i_i"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="794" st_id="119" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_3_i_i = fadd float %tmp_i_i9, %tmp_2_i_i6

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="795" st_id="119" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_6_i_i = fadd float %tmp_4_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="796" st_id="119" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_9_i_i = fsub float %tmp_7_i_i, %tmp_8_i_i

]]></Node>
<StgValue><ssdm name="tmp_9_i_i"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="797" st_id="120" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_3_i_i = fadd float %tmp_i_i9, %tmp_2_i_i6

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="798" st_id="120" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_6_i_i = fadd float %tmp_4_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="799" st_id="120" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_9_i_i = fsub float %tmp_7_i_i, %tmp_8_i_i

]]></Node>
<StgValue><ssdm name="tmp_9_i_i"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="800" st_id="121" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="801" st_id="121" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="802" st_id="122" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="803" st_id="122" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="804" st_id="123" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="805" st_id="123" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="806" st_id="124" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="807" st_id="124" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="808" st_id="125" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="809" st_id="125" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="810" st_id="126" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="811" st_id="126" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="812" st_id="127" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="813" st_id="127" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="814" st_id="128" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="815" st_id="128" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="816" st_id="129" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="817" st_id="129" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="818" st_id="130" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="819" st_id="130" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="820" st_id="131" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="821" st_id="131" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="822" st_id="132" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="823" st_id="132" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="824" st_id="133" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="825" st_id="133" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="826" st_id="134" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="827" st_id="134" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="828" st_id="135" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="829" st_id="135" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="830" st_id="136" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="831" st_id="136" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>

<operation id="832" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:23  store float %sum_M_real, float* %U_M_real_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="833" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:24  store float %sum_M_imag, float* %U_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="834" st_id="137" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp = fmul float %sum_M_real, %sum_M_real

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="835" st_id="137" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_s = fmul float %sum_M_imag, %sum_M_imag

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="836" st_id="138" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp = fmul float %sum_M_real, %sum_M_real

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="837" st_id="138" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_s = fmul float %sum_M_imag, %sum_M_imag

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="838" st_id="139" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp = fmul float %sum_M_real, %sum_M_real

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="839" st_id="139" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_s = fmul float %sum_M_imag, %sum_M_imag

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="840" st_id="140" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp = fmul float %sum_M_real, %sum_M_real

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="841" st_id="140" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_s = fmul float %sum_M_imag, %sum_M_imag

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="842" st_id="141" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27 = fadd float %tmp, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="843" st_id="142" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27 = fadd float %tmp, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="844" st_id="143" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27 = fadd float %tmp, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="845" st_id="144" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27 = fadd float %tmp, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="846" st_id="145" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_27 = fadd float %tmp, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="847" st_id="146" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %midsum_1 = fadd float %p_x_assign, %tmp_27

]]></Node>
<StgValue><ssdm name="midsum_1"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="848" st_id="147" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %midsum_1 = fadd float %p_x_assign, %tmp_27

]]></Node>
<StgValue><ssdm name="midsum_1"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="849" st_id="148" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %midsum_1 = fadd float %p_x_assign, %tmp_27

]]></Node>
<StgValue><ssdm name="midsum_1"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="850" st_id="149" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %midsum_1 = fadd float %p_x_assign, %tmp_27

]]></Node>
<StgValue><ssdm name="midsum_1"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="851" st_id="150" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %midsum_1 = fadd float %p_x_assign, %tmp_27

]]></Node>
<StgValue><ssdm name="midsum_1"/></StgValue>
</operation>

<operation id="852" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %16

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="853" st_id="151" stage="11" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="midsum"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="854" st_id="152" stage="10" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="midsum"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="855" st_id="153" stage="9" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="midsum"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="856" st_id="154" stage="8" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="midsum"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="857" st_id="155" stage="7" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="midsum"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="858" st_id="156" stage="6" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="midsum"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="859" st_id="157" stage="5" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="midsum"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="860" st_id="158" stage="4" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="midsum"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="861" st_id="159" stage="3" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="midsum"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="862" st_id="160" stage="2" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="midsum"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="863" st_id="161" stage="1" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="midsum"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="864" st_id="162" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_3_i1 = fmul float %midsum, %midsum

]]></Node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="865" st_id="163" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_3_i1 = fmul float %midsum, %midsum

]]></Node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="866" st_id="164" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_3_i1 = fmul float %midsum, %midsum

]]></Node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="867" st_id="165" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_3_i1 = fmul float %midsum, %midsum

]]></Node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="868" st_id="166" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_4_i1 = fadd float %tmp_3_i1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="869" st_id="167" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_4_i1 = fadd float %tmp_3_i1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="870" st_id="168" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_4_i1 = fadd float %tmp_3_i1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="871" st_id="169" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_4_i1 = fadd float %tmp_3_i1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="872" st_id="170" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_4_i1 = fadd float %tmp_3_i1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>

<operation id="873" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %22

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="874" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i24_0 = phi i3 [ 0, %21 ], [ %i_14, %23 ]

]]></Node>
<StgValue><ssdm name="i24_0"/></StgValue>
</operation>

<operation id="875" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln67 = icmp eq i3 %i24_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="876" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="877" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_14 = add i3 %i24_0, 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="878" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln67, label %.preheader7.loopexit, label %23

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="879" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:0  %tmp_62 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i24_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="880" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="6" op_0_bw="5">
<![CDATA[
:1  %zext_ln68 = zext i5 %tmp_62 to i6

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="881" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln68 = add i6 %zext_ln1067, %zext_ln68

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="882" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="6">
<![CDATA[
:3  %zext_ln68_1 = zext i6 %add_ln68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="883" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %U_M_real_addr_4 = getelementptr [16 x float]* %U_M_real, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="U_M_real_addr_4"/></StgValue>
</operation>

<operation id="884" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %U_M_imag_addr_4 = getelementptr [16 x float]* %U_M_imag, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="U_M_imag_addr_4"/></StgValue>
</operation>

<operation id="885" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="4">
<![CDATA[
:6  %U_M_real_load = load float* %U_M_real_addr_4, align 4

]]></Node>
<StgValue><ssdm name="U_M_real_load"/></StgValue>
</operation>

<operation id="886" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="4">
<![CDATA[
:7  %U_M_imag_load = load float* %U_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="U_M_imag_load"/></StgValue>
</operation>

<operation id="887" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.loopexit:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="888" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="4">
<![CDATA[
:6  %U_M_real_load = load float* %U_M_real_addr_4, align 4

]]></Node>
<StgValue><ssdm name="U_M_real_load"/></StgValue>
</operation>

<operation id="889" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="4">
<![CDATA[
:7  %U_M_imag_load = load float* %U_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="U_M_imag_load"/></StgValue>
</operation>

<operation id="890" st_id="172" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i2 = fmul float %U_M_real_load, %midsum

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="891" st_id="172" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_113 = fmul float %U_M_imag_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_113"/></StgValue>
</operation>

<operation id="892" st_id="172" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_5_i1 = fmul float %U_M_imag_load, %midsum

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="893" st_id="172" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_i1 = fmul float %U_M_real_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="894" st_id="173" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i2 = fmul float %U_M_real_load, %midsum

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="895" st_id="173" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_113 = fmul float %U_M_imag_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_113"/></StgValue>
</operation>

<operation id="896" st_id="173" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_5_i1 = fmul float %U_M_imag_load, %midsum

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="897" st_id="173" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_i1 = fmul float %U_M_real_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="898" st_id="174" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i2 = fmul float %U_M_real_load, %midsum

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="899" st_id="174" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_113 = fmul float %U_M_imag_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_113"/></StgValue>
</operation>

<operation id="900" st_id="174" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_5_i1 = fmul float %U_M_imag_load, %midsum

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="901" st_id="174" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_i1 = fmul float %U_M_real_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="902" st_id="175" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i2 = fmul float %U_M_real_load, %midsum

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="903" st_id="175" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_113 = fmul float %U_M_imag_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_113"/></StgValue>
</operation>

<operation id="904" st_id="175" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_5_i1 = fmul float %U_M_imag_load, %midsum

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="905" st_id="175" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6_i1 = fmul float %U_M_real_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="906" st_id="176" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_2_i1 = fadd float %tmp_i2, %tmp_i_113

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>

<operation id="907" st_id="176" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_7_i1 = fsub float %tmp_5_i1, %tmp_6_i1

]]></Node>
<StgValue><ssdm name="tmp_7_i1"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="908" st_id="177" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_2_i1 = fadd float %tmp_i2, %tmp_i_113

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>

<operation id="909" st_id="177" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_7_i1 = fsub float %tmp_5_i1, %tmp_6_i1

]]></Node>
<StgValue><ssdm name="tmp_7_i1"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="910" st_id="178" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_2_i1 = fadd float %tmp_i2, %tmp_i_113

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>

<operation id="911" st_id="178" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_7_i1 = fsub float %tmp_5_i1, %tmp_6_i1

]]></Node>
<StgValue><ssdm name="tmp_7_i1"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="912" st_id="179" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_2_i1 = fadd float %tmp_i2, %tmp_i_113

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>

<operation id="913" st_id="179" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_7_i1 = fsub float %tmp_5_i1, %tmp_6_i1

]]></Node>
<StgValue><ssdm name="tmp_7_i1"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="914" st_id="180" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_2_i1 = fadd float %tmp_i2, %tmp_i_113

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>

<operation id="915" st_id="180" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_7_i1 = fsub float %tmp_5_i1, %tmp_6_i1

]]></Node>
<StgValue><ssdm name="tmp_7_i1"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="916" st_id="181" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="917" st_id="181" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="918" st_id="182" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="919" st_id="182" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="920" st_id="183" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="921" st_id="183" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="922" st_id="184" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="923" st_id="184" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="924" st_id="185" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="925" st_id="185" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="926" st_id="186" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="927" st_id="186" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="928" st_id="187" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="929" st_id="187" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="930" st_id="188" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="931" st_id="188" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="932" st_id="189" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="933" st_id="189" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="934" st_id="190" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="935" st_id="190" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="936" st_id="191" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="937" st_id="191" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="938" st_id="192" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="939" st_id="192" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="940" st_id="193" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="941" st_id="193" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="942" st_id="194" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="943" st_id="194" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="944" st_id="195" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="945" st_id="195" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="946" st_id="196" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="947" st_id="196" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>

<operation id="948" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:16  store float %complex_M_real_writ_2, float* %U_M_real_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="949" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:17  store float %complex_M_imag_writ_3, float* %U_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="950" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %22

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
