[2021-09-09 10:03:08,289]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-09 10:03:08,290]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:08,669]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; ".

Peak memory: 14282752 bytes

[2021-09-09 10:03:08,670]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:08,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34607104 bytes

[2021-09-09 10:03:08,809]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-09 10:03:08,809]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:08,837]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :47
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :47
score:100
	Report mapping result:
		klut_size()     :58
		klut.num_gates():48
		max delay       :4
		max area        :47
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 7491584 bytes

[2021-09-09 10:03:08,838]mapper_test.py:220:[INFO]: area: 48 level: 4
[2021-09-09 12:02:48,899]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-09 12:02:48,900]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:49,290]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; ".

Peak memory: 14397440 bytes

[2021-09-09 12:02:49,291]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:49,431]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34824192 bytes

[2021-09-09 12:02:49,432]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-09 12:02:49,432]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:51,374]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :47
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :65
score:100
	Report mapping result:
		klut_size()     :58
		klut.num_gates():48
		max delay       :4
		max area        :47
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 14790656 bytes

[2021-09-09 12:02:51,375]mapper_test.py:220:[INFO]: area: 48 level: 4
[2021-09-09 13:32:50,948]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-09 13:32:50,948]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:51,287]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; ".

Peak memory: 14471168 bytes

[2021-09-09 13:32:51,287]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:51,410]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34910208 bytes

[2021-09-09 13:32:51,411]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-09 13:32:51,412]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:53,221]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :46
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :65
score:100
	Report mapping result:
		klut_size()     :57
		klut.num_gates():47
		max delay       :4
		max area        :46
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :31
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 14811136 bytes

[2021-09-09 13:32:53,222]mapper_test.py:220:[INFO]: area: 47 level: 4
[2021-09-09 15:07:45,727]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-09 15:07:45,727]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:45,727]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:45,862]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34590720 bytes

[2021-09-09 15:07:45,864]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-09 15:07:45,864]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:47,860]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 14827520 bytes

[2021-09-09 15:07:47,861]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-09 15:36:49,732]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-09 15:36:49,732]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:49,733]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:49,868]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34902016 bytes

[2021-09-09 15:36:49,870]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-09 15:36:49,870]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:51,908]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 14667776 bytes

[2021-09-09 15:36:51,909]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-09 16:14:53,583]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-09 16:14:53,583]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:53,583]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:53,718]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34660352 bytes

[2021-09-09 16:14:53,720]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-09 16:14:53,720]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:55,720]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 14745600 bytes

[2021-09-09 16:14:55,721]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-09 16:49:36,693]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-09 16:49:36,694]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:36,694]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:36,875]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34729984 bytes

[2021-09-09 16:49:36,877]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-09 16:49:36,877]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:38,894]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 14811136 bytes

[2021-09-09 16:49:38,895]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-09 17:25:58,063]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-09 17:25:58,064]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:58,064]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:58,229]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34529280 bytes

[2021-09-09 17:25:58,230]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-09 17:25:58,231]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:26:00,240]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 14778368 bytes

[2021-09-09 17:26:00,241]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-13 23:30:51,477]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-13 23:30:51,478]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:51,478]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:51,607]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34340864 bytes

[2021-09-13 23:30:51,609]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-13 23:30:51,609]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:53,345]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :71
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 12066816 bytes

[2021-09-13 23:30:53,345]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-13 23:42:30,829]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-13 23:42:30,830]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:30,830]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:30,953]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34275328 bytes

[2021-09-13 23:42:30,954]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-13 23:42:30,954]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:30,989]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 7147520 bytes

[2021-09-13 23:42:30,990]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-14 09:00:41,969]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-14 09:00:41,969]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:41,969]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:42,138]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34222080 bytes

[2021-09-14 09:00:42,140]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-14 09:00:42,140]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:43,888]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 14831616 bytes

[2021-09-14 09:00:43,888]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-14 09:21:29,538]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-14 09:21:29,539]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:29,539]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:29,665]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34365440 bytes

[2021-09-14 09:21:29,666]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-14 09:21:29,667]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:29,693]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 7503872 bytes

[2021-09-14 09:21:29,694]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-15 15:34:04,063]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-15 15:34:04,064]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:34:04,064]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:34:04,177]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34267136 bytes

[2021-09-15 15:34:04,178]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-15 15:34:04,178]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:34:05,766]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 14200832 bytes

[2021-09-15 15:34:05,767]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-15 15:54:50,537]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-15 15:54:50,537]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:50,538]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:50,655]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34344960 bytes

[2021-09-15 15:54:50,656]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-15 15:54:50,656]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:50,682]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 6512640 bytes

[2021-09-15 15:54:50,683]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-18 14:04:33,444]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-18 14:04:33,445]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:33,445]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:33,608]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34488320 bytes

[2021-09-18 14:04:33,610]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-18 14:04:33,610]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:35,239]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 12447744 bytes

[2021-09-18 14:04:35,240]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-18 16:29:07,870]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-18 16:29:07,870]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:29:07,870]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:29:07,984]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34439168 bytes

[2021-09-18 16:29:07,985]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-18 16:29:07,985]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:29:09,677]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 12128256 bytes

[2021-09-18 16:29:09,678]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-22 08:59:17,955]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-22 08:59:17,955]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:17,955]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:18,127]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34672640 bytes

[2021-09-22 08:59:18,128]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-22 08:59:18,129]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:18,951]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :5
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 11599872 bytes

[2021-09-22 08:59:18,952]mapper_test.py:220:[INFO]: area: 49 level: 5
[2021-09-22 11:27:47,468]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-22 11:27:47,468]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:47,468]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:47,625]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34213888 bytes

[2021-09-22 11:27:47,626]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-22 11:27:47,627]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:49,263]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 12132352 bytes

[2021-09-22 11:27:49,263]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-23 16:46:51,714]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-23 16:46:51,714]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:51,714]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:51,829]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34336768 bytes

[2021-09-23 16:46:51,831]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-23 16:46:51,831]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:53,450]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
balancing!
	current map manager:
		current min nodes:135
		current min depth:10
rewriting!
	current map manager:
		current min nodes:135
		current min depth:10
balancing!
	current map manager:
		current min nodes:135
		current min depth:9
rewriting!
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 11952128 bytes

[2021-09-23 16:46:53,451]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-23 17:09:50,579]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-23 17:09:50,580]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:50,580]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:50,752]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34516992 bytes

[2021-09-23 17:09:50,753]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-23 17:09:50,753]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:52,458]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
balancing!
	current map manager:
		current min nodes:135
		current min depth:10
rewriting!
	current map manager:
		current min nodes:135
		current min depth:10
balancing!
	current map manager:
		current min nodes:135
		current min depth:9
rewriting!
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 12021760 bytes

[2021-09-23 17:09:52,459]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-23 18:11:25,983]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-23 18:11:25,983]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:25,983]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:26,096]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34238464 bytes

[2021-09-23 18:11:26,097]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-23 18:11:26,097]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:27,755]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
balancing!
	current map manager:
		current min nodes:135
		current min depth:10
rewriting!
	current map manager:
		current min nodes:135
		current min depth:10
balancing!
	current map manager:
		current min nodes:135
		current min depth:9
rewriting!
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 11997184 bytes

[2021-09-23 18:11:27,756]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-27 16:38:34,027]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-27 16:38:34,028]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:34,028]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:34,198]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34770944 bytes

[2021-09-27 16:38:34,199]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-27 16:38:34,199]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:35,855]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
balancing!
	current map manager:
		current min nodes:135
		current min depth:10
rewriting!
	current map manager:
		current min nodes:135
		current min depth:10
balancing!
	current map manager:
		current min nodes:135
		current min depth:9
rewriting!
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 12316672 bytes

[2021-09-27 16:38:35,856]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-27 17:45:17,995]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-27 17:45:17,995]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:17,995]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:18,161]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34377728 bytes

[2021-09-27 17:45:18,162]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-27 17:45:18,162]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:19,814]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
balancing!
	current map manager:
		current min nodes:135
		current min depth:10
rewriting!
	current map manager:
		current min nodes:135
		current min depth:10
balancing!
	current map manager:
		current min nodes:135
		current min depth:9
rewriting!
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 12251136 bytes

[2021-09-27 17:45:19,815]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-28 02:11:31,734]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-28 02:11:31,735]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:31,735]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:31,853]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34627584 bytes

[2021-09-28 02:11:31,855]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-28 02:11:31,855]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:33,523]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 12304384 bytes

[2021-09-28 02:11:33,524]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-28 16:50:56,131]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-28 16:50:56,132]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:56,132]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:56,245]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34684928 bytes

[2021-09-28 16:50:56,246]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-28 16:50:56,247]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:57,901]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 12333056 bytes

[2021-09-28 16:50:57,902]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-09-28 17:29:59,010]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-09-28 17:29:59,010]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:59,010]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:59,122]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34496512 bytes

[2021-09-28 17:29:59,124]mapper_test.py:156:[INFO]: area: 37 level: 4
[2021-09-28 17:29:59,124]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:30:00,724]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 12840960 bytes

[2021-09-28 17:30:00,724]mapper_test.py:220:[INFO]: area: 49 level: 4
[2021-10-09 10:42:45,156]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-09 10:42:45,157]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:45,157]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:45,274]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34263040 bytes

[2021-10-09 10:42:45,275]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-09 10:42:45,275]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:45,335]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :71
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 6955008 bytes

[2021-10-09 10:42:45,336]mapper_test.py:224:[INFO]: area: 49 level: 4
[2021-10-09 11:25:17,768]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-09 11:25:17,769]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:17,769]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:17,881]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34328576 bytes

[2021-10-09 11:25:17,883]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-09 11:25:17,883]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:17,942]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :71
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 7004160 bytes

[2021-10-09 11:25:17,943]mapper_test.py:224:[INFO]: area: 49 level: 4
[2021-10-09 16:33:16,002]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-09 16:33:16,002]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:16,002]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:16,277]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34553856 bytes

[2021-10-09 16:33:16,278]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-09 16:33:16,278]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:17,207]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 11030528 bytes

[2021-10-09 16:33:17,207]mapper_test.py:224:[INFO]: area: 49 level: 4
[2021-10-09 16:50:20,557]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-09 16:50:20,557]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:20,557]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:20,668]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34242560 bytes

[2021-10-09 16:50:20,669]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-09 16:50:20,670]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:21,496]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 11190272 bytes

[2021-10-09 16:50:21,496]mapper_test.py:224:[INFO]: area: 49 level: 4
[2021-10-12 11:01:18,507]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-12 11:01:18,508]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:18,508]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:18,625]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34512896 bytes

[2021-10-12 11:01:18,627]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-12 11:01:18,627]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:20,415]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 11300864 bytes

[2021-10-12 11:01:20,415]mapper_test.py:224:[INFO]: area: 49 level: 4
[2021-10-12 11:19:34,022]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-12 11:19:34,023]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:34,023]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:34,145]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34308096 bytes

[2021-10-12 11:19:34,146]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-12 11:19:34,147]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:34,217]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :71
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 6582272 bytes

[2021-10-12 11:19:34,218]mapper_test.py:224:[INFO]: area: 49 level: 4
[2021-10-12 13:36:46,928]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-12 13:36:46,929]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:46,929]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:47,049]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34537472 bytes

[2021-10-12 13:36:47,050]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-12 13:36:47,050]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:48,773]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 11304960 bytes

[2021-10-12 13:36:48,773]mapper_test.py:224:[INFO]: area: 49 level: 4
[2021-10-12 15:07:26,471]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-12 15:07:26,471]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:26,472]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:26,587]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34344960 bytes

[2021-10-12 15:07:26,588]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-12 15:07:26,588]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:28,312]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 11137024 bytes

[2021-10-12 15:07:28,313]mapper_test.py:224:[INFO]: area: 49 level: 4
[2021-10-12 18:52:23,920]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-12 18:52:23,920]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:23,920]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:24,039]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34500608 bytes

[2021-10-12 18:52:24,040]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-12 18:52:24,041]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:25,816]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 11812864 bytes

[2021-10-12 18:52:25,817]mapper_test.py:224:[INFO]: area: 49 level: 4
[2021-10-18 11:45:56,008]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-18 11:45:56,009]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:56,009]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:56,127]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34471936 bytes

[2021-10-18 11:45:56,128]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-18 11:45:56,128]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:57,816]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 11694080 bytes

[2021-10-18 11:45:57,816]mapper_test.py:224:[INFO]: area: 49 level: 4
[2021-10-18 12:04:22,504]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-18 12:04:22,504]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:22,504]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:22,629]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34521088 bytes

[2021-10-18 12:04:22,630]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-18 12:04:22,631]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:22,665]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 6004736 bytes

[2021-10-18 12:04:22,666]mapper_test.py:224:[INFO]: area: 49 level: 4
[2021-10-19 14:12:19,023]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-19 14:12:19,023]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:19,024]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:19,147]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34414592 bytes

[2021-10-19 14:12:19,148]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-19 14:12:19,148]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:19,173]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 6021120 bytes

[2021-10-19 14:12:19,174]mapper_test.py:224:[INFO]: area: 49 level: 4
[2021-10-22 13:34:38,525]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-22 13:34:38,526]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:38,526]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:38,646]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34414592 bytes

[2021-10-22 13:34:38,647]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-22 13:34:38,647]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:38,714]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 8790016 bytes

[2021-10-22 13:34:38,715]mapper_test.py:224:[INFO]: area: 49 level: 4
[2021-10-22 13:55:31,203]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-22 13:55:31,203]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:31,203]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:31,321]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34467840 bytes

[2021-10-22 13:55:31,323]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-22 13:55:31,323]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:31,419]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 8790016 bytes

[2021-10-22 13:55:31,420]mapper_test.py:224:[INFO]: area: 49 level: 4
[2021-10-22 14:02:39,964]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-22 14:02:39,964]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:39,965]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:40,085]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34525184 bytes

[2021-10-22 14:02:40,086]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-22 14:02:40,086]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:40,121]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 6193152 bytes

[2021-10-22 14:02:40,122]mapper_test.py:224:[INFO]: area: 49 level: 4
[2021-10-22 14:06:00,818]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-22 14:06:00,818]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:00,819]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:00,939]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34598912 bytes

[2021-10-22 14:06:00,940]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-22 14:06:00,941]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:00,969]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 6021120 bytes

[2021-10-22 14:06:00,969]mapper_test.py:224:[INFO]: area: 49 level: 4
[2021-10-23 13:35:22,723]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-23 13:35:22,723]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:22,723]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:22,844]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34463744 bytes

[2021-10-23 13:35:22,845]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-23 13:35:22,846]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:24,518]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :72
score:100
	Report mapping result:
		klut_size()     :83
		klut.num_gates():73
		max delay       :5
		max area        :72
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :23
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 11743232 bytes

[2021-10-23 13:35:24,518]mapper_test.py:224:[INFO]: area: 73 level: 5
[2021-10-24 17:47:02,872]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-24 17:47:02,872]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:47:02,873]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:47:03,035]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34508800 bytes

[2021-10-24 17:47:03,037]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-24 17:47:03,037]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:47:04,712]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 11948032 bytes

[2021-10-24 17:47:04,712]mapper_test.py:224:[INFO]: area: 49 level: 4
[2021-10-24 18:07:28,159]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-24 18:07:28,159]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:28,159]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:28,327]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34336768 bytes

[2021-10-24 18:07:28,328]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-24 18:07:28,329]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:30,000]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:10
	current map manager:
		current min nodes:135
		current min depth:9
	current map manager:
		current min nodes:135
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 11751424 bytes

[2021-10-24 18:07:30,001]mapper_test.py:224:[INFO]: area: 49 level: 4
[2021-10-26 10:25:53,742]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-26 10:25:53,742]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:53,743]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:53,867]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34398208 bytes

[2021-10-26 10:25:53,868]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-26 10:25:53,868]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:53,893]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	current map manager:
		current min nodes:135
		current min depth:13
	Report mapping result:
		klut_size()     :68
		klut.num_gates():58
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 5804032 bytes

[2021-10-26 10:25:53,893]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-26 11:05:22,159]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-26 11:05:22,160]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:22,160]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:22,285]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34398208 bytes

[2021-10-26 11:05:22,286]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-26 11:05:22,287]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:24,030]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	Report mapping result:
		klut_size()     :68
		klut.num_gates():58
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 11689984 bytes

[2021-10-26 11:05:24,031]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-26 11:26:02,009]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-26 11:26:02,009]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:26:02,009]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:26:02,165]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34263040 bytes

[2021-10-26 11:26:02,166]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-26 11:26:02,166]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:26:03,849]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	Report mapping result:
		klut_size()     :80
		klut.num_gates():70
		max delay       :5
		max area        :72
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 11603968 bytes

[2021-10-26 11:26:03,850]mapper_test.py:224:[INFO]: area: 70 level: 5
[2021-10-26 12:24:07,872]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-26 12:24:07,873]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:24:07,873]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:24:08,029]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34578432 bytes

[2021-10-26 12:24:08,030]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-26 12:24:08,031]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:24:09,761]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 11350016 bytes

[2021-10-26 12:24:09,761]mapper_test.py:224:[INFO]: area: 49 level: 4
[2021-10-26 14:13:21,934]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-26 14:13:21,934]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:21,934]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:22,059]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34349056 bytes

[2021-10-26 14:13:22,060]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-26 14:13:22,060]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:22,091]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	Report mapping result:
		klut_size()     :68
		klut.num_gates():58
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :23
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 5935104 bytes

[2021-10-26 14:13:22,092]mapper_test.py:224:[INFO]: area: 58 level: 4
[2021-10-29 16:10:27,110]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-10-29 16:10:27,110]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:27,111]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:27,227]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34185216 bytes

[2021-10-29 16:10:27,228]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-10-29 16:10:27,228]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:27,251]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	Report mapping result:
		klut_size()     :101
		klut.num_gates():91
		max delay       :5
		max area        :90
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
Peak memory: 5976064 bytes

[2021-10-29 16:10:27,252]mapper_test.py:224:[INFO]: area: 91 level: 5
[2021-11-03 09:52:20,266]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-11-03 09:52:20,267]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:20,267]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:20,383]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34234368 bytes

[2021-11-03 09:52:20,384]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-11-03 09:52:20,385]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:20,412]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	Report mapping result:
		klut_size()     :101
		klut.num_gates():91
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :32
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig_output.v
	Peak memory: 6144000 bytes

[2021-11-03 09:52:20,413]mapper_test.py:226:[INFO]: area: 91 level: 4
[2021-11-03 10:04:31,196]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-11-03 10:04:31,196]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:31,196]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:31,321]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34320384 bytes

[2021-11-03 10:04:31,323]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-11-03 10:04:31,323]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:31,352]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	Report mapping result:
		klut_size()     :102
		klut.num_gates():92
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :38
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig_output.v
	Peak memory: 6107136 bytes

[2021-11-03 10:04:31,352]mapper_test.py:226:[INFO]: area: 92 level: 4
[2021-11-03 13:44:31,145]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-11-03 13:44:31,146]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:31,146]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:31,268]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34701312 bytes

[2021-11-03 13:44:31,269]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-11-03 13:44:31,270]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:31,305]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	Report mapping result:
		klut_size()     :102
		klut.num_gates():92
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :38
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig_output.v
	Peak memory: 6115328 bytes

[2021-11-03 13:44:31,306]mapper_test.py:226:[INFO]: area: 92 level: 4
[2021-11-03 13:50:46,255]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-11-03 13:50:46,255]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:46,255]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:46,372]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34418688 bytes

[2021-11-03 13:50:46,373]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-11-03 13:50:46,374]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:46,403]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	Report mapping result:
		klut_size()     :102
		klut.num_gates():92
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :38
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig_output.v
	Peak memory: 5943296 bytes

[2021-11-03 13:50:46,403]mapper_test.py:226:[INFO]: area: 92 level: 4
[2021-11-04 15:57:43,638]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-11-04 15:57:43,639]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:43,639]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:43,756]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34336768 bytes

[2021-11-04 15:57:43,758]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-11-04 15:57:43,758]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:43,786]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
	Report mapping result:
		klut_size()     :69
		klut.num_gates():59
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :25
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig_output.v
	Peak memory: 6131712 bytes

[2021-11-04 15:57:43,786]mapper_test.py:226:[INFO]: area: 59 level: 4
[2021-11-16 12:28:32,496]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-11-16 12:28:32,497]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:32,497]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:32,615]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34299904 bytes

[2021-11-16 12:28:32,616]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-11-16 12:28:32,617]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:32,638]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
Mapping time: 0.002759 secs
	Report mapping result:
		klut_size()     :69
		klut.num_gates():59
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
	Peak memory: 6017024 bytes

[2021-11-16 12:28:32,638]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-16 14:17:30,148]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-11-16 14:17:30,149]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:30,149]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:30,302]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34295808 bytes

[2021-11-16 14:17:30,303]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-11-16 14:17:30,303]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:30,339]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
Mapping time: 0.003688 secs
	Report mapping result:
		klut_size()     :69
		klut.num_gates():59
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
	Peak memory: 5783552 bytes

[2021-11-16 14:17:30,340]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-16 14:23:51,218]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-11-16 14:23:51,218]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:51,219]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:51,345]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34443264 bytes

[2021-11-16 14:23:51,347]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-11-16 14:23:51,347]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:51,378]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
Mapping time: 0.00245 secs
	Report mapping result:
		klut_size()     :69
		klut.num_gates():59
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
	Peak memory: 5955584 bytes

[2021-11-16 14:23:51,378]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-17 16:36:29,385]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-11-17 16:36:29,386]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:29,386]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:29,508]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34295808 bytes

[2021-11-17 16:36:29,509]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-11-17 16:36:29,510]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:29,537]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
Mapping time: 0.002414 secs
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
	Peak memory: 5955584 bytes

[2021-11-17 16:36:29,538]mapper_test.py:228:[INFO]: area: 49 level: 4
[2021-11-18 10:19:06,246]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-11-18 10:19:06,247]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:06,247]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:06,415]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34611200 bytes

[2021-11-18 10:19:06,416]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-11-18 10:19:06,416]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:06,448]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
Mapping time: 0.005109 secs
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
	Peak memory: 6332416 bytes

[2021-11-18 10:19:06,449]mapper_test.py:228:[INFO]: area: 49 level: 4
[2021-11-23 16:11:56,806]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-11-23 16:11:56,807]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:56,807]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:56,937]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34295808 bytes

[2021-11-23 16:11:56,938]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-11-23 16:11:56,939]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:56,964]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
Mapping time: 0.005621 secs
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
	Peak memory: 6434816 bytes

[2021-11-23 16:11:56,965]mapper_test.py:228:[INFO]: area: 49 level: 4
[2021-11-23 16:42:55,531]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-11-23 16:42:55,531]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:55,532]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:55,656]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34308096 bytes

[2021-11-23 16:42:55,657]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-11-23 16:42:55,657]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:55,688]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
Mapping time: 0.005217 secs
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :49
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
	Peak memory: 6049792 bytes

[2021-11-23 16:42:55,688]mapper_test.py:228:[INFO]: area: 49 level: 4
[2021-11-24 11:39:08,492]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-11-24 11:39:08,492]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:08,492]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:08,612]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34357248 bytes

[2021-11-24 11:39:08,614]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-11-24 11:39:08,614]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:08,635]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
Mapping time: 0.000127 secs
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
	Peak memory: 6000640 bytes

[2021-11-24 11:39:08,636]mapper_test.py:228:[INFO]: area: 49 level: 4
[2021-11-24 12:02:22,506]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-11-24 12:02:22,506]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:22,506]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:22,682]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34451456 bytes

[2021-11-24 12:02:22,683]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-11-24 12:02:22,683]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:22,705]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
Mapping time: 0.000124 secs
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
	Peak memory: 5931008 bytes

[2021-11-24 12:02:22,705]mapper_test.py:228:[INFO]: area: 49 level: 4
[2021-11-24 12:06:08,786]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-11-24 12:06:08,786]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:08,786]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:08,901]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34349056 bytes

[2021-11-24 12:06:08,902]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-11-24 12:06:08,902]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:08,926]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
Mapping time: 0.00241 secs
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
	Peak memory: 5799936 bytes

[2021-11-24 12:06:08,926]mapper_test.py:228:[INFO]: area: 49 level: 4
[2021-11-24 12:11:44,860]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-11-24 12:11:44,861]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:44,861]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:44,984]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34394112 bytes

[2021-11-24 12:11:44,985]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-11-24 12:11:44,985]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:45,011]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00069 secs
	Report mapping result:
		klut_size()     :53
		klut.num_gates():43
		max delay       :5
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :32
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
	Peak memory: 5943296 bytes

[2021-11-24 12:11:45,011]mapper_test.py:228:[INFO]: area: 43 level: 5
[2021-11-24 12:58:07,672]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-11-24 12:58:07,672]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:07,672]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:07,791]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34414592 bytes

[2021-11-24 12:58:07,792]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-11-24 12:58:07,792]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:07,821]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
Mapping time: 0.002428 secs
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
	Peak memory: 5816320 bytes

[2021-11-24 12:58:07,822]mapper_test.py:228:[INFO]: area: 49 level: 4
[2021-11-24 13:12:24,125]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-11-24 13:12:24,125]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:24,125]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:24,284]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34471936 bytes

[2021-11-24 13:12:24,285]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-11-24 13:12:24,286]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:25,971]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
Mapping time: 0.00236 secs
Mapping time: 0.003204 secs
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
	Peak memory: 11190272 bytes

[2021-11-24 13:12:25,972]mapper_test.py:228:[INFO]: area: 49 level: 4
[2021-11-24 13:35:16,546]mapper_test.py:79:[INFO]: run case "f51m_comb"
[2021-11-24 13:35:16,546]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:16,547]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:16,663]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     126.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      48.0.  Edge =      162.  Cut =      596.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      158.  Cut =      584.  T =     0.00 sec
P:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
E:  Del =    4.00.  Ar =      44.0.  Edge =      155.  Cut =      587.  T =     0.00 sec
F:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      154.  Cut =      506.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      496.  T =     0.00 sec
A:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
E:  Del =    4.00.  Ar =      43.0.  Edge =      150.  Cut =      479.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1      2.27 %
And          =        8     18.18 %
Or           =        0      0.00 %
Other        =       35     79.55 %
TOTAL        =       44    100.00 %
Level =    1.  COs =    3.    37.5 %
Level =    2.  COs =    2.    62.5 %
Level =    4.  COs =    3.   100.0 %
Peak memory: 34459648 bytes

[2021-11-24 13:35:16,664]mapper_test.py:160:[INFO]: area: 37 level: 4
[2021-11-24 13:35:16,665]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:18,342]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.opt.aig
Mapping time: 0.000116 secs
Mapping time: 0.000162 secs
	Report mapping result:
		klut_size()     :59
		klut.num_gates():49
		max delay       :4
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/f51m_comb/f51m_comb.ifpga.v
	Peak memory: 11247616 bytes

[2021-11-24 13:35:18,343]mapper_test.py:228:[INFO]: area: 49 level: 4
