<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/VLIWMachineScheduler.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">VLIWMachineScheduler.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="VLIWMachineScheduler_8h_source.html">llvm/CodeGen/VLIWMachineScheduler.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallVector_8h_source.html">llvm/ADT/SmallVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DFAPacketizer_8h_source.html">llvm/CodeGen/DFAPacketizer.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBasicBlock_8h_source.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineLoopInfo_8h_source.html">llvm/CodeGen/MachineLoopInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterClassInfo_8h_source.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterPressure_8h_source.html">llvm/CodeGen/RegisterPressure.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ScheduleDAG_8h_source.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ScheduleHazardRecognizer_8h_source.html">llvm/CodeGen/ScheduleHazardRecognizer.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOpcodes_8h_source.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetSchedule_8h_source.html">llvm/CodeGen/TargetSchedule.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetSubtargetInfo_8h_source.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &lt;algorithm&gt;</code><br />
<code>#include &lt;cassert&gt;</code><br />
<code>#include &lt;iomanip&gt;</code><br />
<code>#include &lt;limits&gt;</code><br />
<code>#include &lt;memory&gt;</code><br />
<code>#include &lt;sstream&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for VLIWMachineScheduler.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="VLIWMachineScheduler_8cpp__incl.png" border="0" usemap="#lib_2CodeGen_2VLIWMachineScheduler_8cpp" alt=""/></div>
</div>
</div>
<p><a href="VLIWMachineScheduler_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="VLIWMachineScheduler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;machine-scheduler&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a07cd4ba9b3cd1a7ff745d0238726dab6"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="VLIWMachineScheduler_8cpp.html#a07cd4ba9b3cd1a7ff745d0238726dab6">isSingleUnscheduledPred</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU2)</td></tr>
<tr class="memdesc:a07cd4ba9b3cd1a7ff745d0238726dab6"><td class="mdescLeft">&#160;</td><td class="mdescRight">isSingleUnscheduledPred - If SU2 is the only unscheduled predecessor of SU, return true (we may have duplicates)  <a href="VLIWMachineScheduler_8cpp.html#a07cd4ba9b3cd1a7ff745d0238726dab6">More...</a><br /></td></tr>
<tr class="separator:a07cd4ba9b3cd1a7ff745d0238726dab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85e209f5c4b8b0b4f804222439bc5ee"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="VLIWMachineScheduler_8cpp.html#ad85e209f5c4b8b0b4f804222439bc5ee">isSingleUnscheduledSucc</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU2)</td></tr>
<tr class="memdesc:ad85e209f5c4b8b0b4f804222439bc5ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">isSingleUnscheduledSucc - If SU2 is the only unscheduled successor of SU, return true (we may have duplicates)  <a href="VLIWMachineScheduler_8cpp.html#ad85e209f5c4b8b0b4f804222439bc5ee">More...</a><br /></td></tr>
<tr class="separator:ad85e209f5c4b8b0b4f804222439bc5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a2f5136400dafc719d03839d63f3204af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="VLIWMachineScheduler_8cpp.html#a2f5136400dafc719d03839d63f3204af">IgnoreBBRegPressure</a> (&quot;ignore-<a class="el" href="lib_2Target_2X86_2README_8txt.html#ac9423a63151469d95755528cceb322fb">bb</a>-reg-pressure&quot;, cl::Hidden, cl::init(<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>))</td></tr>
<tr class="separator:a2f5136400dafc719d03839d63f3204af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e615f0f4193dac6a34d17ce2372c154"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="VLIWMachineScheduler_8cpp.html#a9e615f0f4193dac6a34d17ce2372c154">UseNewerCandidate</a> (&quot;use-newer-candidate&quot;, cl::Hidden, cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>))</td></tr>
<tr class="separator:a9e615f0f4193dac6a34d17ce2372c154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0955559a17abc04a1dd153d7265f0f14"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="VLIWMachineScheduler_8cpp.html#a0955559a17abc04a1dd153d7265f0f14">SchedDebugVerboseLevel</a> (&quot;misched-verbose-level&quot;, cl::Hidden, cl::init(1))</td></tr>
<tr class="separator:a0955559a17abc04a1dd153d7265f0f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35eb4405bdb05bedf98e461e506ac3ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="VLIWMachineScheduler_8cpp.html#a35eb4405bdb05bedf98e461e506ac3ed">CheckEarlyAvail</a> (&quot;check-<a class="el" href="README-SSE_8txt.html#ae08edf2a0482a5d008070bbd72580a40">early</a>-avail&quot;, cl::Hidden, cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>))</td></tr>
<tr class="separator:a35eb4405bdb05bedf98e461e506ac3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e9d2defbd1584805a6dc8ad8051162"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; float &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="VLIWMachineScheduler_8cpp.html#a77e9d2defbd1584805a6dc8ad8051162">RPThreshold</a> (&quot;vliw-misched-reg-pressure&quot;, cl::Hidden, cl::init(0.75<a class="el" href="lib_2Target_2README_8txt.html#ad1351d85ffec3c1176dc31d8e8f8e28a">f</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;High <a class="el" href="lib_2Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> pressure threhold.&quot;))</td></tr>
<tr class="separator:a77e9d2defbd1584805a6dc8ad8051162"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;machine-scheduler&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00042">42</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a07cd4ba9b3cd1a7ff745d0238726dab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07cd4ba9b3cd1a7ff745d0238726dab6">&#9670;&nbsp;</a></span>isSingleUnscheduledPred()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isSingleUnscheduledPred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isSingleUnscheduledPred - If SU2 is the only unscheduled predecessor of SU, return true (we may have duplicates) </p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00548">548</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00268">llvm::SUnit::NumPredsLeft</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00596">llvm::ConvergingVLIWScheduler::SchedulingCost()</a>.</p>

</div>
</div>
<a id="ad85e209f5c4b8b0b4f804222439bc5ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85e209f5c4b8b0b4f804222439bc5ee">&#9670;&nbsp;</a></span>isSingleUnscheduledSucc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isSingleUnscheduledSucc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isSingleUnscheduledSucc - If SU2 is the only unscheduled successor of SU, return true (we may have duplicates) </p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00563">563</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00269">llvm::SUnit::NumSuccsLeft</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00596">llvm::ConvergingVLIWScheduler::SchedulingCost()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a35eb4405bdb05bedf98e461e506ac3ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35eb4405bdb05bedf98e461e506ac3ed">&#9670;&nbsp;</a></span>CheckEarlyAvail</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; CheckEarlyAvail(&quot;check-<a class="el" href="README-SSE_8txt.html#ae08edf2a0482a5d008070bbd72580a40">early</a>-avail&quot;, cl::Hidden, cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00596">llvm::ConvergingVLIWScheduler::SchedulingCost()</a>.</p>

</div>
</div>
<a id="a2f5136400dafc719d03839d63f3204af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f5136400dafc719d03839d63f3204af">&#9670;&nbsp;</a></span>IgnoreBBRegPressure</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; IgnoreBBRegPressure(&quot;ignore-<a class="el" href="lib_2Target_2X86_2README_8txt.html#ac9423a63151469d95755528cceb322fb">bb</a>-reg-pressure&quot;, cl::Hidden, cl::init(<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00596">llvm::ConvergingVLIWScheduler::SchedulingCost()</a>.</p>

</div>
</div>
<a id="a77e9d2defbd1584805a6dc8ad8051162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e9d2defbd1584805a6dc8ad8051162">&#9670;&nbsp;</a></span>RPThreshold</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;float&gt; RPThreshold(&quot;vliw-misched-reg-pressure&quot;, cl::Hidden, cl::init(0.75<a class="el" href="lib_2Target_2README_8txt.html#ad1351d85ffec3c1176dc31d8e8f8e28a">f</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;High <a class="el" href="lib_2Target_2Sparc_2README_8txt.html#aae734f84d9955bf25382c0c96dbcd46e">register</a> pressure threhold.&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00270">llvm::ConvergingVLIWScheduler::initialize()</a>.</p>

</div>
</div>
<a id="a0955559a17abc04a1dd153d7265f0f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0955559a17abc04a1dd153d7265f0f14">&#9670;&nbsp;</a></span>SchedDebugVerboseLevel</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&gt; SchedDebugVerboseLevel(&quot;misched-verbose-level&quot;, cl::Hidden, cl::init(1))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00769">llvm::ConvergingVLIWScheduler::pickNodeFromQueue()</a>.</p>

</div>
</div>
<a id="a9e615f0f4193dac6a34d17ce2372c154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e615f0f4193dac6a34d17ce2372c154">&#9670;&nbsp;</a></span>UseNewerCandidate</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; UseNewerCandidate(&quot;use-newer-candidate&quot;, cl::Hidden, cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00769">llvm::ConvergingVLIWScheduler::pickNodeFromQueue()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:40:50 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
