INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/cdd_labs/cdd_lab_git/lab3/lab3/lab3.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/cdd_labs/cdd_lab_git/lab3/lab3/lab3.srcs/sources_1/imports/Downloads/mp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/cdd_labs/cdd_lab_git/lab3/lab3/lab3.srcs/sources_1/imports/new/ripple_carry_adder_Nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_Nb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/cdd_labs/cdd_lab_git/lab3/lab3/lab3.srcs/sources_1/imports/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/cdd_labs/cdd_lab_git/lab3/lab3/lab3.srcs/sources_1/imports/sources_1/imports/Desktop/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/cdd_labs/cdd_lab_git/lab3/lab3/lab3.srcs/sources_1/imports/sources_1/imports/Desktop/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/cdd_labs/cdd_lab_git/lab3/lab3/lab3.srcs/sim_1/imports/Downloads/uart_top_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top_TB
