// Seed: 863527720
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5 = id_2;
  wire id_6, id_7, id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_5;
  reg  id_6;
  bit  id_7;
  localparam id_8 = id_4;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_3
  );
  id_9(
      .id_0(~|id_5)
  );
  assign id_6 = id_7;
  initial id_7 <= id_7;
  wire id_10, id_11;
endmodule
