m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/gerard/Desktop/clase/TFG/proyecto/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor
Ealu
Z1 w1592055742
Z2 DPx4 work 5 tipos 0 22 fb7ZS]b;?0?lYgXUUZ@oH2
Z3 DPx4 work 8 retardos 0 22 YWi[E]j6<3D=T6WX>=_IB3
Z4 DPx4 work 10 constantes 0 22 RXDFk5]=:nj1kYE[`6`Mz2
Z5 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z8 d/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor
Z9 8./../disenyo_qsys_tb/simulation/submodules/ALU.vhd
Z10 F./../disenyo_qsys_tb/simulation/submodules/ALU.vhd
l0
L13
VF:USTQ<4jID:dUYN5W`jf1
!s100 n[RQbV57BNjKhDP0hDN^23
Z11 OV;C;10.5b;63
32
Z12 !s110 1592056252
!i10b 1
Z13 !s108 1592056252.000000
Z14 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/ALU.vhd|-work|ensamblado_procesador_0|
Z15 !s107 ./../disenyo_qsys_tb/simulation/submodules/ALU.vhd|
!i113 1
Z16 o-work ensamblado_procesador_0
Z17 tExplicit 1 CvgOpt 0
Acompor
R2
R3
R4
R5
R6
R7
DEx4 work 3 alu 0 22 F:USTQ<4jID:dUYN5W`jf1
l24
L22
VQbS1Q[l0M=jQH_W_NFUkB2
!s100 3l_cf`6Q4NHA>jZRzzBMi1
R11
32
R12
!i10b 1
R13
R14
R15
!i113 1
R16
R17
Ealu_csr
R1
R3
R2
R4
R5
R6
R7
R8
Z18 8./../disenyo_qsys_tb/simulation/submodules/ALU_CSR.vhd
Z19 F./../disenyo_qsys_tb/simulation/submodules/ALU_CSR.vhd
l0
L14
V3mg0[j3S^=]2O?S=^=MJK0
!s100 f=;WZiY5b8aBK7F?fAEBo2
R11
32
Z20 !s110 1592056254
!i10b 1
Z21 !s108 1592056254.000000
Z22 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/ALU_CSR.vhd|-work|ensamblado_procesador_0|
Z23 !s107 ./../disenyo_qsys_tb/simulation/submodules/ALU_CSR.vhd|
!i113 1
R16
R17
Acompor
R3
R2
R4
R5
R6
R7
DEx4 work 7 alu_csr 0 22 3mg0[j3S^=]2O?S=^=MJK0
l23
L22
Vh04nkee>CoGaDHWTIEJ9S3
!s100 IG8@faM;<_3LTeC1C[T;O0
R11
32
R20
!i10b 1
R21
R22
R23
!i113 1
R16
R17
Eautomata_estado
R1
Z24 DPx4 work 34 automata_estado_procedimientos_pkg 0 22 f0_ESaOD<zn<YZfo7kaM^0
R3
R4
R2
R5
R6
R7
R8
Z25 8./../disenyo_qsys_tb/simulation/submodules/automata_estado.vhd
Z26 F./../disenyo_qsys_tb/simulation/submodules/automata_estado.vhd
l0
L15
VjTh6em24KoMAZ27eXm:aX2
!s100 [lNbH?o=H`zgE<XSI?g@_0
R11
32
Z27 !s110 1592056253
!i10b 1
Z28 !s108 1592056253.000000
Z29 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/automata_estado.vhd|-work|ensamblado_procesador_0|
Z30 !s107 ./../disenyo_qsys_tb/simulation/submodules/automata_estado.vhd|
!i113 1
R16
R17
Acompor
R24
R3
R4
R2
R5
R6
R7
DEx4 work 15 automata_estado 0 22 jTh6em24KoMAZ27eXm:aX2
l34
L29
V`hYlS64MTSe5:hO`k;B330
!s100 JH[0bNmUA>fJcB^84Mazj1
R11
32
R27
!i10b 1
R28
R29
R30
!i113 1
R16
R17
Pautomata_estado_procedimientos_pkg
R4
R2
R6
R7
R1
R8
Z31 8./../disenyo_qsys_tb/simulation/submodules/automata_estado_procedimientos_pkg.vhd
Z32 F./../disenyo_qsys_tb/simulation/submodules/automata_estado_procedimientos_pkg.vhd
l0
L11
Vf0_ESaOD<zn<YZfo7kaM^0
!s100 V:2BC<Z=Ah7<4i=lc?=zm1
R11
32
b1
R27
!i10b 1
R28
Z33 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/automata_estado_procedimientos_pkg.vhd|-work|ensamblado_procesador_0|
Z34 !s107 ./../disenyo_qsys_tb/simulation/submodules/automata_estado_procedimientos_pkg.vhd|
!i113 1
R16
R17
Bbody
R24
R4
R2
R6
R7
l0
L17
Vl6c77JdNI`R^K86g511fc1
!s100 l_3>iDe^XaTBTNZRlF4IA3
R11
32
R27
!i10b 1
R28
R33
R34
!i113 1
R16
R17
Eautomata_estado_sys
R1
R3
R4
R2
R5
R6
R7
R8
Z35 8./../disenyo_qsys_tb/simulation/submodules/automata_estado_SYS.vhd
Z36 F./../disenyo_qsys_tb/simulation/submodules/automata_estado_SYS.vhd
l0
L13
VRSa:cd_cE]S?L[e@G6e;z0
!s100 Uh?H>_3PdPUQ6X1@bBgUA1
R11
32
R20
!i10b 1
R21
Z37 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/automata_estado_SYS.vhd|-work|ensamblado_procesador_0|
Z38 !s107 ./../disenyo_qsys_tb/simulation/submodules/automata_estado_SYS.vhd|
!i113 1
R16
R17
Acompor
R3
R4
R2
R5
R6
R7
DEx4 work 19 automata_estado_sys 0 22 RSa:cd_cE]S?L[e@G6e;z0
l27
L22
V6iX=h4?7V0VnWeiHLRTc10
!s100 d5LCAf`=O^OeMJ<j?Lo902
R11
32
R20
!i10b 1
R21
R37
R38
!i113 1
R16
R17
Ebr
R1
R2
R4
R3
R5
R6
R7
R8
Z39 8./../disenyo_qsys_tb/simulation/submodules/BR.vhd
Z40 F./../disenyo_qsys_tb/simulation/submodules/BR.vhd
l0
L14
V2]_0JjHhL@CfLW@A8@Qog3
!s100 TWln<z`kQhjYCZ=Km2D462
R11
32
R27
!i10b 1
R13
Z41 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/BR.vhd|-work|ensamblado_procesador_0|
Z42 !s107 ./../disenyo_qsys_tb/simulation/submodules/BR.vhd|
!i113 1
R16
R17
Acompor
R2
R4
R3
R5
R6
R7
DEx4 work 2 br 0 22 2]_0JjHhL@CfLW@A8@Qog3
l30
L26
V^;lk]EV`5Al[1@nRB;X6N0
!s100 GNbM>TIioGJS=1PO:U[5S3
R11
32
R27
!i10b 1
R13
R41
R42
!i113 1
R16
R17
Ebr_csr
R1
Z43 DPx4 work 25 br_csr_procedimientos_pkg 0 22 gUbTaHfdo?9bKhVTTz>lB3
R3
R2
R4
Z44 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z45 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R5
R6
R7
R8
Z46 8./../disenyo_qsys_tb/simulation/submodules/BR_CSR.vhd
Z47 F./../disenyo_qsys_tb/simulation/submodules/BR_CSR.vhd
l0
L16
Vgd]Ug[?M>ETgA:j]dDL]12
!s100 L@bV@JY=Dd]N<8gEXcmzI2
R11
32
R20
!i10b 1
R21
Z48 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/BR_CSR.vhd|-work|ensamblado_procesador_0|
Z49 !s107 ./../disenyo_qsys_tb/simulation/submodules/BR_CSR.vhd|
!i113 1
R16
R17
Acompor
R43
R3
R2
R4
R44
R45
R5
R6
R7
DEx4 work 6 br_csr 0 22 gd]Ug[?M>ETgA:j]dDL]12
l57
L43
VVHSgnVRd7nfKem`L<G9E90
!s100 GjcN^in1`XS>^Q@Q74HMU0
R11
32
R20
!i10b 1
R21
R48
R49
!i113 1
R16
R17
Pbr_csr_procedimientos_pkg
R2
R4
R6
R7
R1
R8
Z50 8./../disenyo_qsys_tb/simulation/submodules/BR_CSR_procedimientos.vhd
Z51 F./../disenyo_qsys_tb/simulation/submodules/BR_CSR_procedimientos.vhd
l0
L11
VgUbTaHfdo?9bKhVTTz>lB3
!s100 FzFLXF1X:FDiYgZQ72ZIV1
R11
32
b1
R20
!i10b 1
R21
Z52 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/BR_CSR_procedimientos.vhd|-work|ensamblado_procesador_0|
Z53 !s107 ./../disenyo_qsys_tb/simulation/submodules/BR_CSR_procedimientos.vhd|
!i113 1
R16
R17
Bbody
R43
R2
R4
R6
R7
l0
L22
Va0ZcJCza467id=43:CKY01
!s100 >8<H@8Vn`HJkLFdEB1QSW0
R11
32
R20
!i10b 1
R21
R52
R53
!i113 1
R16
R17
Ecamino_sys
R1
Z54 DPx4 work 22 componentes_camino_sys 0 22 Jf:T>V1LnZgzoV4P=W2Y]2
R2
R4
R5
R6
R7
R8
Z55 8./../disenyo_qsys_tb/simulation/submodules/camino_SYS.vhd
Z56 F./../disenyo_qsys_tb/simulation/submodules/camino_SYS.vhd
l0
L15
V3Qa_f7g[eVodRA[3DWHX10
!s100 n^AW44WQ[7=V;C5F_C4?Q3
R11
32
R20
!i10b 1
R21
Z57 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/camino_SYS.vhd|-work|ensamblado_procesador_0|
Z58 !s107 ./../disenyo_qsys_tb/simulation/submodules/camino_SYS.vhd|
!i113 1
R16
R17
Acompor
R54
R2
R4
R5
R6
R7
DEx4 work 10 camino_sys 0 22 3Qa_f7g[eVodRA[3DWHX10
l26
L24
VT@m89HQTUfZb[jEIc^1:S0
!s100 kHBoSo=@`j82]jl2NVgQj3
R11
32
R20
!i10b 1
R21
R57
R58
!i113 1
R16
R17
Pcomponentes_camino_sys
R4
R2
R6
R7
R1
R8
8./../disenyo_qsys_tb/simulation/submodules/componentes_camino_SYS.vhd
F./../disenyo_qsys_tb/simulation/submodules/componentes_camino_SYS.vhd
l0
L11
VJf:T>V1LnZgzoV4P=W2Y]2
!s100 ck0DdKeF0Q`CBhS4[XV_J1
R11
32
R20
!i10b 1
R21
!s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/componentes_camino_SYS.vhd|-work|ensamblado_procesador_0|
!s107 ./../disenyo_qsys_tb/simulation/submodules/componentes_camino_SYS.vhd|
!i113 1
R16
R17
Pcomponentes_control_sys
R4
R2
R6
R7
R1
R8
8./../disenyo_qsys_tb/simulation/submodules/componentes_control_SYS.vhd
F./../disenyo_qsys_tb/simulation/submodules/componentes_control_SYS.vhd
l0
L11
VCN7EO2>ZD`ikbmPNiVXB]1
!s100 He^[6CK1F[bjgLlzIZQRK2
R11
32
R20
!i10b 1
R21
!s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/componentes_control_SYS.vhd|-work|ensamblado_procesador_0|
!s107 ./../disenyo_qsys_tb/simulation/submodules/componentes_control_SYS.vhd|
!i113 1
R16
R17
Pcomponentes_decoder
R4
R2
R6
R7
R1
R8
8./../disenyo_qsys_tb/simulation/submodules/componentes_decoder.vhd
F./../disenyo_qsys_tb/simulation/submodules/componentes_decoder.vhd
l0
L11
VkjU_hSh1SD04L?T<<=ZW:1
!s100 6B;I`k5dYO=7=:oZWaBE62
R11
32
R27
!i10b 1
R28
!s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/componentes_decoder.vhd|-work|ensamblado_procesador_0|
!s107 ./../disenyo_qsys_tb/simulation/submodules/componentes_decoder.vhd|
!i113 1
R16
R17
Pcomponentes_decosys
R4
R2
R6
R7
R1
R8
8./../disenyo_qsys_tb/simulation/submodules/componentes_decoSYS.vhd
F./../disenyo_qsys_tb/simulation/submodules/componentes_decoSYS.vhd
l0
L11
Vfl=Ta4=7Hkh2V5fXS3DN70
!s100 WMBdeJG?E1k7Aa?:RlY9a2
R11
32
R20
!i10b 1
R21
!s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/componentes_decoSYS.vhd|-work|ensamblado_procesador_0|
!s107 ./../disenyo_qsys_tb/simulation/submodules/componentes_decoSYS.vhd|
!i113 1
R16
R17
Pcomponentes_procesador
R4
R2
R6
R7
R1
R8
8./../disenyo_qsys_tb/simulation/submodules/componentes_procesador.vhd
F./../disenyo_qsys_tb/simulation/submodules/componentes_procesador.vhd
l0
L11
Vb;zALdMh8GT:gJSBVdDn@1
!s100 DH7g5lHF2?ggnzgneg]mS1
R11
32
R12
!i10b 1
R13
!s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/componentes_procesador.vhd|-work|ensamblado_procesador_0|
!s107 ./../disenyo_qsys_tb/simulation/submodules/componentes_procesador.vhd|
!i113 1
R16
R17
Pcomponentesuc
R4
R2
R6
R7
R1
R8
8./../disenyo_qsys_tb/simulation/submodules/componentesUC.vhd
F./../disenyo_qsys_tb/simulation/submodules/componentesUC.vhd
l0
L11
VXDViIdla3lRL^hZ_l^5Gl2
!s100 Y9N5W>G`74zJ7QmlDKM3=2
R11
32
R27
!i10b 1
R28
!s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/componentesUC.vhd|-work|ensamblado_procesador_0|
!s107 ./../disenyo_qsys_tb/simulation/submodules/componentesUC.vhd|
!i113 1
R16
R17
Pcomponentesup
R4
R2
R6
R7
R1
R8
8./../disenyo_qsys_tb/simulation/submodules/componentesUP.vhd
F./../disenyo_qsys_tb/simulation/submodules/componentesUP.vhd
l0
L11
V8OZV9gmhI0cez6VdnDi2R0
!s100 :?0JRH4@dnBE;2Sd1=U6f3
R11
32
R12
!i10b 1
R13
!s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/componentesUP.vhd|-work|ensamblado_procesador_0|
!s107 ./../disenyo_qsys_tb/simulation/submodules/componentesUP.vhd|
!i113 1
R16
R17
Pcomponentesusys
R4
R2
R6
R7
R1
R8
8./../disenyo_qsys_tb/simulation/submodules/componentesSYS.vhd
F./../disenyo_qsys_tb/simulation/submodules/componentesSYS.vhd
l0
L11
V;f2f>hP]gczll29lOfO3K2
!s100 :P]CV=g^V_Oc^W_PYNf_M3
R11
32
R20
!i10b 1
R28
!s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/componentesSYS.vhd|-work|ensamblado_procesador_0|
!s107 ./../disenyo_qsys_tb/simulation/submodules/componentesSYS.vhd|
!i113 1
R16
R17
Pconstantes
R6
R7
R1
R8
8./../disenyo_qsys_tb/simulation/submodules/constantes.vhd
F./../disenyo_qsys_tb/simulation/submodules/constantes.vhd
l0
L8
VRXDFk5]=:nj1kYE[`6`Mz2
!s100 M`0RkP70X?8mfkn[cFiGO2
R11
32
R12
!i10b 1
R13
!s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/constantes.vhd|-work|ensamblado_procesador_0|
!s107 ./../disenyo_qsys_tb/simulation/submodules/constantes.vhd|
!i113 1
R16
R17
Econtrol_sys
R1
Z59 DPx4 work 23 componentes_control_sys 0 22 CN7EO2>ZD`ikbmPNiVXB]1
R2
R3
R4
R6
R7
R8
Z60 8./../disenyo_qsys_tb/simulation/submodules/control_SYS.vhd
Z61 F./../disenyo_qsys_tb/simulation/submodules/control_SYS.vhd
l0
L19
V7fgR3bjzVO8^X=2KKFF1[1
!s100 K7znkFGe3hP_Sa>m`d>`S2
R11
32
R20
!i10b 1
R21
Z62 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/control_SYS.vhd|-work|ensamblado_procesador_0|
Z63 !s107 ./../disenyo_qsys_tb/simulation/submodules/control_SYS.vhd|
!i113 1
R16
R17
Acompor
R59
R2
R3
R4
R6
R7
DEx4 work 11 control_sys 0 22 7fgR3bjzVO8^X=2KKFF1[1
l35
L32
VzC1el`T[jS_a]PaG3:QDV2
!s100 =Wl164fJBAmhZZ?i_M_ML2
R11
32
R20
!i10b 1
R21
R62
R63
!i113 1
R16
R17
Edecocamino
R1
Z64 DPx4 work 26 decoder_procedimientos_pkg 0 22 EV6DBOBO;Y>oWTd9Sdf1e1
R4
R2
R5
R6
R7
R8
Z65 8./../disenyo_qsys_tb/simulation/submodules/decocamino.vhd
Z66 F./../disenyo_qsys_tb/simulation/submodules/decocamino.vhd
l0
L13
V<6oEkVJRMi8dk43G?63LL3
!s100 F2KB@0oO]gWaXcg`JU6FQ2
R11
32
R27
!i10b 1
R28
Z67 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/decocamino.vhd|-work|ensamblado_procesador_0|
Z68 !s107 ./../disenyo_qsys_tb/simulation/submodules/decocamino.vhd|
!i113 1
R16
R17
Acomportamiento
R64
R4
R2
R5
R6
R7
DEx4 work 10 decocamino 0 22 <6oEkVJRMi8dk43G?63LL3
l25
L23
V>IRL1mAAS`ed@40mSZNGQ1
!s100 Jd7V_;FL56`>aYDa3k1]21
R11
32
R27
!i10b 1
R28
R67
R68
!i113 1
R16
R17
Edecocamino_sys
R1
R3
R2
R4
R5
R6
R7
R8
Z69 8./../disenyo_qsys_tb/simulation/submodules/decoCamino_SYS.vhd
Z70 F./../disenyo_qsys_tb/simulation/submodules/decoCamino_SYS.vhd
l0
L13
VcPF1XX6oz@>SFB4i<^A1^1
!s100 AREh]=TbA_[9V<3DDO`nJ3
R11
32
R20
!i10b 1
R21
Z71 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/decoCamino_SYS.vhd|-work|ensamblado_procesador_0|
Z72 !s107 ./../disenyo_qsys_tb/simulation/submodules/decoCamino_SYS.vhd|
!i113 1
R16
R17
Acompor
R3
R2
R4
R5
R6
R7
DEx4 work 14 decocamino_sys 0 22 cPF1XX6oz@>SFB4i<^A1^1
l25
L24
VO4`0QHUTNhNOec1aAKjU[1
!s100 9l89]`SJ]?A:]liRA6QKa3
R11
32
R20
!i10b 1
R21
R71
R72
!i113 1
R16
R17
Edecoder
R1
Z73 DPx4 work 19 componentes_decoder 0 22 kjU_hSh1SD04L?T<<=ZW:1
R3
R4
R2
R5
R6
R7
R8
Z74 8./../disenyo_qsys_tb/simulation/submodules/decoder.vhd
Z75 F./../disenyo_qsys_tb/simulation/submodules/decoder.vhd
l0
L14
V7aSLcInQQY`noZFW[8a502
!s100 _CdGKnYz8b>YOJdF?@BLk0
R11
32
R27
!i10b 1
R28
Z76 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/decoder.vhd|-work|ensamblado_procesador_0|
Z77 !s107 ./../disenyo_qsys_tb/simulation/submodules/decoder.vhd|
!i113 1
R16
R17
Acompor
R73
R3
R4
R2
R5
R6
R7
DEx4 work 7 decoder 0 22 7aSLcInQQY`noZFW[8a502
l88
L58
VMMAFA@:bZ<VI1H5i@nm:i3
!s100 ZVjaXhDd4h7MASBDABZF]3
R11
32
R27
!i10b 1
R28
R76
R77
!i113 1
R16
R17
Pdecoder_procedimientos_pkg
R4
R2
R6
R7
R1
R8
Z78 8./../disenyo_qsys_tb/simulation/submodules/decoder_procedimientos_pkg.vhd
Z79 F./../disenyo_qsys_tb/simulation/submodules/decoder_procedimientos_pkg.vhd
l0
L11
VEV6DBOBO;Y>oWTd9Sdf1e1
!s100 cBoRU9T[:Xz[_WBW;8VH92
R11
32
b1
R27
!i10b 1
R28
Z80 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/decoder_procedimientos_pkg.vhd|-work|ensamblado_procesador_0|
Z81 !s107 ./../disenyo_qsys_tb/simulation/submodules/decoder_procedimientos_pkg.vhd|
!i113 1
R16
R17
Bbody
R64
R4
R2
R6
R7
l0
L34
VCSokX4ke69kK25NbDNAjV2
!s100 4`gPO=h=Tlb<KLm_[jA3I0
R11
32
R27
!i10b 1
R28
R80
R81
!i113 1
R16
R17
Edecoexcep
R1
R64
R4
R2
R5
R6
R7
R8
Z82 8./../disenyo_qsys_tb/simulation/submodules/decoExcep.vhd
Z83 F./../disenyo_qsys_tb/simulation/submodules/decoExcep.vhd
l0
L13
VZ:]WFQ`=kcTWgBk:4?QWN2
!s100 D9R`jhg;IAEnVk?UN;OVg3
R11
32
R27
!i10b 1
R28
Z84 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/decoExcep.vhd|-work|ensamblado_procesador_0|
Z85 !s107 ./../disenyo_qsys_tb/simulation/submodules/decoExcep.vhd|
!i113 1
R16
R17
Acomportamiento
R64
R4
R2
R5
R6
R7
DEx4 work 9 decoexcep 0 22 Z:]WFQ`=kcTWgBk:4?QWN2
l27
L25
VBf]A1blQz]AAC1cATcDAj2
!s100 LgNn]nKgJ5^zXdIeKn>OS0
R11
32
R27
!i10b 1
R28
R84
R85
!i113 1
R16
R17
Edecoexcep_sys
R1
R2
R4
R5
R6
R7
R8
Z86 8./../disenyo_qsys_tb/simulation/submodules/decoExcep_SYS.vhd
Z87 F./../disenyo_qsys_tb/simulation/submodules/decoExcep_SYS.vhd
l0
L12
VQ0>iePP;lfgRA[?Fn4;dZ3
!s100 []dHNUkK77iU;8A3A?DTR3
R11
32
R20
!i10b 1
R21
Z88 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/decoExcep_SYS.vhd|-work|ensamblado_procesador_0|
Z89 !s107 ./../disenyo_qsys_tb/simulation/submodules/decoExcep_SYS.vhd|
!i113 1
R16
R17
Acompor
R2
R4
R5
R6
R7
DEx4 work 13 decoexcep_sys 0 22 Q0>iePP;lfgRA[?Fn4;dZ3
l23
L22
V58kQI76gVE4=WTmRD_9h_2
!s100 X9K]5S^JmQ3MHZSTNNci03
R11
32
R20
!i10b 1
R21
R88
R89
!i113 1
R16
R17
Edecofmt
R1
R64
R3
R4
R2
R5
R6
R7
R8
Z90 8./../disenyo_qsys_tb/simulation/submodules/decoFMT.vhd
Z91 F./../disenyo_qsys_tb/simulation/submodules/decoFMT.vhd
l0
L14
V>e]l=iz_eWk4QE5AL37:A3
!s100 _ZM37?DS0JT_a4lj1lRoX1
R11
32
R27
!i10b 1
R28
Z92 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/decoFMT.vhd|-work|ensamblado_procesador_0|
Z93 !s107 ./../disenyo_qsys_tb/simulation/submodules/decoFMT.vhd|
!i113 1
R16
R17
Acompor
R64
R3
R4
R2
R5
R6
R7
DEx4 work 7 decofmt 0 22 >e]l=iz_eWk4QE5AL37:A3
l38
L26
V9n14>9b]a:Ik0KQe<eb5E1
!s100 Si]kKT9nEd7nG?FPzSY1[2
R11
32
R27
!i10b 1
R28
R92
R93
!i113 1
R16
R17
Edecomem
R1
R64
R3
R4
R2
R5
R6
R7
R8
Z94 8./../disenyo_qsys_tb/simulation/submodules/decoMem.vhd
Z95 F./../disenyo_qsys_tb/simulation/submodules/decoMem.vhd
l0
L15
VXk[7^GTCAU>BhGfB?WV2>2
!s100 [;EAcn7mgEC4?3T@Lna291
R11
32
R27
!i10b 1
R28
Z96 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/decoMem.vhd|-work|ensamblado_procesador_0|
Z97 !s107 ./../disenyo_qsys_tb/simulation/submodules/decoMem.vhd|
!i113 1
R16
R17
Acomportamiento
R64
R3
R4
R2
R5
R6
R7
DEx4 work 7 decomem 0 22 Xk[7^GTCAU>BhGfB?WV2>2
l26
L24
VmRM56`D@H:f9b]9^mDzla2
!s100 3cU87c_XkoADjga?<`KXT2
R11
32
R27
!i10b 1
R28
R96
R97
!i113 1
R16
R17
Edecoopalu
R1
R2
R4
R3
R5
R6
R7
R8
Z98 8./../disenyo_qsys_tb/simulation/submodules/decoopALU.vhd
Z99 F./../disenyo_qsys_tb/simulation/submodules/decoopALU.vhd
l0
L13
Vii>7;JE0^5@a2443mdPVg3
!s100 ?1P:fihB0SUk<:SMgV=:22
R11
32
R27
!i10b 1
R28
Z100 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/decoopALU.vhd|-work|ensamblado_procesador_0|
Z101 !s107 ./../disenyo_qsys_tb/simulation/submodules/decoopALU.vhd|
!i113 1
R16
R17
Acompor
R2
R4
R3
R5
R6
R7
DEx4 work 9 decoopalu 0 22 ii>7;JE0^5@a2443mdPVg3
l27
L19
VIS=EbUiXQdg1h00nGj>Fb0
!s100 0^l^Y<_6Z6lA[ZK8o6ceL0
R11
32
R27
!i10b 1
R28
R100
R101
!i113 1
R16
R17
Edecosec
R1
R64
R4
R2
R5
R6
R7
R8
Z102 8./../disenyo_qsys_tb/simulation/submodules/decoSec.vhd
Z103 F./../disenyo_qsys_tb/simulation/submodules/decoSec.vhd
l0
L14
VCE:9Wz3j?KSm3BgLO;8eN1
!s100 JP1G3^o:PQ1>0[JSVT6Ad1
R11
32
R27
!i10b 1
R28
Z104 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/decoSec.vhd|-work|ensamblado_procesador_0|
Z105 !s107 ./../disenyo_qsys_tb/simulation/submodules/decoSec.vhd|
!i113 1
R16
R17
Acomportamiento
R64
R4
R2
R5
R6
R7
DEx4 work 7 decosec 0 22 CE:9Wz3j?KSm3BgLO;8eN1
l26
L24
V=5Sng[IJ^QLVkI@WI]7C>3
!s100 >;bKLOFmCUI];Lo5C@GNo0
R11
32
R27
!i10b 1
R28
R104
R105
!i113 1
R16
R17
Edecosys
R1
Z106 DPx4 work 19 componentes_decosys 0 22 fl=Ta4=7Hkh2V5fXS3DN70
R2
R4
R5
R6
R7
R8
Z107 8./../disenyo_qsys_tb/simulation/submodules/decoSYS.vhd
Z108 F./../disenyo_qsys_tb/simulation/submodules/decoSYS.vhd
l0
L13
V[:na_cbJzN_00Dj4mD:_[3
!s100 J=oCbdVdB5aDD<X@k;MVS1
R11
32
R20
!i10b 1
R21
Z109 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/decoSYS.vhd|-work|ensamblado_procesador_0|
Z110 !s107 ./../disenyo_qsys_tb/simulation/submodules/decoSYS.vhd|
!i113 1
R16
R17
Acompor
R106
R2
R4
R5
R6
R7
DEx4 work 7 decosys 0 22 [:na_cbJzN_00Dj4mD:_[3
l29
L27
VP:P7hi9ziAL88cAGjk<e31
!s100 VmPXFE>DdSzV_;7V`KCe20
R11
32
R20
!i10b 1
R21
R109
R110
!i113 1
R16
R17
Eensamblado_procesador
R1
Z111 DPx4 work 22 componentes_procesador 0 22 b;zALdMh8GT:gJSBVdDn@1
R2
R3
R4
R5
R6
R7
R8
Z112 8./../disenyo_qsys_tb/simulation/submodules/ensamblado_procesador.vhd
Z113 F./../disenyo_qsys_tb/simulation/submodules/ensamblado_procesador.vhd
l0
L15
V98YiS8c@=VJONhh_Nham71
!s100 Ae;_A=hndMlV5A>mz;odU0
R11
32
R12
!i10b 1
R13
Z114 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/ensamblado_procesador.vhd|-work|ensamblado_procesador_0|
Z115 !s107 ./../disenyo_qsys_tb/simulation/submodules/ensamblado_procesador.vhd|
!i113 1
R16
R17
Acompor
R111
R2
R3
R4
R5
R6
R7
DEx4 work 21 ensamblado_procesador 0 22 98YiS8c@=VJONhh_Nham71
l48
L29
Vc5SMf74?dFC7EYbinnMUc3
!s100 ^g_e4MH`DJ7mf3k;GL]mV2
R11
32
R12
!i10b 1
R13
R114
R115
!i113 1
R16
R17
Eensambladouc
R1
Z116 DPx4 work 13 componentesuc 0 22 XDViIdla3lRL^hZ_l^5Gl2
R2
R3
R4
R6
R7
R8
Z117 8./../disenyo_qsys_tb/simulation/submodules/ensambladoUC.vhd
Z118 F./../disenyo_qsys_tb/simulation/submodules/ensambladoUC.vhd
l0
L14
Vz4OS0AkfU]BEX6McR7EO83
!s100 _:3KOi[oO=V1E?K8iODIB0
R11
32
R27
!i10b 1
R28
Z119 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/ensambladoUC.vhd|-work|ensamblado_procesador_0|
Z120 !s107 ./../disenyo_qsys_tb/simulation/submodules/ensambladoUC.vhd|
!i113 1
R16
R17
Acompor
R116
R2
R3
R4
R6
R7
DEx4 work 12 ensambladouc 0 22 z4OS0AkfU]BEX6McR7EO83
l65
L58
V];=<^?lo^1K51h>ZSB3Yh2
!s100 ;P@FNY=RZhAjJQ_XM[;el3
R11
32
R27
!i10b 1
R28
R119
R120
!i113 1
R16
R17
Eensambladoup
R1
Z121 DPx4 work 13 componentesup 0 22 8OZV9gmhI0cez6VdnDi2R0
R2
R3
R4
R6
R7
R8
Z122 8./../disenyo_qsys_tb/simulation/submodules/ensambladoUP.vhd
Z123 F./../disenyo_qsys_tb/simulation/submodules/ensambladoUP.vhd
l0
L14
V47;XU8ZYCckW9z89l=zFU3
!s100 HWWeP?<Uoc?58NoGBIUKE2
R11
32
R12
!i10b 1
R13
Z124 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/ensambladoUP.vhd|-work|ensamblado_procesador_0|
Z125 !s107 ./../disenyo_qsys_tb/simulation/submodules/ensambladoUP.vhd|
!i113 1
R16
R17
Acompor
R121
R2
R3
R4
R6
R7
DEx4 work 12 ensambladoup 0 22 47;XU8ZYCckW9z89l=zFU3
l124
L54
VVG1hf4C_KNz_hlE75O5aZ0
!s100 <kMT8[7UfPOM<VEo4W6oa3
R11
32
R12
!i10b 1
R13
R124
R125
!i113 1
R16
R17
Eensambladousys
R1
Z126 DPx4 work 15 componentesusys 0 22 ;f2f>hP]gczll29lOfO3K2
R2
R3
R4
R6
R7
R8
Z127 8./../disenyo_qsys_tb/simulation/submodules/ensambladoSYS.vhd
Z128 F./../disenyo_qsys_tb/simulation/submodules/ensambladoSYS.vhd
l0
L14
Vg8LKcci4P43Q6cV7aUaWk3
!s100 @Qm`CgEPUl]I;1VTTzW<`3
R11
32
R20
!i10b 1
R21
Z129 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/ensambladoSYS.vhd|-work|ensamblado_procesador_0|
Z130 !s107 ./../disenyo_qsys_tb/simulation/submodules/ensambladoSYS.vhd|
!i113 1
R16
R17
Acompor
R126
R2
R3
R4
R6
R7
DEx4 work 14 ensambladousys 0 22 g8LKcci4P43Q6cV7aUaWk3
l50
L41
VKbN3mJTzhz8nh18BTDD>K2
!s100 ^3i?mQ=RU4Yb8]ZFP>2mS2
R11
32
R20
!i10b 1
R21
R129
R130
!i113 1
R16
R17
Efmte
R1
R3
R4
R2
R5
R6
R7
R8
Z131 8./../disenyo_qsys_tb/simulation/submodules/FMTE.vhd
Z132 F./../disenyo_qsys_tb/simulation/submodules/FMTE.vhd
l0
L13
VQ7fFJ:9ARCA^a[O7?e=>f3
!s100 P5nC[`kPUmO`TBBe>Z3hQ2
R11
32
R27
!i10b 1
R28
Z133 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/FMTE.vhd|-work|ensamblado_procesador_0|
Z134 !s107 ./../disenyo_qsys_tb/simulation/submodules/FMTE.vhd|
!i113 1
R16
R17
Acomportamiento
R3
R4
R2
R5
R6
R7
DEx4 work 4 fmte 0 22 Q7fFJ:9ARCA^a[O7?e=>f3
l22
L20
V7:MV=T1lg`H:eGW3Q3@GY1
!s100 0O06AMK`k]3k;j4m;R`m33
R11
32
R27
!i10b 1
R28
R133
R134
!i113 1
R16
R17
Efmti
R1
R3
R4
R2
R6
R7
R8
Z135 8./../disenyo_qsys_tb/simulation/submodules/FMTI.vhd
Z136 F./../disenyo_qsys_tb/simulation/submodules/FMTI.vhd
l0
L12
V@:f?:CPVIXda@kg`cXf4_2
!s100 DAJ?NbOANV>l>kbza=Qcb3
R11
32
R27
!i10b 1
R28
Z137 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/FMTI.vhd|-work|ensamblado_procesador_0|
Z138 !s107 ./../disenyo_qsys_tb/simulation/submodules/FMTI.vhd|
!i113 1
R16
R17
Acompor
R3
R4
R2
R6
R7
DEx4 work 4 fmti 0 22 @:f?:CPVIXda@kg`cXf4_2
l19
L18
V=8DZUa=33alGJ6USIG_Jb2
!s100 La:j;GBei[nUj]2_lEDKV0
R11
32
R27
!i10b 1
R28
R137
R138
!i113 1
R16
R17
Efmtl
R1
R3
R4
R2
R5
R6
R7
R8
Z139 8./../disenyo_qsys_tb/simulation/submodules/FMTL.vhd
Z140 F./../disenyo_qsys_tb/simulation/submodules/FMTL.vhd
l0
L13
VZkGoc1ajleYgT883HC5?j3
!s100 3=emo^9DdNhUazaC@VSFg0
R11
32
R27
!i10b 1
R28
Z141 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/FMTL.vhd|-work|ensamblado_procesador_0|
Z142 !s107 ./../disenyo_qsys_tb/simulation/submodules/FMTL.vhd|
!i113 1
R16
R17
Acomportamiento
R3
R4
R2
R5
R6
R7
DEx4 work 4 fmtl 0 22 ZkGoc1ajleYgT883HC5?j3
l23
L21
V0enMJ7DWCVRaUUT?bN1J;3
!s100 WD][e:hMb=CVD5FlLQc@03
R11
32
R27
!i10b 1
R28
R141
R142
!i113 1
R16
R17
Efuerza_bit_0
R1
R2
R3
R4
R6
R7
R8
Z143 8./../disenyo_qsys_tb/simulation/submodules/fuerza_bit_0.vhd
Z144 F./../disenyo_qsys_tb/simulation/submodules/fuerza_bit_0.vhd
l0
L12
V1_LUQjQV3Id^LnP@bF:<f2
!s100 5zzzTFG7agdJJX`k:O]2^1
R11
32
R27
!i10b 1
R28
Z145 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/fuerza_bit_0.vhd|-work|ensamblado_procesador_0|
Z146 !s107 ./../disenyo_qsys_tb/simulation/submodules/fuerza_bit_0.vhd|
!i113 1
R16
R17
Acompor
R2
R3
R4
R6
R7
DEx4 work 12 fuerza_bit_0 0 22 1_LUQjQV3Id^LnP@bF:<f2
l21
L20
V@=__E==PB6Oa=II@I:nkG0
!s100 @[<FYUbSEHOWSej0:TUNX0
R11
32
R27
!i10b 1
R28
R145
R146
!i113 1
R16
R17
Elatch1r
Z147 w1584898769
Z148 DPx4 work 5 tipos 0 22 F09IWKgXYL^:ZL46N_h]b3
Z149 DPx4 work 10 constantes 0 22 :GdXKd3A;@Uf[]jLQFX7?0
Z150 DPx4 work 8 retardos 0 22 J7?14J2P=4g<W5gfjA]:]1
R5
R6
R7
R0
Z151 8./../disenyo_qsys_tb/simulation/submodules/latch1r.vhd
Z152 F./../disenyo_qsys_tb/simulation/submodules/latch1r.vhd
l0
L9
V0bPHBFm0J0XMFJVEOzl6H2
!s100 U?UCaBTO<gSK4C5IAQbSS2
R11
32
Z153 !s110 1585479599
!i10b 1
Z154 !s108 1585479599.000000
Z155 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/latch1r.vhd|-work|ensamblado_procesador_0|
Z156 !s107 ./../disenyo_qsys_tb/simulation/submodules/latch1r.vhd|
!i113 1
R16
R17
Acomportamiento
R148
R149
R150
R5
R6
R7
DEx4 work 7 latch1r 0 22 0bPHBFm0J0XMFJVEOzl6H2
l16
L15
VclSKzS@LLL6LeiiMoSTB42
!s100 jk;g18DIo^FY;QjLz3>bL1
R11
32
R153
!i10b 1
R154
R155
R156
!i113 1
R16
R17
Emayorque
R147
R148
R149
R150
R5
R6
R7
R0
Z157 8./../disenyo_qsys_tb/simulation/submodules/mayorque.vhd
Z158 F./../disenyo_qsys_tb/simulation/submodules/mayorque.vhd
l0
L9
V>j0;`OEn=fJkODVVY3J7V0
!s100 YOQSXgQL9o2gSD:Gmm<Ic2
R11
32
R153
!i10b 1
R154
Z159 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/mayorque.vhd|-work|ensamblado_procesador_0|
Z160 !s107 ./../disenyo_qsys_tb/simulation/submodules/mayorque.vhd|
!i113 1
R16
R17
Acomportamiento
R148
R149
R150
R5
R6
R7
DEx4 work 8 mayorque 0 22 >j0;`OEn=fJkODVVY3J7V0
l17
L16
VXQPHmTfR^zhK0jUdkL=Y:1
!s100 :A2NnN3=7P7GMWM::QJSK2
R11
32
R153
!i10b 1
R154
R159
R160
!i113 1
R16
R17
Emux2_32
R1
R3
R2
R4
R5
R6
R7
R8
Z161 8./../disenyo_qsys_tb/simulation/submodules/mux2_32.vhd
Z162 F./../disenyo_qsys_tb/simulation/submodules/mux2_32.vhd
l0
L13
V5UMgREM<CEe3;BH]f1zm80
!s100 O0Sb[]l7RXJ]6`6>YgXoL0
R11
32
R12
!i10b 1
R13
Z163 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/mux2_32.vhd|-work|ensamblado_procesador_0|
Z164 !s107 ./../disenyo_qsys_tb/simulation/submodules/mux2_32.vhd|
!i113 1
R16
R17
Acomportamiento
R3
R2
R4
R5
R6
R7
DEx4 work 7 mux2_32 0 22 5UMgREM<CEe3;BH]f1zm80
l20
L19
V99R<5]CP2d^o3_jOMdQ2Q1
!s100 KFJYz0nI0zQeYkc6@4^=b3
R11
32
R12
!i10b 1
R13
R163
R164
!i113 1
R16
R17
Emux3_32
R1
R3
R2
R4
R5
R6
R7
R8
Z165 8./../disenyo_qsys_tb/simulation/submodules/mux3_32.vhd
Z166 F./../disenyo_qsys_tb/simulation/submodules/mux3_32.vhd
l0
L13
V37P<ZUe8TLiVRWnLjOE`W3
!s100 7VXEEJQcCWgAH0SBLi]fA3
R11
32
R12
!i10b 1
R13
Z167 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/mux3_32.vhd|-work|ensamblado_procesador_0|
Z168 !s107 ./../disenyo_qsys_tb/simulation/submodules/mux3_32.vhd|
!i113 1
R16
R17
Acomportamiento
R3
R2
R4
R5
R6
R7
DEx4 work 7 mux3_32 0 22 37P<ZUe8TLiVRWnLjOE`W3
l20
L19
VYlf2LTZ5Mh>mNEC7Wg6^31
!s100 dg:bAR:]>jGfd@<3:heY]1
R11
32
R12
!i10b 1
R13
R167
R168
!i113 1
R16
R17
Emux4_32
R1
R2
R4
R5
R6
R7
R8
Z169 8./../disenyo_qsys_tb/simulation/submodules/mux4_32.vhd
Z170 F./../disenyo_qsys_tb/simulation/submodules/mux4_32.vhd
l0
L12
VVk::[HSfDQZ[>6HkRFRMd1
!s100 QV97VcDoUZG83Hihf6VRf1
R11
32
R12
!i10b 1
R13
Z171 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/mux4_32.vhd|-work|ensamblado_procesador_0|
Z172 !s107 ./../disenyo_qsys_tb/simulation/submodules/mux4_32.vhd|
!i113 1
R16
R17
Acomportamiento
R2
R4
R5
R6
R7
DEx4 work 7 mux4_32 0 22 Vk::[HSfDQZ[>6HkRFRMd1
l19
L18
VAT4Bd^Q1coESXQGkoNCo]3
!s100 1Og78]=:KYXhW1353Z[X21
R11
32
R12
!i10b 1
R13
R171
R172
!i113 1
R16
R17
Erecolectoreventos
R1
R3
R4
R2
R5
R6
R7
R8
Z173 8./../disenyo_qsys_tb/simulation/submodules/recolectorEventos.vhd
Z174 F./../disenyo_qsys_tb/simulation/submodules/recolectorEventos.vhd
l0
L13
V1f[`KJ6F^HFVzB<0]]JXB2
!s100 DD<FozW]G>ZPJj[]BW8200
R11
32
R20
!i10b 1
R21
Z175 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/recolectorEventos.vhd|-work|ensamblado_procesador_0|
Z176 !s107 ./../disenyo_qsys_tb/simulation/submodules/recolectorEventos.vhd|
!i113 1
R16
R17
Acompor
R3
R4
R2
R5
R6
R7
Z177 DEx4 work 17 recolectoreventos 0 22 1f[`KJ6F^HFVzB<0]]JXB2
l25
L23
Z178 VlLEf^_kVPXh5I^U^m^IOM1
Z179 !s100 aMdGlo>]JHC4mi[Kc4AO71
R11
32
R20
!i10b 1
R21
R175
R176
!i113 1
R16
R17
Ereg32
R1
R2
R4
R3
R5
R6
R7
R8
Z180 8./../disenyo_qsys_tb/simulation/submodules/reg32.vhd
Z181 F./../disenyo_qsys_tb/simulation/submodules/reg32.vhd
l0
L13
V>kG<PD3SHJYliJ47YSnUL1
!s100 iR=N61<=mm2nLDjoPzahF0
R11
32
R12
!i10b 1
R13
Z182 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/reg32.vhd|-work|ensamblado_procesador_0|
Z183 !s107 ./../disenyo_qsys_tb/simulation/submodules/reg32.vhd|
!i113 1
R16
R17
Acomportamiento
R2
R4
R3
R5
R6
R7
DEx4 work 5 reg32 0 22 >kG<PD3SHJYliJ47YSnUL1
l20
L19
VTeR[BXI2lcY>XjHV`nzgA1
!s100 ;=`h1``FA:=B66mRF19mg3
R11
32
R12
!i10b 1
R13
R182
R183
!i113 1
R16
R17
Ereg32pe
R1
R2
R4
R3
R5
R6
R7
R8
Z184 8./../disenyo_qsys_tb/simulation/submodules/reg32pe.vhd
Z185 F./../disenyo_qsys_tb/simulation/submodules/reg32pe.vhd
l0
L13
Va`bkmPW;4:VcamBH2fZCn3
!s100 @VHP26djcO^OXe?;GA7^j0
R11
32
R12
!i10b 1
R13
Z186 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/reg32pe.vhd|-work|ensamblado_procesador_0|
Z187 !s107 ./../disenyo_qsys_tb/simulation/submodules/reg32pe.vhd|
!i113 1
R16
R17
Acomportamiento
R2
R4
R3
R5
R6
R7
DEx4 work 7 reg32pe 0 22 a`bkmPW;4:VcamBH2fZCn3
l21
L20
VZ7CF^VCHY6OD>T1?::Ufb2
!s100 >6AGOZQP^@:B1QKQc=U1[1
R11
32
R12
!i10b 1
R13
R186
R187
!i113 1
R16
R17
Pretardos
R4
R6
R7
R1
R8
8./../disenyo_qsys_tb/simulation/submodules/retardos.vhd
F./../disenyo_qsys_tb/simulation/submodules/retardos.vhd
l0
L9
VYWi[E]j6<3D=T6WX>=_IB3
!s100 :58f@kLCRda=F]_kdODgU0
R11
32
R12
!i10b 1
R13
!s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/retardos.vhd|-work|ensamblado_procesador_0|
!s107 ./../disenyo_qsys_tb/simulation/submodules/retardos.vhd|
!i113 1
R16
R17
Ptipos
R4
R6
R7
R1
R8
8./../disenyo_qsys_tb/simulation/submodules/tipos.vhd
F./../disenyo_qsys_tb/simulation/submodules/tipos.vhd
l0
L9
Vfb7ZS]b;?0?lYgXUUZ@oH2
!s100 G<U0DK157BWGf;V2d:DPM2
R11
32
R12
!i10b 1
R13
!s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/tipos.vhd|-work|ensamblado_procesador_0|
!s107 ./../disenyo_qsys_tb/simulation/submodules/tipos.vhd|
!i113 1
R16
R17
