

================================================================
== Vivado HLS Report for 'copy_input_fmem2buff_8'
================================================================
* Date:           Sun Apr 28 16:00:00 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|       2|    no    |
        | + Loop 1.1  |    ?|    ?|         ?|          -|          -| 4 ~ 18 |    no    |
        |  ++ zds1    |    2|   33|         1|          1|          1| 2 ~ 33 |    yes   |
        |  ++ zds3    |   18|   18|         3|          1|          1|      17|    yes   |
        |  ++ zds4    |    ?|    ?|         3|          1|          1|       ?|    yes   |
        |  ++ zds5    |   19|   19|         3|          1|          1|      18|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     682|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     369|    -|
|Register         |        -|      -|     352|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     352|    1051|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |base_addr1_d1_7_fu_600_p2          |     +    |      0|  0|  30|          23|          17|
    |base_addr1_d2_2_fu_624_p2          |     +    |      0|  0|  30|          23|           9|
    |base_addr1_fu_397_p2               |     +    |      0|  0|  30|          23|          23|
    |base_addr2_d1_1_fu_606_p2          |     +    |      0|  0|  30|          23|          17|
    |base_addr2_d2_1_fu_630_p2          |     +    |      0|  0|  30|          23|           9|
    |base_addr2_fu_423_p2               |     +    |      0|  0|  30|          23|          23|
    |i_10_fu_641_p2                     |     +    |      0|  0|  15|           6|           1|
    |i_1_fu_618_p2                      |     +    |      0|  0|  15|           5|           1|
    |i_8_fu_664_p2                      |     +    |      0|  0|  15|           6|           1|
    |i_9_fu_653_p2                      |     +    |      0|  0|  15|           5|           1|
    |sum3_fu_585_p2                     |     +    |      0|  0|  40|          33|          33|
    |sum9_fu_557_p2                     |     +    |      0|  0|  40|          33|          33|
    |tmp1_fu_387_p2                     |     +    |      0|  0|  24|          10|          17|
    |tmp2_fu_403_p2                     |     +    |      0|  0|  29|          22|          22|
    |tmp3_fu_413_p2                     |     +    |      0|  0|  17|          10|          10|
    |tmp_26_fu_435_p2                   |     +    |      0|  0|  16|           5|           9|
    |tmp_28_fu_453_p2                   |     +    |      0|  0|  15|           1|           6|
    |tmp_29_fu_463_p2                   |     +    |      0|  0|  15|           2|           6|
    |tmp_30_fu_473_p2                   |     +    |      0|  0|  15|           2|           5|
    |tmp_35_fu_521_p2                   |     +    |      0|  0|  16|           9|           9|
    |tmp_39_fu_576_p2                   |     +    |      0|  0|  31|          24|          24|
    |tmp_41_fu_548_p2                   |     +    |      0|  0|  31|          24|          24|
    |tn_9_fu_500_p2                     |     +    |      0|  0|   9|           2|           1|
    |tr_2_fu_515_p2                     |     +    |      0|  0|  15|           5|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state33_pp2_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_659_p2                |   icmp   |      0|  0|  11|           6|           6|
    |exitcond2_fu_510_p2                |   icmp   |      0|  0|  11|           5|           5|
    |exitcond3_fu_647_p2                |   icmp   |      0|  0|  11|           5|           5|
    |exitcond4_fu_636_p2                |   icmp   |      0|  0|  11|           6|           6|
    |exitcond_fu_612_p2                 |   icmp   |      0|  0|  11|           5|           5|
    |tmp_25_fu_429_p2                   |   icmp   |      0|  0|  13|           9|           1|
    |tmp_32_fu_495_p2                   |   icmp   |      0|  0|   9|           3|           3|
    |tmp_36_fu_526_p2                   |   icmp   |      0|  0|  13|           9|           1|
    |tmp_37_fu_532_p2                   |   icmp   |      0|  0|  13|           9|          10|
    |or_cond_fu_538_p2                  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 682|         415|         360|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  141|         31|    1|         31|
    |ap_enable_reg_pp0_iter1              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1              |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2              |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1              |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2              |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_inputs_ARREADY  |    9|          2|    1|          2|
    |base_addr1_d2_reg_246                |    9|          2|   23|         46|
    |base_addr1_d_reg_277                 |    9|          2|   23|         46|
    |base_addr2_d2_reg_256                |    9|          2|   23|         46|
    |base_addr2_d_reg_288                 |    9|          2|   23|         46|
    |i5_reg_332                           |    9|          2|    5|         10|
    |i6_reg_321                           |    9|          2|    6|         12|
    |i8_reg_310                           |    9|          2|    5|         10|
    |i_reg_343                            |    9|          2|    6|         12|
    |input_buffer_V_din                   |   21|          4|   16|         64|
    |inputs_blk_n_AR                      |    9|          2|    1|          2|
    |inputs_blk_n_R                       |    9|          2|    1|          2|
    |m_axi_inputs_ARADDR                  |   15|          3|   32|         96|
    |m_axi_inputs_ARLEN                   |   21|          4|   32|        128|
    |tn_reg_266                           |    9|          2|    2|          4|
    |tr_reg_299                           |    9|          2|    5|         10|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  369|         80|  211|        579|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  30|   0|   30|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2              |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_inputs_ARREADY  |   1|   0|    1|          0|
    |base_addr1_d2_reg_246                |  23|   0|   23|          0|
    |base_addr1_d_reg_277                 |  23|   0|   23|          0|
    |base_addr2_d2_reg_256                |  23|   0|   23|          0|
    |base_addr2_d_reg_288                 |  23|   0|   23|          0|
    |exitcond3_reg_801                    |   1|   0|    1|          0|
    |exitcond3_reg_801_pp2_iter1_reg      |   1|   0|    1|          0|
    |exitcond4_reg_792                    |   1|   0|    1|          0|
    |exitcond4_reg_792_pp1_iter1_reg      |   1|   0|    1|          0|
    |exitcond_reg_773                     |   1|   0|    1|          0|
    |exitcond_reg_773_pp0_iter1_reg       |   1|   0|    1|          0|
    |i5_reg_332                           |   5|   0|    5|          0|
    |i6_reg_321                           |   6|   0|    6|          0|
    |i8_reg_310                           |   5|   0|    5|          0|
    |i_reg_343                            |   6|   0|    6|          0|
    |inputs_addr_1_reg_751                |  32|   0|   32|          0|
    |inputs_addr_reg_757                  |  32|   0|   32|          0|
    |inputs_offset_cast_c_reg_698         |  22|   0|   24|          2|
    |or_cond_reg_747                      |   1|   0|    1|          0|
    |reg_354                              |  16|   0|   16|          0|
    |sext_cast_reg_724                    |  31|   0|   33|          2|
    |tmp_25_reg_685                       |   1|   0|    1|          0|
    |tmp_28_reg_693                       |   6|   0|    6|          0|
    |tmp_29_reg_704                       |   6|   0|    6|          0|
    |tmp_30_reg_709                       |   5|   0|    5|          0|
    |tmp_31_reg_719                       |   6|   0|   32|         26|
    |tmp_568_reg_689                      |   1|   0|    1|          0|
    |tmp_570_reg_714                      |   3|   0|    3|          0|
    |tmp_571_reg_810                      |  16|   0|   16|          0|
    |tn_9_reg_733                         |   2|   0|    2|          0|
    |tn_reg_266                           |   2|   0|    2|          0|
    |tr_2_reg_742                         |   5|   0|    5|          0|
    |tr_reg_299                           |   5|   0|    5|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 352|   0|  382|         30|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | copy_input_fmem2buff.8 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | copy_input_fmem2buff.8 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | copy_input_fmem2buff.8 | return value |
|ap_done                | out |    1| ap_ctrl_hs | copy_input_fmem2buff.8 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | copy_input_fmem2buff.8 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | copy_input_fmem2buff.8 | return value |
|m_axi_inputs_AWVALID   | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWREADY   |  in |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWADDR    | out |   32|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWID      | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWLEN     | out |   32|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWSIZE    | out |    3|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWBURST   | out |    2|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWLOCK    | out |    2|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWCACHE   | out |    4|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWPROT    | out |    3|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWQOS     | out |    4|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWREGION  | out |    4|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_AWUSER    | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_WVALID    | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_WREADY    |  in |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_WDATA     | out |   16|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_WSTRB     | out |    2|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_WLAST     | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_WID       | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_WUSER     | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARVALID   | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARREADY   |  in |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARADDR    | out |   32|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARID      | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARLEN     | out |   32|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARSIZE    | out |    3|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARBURST   | out |    2|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARLOCK    | out |    2|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARCACHE   | out |    4|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARPROT    | out |    3|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARQOS     | out |    4|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARREGION  | out |    4|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_ARUSER    | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_RVALID    |  in |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_RREADY    | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_RDATA     |  in |   16|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_RLAST     |  in |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_RID       |  in |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_RUSER     |  in |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_RRESP     |  in |    2|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_BVALID    |  in |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_BREADY    | out |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_BRESP     |  in |    2|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_BID       |  in |    1|    m_axi   |         inputs         |    pointer   |
|m_axi_inputs_BUSER     |  in |    1|    m_axi   |         inputs         |    pointer   |
|inputs_offset          |  in |   31|   ap_none  |      inputs_offset     |    scalar    |
|inputs_offset1         |  in |   22|   ap_none  |     inputs_offset1     |    scalar    |
|input_buffer_V_din     | out |   16|   ap_fifo  |     input_buffer_V     |    pointer   |
|input_buffer_V_full_n  |  in |    1|   ap_fifo  |     input_buffer_V     |    pointer   |
|input_buffer_V_write   | out |    1|   ap_fifo  |     input_buffer_V     |    pointer   |
|n                      |  in |    6|   ap_none  |            n           |    scalar    |
|r                      |  in |    9|   ap_none  |            r           |    scalar    |
|c                      |  in |    9|   ap_none  |            c           |    scalar    |
|nLoops                 |  in |    6|   ap_none  |         nLoops         |    scalar    |
|rLoops                 |  in |    9|   ap_none  |         rLoops         |    scalar    |
|cLoops                 |  in |    5|   ap_none  |         cLoops         |    scalar    |
|input_cntl_V_din       | out |    1|   ap_fifo  |      input_cntl_V      |    pointer   |
|input_cntl_V_full_n    |  in |    1|   ap_fifo  |      input_cntl_V      |    pointer   |
|input_cntl_V_write     | out |    1|   ap_fifo  |      input_cntl_V      |    pointer   |
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-1 : II = 1, D = 3, States = { 22 23 24 }
  Pipeline-2 : II = 1, D = 3, States = { 32 33 34 }
  Pipeline-3 : II = 1, D = 1, States = { 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_32)
3 --> 
	25  / (!exitcond2 & !or_cond & tmp_25)
	4  / (!exitcond2 & !or_cond & !tmp_25 & !tmp_568)
	15  / (!exitcond2 & !or_cond & !tmp_25 & tmp_568)
	35  / (!exitcond2 & or_cond)
	2  / (exitcond2)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	14  / (exitcond)
	12  / (!exitcond)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	3  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	14  / (exitcond4)
	23  / (!exitcond4)
23 --> 
	24  / true
24 --> 
	22  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	14  / (exitcond3)
	33  / (!exitcond3)
33 --> 
	34  / true
34 --> 
	32  / true
35 --> 
	36  / (exitcond1)
	35  / (!exitcond1)
36 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%cLoops_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %cLoops)"   --->   Operation 37 'read' 'cLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%rLoops_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %rLoops)"   --->   Operation 38 'read' 'rLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%nLoops_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nLoops)"   --->   Operation 39 'read' 'nLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%c_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %c)"   --->   Operation 40 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%r_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %r)"   --->   Operation 41 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%n_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %n)"   --->   Operation 42 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%inputs_offset1_read = call i22 @_ssdm_op_Read.ap_auto.i22(i22 %inputs_offset1)"   --->   Operation 43 'read' 'inputs_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %inputs_offset)"   --->   Operation 44 'read' 'inputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %input_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%c_cast2_cast = zext i9 %c_read to i10"   --->   Operation 47 'zext' 'c_cast2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4194304, [6 x i8]* @p_str4, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = call i22 @_ssdm_op_BitConcatenate.i22.i6.i16(i6 %n_read, i16 0)" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 50 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_cast = zext i22 %tmp to i23" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 51 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %r_read, i8 0)" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 52 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_cast_153 = zext i17 %tmp_s to i22" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 53 'zext' 'tmp_cast_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.86ns)   --->   "%tmp1 = add i17 -256, %tmp_s" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 54 'add' 'tmp1' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i17 %tmp1 to i23" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 55 'sext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.91ns)   --->   "%base_addr1 = add i23 %tmp1_cast, %tmp_cast" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 56 'add' 'base_addr1' <Predicate = true> <Delay = 0.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.91ns)   --->   "%tmp2 = add i22 %tmp, %tmp_cast_153" [mobile_net_hls_v1/conv.hpp:641]   --->   Operation 57 'add' 'tmp2' <Predicate = true> <Delay = 0.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i22 %tmp2 to i23" [mobile_net_hls_v1/conv.hpp:641]   --->   Operation 58 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.78ns)   --->   "%tmp3 = add i10 -257, %c_cast2_cast" [mobile_net_hls_v1/conv.hpp:641]   --->   Operation 59 'add' 'tmp3' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i10 %tmp3 to i23" [mobile_net_hls_v1/conv.hpp:641]   --->   Operation 60 'sext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.91ns)   --->   "%base_addr2 = add i23 %tmp3_cast, %tmp2_cast" [mobile_net_hls_v1/conv.hpp:641]   --->   Operation 61 'add' 'base_addr2' <Predicate = true> <Delay = 0.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.88ns)   --->   "%tmp_25 = icmp eq i9 %c_read, 0" [mobile_net_hls_v1/conv.hpp:675]   --->   Operation 62 'icmp' 'tmp_25' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.77ns)   --->   "%tmp_26 = add i9 16, %c_read" [mobile_net_hls_v1/conv.hpp:685]   --->   Operation 63 'add' 'tmp_26' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_568 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_26, i32 8)" [mobile_net_hls_v1/conv.hpp:685]   --->   Operation 64 'bitselect' 'tmp_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_27 = zext i5 %cLoops_read to i6"   --->   Operation 65 'zext' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.78ns)   --->   "%tmp_28 = add i6 1, %tmp_27" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 66 'add' 'tmp_28' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%inputs_offset_cast_c = zext i22 %inputs_offset1_read to i24" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 67 'zext' 'inputs_offset_cast_c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.78ns)   --->   "%tmp_29 = add i6 2, %tmp_27" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 68 'add' 'tmp_29' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_569 = trunc i9 %rLoops_read to i5"   --->   Operation 69 'trunc' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.78ns)   --->   "%tmp_30 = add i5 2, %tmp_569" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 70 'add' 'tmp_30' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_570 = trunc i6 %nLoops_read to i3" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 71 'trunc' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_31 = zext i6 %tmp_28 to i32" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 72 'zext' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_cast = zext i31 %inputs_offset_read to i33" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 73 'zext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.65ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%base_addr1_d2 = phi i23 [ %base_addr1, %0 ], [ %base_addr1_d1_7, %11 ]"   --->   Operation 75 'phi' 'base_addr1_d2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%base_addr2_d2 = phi i23 [ %base_addr2, %0 ], [ %base_addr2_d1_1, %11 ]"   --->   Operation 76 'phi' 'base_addr2_d2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tn = phi i2 [ 0, %0 ], [ %tn_9, %11 ]"   --->   Operation 77 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tn_cast_cast = zext i2 %tn to i3" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 78 'zext' 'tn_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.58ns)   --->   "%tmp_32 = icmp slt i3 %tn_cast_cast, %tmp_570" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 79 'icmp' 'tmp_32' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.54ns)   --->   "%tn_9 = add i2 %tn, 1" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 80 'add' 'tn_9' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp_32, label %2, label %12" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str273)" [mobile_net_hls_v1/conv.hpp:645]   --->   Operation 82 'specregionbegin' 'tmp_33' <Predicate = (tmp_32)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 2, i32 2, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:646]   --->   Operation 83 'speclooptripcount' <Predicate = (tmp_32)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.65ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 84 'br' <Predicate = (tmp_32)> <Delay = 0.65>
ST_2 : Operation 85 [1/1] (1.83ns)   --->   "%full_n_i18_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %input_cntl_V, i1 undef)" [mobile_net_hls_v1/conv.hpp:708]   --->   Operation 85 'nbwrite' 'full_n_i18_0' <Predicate = (!tmp_32)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "ret void" [mobile_net_hls_v1/conv.hpp:709]   --->   Operation 86 'ret' <Predicate = (!tmp_32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.51>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%base_addr1_d = phi i23 [ %base_addr1_d2, %2 ], [ %base_addr1_d2_2, %.loopexit46 ]"   --->   Operation 87 'phi' 'base_addr1_d' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%base_addr2_d = phi i23 [ %base_addr2_d2, %2 ], [ %base_addr2_d2_1, %.loopexit46 ]"   --->   Operation 88 'phi' 'base_addr2_d' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tr = phi i5 [ 0, %2 ], [ %tr_2, %.loopexit46 ]"   --->   Operation 89 'phi' 'tr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tr_cast_cast = zext i5 %tr to i9" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 90 'zext' 'tr_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.75ns)   --->   "%exitcond2 = icmp eq i5 %tr, %tmp_30" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 91 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.78ns)   --->   "%tr_2 = add i5 %tr, 1" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 92 'add' 'tr_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %11, label %4" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str274)" [mobile_net_hls_v1/conv.hpp:650]   --->   Operation 94 'specregionbegin' 'tmp_34' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 18, i32 11, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:652]   --->   Operation 95 'speclooptripcount' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.77ns)   --->   "%tmp_35 = add i9 %tr_cast_cast, %r_read" [mobile_net_hls_v1/conv.hpp:653]   --->   Operation 96 'add' 'tmp_35' <Predicate = (!exitcond2)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.88ns)   --->   "%tmp_36 = icmp eq i9 %tmp_35, 0" [mobile_net_hls_v1/conv.hpp:653]   --->   Operation 97 'icmp' 'tmp_36' <Predicate = (!exitcond2)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.88ns)   --->   "%tmp_37 = icmp ugt i9 %tmp_35, -256" [mobile_net_hls_v1/conv.hpp:653]   --->   Operation 98 'icmp' 'tmp_37' <Predicate = (!exitcond2)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.28ns)   --->   "%or_cond = or i1 %tmp_36, %tmp_37" [mobile_net_hls_v1/conv.hpp:653]   --->   Operation 99 'or' 'or_cond' <Predicate = (!exitcond2)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader45.preheader, label %6" [mobile_net_hls_v1/conv.hpp:653]   --->   Operation 100 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %tmp_25, label %.preheader44.0, label %8" [mobile_net_hls_v1/conv.hpp:675]   --->   Operation 101 'br' <Predicate = (!exitcond2 & !or_cond)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_40 = sext i23 %base_addr2_d to i24" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 102 'sext' 'tmp_40' <Predicate = (!exitcond2 & !or_cond & !tmp_25)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.92ns)   --->   "%tmp_41 = add i24 %inputs_offset_cast_c, %tmp_40" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 103 'add' 'tmp_41' <Predicate = (!exitcond2 & !or_cond & !tmp_25)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_189_cast = sext i24 %tmp_41 to i33" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 104 'sext' 'tmp_189_cast' <Predicate = (!exitcond2 & !or_cond & !tmp_25)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.00ns)   --->   "%sum9 = add i33 %sext_cast, %tmp_189_cast" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 105 'add' 'sum9' <Predicate = (!exitcond2 & !or_cond & !tmp_25)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sum9_cast = sext i33 %sum9 to i64" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 106 'sext' 'sum9_cast' <Predicate = (!exitcond2 & !or_cond & !tmp_25)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%inputs_addr_1 = getelementptr half* %inputs, i64 %sum9_cast" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 107 'getelementptr' 'inputs_addr_1' <Predicate = (!exitcond2 & !or_cond & !tmp_25)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %tmp_568, label %.preheader41.preheader, label %.preheader.preheader" [mobile_net_hls_v1/conv.hpp:685]   --->   Operation 108 'br' <Predicate = (!exitcond2 & !or_cond & !tmp_25)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.63ns)   --->   "%full_n_i8_0_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)" [mobile_net_hls_v1/conv.hpp:680]   --->   Operation 109 'nbwrite' 'full_n_i8_0_0' <Predicate = (!exitcond2 & !or_cond & tmp_25)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_38 = sext i23 %base_addr1_d to i24" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 110 'sext' 'tmp_38' <Predicate = (!exitcond2 & !or_cond & tmp_25)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.92ns)   --->   "%tmp_39 = add i24 %inputs_offset_cast_c, %tmp_38" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 111 'add' 'tmp_39' <Predicate = (!exitcond2 & !or_cond & tmp_25)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_186_cast = sext i24 %tmp_39 to i33" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 112 'sext' 'tmp_186_cast' <Predicate = (!exitcond2 & !or_cond & tmp_25)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.00ns)   --->   "%sum3 = add i33 %sext_cast, %tmp_186_cast" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 113 'add' 'sum3' <Predicate = (!exitcond2 & !or_cond & tmp_25)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sum3_cast = sext i33 %sum3 to i64" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 114 'sext' 'sum3_cast' <Predicate = (!exitcond2 & !or_cond & tmp_25)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%inputs_addr = getelementptr half* %inputs, i64 %sum3_cast" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 115 'getelementptr' 'inputs_addr' <Predicate = (!exitcond2 & !or_cond & tmp_25)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.65ns)   --->   "br label %.preheader45"   --->   Operation 116 'br' <Predicate = (!exitcond2 & or_cond)> <Delay = 0.65>
ST_3 : Operation 117 [1/1] (0.92ns)   --->   "%base_addr1_d1_7 = add i23 %base_addr1_d2, 65536" [mobile_net_hls_v1/conv.hpp:705]   --->   Operation 117 'add' 'base_addr1_d1_7' <Predicate = (exitcond2)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.92ns)   --->   "%base_addr2_d1_1 = add i23 %base_addr2_d2, 65536" [mobile_net_hls_v1/conv.hpp:706]   --->   Operation 118 'add' 'base_addr2_d1_1' <Predicate = (exitcond2)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%empty_158 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str273, i32 %tmp_33)" [mobile_net_hls_v1/conv.hpp:707]   --->   Operation 119 'specregionend' 'empty_158' <Predicate = (exitcond2)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 120 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.67>
ST_4 : Operation 121 [7/7] (3.67ns)   --->   "%inputs_addr_3_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 121 'readreq' 'inputs_addr_3_rd_req_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 122 [6/7] (3.67ns)   --->   "%inputs_addr_3_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 122 'readreq' 'inputs_addr_3_rd_req_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.67>
ST_6 : Operation 123 [5/7] (3.67ns)   --->   "%inputs_addr_3_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 123 'readreq' 'inputs_addr_3_rd_req_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.67>
ST_7 : Operation 124 [4/7] (3.67ns)   --->   "%inputs_addr_3_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 124 'readreq' 'inputs_addr_3_rd_req_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.67>
ST_8 : Operation 125 [3/7] (3.67ns)   --->   "%inputs_addr_3_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 125 'readreq' 'inputs_addr_3_rd_req_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.67>
ST_9 : Operation 126 [2/7] (3.67ns)   --->   "%inputs_addr_3_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 126 'readreq' 'inputs_addr_3_rd_req_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.67>
ST_10 : Operation 127 [1/7] (3.67ns)   --->   "%inputs_addr_3_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 127 'readreq' 'inputs_addr_3_rd_req_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 128 [1/1] (0.65ns)   --->   "br label %.preheader" [mobile_net_hls_v1/conv.hpp:697]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.65>

State 11 <SV = 10> <Delay = 0.78>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%i8 = phi i5 [ %i_1, %10 ], [ 0, %.preheader.preheader ]"   --->   Operation 129 'phi' 'i8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.75ns)   --->   "%exitcond = icmp eq i5 %i8, -14" [mobile_net_hls_v1/conv.hpp:697]   --->   Operation 130 'icmp' 'exitcond' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)"   --->   Operation 131 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.78ns)   --->   "%i_1 = add i5 %i8, 1" [mobile_net_hls_v1/conv.hpp:697]   --->   Operation 132 'add' 'i_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %10" [mobile_net_hls_v1/conv.hpp:697]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.67>
ST_12 : Operation 134 [1/1] (3.67ns)   --->   "%tmp_573 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr_1)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 134 'read' 'tmp_573' <Predicate = (!exitcond)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 1.63>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str119) nounwind" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 135 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str119)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 136 'specregionbegin' 'tmp_45' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:698]   --->   Operation 137 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (1.63ns)   --->   "%full_n_i16_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_573)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 138 'nbwrite' 'full_n_i16_0' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%empty_156 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str119, i32 %tmp_45)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 139 'specregionend' 'empty_156' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "br label %.preheader" [mobile_net_hls_v1/conv.hpp:697]   --->   Operation 140 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 1.63>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 141 'br' <Predicate = (!or_cond & !tmp_25 & !tmp_568)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (1.63ns)   --->   "%full_n_i14_0_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)" [mobile_net_hls_v1/conv.hpp:693]   --->   Operation 142 'nbwrite' 'full_n_i14_0_0' <Predicate = (!or_cond & !tmp_25 & tmp_568)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 143 'br' <Predicate = (!or_cond & !tmp_25 & tmp_568)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "br label %.loopexit43"   --->   Operation 144 'br' <Predicate = (!or_cond & !tmp_25)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "br label %.loopexit43"   --->   Operation 145 'br' <Predicate = (!or_cond & tmp_25)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "br label %.loopexit46"   --->   Operation 146 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.92ns)   --->   "%base_addr1_d2_2 = add i23 %base_addr1_d, 256" [mobile_net_hls_v1/conv.hpp:702]   --->   Operation 147 'add' 'base_addr1_d2_2' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.92ns)   --->   "%base_addr2_d2_1 = add i23 %base_addr2_d, 256" [mobile_net_hls_v1/conv.hpp:703]   --->   Operation 148 'add' 'base_addr2_d2_1' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str274, i32 %tmp_34)" [mobile_net_hls_v1/conv.hpp:704]   --->   Operation 149 'specregionend' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 3.67>
ST_15 : Operation 151 [7/7] (3.67ns)   --->   "%inputs_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 %tmp_31)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 151 'readreq' 'inputs_addr_3_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 4> <Delay = 3.67>
ST_16 : Operation 152 [6/7] (3.67ns)   --->   "%inputs_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 %tmp_31)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 152 'readreq' 'inputs_addr_3_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 5> <Delay = 3.67>
ST_17 : Operation 153 [5/7] (3.67ns)   --->   "%inputs_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 %tmp_31)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 153 'readreq' 'inputs_addr_3_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 6> <Delay = 3.67>
ST_18 : Operation 154 [4/7] (3.67ns)   --->   "%inputs_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 %tmp_31)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 154 'readreq' 'inputs_addr_3_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 7> <Delay = 3.67>
ST_19 : Operation 155 [3/7] (3.67ns)   --->   "%inputs_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 %tmp_31)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 155 'readreq' 'inputs_addr_3_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 8> <Delay = 3.67>
ST_20 : Operation 156 [2/7] (3.67ns)   --->   "%inputs_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 %tmp_31)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 156 'readreq' 'inputs_addr_3_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 9> <Delay = 3.67>
ST_21 : Operation 157 [1/7] (3.67ns)   --->   "%inputs_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 %tmp_31)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 157 'readreq' 'inputs_addr_3_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 158 [1/1] (0.65ns)   --->   "br label %.preheader41" [mobile_net_hls_v1/conv.hpp:687]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.65>

State 22 <SV = 10> <Delay = 0.78>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%i6 = phi i6 [ %i_10, %9 ], [ 0, %.preheader41.preheader ]"   --->   Operation 159 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.78ns)   --->   "%exitcond4 = icmp eq i6 %i6, %tmp_28" [mobile_net_hls_v1/conv.hpp:687]   --->   Operation 160 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [1/1] (0.78ns)   --->   "%i_10 = add i6 %i6, 1" [mobile_net_hls_v1/conv.hpp:687]   --->   Operation 161 'add' 'i_10' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader39.0, label %9" [mobile_net_hls_v1/conv.hpp:687]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 11> <Delay = 3.67>
ST_23 : Operation 163 [1/1] (3.67ns)   --->   "%tmp_572 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr_1)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 163 'read' 'tmp_572' <Predicate = (!exitcond4)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 1.63>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str117) nounwind" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 164 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str117)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 165 'specregionbegin' 'tmp_44' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:688]   --->   Operation 166 'specpipeline' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (1.63ns)   --->   "%full_n_i12_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_572)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 167 'nbwrite' 'full_n_i12_0' <Predicate = (!exitcond4)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str117, i32 %tmp_44)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 168 'specregionend' 'empty_155' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "br label %.preheader41" [mobile_net_hls_v1/conv.hpp:687]   --->   Operation 169 'br' <Predicate = (!exitcond4)> <Delay = 0.00>

State 25 <SV = 3> <Delay = 3.67>
ST_25 : Operation 170 [7/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 170 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 4> <Delay = 3.67>
ST_26 : Operation 171 [6/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 171 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 5> <Delay = 3.67>
ST_27 : Operation 172 [5/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 172 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 6> <Delay = 3.67>
ST_28 : Operation 173 [4/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 173 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 7> <Delay = 3.67>
ST_29 : Operation 174 [3/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 174 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 8> <Delay = 3.67>
ST_30 : Operation 175 [2/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 175 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 9> <Delay = 3.67>
ST_31 : Operation 176 [1/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 176 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 177 [1/1] (0.65ns)   --->   "br label %.preheader42" [mobile_net_hls_v1/conv.hpp:681]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.65>

State 32 <SV = 10> <Delay = 0.78>
ST_32 : Operation 178 [1/1] (0.00ns)   --->   "%i5 = phi i5 [ %i_9, %7 ], [ 0, %.preheader44.0 ]"   --->   Operation 178 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 179 [1/1] (0.75ns)   --->   "%exitcond3 = icmp eq i5 %i5, -15" [mobile_net_hls_v1/conv.hpp:681]   --->   Operation 179 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 180 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 181 [1/1] (0.78ns)   --->   "%i_9 = add i5 %i5, 1" [mobile_net_hls_v1/conv.hpp:681]   --->   Operation 181 'add' 'i_9' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit43.loopexit, label %7" [mobile_net_hls_v1/conv.hpp:681]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 11> <Delay = 3.67>
ST_33 : Operation 183 [1/1] (3.67ns)   --->   "%tmp_571 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 183 'read' 'tmp_571' <Predicate = (!exitcond3)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 12> <Delay = 1.63>
ST_34 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str116) nounwind" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 184 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_34 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str116)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 185 'specregionbegin' 'tmp_43' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_34 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:682]   --->   Operation 186 'specpipeline' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_34 : Operation 187 [1/1] (1.63ns)   --->   "%full_n_i10_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_571)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 187 'nbwrite' 'full_n_i10_0' <Predicate = (!exitcond3)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_34 : Operation 188 [1/1] (0.00ns)   --->   "%empty_154 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str116, i32 %tmp_43)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 188 'specregionend' 'empty_154' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_34 : Operation 189 [1/1] (0.00ns)   --->   "br label %.preheader42" [mobile_net_hls_v1/conv.hpp:681]   --->   Operation 189 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 35 <SV = 3> <Delay = 1.63>
ST_35 : Operation 190 [1/1] (0.00ns)   --->   "%i = phi i6 [ %i_8, %5 ], [ 0, %.preheader45.preheader ]"   --->   Operation 190 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 33, i64 0)"   --->   Operation 191 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 192 [1/1] (0.78ns)   --->   "%exitcond1 = icmp eq i6 %i, %tmp_29" [mobile_net_hls_v1/conv.hpp:655]   --->   Operation 192 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 193 [1/1] (0.78ns)   --->   "%i_8 = add i6 %i, 1" [mobile_net_hls_v1/conv.hpp:655]   --->   Operation 193 'add' 'i_8' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit46.loopexit, label %5" [mobile_net_hls_v1/conv.hpp:655]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str111) nounwind" [mobile_net_hls_v1/conv.hpp:657]   --->   Operation 195 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_35 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str111)" [mobile_net_hls_v1/conv.hpp:657]   --->   Operation 196 'specregionbegin' 'tmp_42' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_35 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:656]   --->   Operation 197 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_35 : Operation 198 [1/1] (1.63ns)   --->   "%full_n_i_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)" [mobile_net_hls_v1/conv.hpp:657]   --->   Operation 198 'nbwrite' 'full_n_i_0' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_35 : Operation 199 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str111, i32 %tmp_42)" [mobile_net_hls_v1/conv.hpp:657]   --->   Operation 199 'specregionend' 'empty' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_35 : Operation 200 [1/1] (0.00ns)   --->   "br label %.preheader45" [mobile_net_hls_v1/conv.hpp:655]   --->   Operation 200 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 36 <SV = 4> <Delay = 0.00>
ST_36 : Operation 201 [1/1] (0.00ns)   --->   "br label %.loopexit46"   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nLoops]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rLoops]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cLoops]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_cntl_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cLoops_read            (read             ) [ 0000000000000000000000000000000000000]
rLoops_read            (read             ) [ 0000000000000000000000000000000000000]
nLoops_read            (read             ) [ 0000000000000000000000000000000000000]
c_read                 (read             ) [ 0000000000000000000000000000000000000]
r_read                 (read             ) [ 0011111111111111111111111111111111111]
n_read                 (read             ) [ 0000000000000000000000000000000000000]
inputs_offset1_read    (read             ) [ 0000000000000000000000000000000000000]
inputs_offset_read     (read             ) [ 0000000000000000000000000000000000000]
StgValue_45            (specinterface    ) [ 0000000000000000000000000000000000000]
StgValue_46            (specinterface    ) [ 0000000000000000000000000000000000000]
c_cast2_cast           (zext             ) [ 0000000000000000000000000000000000000]
StgValue_48            (specmemcore      ) [ 0000000000000000000000000000000000000]
StgValue_49            (specinterface    ) [ 0000000000000000000000000000000000000]
tmp                    (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_cast               (zext             ) [ 0000000000000000000000000000000000000]
tmp_s                  (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_cast_153           (zext             ) [ 0000000000000000000000000000000000000]
tmp1                   (add              ) [ 0000000000000000000000000000000000000]
tmp1_cast              (sext             ) [ 0000000000000000000000000000000000000]
base_addr1             (add              ) [ 0111111111111111111111111111111111111]
tmp2                   (add              ) [ 0000000000000000000000000000000000000]
tmp2_cast              (zext             ) [ 0000000000000000000000000000000000000]
tmp3                   (add              ) [ 0000000000000000000000000000000000000]
tmp3_cast              (sext             ) [ 0000000000000000000000000000000000000]
base_addr2             (add              ) [ 0111111111111111111111111111111111111]
tmp_25                 (icmp             ) [ 0011111111111111111111111111111111111]
tmp_26                 (add              ) [ 0000000000000000000000000000000000000]
tmp_568                (bitselect        ) [ 0011111111111111111111111111111111111]
tmp_27                 (zext             ) [ 0000000000000000000000000000000000000]
tmp_28                 (add              ) [ 0011111111111111111111111111111111111]
inputs_offset_cast_c   (zext             ) [ 0011111111111111111111111111111111111]
tmp_29                 (add              ) [ 0011111111111111111111111111111111111]
tmp_569                (trunc            ) [ 0000000000000000000000000000000000000]
tmp_30                 (add              ) [ 0011111111111111111111111111111111111]
tmp_570                (trunc            ) [ 0011111111111111111111111111111111111]
tmp_31                 (zext             ) [ 0011111111111111111111111111111111111]
sext_cast              (zext             ) [ 0011111111111111111111111111111111111]
StgValue_74            (br               ) [ 0111111111111111111111111111111111111]
base_addr1_d2          (phi              ) [ 0011111111111111111111111111111111111]
base_addr2_d2          (phi              ) [ 0011111111111111111111111111111111111]
tn                     (phi              ) [ 0010000000000000000000000000000000000]
tn_cast_cast           (zext             ) [ 0000000000000000000000000000000000000]
tmp_32                 (icmp             ) [ 0011111111111111111111111111111111111]
tn_9                   (add              ) [ 0111111111111111111111111111111111111]
StgValue_81            (br               ) [ 0000000000000000000000000000000000000]
tmp_33                 (specregionbegin  ) [ 0001111111111111111111111111111111111]
StgValue_83            (speclooptripcount) [ 0000000000000000000000000000000000000]
StgValue_84            (br               ) [ 0011111111111111111111111111111111111]
full_n_i18_0           (nbwrite          ) [ 0000000000000000000000000000000000000]
StgValue_86            (ret              ) [ 0000000000000000000000000000000000000]
base_addr1_d           (phi              ) [ 0001111111111111111111111111111111111]
base_addr2_d           (phi              ) [ 0001111111111111111111111111111111111]
tr                     (phi              ) [ 0001000000000000000000000000000000000]
tr_cast_cast           (zext             ) [ 0000000000000000000000000000000000000]
exitcond2              (icmp             ) [ 0011111111111111111111111111111111111]
tr_2                   (add              ) [ 0011111111111111111111111111111111111]
StgValue_93            (br               ) [ 0000000000000000000000000000000000000]
tmp_34                 (specregionbegin  ) [ 0000111111111111111111111111111111111]
StgValue_95            (speclooptripcount) [ 0000000000000000000000000000000000000]
tmp_35                 (add              ) [ 0000000000000000000000000000000000000]
tmp_36                 (icmp             ) [ 0000000000000000000000000000000000000]
tmp_37                 (icmp             ) [ 0000000000000000000000000000000000000]
or_cond                (or               ) [ 0011111111111111111111111111111111111]
StgValue_100           (br               ) [ 0000000000000000000000000000000000000]
StgValue_101           (br               ) [ 0000000000000000000000000000000000000]
tmp_40                 (sext             ) [ 0000000000000000000000000000000000000]
tmp_41                 (add              ) [ 0000000000000000000000000000000000000]
tmp_189_cast           (sext             ) [ 0000000000000000000000000000000000000]
sum9                   (add              ) [ 0000000000000000000000000000000000000]
sum9_cast              (sext             ) [ 0000000000000000000000000000000000000]
inputs_addr_1          (getelementptr    ) [ 0000111111111101111111111000000000000]
StgValue_108           (br               ) [ 0000000000000000000000000000000000000]
full_n_i8_0_0          (nbwrite          ) [ 0000000000000000000000000000000000000]
tmp_38                 (sext             ) [ 0000000000000000000000000000000000000]
tmp_39                 (add              ) [ 0000000000000000000000000000000000000]
tmp_186_cast           (sext             ) [ 0000000000000000000000000000000000000]
sum3                   (add              ) [ 0000000000000000000000000000000000000]
sum3_cast              (sext             ) [ 0000000000000000000000000000000000000]
inputs_addr            (getelementptr    ) [ 0000000000000000000000000111111111100]
StgValue_116           (br               ) [ 0011111111111111111111111111111111111]
base_addr1_d1_7        (add              ) [ 0111111111111111111111111111111111111]
base_addr2_d1_1        (add              ) [ 0111111111111111111111111111111111111]
empty_158              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_120           (br               ) [ 0111111111111111111111111111111111111]
inputs_addr_3_rd_req_1 (readreq          ) [ 0000000000000000000000000000000000000]
StgValue_128           (br               ) [ 0011111111111111111111111111111111111]
i8                     (phi              ) [ 0000000000010000000000000000000000000]
exitcond               (icmp             ) [ 0011111111111111111111111111111111111]
StgValue_131           (speclooptripcount) [ 0000000000000000000000000000000000000]
i_1                    (add              ) [ 0011111111111111111111111111111111111]
StgValue_133           (br               ) [ 0000000000000000000000000000000000000]
tmp_573                (read             ) [ 0000000000010100000000000000000000000]
StgValue_135           (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_45                 (specregionbegin  ) [ 0000000000000000000000000000000000000]
StgValue_137           (specpipeline     ) [ 0000000000000000000000000000000000000]
full_n_i16_0           (nbwrite          ) [ 0000000000000000000000000000000000000]
empty_156              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_140           (br               ) [ 0011111111111111111111111111111111111]
StgValue_141           (br               ) [ 0000000000000000000000000000000000000]
full_n_i14_0_0         (nbwrite          ) [ 0000000000000000000000000000000000000]
StgValue_143           (br               ) [ 0000000000000000000000000000000000000]
StgValue_144           (br               ) [ 0000000000000000000000000000000000000]
StgValue_145           (br               ) [ 0000000000000000000000000000000000000]
StgValue_146           (br               ) [ 0000000000000000000000000000000000000]
base_addr1_d2_2        (add              ) [ 0011111111111111111111111111111111111]
base_addr2_d2_1        (add              ) [ 0011111111111111111111111111111111111]
empty_157              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_150           (br               ) [ 0011111111111111111111111111111111111]
inputs_addr_3_rd_req   (readreq          ) [ 0000000000000000000000000000000000000]
StgValue_158           (br               ) [ 0011111111111111111111111111111111111]
i6                     (phi              ) [ 0000000000000000000000100000000000000]
exitcond4              (icmp             ) [ 0011111111111111111111111111111111111]
i_10                   (add              ) [ 0011111111111111111111111111111111111]
StgValue_162           (br               ) [ 0000000000000000000000000000000000000]
tmp_572                (read             ) [ 0000000000000000000000101000000000000]
StgValue_164           (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_44                 (specregionbegin  ) [ 0000000000000000000000000000000000000]
StgValue_166           (specpipeline     ) [ 0000000000000000000000000000000000000]
full_n_i12_0           (nbwrite          ) [ 0000000000000000000000000000000000000]
empty_155              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_169           (br               ) [ 0011111111111111111111111111111111111]
inputs_addr_rd_req     (readreq          ) [ 0000000000000000000000000000000000000]
StgValue_177           (br               ) [ 0011111111111111111111111111111111111]
i5                     (phi              ) [ 0000000000000000000000000000000010000]
exitcond3              (icmp             ) [ 0011111111111111111111111111111111111]
StgValue_180           (speclooptripcount) [ 0000000000000000000000000000000000000]
i_9                    (add              ) [ 0011111111111111111111111111111111111]
StgValue_182           (br               ) [ 0000000000000000000000000000000000000]
tmp_571                (read             ) [ 0000000000000000000000000000000010100]
StgValue_184           (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_43                 (specregionbegin  ) [ 0000000000000000000000000000000000000]
StgValue_186           (specpipeline     ) [ 0000000000000000000000000000000000000]
full_n_i10_0           (nbwrite          ) [ 0000000000000000000000000000000000000]
empty_154              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_189           (br               ) [ 0011111111111111111111111111111111111]
i                      (phi              ) [ 0000000000000000000000000000000000010]
StgValue_191           (speclooptripcount) [ 0000000000000000000000000000000000000]
exitcond1              (icmp             ) [ 0011111111111111111111111111111111111]
i_8                    (add              ) [ 0011111111111111111111111111111111111]
StgValue_194           (br               ) [ 0000000000000000000000000000000000000]
StgValue_195           (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_42                 (specregionbegin  ) [ 0000000000000000000000000000000000000]
StgValue_197           (specpipeline     ) [ 0000000000000000000000000000000000000]
full_n_i_0             (nbwrite          ) [ 0000000000000000000000000000000000000]
empty                  (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_200           (br               ) [ 0011111111111111111111111111111111111]
StgValue_201           (br               ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputs_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_buffer_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="nLoops">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nLoops"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rLoops">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rLoops"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cLoops">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cLoops"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_cntl_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_cntl_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i6.i16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str273"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str274"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.halfP"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="cLoops_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cLoops_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="rLoops_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="9" slack="0"/>
<pin id="167" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rLoops_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="nLoops_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="6" slack="0"/>
<pin id="173" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nLoops_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="c_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="9" slack="0"/>
<pin id="178" dir="0" index="1" bw="9" slack="0"/>
<pin id="179" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="r_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="0"/>
<pin id="184" dir="0" index="1" bw="9" slack="0"/>
<pin id="185" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="n_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="6" slack="0"/>
<pin id="191" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="inputs_offset1_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="22" slack="0"/>
<pin id="196" dir="0" index="1" bw="22" slack="0"/>
<pin id="197" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset1_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="inputs_offset_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="31" slack="0"/>
<pin id="202" dir="0" index="1" bw="31" slack="0"/>
<pin id="203" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="full_n_i18_0_nbwrite_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i18_0/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_nbwrite_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="0" index="2" bw="16" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i8_0_0/3 full_n_i16_0/13 full_n_i14_0_0/14 full_n_i12_0/24 full_n_i10_0/34 full_n_i_0/35 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_readreq_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="1"/>
<pin id="225" dir="0" index="2" bw="6" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="inputs_addr_3_rd_req_1/4 inputs_addr_3_rd_req/15 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_read_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="0" index="1" bw="16" slack="9"/>
<pin id="232" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_573/12 tmp_572/23 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_readreq_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="1"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="inputs_addr_rd_req/25 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_571_read_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="16" slack="9"/>
<pin id="244" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_571/33 "/>
</bind>
</comp>

<comp id="246" class="1005" name="base_addr1_d2_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="23" slack="1"/>
<pin id="248" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="base_addr1_d2 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="base_addr1_d2_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="23" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="23" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr1_d2/2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="base_addr2_d2_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="23" slack="1"/>
<pin id="258" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="base_addr2_d2 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="base_addr2_d2_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="23" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="23" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr2_d2/2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="tn_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="1"/>
<pin id="268" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tn (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="tn_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="2" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tn/2 "/>
</bind>
</comp>

<comp id="277" class="1005" name="base_addr1_d_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="23" slack="9"/>
<pin id="279" dir="1" index="1" bw="23" slack="9"/>
</pin_list>
<bind>
<opset="base_addr1_d (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="base_addr1_d_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="23" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="23" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr1_d/3 "/>
</bind>
</comp>

<comp id="288" class="1005" name="base_addr2_d_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="23" slack="9"/>
<pin id="290" dir="1" index="1" bw="23" slack="9"/>
</pin_list>
<bind>
<opset="base_addr2_d (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="base_addr2_d_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="23" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="23" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr2_d/3 "/>
</bind>
</comp>

<comp id="299" class="1005" name="tr_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="1"/>
<pin id="301" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tr (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="tr_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="5" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tr/3 "/>
</bind>
</comp>

<comp id="310" class="1005" name="i8_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="1"/>
<pin id="312" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i8 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="i8_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="1" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i8/11 "/>
</bind>
</comp>

<comp id="321" class="1005" name="i6_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="1"/>
<pin id="323" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i6 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="i6_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="1" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6/22 "/>
</bind>
</comp>

<comp id="332" class="1005" name="i5_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="1"/>
<pin id="334" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="i5_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="1" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/32 "/>
</bind>
</comp>

<comp id="343" class="1005" name="i_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="1"/>
<pin id="345" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="i_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="0"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="1" slack="1"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/35 "/>
</bind>
</comp>

<comp id="354" class="1005" name="reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="1"/>
<pin id="356" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_573 tmp_572 "/>
</bind>
</comp>

<comp id="359" class="1004" name="c_cast2_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="0"/>
<pin id="361" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast2_cast/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="22" slack="0"/>
<pin id="365" dir="0" index="1" bw="6" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="22" slack="0"/>
<pin id="373" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_s_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="17" slack="0"/>
<pin id="377" dir="0" index="1" bw="9" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_cast_153_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="17" slack="0"/>
<pin id="385" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_153/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="0"/>
<pin id="389" dir="0" index="1" bw="17" slack="0"/>
<pin id="390" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp1_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="17" slack="0"/>
<pin id="395" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="base_addr1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="17" slack="0"/>
<pin id="399" dir="0" index="1" bw="22" slack="0"/>
<pin id="400" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr1/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="22" slack="0"/>
<pin id="405" dir="0" index="1" bw="17" slack="0"/>
<pin id="406" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp2_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="22" slack="0"/>
<pin id="411" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp3_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="10" slack="0"/>
<pin id="415" dir="0" index="1" bw="9" slack="0"/>
<pin id="416" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp3_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="0"/>
<pin id="421" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="base_addr2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="0"/>
<pin id="425" dir="0" index="1" bw="22" slack="0"/>
<pin id="426" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr2/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_25_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="0"/>
<pin id="431" dir="0" index="1" bw="9" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_26_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="0"/>
<pin id="437" dir="0" index="1" bw="9" slack="0"/>
<pin id="438" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_568_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="9" slack="0"/>
<pin id="444" dir="0" index="2" bw="5" slack="0"/>
<pin id="445" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_568/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_27_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_28_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="5" slack="0"/>
<pin id="456" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="inputs_offset_cast_c_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="22" slack="0"/>
<pin id="461" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inputs_offset_cast_c/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_29_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="3" slack="0"/>
<pin id="465" dir="0" index="1" bw="5" slack="0"/>
<pin id="466" dir="1" index="2" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_569_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="9" slack="0"/>
<pin id="471" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_569/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_30_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="3" slack="0"/>
<pin id="475" dir="0" index="1" bw="5" slack="0"/>
<pin id="476" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_570_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_570/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_31_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="6" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sext_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="31" slack="0"/>
<pin id="489" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tn_cast_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tn_cast_cast/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_32_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="3" slack="0"/>
<pin id="497" dir="0" index="1" bw="3" slack="1"/>
<pin id="498" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tn_9_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tn_9/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tr_cast_cast_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tr_cast_cast/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="exitcond2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="0"/>
<pin id="512" dir="0" index="1" bw="5" slack="2"/>
<pin id="513" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tr_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tr_2/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_35_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="0"/>
<pin id="523" dir="0" index="1" bw="9" slack="2"/>
<pin id="524" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_36_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="9" slack="0"/>
<pin id="528" dir="0" index="1" bw="9" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_37_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="9" slack="0"/>
<pin id="534" dir="0" index="1" bw="9" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="or_cond_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_40_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="23" slack="0"/>
<pin id="546" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_40/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_41_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="22" slack="2"/>
<pin id="550" dir="0" index="1" bw="23" slack="0"/>
<pin id="551" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_189_cast_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="24" slack="0"/>
<pin id="555" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_189_cast/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sum9_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="31" slack="2"/>
<pin id="559" dir="0" index="1" bw="24" slack="0"/>
<pin id="560" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum9/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sum9_cast_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="33" slack="0"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum9_cast/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="inputs_addr_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr_1/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_38_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="23" slack="0"/>
<pin id="574" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_38/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_39_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="22" slack="2"/>
<pin id="578" dir="0" index="1" bw="23" slack="0"/>
<pin id="579" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_186_cast_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="24" slack="0"/>
<pin id="583" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_186_cast/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sum3_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="31" slack="2"/>
<pin id="587" dir="0" index="1" bw="24" slack="0"/>
<pin id="588" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sum3_cast_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="33" slack="0"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum3_cast/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="inputs_addr_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="base_addr1_d1_7_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="23" slack="1"/>
<pin id="602" dir="0" index="1" bw="18" slack="0"/>
<pin id="603" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr1_d1_7/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="base_addr2_d1_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="23" slack="1"/>
<pin id="608" dir="0" index="1" bw="18" slack="0"/>
<pin id="609" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr2_d1_1/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="exitcond_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="5" slack="0"/>
<pin id="614" dir="0" index="1" bw="5" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/11 "/>
</bind>
</comp>

<comp id="618" class="1004" name="i_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="5" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/11 "/>
</bind>
</comp>

<comp id="624" class="1004" name="base_addr1_d2_2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="23" slack="9"/>
<pin id="626" dir="0" index="1" bw="10" slack="0"/>
<pin id="627" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr1_d2_2/14 "/>
</bind>
</comp>

<comp id="630" class="1004" name="base_addr2_d2_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="23" slack="9"/>
<pin id="632" dir="0" index="1" bw="10" slack="0"/>
<pin id="633" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr2_d2_1/14 "/>
</bind>
</comp>

<comp id="636" class="1004" name="exitcond4_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="6" slack="0"/>
<pin id="638" dir="0" index="1" bw="6" slack="10"/>
<pin id="639" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/22 "/>
</bind>
</comp>

<comp id="641" class="1004" name="i_10_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="6" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/22 "/>
</bind>
</comp>

<comp id="647" class="1004" name="exitcond3_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="0"/>
<pin id="649" dir="0" index="1" bw="5" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/32 "/>
</bind>
</comp>

<comp id="653" class="1004" name="i_9_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="5" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/32 "/>
</bind>
</comp>

<comp id="659" class="1004" name="exitcond1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="0"/>
<pin id="661" dir="0" index="1" bw="6" slack="3"/>
<pin id="662" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/35 "/>
</bind>
</comp>

<comp id="664" class="1004" name="i_8_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="6" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/35 "/>
</bind>
</comp>

<comp id="670" class="1005" name="r_read_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="9" slack="2"/>
<pin id="672" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="r_read "/>
</bind>
</comp>

<comp id="675" class="1005" name="base_addr1_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="23" slack="1"/>
<pin id="677" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="base_addr1 "/>
</bind>
</comp>

<comp id="680" class="1005" name="base_addr2_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="23" slack="1"/>
<pin id="682" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="base_addr2 "/>
</bind>
</comp>

<comp id="685" class="1005" name="tmp_25_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="2"/>
<pin id="687" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="689" class="1005" name="tmp_568_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="2"/>
<pin id="691" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_568 "/>
</bind>
</comp>

<comp id="693" class="1005" name="tmp_28_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="6" slack="10"/>
<pin id="695" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="698" class="1005" name="inputs_offset_cast_c_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="24" slack="2"/>
<pin id="700" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="inputs_offset_cast_c "/>
</bind>
</comp>

<comp id="704" class="1005" name="tmp_29_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="6" slack="3"/>
<pin id="706" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="709" class="1005" name="tmp_30_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="5" slack="2"/>
<pin id="711" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="714" class="1005" name="tmp_570_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="3" slack="1"/>
<pin id="716" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_570 "/>
</bind>
</comp>

<comp id="719" class="1005" name="tmp_31_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="3"/>
<pin id="721" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="724" class="1005" name="sext_cast_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="33" slack="2"/>
<pin id="726" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="733" class="1005" name="tn_9_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="2" slack="0"/>
<pin id="735" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tn_9 "/>
</bind>
</comp>

<comp id="738" class="1005" name="exitcond2_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="1"/>
<pin id="740" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="742" class="1005" name="tr_2_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="5" slack="0"/>
<pin id="744" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tr_2 "/>
</bind>
</comp>

<comp id="747" class="1005" name="or_cond_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="751" class="1005" name="inputs_addr_1_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="1"/>
<pin id="753" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr_1 "/>
</bind>
</comp>

<comp id="757" class="1005" name="inputs_addr_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="1"/>
<pin id="759" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr "/>
</bind>
</comp>

<comp id="763" class="1005" name="base_addr1_d1_7_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="23" slack="1"/>
<pin id="765" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="base_addr1_d1_7 "/>
</bind>
</comp>

<comp id="768" class="1005" name="base_addr2_d1_1_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="23" slack="1"/>
<pin id="770" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="base_addr2_d1_1 "/>
</bind>
</comp>

<comp id="773" class="1005" name="exitcond_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="1"/>
<pin id="775" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="777" class="1005" name="i_1_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="5" slack="0"/>
<pin id="779" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="base_addr1_d2_2_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="23" slack="1"/>
<pin id="784" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="base_addr1_d2_2 "/>
</bind>
</comp>

<comp id="787" class="1005" name="base_addr2_d2_1_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="23" slack="1"/>
<pin id="789" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="base_addr2_d2_1 "/>
</bind>
</comp>

<comp id="792" class="1005" name="exitcond4_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="1"/>
<pin id="794" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="796" class="1005" name="i_10_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="6" slack="0"/>
<pin id="798" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="801" class="1005" name="exitcond3_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="1"/>
<pin id="803" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="805" class="1005" name="i_9_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="5" slack="0"/>
<pin id="807" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="810" class="1005" name="tmp_571_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="1"/>
<pin id="812" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_571 "/>
</bind>
</comp>

<comp id="818" class="1005" name="i_8_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="6" slack="0"/>
<pin id="820" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="162"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="94" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="96" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="219"><net_src comp="112" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="114" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="120" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="106" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="126" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="120" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="142" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="126" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="255"><net_src comp="249" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="265"><net_src comp="259" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="269"><net_src comp="84" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="286"><net_src comp="246" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="280" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="297"><net_src comp="256" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="291" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="302"><net_src comp="98" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="98" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="138" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="335"><net_src comp="98" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="346"><net_src comp="138" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="357"><net_src comp="229" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="362"><net_src comp="176" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="58" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="188" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="60" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="374"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="62" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="182" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="64" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="66" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="375" pin="3"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="371" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="363" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="383" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="68" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="359" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="409" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="176" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="70" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="72" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="176" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="74" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="435" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="76" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="158" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="78" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="449" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="194" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="80" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="449" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="164" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="82" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="469" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="170" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="453" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="200" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="270" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="270" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="86" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="303" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="303" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="303" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="100" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="506" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="521" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="70" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="521" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="110" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="526" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="291" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="544" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="548" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="553" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="557" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="0" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="562" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="280" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="572" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="576" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="593"><net_src comp="585" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="0" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="590" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="246" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="116" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="256" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="116" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="314" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="122" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="314" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="100" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="277" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="136" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="288" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="136" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="325" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="325" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="78" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="336" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="144" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="336" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="100" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="347" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="668"><net_src comp="347" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="78" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="182" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="678"><net_src comp="397" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="683"><net_src comp="423" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="688"><net_src comp="429" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="441" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="453" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="701"><net_src comp="459" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="707"><net_src comp="463" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="712"><net_src comp="473" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="717"><net_src comp="479" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="722"><net_src comp="483" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="727"><net_src comp="487" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="736"><net_src comp="500" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="741"><net_src comp="510" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="515" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="750"><net_src comp="538" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="566" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="760"><net_src comp="594" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="766"><net_src comp="600" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="771"><net_src comp="606" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="776"><net_src comp="612" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="618" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="785"><net_src comp="624" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="790"><net_src comp="630" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="795"><net_src comp="636" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="641" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="804"><net_src comp="647" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="653" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="813"><net_src comp="241" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="821"><net_src comp="664" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="347" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inputs | {}
	Port: input_buffer_V | {3 13 14 24 34 35 }
	Port: input_cntl_V | {2 }
 - Input state : 
	Port: copy_input_fmem2buff.8 : inputs | {4 5 6 7 8 9 10 12 15 16 17 18 19 20 21 23 25 26 27 28 29 30 31 33 }
	Port: copy_input_fmem2buff.8 : inputs_offset | {1 }
	Port: copy_input_fmem2buff.8 : inputs_offset1 | {1 }
	Port: copy_input_fmem2buff.8 : input_buffer_V | {}
	Port: copy_input_fmem2buff.8 : n | {1 }
	Port: copy_input_fmem2buff.8 : r | {1 }
	Port: copy_input_fmem2buff.8 : c | {1 }
	Port: copy_input_fmem2buff.8 : nLoops | {1 }
	Port: copy_input_fmem2buff.8 : rLoops | {1 }
	Port: copy_input_fmem2buff.8 : cLoops | {1 }
  - Chain level:
	State 1
		tmp_cast : 1
		tmp_cast_153 : 1
		tmp1 : 1
		tmp1_cast : 2
		base_addr1 : 3
		tmp2 : 2
		tmp2_cast : 3
		tmp3 : 1
		tmp3_cast : 2
		base_addr2 : 4
		tmp_568 : 1
		tmp_28 : 1
		tmp_29 : 1
		tmp_30 : 1
		tmp_31 : 2
	State 2
		tn_cast_cast : 1
		tmp_32 : 2
		tn_9 : 1
		StgValue_81 : 3
	State 3
		tr_cast_cast : 1
		exitcond2 : 1
		tr_2 : 1
		StgValue_93 : 2
		tmp_35 : 2
		tmp_36 : 3
		tmp_37 : 3
		or_cond : 4
		StgValue_100 : 4
		tmp_40 : 1
		tmp_41 : 2
		tmp_189_cast : 3
		sum9 : 4
		sum9_cast : 5
		inputs_addr_1 : 6
		tmp_38 : 1
		tmp_39 : 2
		tmp_186_cast : 3
		sum3 : 4
		sum3_cast : 5
		inputs_addr : 6
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		exitcond : 1
		i_1 : 1
		StgValue_133 : 2
	State 12
	State 13
		empty_156 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		exitcond4 : 1
		i_10 : 1
		StgValue_162 : 2
	State 23
	State 24
		empty_155 : 1
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		exitcond3 : 1
		i_9 : 1
		StgValue_182 : 2
	State 33
	State 34
		empty_154 : 1
	State 35
		exitcond1 : 1
		i_8 : 1
		StgValue_194 : 2
		empty : 1
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |           tmp1_fu_387           |    0    |    24   |
|          |        base_addr1_fu_397        |    0    |    29   |
|          |           tmp2_fu_403           |    0    |    29   |
|          |           tmp3_fu_413           |    0    |    17   |
|          |        base_addr2_fu_423        |    0    |    29   |
|          |          tmp_26_fu_435          |    0    |    16   |
|          |          tmp_28_fu_453          |    0    |    15   |
|          |          tmp_29_fu_463          |    0    |    15   |
|          |          tmp_30_fu_473          |    0    |    15   |
|          |           tn_9_fu_500           |    0    |    9    |
|          |           tr_2_fu_515           |    0    |    15   |
|    add   |          tmp_35_fu_521          |    0    |    16   |
|          |          tmp_41_fu_548          |    0    |    30   |
|          |           sum9_fu_557           |    0    |    38   |
|          |          tmp_39_fu_576          |    0    |    30   |
|          |           sum3_fu_585           |    0    |    38   |
|          |      base_addr1_d1_7_fu_600     |    0    |    30   |
|          |      base_addr2_d1_1_fu_606     |    0    |    30   |
|          |            i_1_fu_618           |    0    |    15   |
|          |      base_addr1_d2_2_fu_624     |    0    |    30   |
|          |      base_addr2_d2_1_fu_630     |    0    |    30   |
|          |           i_10_fu_641           |    0    |    15   |
|          |            i_9_fu_653           |    0    |    15   |
|          |            i_8_fu_664           |    0    |    15   |
|----------|---------------------------------|---------|---------|
|          |          tmp_25_fu_429          |    0    |    13   |
|          |          tmp_32_fu_495          |    0    |    9    |
|          |         exitcond2_fu_510        |    0    |    11   |
|          |          tmp_36_fu_526          |    0    |    13   |
|   icmp   |          tmp_37_fu_532          |    0    |    13   |
|          |         exitcond_fu_612         |    0    |    11   |
|          |         exitcond4_fu_636        |    0    |    11   |
|          |         exitcond3_fu_647        |    0    |    11   |
|          |         exitcond1_fu_659        |    0    |    11   |
|----------|---------------------------------|---------|---------|
|    or    |          or_cond_fu_538         |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |     cLoops_read_read_fu_158     |    0    |    0    |
|          |     rLoops_read_read_fu_164     |    0    |    0    |
|          |     nLoops_read_read_fu_170     |    0    |    0    |
|          |        c_read_read_fu_176       |    0    |    0    |
|   read   |        r_read_read_fu_182       |    0    |    0    |
|          |        n_read_read_fu_188       |    0    |    0    |
|          | inputs_offset1_read_read_fu_194 |    0    |    0    |
|          |  inputs_offset_read_read_fu_200 |    0    |    0    |
|          |         grp_read_fu_229         |    0    |    0    |
|          |       tmp_571_read_fu_241       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  nbwrite |   full_n_i18_0_nbwrite_fu_206   |    0    |    0    |
|          |        grp_nbwrite_fu_214       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_222       |    0    |    0    |
|          |        grp_readreq_fu_234       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |       c_cast2_cast_fu_359       |    0    |    0    |
|          |         tmp_cast_fu_371         |    0    |    0    |
|          |       tmp_cast_153_fu_383       |    0    |    0    |
|          |         tmp2_cast_fu_409        |    0    |    0    |
|   zext   |          tmp_27_fu_449          |    0    |    0    |
|          |   inputs_offset_cast_c_fu_459   |    0    |    0    |
|          |          tmp_31_fu_483          |    0    |    0    |
|          |         sext_cast_fu_487        |    0    |    0    |
|          |       tn_cast_cast_fu_491       |    0    |    0    |
|          |       tr_cast_cast_fu_506       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|            tmp_fu_363           |    0    |    0    |
|          |           tmp_s_fu_375          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         tmp1_cast_fu_393        |    0    |    0    |
|          |         tmp3_cast_fu_419        |    0    |    0    |
|          |          tmp_40_fu_544          |    0    |    0    |
|   sext   |       tmp_189_cast_fu_553       |    0    |    0    |
|          |         sum9_cast_fu_562        |    0    |    0    |
|          |          tmp_38_fu_572          |    0    |    0    |
|          |       tmp_186_cast_fu_581       |    0    |    0    |
|          |         sum3_cast_fu_590        |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|          tmp_568_fu_441         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |          tmp_569_fu_469         |    0    |    0    |
|          |          tmp_570_fu_479         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   650   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   base_addr1_d1_7_reg_763  |   23   |
|   base_addr1_d2_2_reg_782  |   23   |
|    base_addr1_d2_reg_246   |   23   |
|    base_addr1_d_reg_277    |   23   |
|     base_addr1_reg_675     |   23   |
|   base_addr2_d1_1_reg_768  |   23   |
|   base_addr2_d2_1_reg_787  |   23   |
|    base_addr2_d2_reg_256   |   23   |
|    base_addr2_d_reg_288    |   23   |
|     base_addr2_reg_680     |   23   |
|      exitcond2_reg_738     |    1   |
|      exitcond3_reg_801     |    1   |
|      exitcond4_reg_792     |    1   |
|      exitcond_reg_773      |    1   |
|         i5_reg_332         |    5   |
|         i6_reg_321         |    6   |
|         i8_reg_310         |    5   |
|        i_10_reg_796        |    6   |
|         i_1_reg_777        |    5   |
|         i_8_reg_818        |    6   |
|         i_9_reg_805        |    5   |
|          i_reg_343         |    6   |
|    inputs_addr_1_reg_751   |   16   |
|     inputs_addr_reg_757    |   16   |
|inputs_offset_cast_c_reg_698|   24   |
|       or_cond_reg_747      |    1   |
|       r_read_reg_670       |    9   |
|           reg_354          |   16   |
|      sext_cast_reg_724     |   33   |
|       tmp_25_reg_685       |    1   |
|       tmp_28_reg_693       |    6   |
|       tmp_29_reg_704       |    6   |
|       tmp_30_reg_709       |    5   |
|       tmp_31_reg_719       |   32   |
|       tmp_568_reg_689      |    1   |
|       tmp_570_reg_714      |    3   |
|       tmp_571_reg_810      |   16   |
|        tn_9_reg_733        |    2   |
|         tn_reg_266         |    2   |
|        tr_2_reg_742        |    5   |
|         tr_reg_299         |    5   |
+----------------------------+--------+
|            Total           |   477  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_nbwrite_fu_214 |  p2  |   3  |  16  |   48   ||    15   |
| grp_readreq_fu_222 |  p2  |   2  |   6  |   12   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   60   || 1.33075 ||    24   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   650  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   24   |
|  Register |    -   |   477  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   477  |   674  |
+-----------+--------+--------+--------+
