// Seed: 2871271518
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output wor id_2
);
  wire id_4;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  specify
    (id_12 => id_13) = 1;
    (id_14 => id_15) = 1;
  endspecify
  assign id_14 = id_13;
endmodule
program module_0 (
    input supply0 id_0,
    input tri id_1,
    output tri1 id_2,
    input logic module_1,
    output logic id_4
);
  always @(posedge id_0) if (1) id_4 <= id_3;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2
  );
endprogram
