// Seed: 878023138
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri  id_2,
    output wire id_3,
    input  tri0 id_4,
    input  tri1 id_5,
    input  wire id_6
);
  wire id_8, id_9;
endmodule
module module_1 (
    input logic id_0,
    output uwire id_1,
    input wor id_2,
    output uwire id_3,
    inout uwire id_4,
    input supply0 id_5,
    input tri id_6
    , id_17,
    input tri id_7,
    input wor id_8,
    input uwire id_9,
    output uwire id_10,
    input tri id_11,
    output wand id_12,
    input wire id_13,
    output logic id_14,
    input wor id_15
);
  initial id_14 <= id_0;
  module_0(
      id_6, id_10, id_13, id_12, id_15, id_5, id_8
  );
endmodule
