$date
	Wed Jan 10 23:50:46 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! zeroFlag $end
$var wire 8 " result [7:0] $end
$var reg 4 # operandA [3:0] $end
$var reg 4 $ operandB [3:0] $end
$var reg 3 % operation [2:0] $end
$scope module myALU $end
$var wire 4 & operandA [3:0] $end
$var wire 4 ' operandB [3:0] $end
$var wire 3 ( operation [2:0] $end
$var reg 8 ) result [7:0] $end
$var reg 1 ! zeroFlag $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10111 )
b0 (
b1010 '
b1101 &
b0 %
b1010 $
b1101 #
b10111 "
0!
$end
#10000
b11 "
b11 )
b1 %
b1 (
#20000
b1000 "
b1000 )
b10 %
b10 (
#30000
b1111 "
b1111 )
b11 %
b11 (
#40000
b10000010 "
b10000010 )
b100 %
b100 (
#50000
