[
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"/home/centos/firesim/target-design/chipyard/sims/verilator_org/generated-src/chipyard.TestHarness.SmallBoomConfig"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimUART_inTestHarness",
    "resourceId":"/testchipip/csrc/uart.h"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimUART_inTestHarness",
    "resourceId":"/testchipip/csrc/uart.cc"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimUART_inTestHarness",
    "resourceId":"/testchipip/csrc/SimUART.cc"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimUART_inTestHarness",
    "resourceId":"/testchipip/vsrc/SimUART.v"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimDRAM_inTestHarness",
    "resourceId":"/testchipip/csrc/mm_dramsim2.h"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimDRAM_inTestHarness",
    "resourceId":"/testchipip/csrc/mm_dramsim2.cc"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimDRAM_inTestHarness",
    "resourceId":"/testchipip/csrc/mm.h"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimDRAM_inTestHarness",
    "resourceId":"/testchipip/csrc/mm.cc"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimDRAM_inTestHarness",
    "resourceId":"/testchipip/csrc/SimDRAM.cc"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimDRAM_inTestHarness",
    "resourceId":"/testchipip/vsrc/SimDRAM.v"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimSerial",
    "resourceId":"/testchipip/csrc/SimSerial.cc"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimSerial",
    "resourceId":"/testchipip/vsrc/SimSerial.v"
  },
  {
    "class":"freechips.rocketchip.util.AddressMapAnnotation",
    "target":"TestHarness.Top",
    "mapping":[
      {
        "range":{
          "base":0,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":true,
          "c":false,
          "a":true
        },
        "names":[
          "debug-controller@0"
        ]
      },
      {
        "range":{
          "base":12288,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":true,
          "c":false,
          "a":true
        },
        "names":[
          "error-device@3000"
        ]
      },
      {
        "range":{
          "base":65536,
          "size":65536
        },
        "permissions":{
          "r":true,
          "w":false,
          "x":true,
          "c":false,
          "a":false
        },
        "names":[
          "rom@10000"
        ]
      },
      {
        "range":{
          "base":33554432,
          "size":65536
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "clint@2000000"
        ]
      },
      {
        "range":{
          "base":33619968,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "cache-controller@2010000"
        ]
      },
      {
        "range":{
          "base":201326592,
          "size":67108864
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "interrupt-controller@c000000"
        ]
      },
      {
        "range":{
          "base":1409286144,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "serial@54000000"
        ]
      },
      {
        "range":{
          "base":2147483648,
          "size":268435456
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":true,
          "c":true,
          "a":true
        },
        "names":[
          "memory@80000000"
        ]
      }
    ],
    "label":"mapping"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceFileNameAnno",
    "resourceFileName":"/home/centos/firesim/target-design/chipyard/sims/verilator_org/generated-src/chipyard.TestHarness.SmallBoomConfig/firrtl_black_box_resource_files.harness.f"
  },
  {
    "class":"firrtl.passes.memlib.ReplSeqMemAnnotation",
    "inputFileName":"",
    "outputConfig":"/home/centos/firesim/target-design/chipyard/sims/verilator_org/generated-src/chipyard.TestHarness.SmallBoomConfig/chipyard.TestHarness.SmallBoomConfig.harness.mems.conf"
  },
  {
    "class":"firrtl.passes.memlib.InferReadWriteAnnotation$"
  },
  {
    "class":"firrtl.stage.InfoModeAnnotation",
    "modeName":"append"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.stage.OutputFileAnnotation",
    "file":"/home/centos/firesim/target-design/chipyard/sims/verilator_org/generated-src/chipyard.TestHarness.SmallBoomConfig/chipyard.TestHarness.SmallBoomConfig.harness.v"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/home/centos/firesim/target-design/chipyard/sims/verilator_org/generated-src/chipyard.TestHarness.SmallBoomConfig"
  }
]