#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1824390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1833160 .scope module, "tb" "tb" 3 73;
 .timescale -12 -12;
L_0x18442f0 .functor NOT 1, L_0x1884fb0, C4<0>, C4<0>, C4<0>;
L_0x1847bb0 .functor XOR 25, L_0x1884ba0, L_0x1884cd0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x18247c0 .functor XOR 25, L_0x1847bb0, L_0x1884e40, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1873670_0 .net *"_ivl_10", 24 0, L_0x1884e40;  1 drivers
v0x1873770_0 .net *"_ivl_12", 24 0, L_0x18247c0;  1 drivers
v0x1873850_0 .net *"_ivl_2", 24 0, L_0x1884a70;  1 drivers
v0x1873910_0 .net *"_ivl_4", 24 0, L_0x1884ba0;  1 drivers
v0x18739f0_0 .net *"_ivl_6", 24 0, L_0x1884cd0;  1 drivers
v0x1873b20_0 .net *"_ivl_8", 24 0, L_0x1847bb0;  1 drivers
v0x1873c00_0 .var "clk", 0 0;
v0x1873ca0_0 .net "done_dut", 0 0, v0x1872dc0_0;  1 drivers
v0x1873d40_0 .net "done_ref", 0 0, L_0x18847c0;  1 drivers
v0x1873e70_0 .net "in", 7 0, v0x1872500_0;  1 drivers
v0x1873f10_0 .net "out_bytes_dut", 23 0, v0x18730c0_0;  1 drivers
v0x1873fb0_0 .net "out_bytes_ref", 23 0, L_0x1884900;  1 drivers
v0x1874050_0 .net "reset", 0 0, v0x18725d0_0;  1 drivers
v0x18740f0_0 .var/2u "stats1", 223 0;
v0x18741b0_0 .var/2u "strobe", 0 0;
v0x1874270_0 .net "tb_match", 0 0, L_0x1884fb0;  1 drivers
v0x1874330_0 .net "tb_mismatch", 0 0, L_0x18442f0;  1 drivers
E_0x182f1c0/0 .event negedge, v0x18440b0_0;
E_0x182f1c0/1 .event posedge, v0x18440b0_0;
E_0x182f1c0 .event/or E_0x182f1c0/0, E_0x182f1c0/1;
L_0x1884a70 .concat [ 1 24 0 0], L_0x18847c0, L_0x1884900;
L_0x1884ba0 .concat [ 1 24 0 0], L_0x18847c0, L_0x1884900;
L_0x1884cd0 .concat [ 1 24 0 0], v0x1872dc0_0, v0x18730c0_0;
L_0x1884e40 .concat [ 1 24 0 0], L_0x18847c0, L_0x1884900;
L_0x1884fb0 .cmp/eeq 25, L_0x1884a70, L_0x18247c0;
S_0x18332f0 .scope module, "good1" "reference_module" 3 118, 3 4 0, S_0x1833160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 24 "out_bytes";
    .port_info 4 /OUTPUT 1 "done";
P_0x184cb20 .param/l "BYTE1" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x184cb60 .param/l "BYTE2" 0 3 11, +C4<00000000000000000000000000000001>;
P_0x184cba0 .param/l "BYTE3" 0 3 11, +C4<00000000000000000000000000000010>;
P_0x184cbe0 .param/l "DONE" 0 3 11, +C4<00000000000000000000000000000011>;
L_0x7fa1f5f450a8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x18487a0_0 .net *"_ivl_10", 23 0, L_0x7fa1f5f450a8;  1 drivers
v0x184ab30_0 .net *"_ivl_2", 31 0, L_0x1874650;  1 drivers
L_0x7fa1f5f45018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1843680_0 .net *"_ivl_5", 29 0, L_0x7fa1f5f45018;  1 drivers
L_0x7fa1f5f45060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1843dc0_0 .net/2u *"_ivl_6", 31 0, L_0x7fa1f5f45060;  1 drivers
v0x18440b0_0 .net "clk", 0 0, v0x1873c00_0;  1 drivers
v0x18443c0_0 .net "done", 0 0, L_0x18847c0;  alias, 1 drivers
v0x1847cc0_0 .net "in", 7 0, v0x1872500_0;  alias, 1 drivers
v0x1871cb0_0 .net "in3", 0 0, L_0x1874580;  1 drivers
v0x1871d70_0 .var "next", 1 0;
v0x1871e50_0 .net "out_bytes", 23 0, L_0x1884900;  alias, 1 drivers
v0x1871f30_0 .var "out_bytes_r", 23 0;
v0x1872010_0 .net "reset", 0 0, v0x18725d0_0;  alias, 1 drivers
v0x18720d0_0 .var "state", 1 0;
E_0x182b6a0 .event posedge, v0x18440b0_0;
E_0x182c6c0 .event anyedge, v0x18720d0_0, v0x1871cb0_0;
L_0x1874580 .part v0x1872500_0, 3, 1;
L_0x1874650 .concat [ 2 30 0 0], v0x18720d0_0, L_0x7fa1f5f45018;
L_0x18847c0 .cmp/eq 32, L_0x1874650, L_0x7fa1f5f45060;
L_0x1884900 .functor MUXZ 24, L_0x7fa1f5f450a8, v0x1871f30_0, L_0x18847c0, C4<>;
S_0x1872250 .scope module, "stim1" "stimulus_gen" 3 113, 3 43 0, S_0x1833160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 1 "reset";
v0x1872440_0 .net "clk", 0 0, v0x1873c00_0;  alias, 1 drivers
v0x1872500_0 .var "in", 7 0;
v0x18725d0_0 .var "reset", 0 0;
E_0x18109f0 .event negedge, v0x18440b0_0;
S_0x18726f0 .scope module, "top_module1" "top_module" 3 125, 4 1 0, S_0x1833160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 24 "out_bytes";
    .port_info 4 /OUTPUT 1 "done";
enum0x1812110 .enum4 (2)
   "IDLE" 2'b00,
   "BYTE1" 2'b01,
   "BYTE2" 2'b10,
   "BYTE3" 2'b11
 ;
v0x1872a00_0 .var "byte1", 7 0;
v0x1872b00_0 .var "byte2", 7 0;
v0x1872be0_0 .var "byte3", 7 0;
v0x1872cd0_0 .net "clk", 0 0, v0x1873c00_0;  alias, 1 drivers
v0x1872dc0_0 .var "done", 0 0;
v0x1872ed0_0 .net "in", 7 0, v0x1872500_0;  alias, 1 drivers
v0x1872fe0_0 .var "next_state", 1 0;
v0x18730c0_0 .var "out_bytes", 23 0;
v0x18731a0_0 .net "reset", 0 0, v0x18725d0_0;  alias, 1 drivers
v0x18732d0_0 .var "state", 1 0;
E_0x1853ff0 .event anyedge, v0x18732d0_0, v0x1847cc0_0;
S_0x1873450 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 134, 3 134 0, S_0x1833160;
 .timescale -12 -12;
E_0x1854310 .event anyedge, v0x18741b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18741b0_0;
    %nor/r;
    %assign/vec4 v0x18741b0_0, 0;
    %wait E_0x1854310;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1872250;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18109f0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x1872500_0, 0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x18725d0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18725d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1872500_0, 0;
    %pushi/vec4 10, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x182b6a0;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 200, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x1872500_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1872500_0, 4, 5;
    %wait E_0x182b6a0;
    %vpi_func 3 62 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x1872500_0, 0;
    %wait E_0x182b6a0;
    %vpi_func 3 64 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x1872500_0, 0;
    %wait E_0x182b6a0;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 68 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x18332f0;
T_2 ;
Ewait_0 .event/or E_0x182c6c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x18720d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x1871cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %pad/s 2;
    %store/vec4 v0x1871d70_0, 0, 2;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1871d70_0, 0, 2;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1871d70_0, 0, 2;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x1871cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %pad/s 2;
    %store/vec4 v0x1871d70_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x18332f0;
T_3 ;
    %wait E_0x182b6a0;
    %load/vec4 v0x1872010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18720d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1871d70_0;
    %assign/vec4 v0x18720d0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x18332f0;
T_4 ;
    %wait E_0x182b6a0;
    %load/vec4 v0x1871f30_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x1847cc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1871f30_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x18726f0;
T_5 ;
    %wait E_0x182b6a0;
    %load/vec4 v0x18731a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18732d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1872fe0_0;
    %assign/vec4 v0x18732d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x18726f0;
T_6 ;
    %wait E_0x1853ff0;
    %load/vec4 v0x18732d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1872fe0_0, 0, 2;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x1872ed0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1872fe0_0, 0, 2;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1872fe0_0, 0, 2;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1872fe0_0, 0, 2;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1872fe0_0, 0, 2;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1872fe0_0, 0, 2;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x18726f0;
T_7 ;
    %wait E_0x182b6a0;
    %load/vec4 v0x18731a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 24;
    %split/vec4 8;
    %assign/vec4 v0x1872be0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x1872b00_0, 0;
    %assign/vec4 v0x1872a00_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x18730c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1872dc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x18732d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1872dc0_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x1872ed0_0;
    %assign/vec4 v0x1872a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1872dc0_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x1872ed0_0;
    %assign/vec4 v0x1872b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1872dc0_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x1872ed0_0;
    %assign/vec4 v0x1872be0_0, 0;
    %load/vec4 v0x1872a00_0;
    %load/vec4 v0x1872b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1872be0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x18730c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1872dc0_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1833160;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1873c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18741b0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1833160;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1873c00_0;
    %inv;
    %store/vec4 v0x1873c00_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1833160;
T_10 ;
    %vpi_call/w 3 105 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 106 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1872440_0, v0x1874330_0, v0x1873c00_0, v0x1873e70_0, v0x1874050_0, v0x1873fb0_0, v0x1873f10_0, v0x1873d40_0, v0x1873ca0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1833160;
T_11 ;
    %load/vec4 v0x18740f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x18740f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18740f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 143 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_bytes", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 144 "$display", "Hint: Output '%s' has no mismatches.", "out_bytes" {0 0 0};
T_11.1 ;
    %load/vec4 v0x18740f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x18740f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18740f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 145 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 146 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_11.3 ;
    %load/vec4 v0x18740f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18740f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 148 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 149 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18740f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18740f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 150 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1833160;
T_12 ;
    %wait E_0x182f1c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18740f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18740f0_0, 4, 32;
    %load/vec4 v0x1874270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x18740f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18740f0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18740f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18740f0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1873fb0_0;
    %load/vec4 v0x1873fb0_0;
    %load/vec4 v0x1873f10_0;
    %xor;
    %load/vec4 v0x1873fb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x18740f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 165 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18740f0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x18740f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18740f0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1873d40_0;
    %load/vec4 v0x1873d40_0;
    %load/vec4 v0x1873ca0_0;
    %xor;
    %load/vec4 v0x1873d40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x18740f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 168 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18740f0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x18740f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18740f0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_ps2data/fsm_ps2data_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth1/human/fsm_ps2data/iter0/response3/top_module.sv";
