---
title: GuardCfgAndDiagc Module Design Document
linkTitle: GuardCfgAndDiagc Module Design Document
weight: 3
---

<p><strong>Module Design Document</strong></p>
<p><strong>For</strong></p>
<p><strong>GuardCfgAndDiagc</strong></p>
<p><strong>Mar 31 , 2016</strong></p>
<p><strong>Prepared For:</strong></p>
<p><strong>Software Engineering</strong></p>
<p><strong>Nexteer Automotive,</strong></p>
<p><strong>Saginaw, MI, USA</strong></p>
<p><strong>Prepared By:</strong></p>
<p><strong>Software Group,</strong></p>
<p><strong>Nexteer Automotive,</strong></p>
<p><strong>Saginaw, MI, USA<br />
<u>Change History</u></strong></p>
<table>
<colgroup>
<col style="width: 33%" />
<col style="width: 28%" />
<col style="width: 18%" />
<col style="width: 19%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Description</strong></td>
<td><strong>Author</strong></td>
<td><strong>Version</strong></td>
<td><strong>Date</strong></td>
</tr>
<tr class="even">
<td>Initial Version</td>
<td>Avinash James</td>
<td>1.0</td>
<td>02/16/16</td>
</tr>
<tr class="odd">
<td>Updates for PBG Register Lock bits and Syncm inclusion</td>
<td>Avinash James</td>
<td>2.0</td>
<td>03/31/16</td>
</tr>
</tbody>
</table>
<p><strong><br />
</strong></p>
<p><strong><u>Table of Contents</u></strong></p>
<p><a href="#introduction">1 Introduction <span>5</span></a></p>
<p><a href="#purpose">1.1 Purpose <span>5</span></a></p>
<p><a href="#scope">1.2 Scope <span>5</span></a></p>
<p><a href="#guardcfganddiagc-high-level-description">2 GuardCfgAndDiagc &amp; High-Level Description <span>6</span></a></p>
<p><a href="#design-details-of-software-module">3 Design details of software module <span>7</span></a></p>
<p><a href="#graphical-representation-of-guardcfganddiagc">3.1 Graphical representation of GuardCfgAndDiagc <span>7</span></a></p>
<p><a href="#data-flow-diagram">3.2 Data Flow Diagram <span>7</span></a></p>
<p><a href="#component-level-dfd">3.2.1 Component level DFD <span>7</span></a></p>
<p><a href="#function-level-dfd">3.2.2 Function level DFD <span>7</span></a></p>
<p><a href="#constant-data-dictionary">4 Constant Data Dictionary <span>8</span></a></p>
<p><a href="#program-fixed-constants">4.1 Program (fixed) Constants <span>8</span></a></p>
<p><a href="#embedded-constants">4.1.1 Embedded Constants <span>8</span></a></p>
<p><a href="#software-component-implementation">5 Software Component Implementation <span>9</span></a></p>
<p><a href="#sub-module-functions">5.1 Sub-Module Functions <span>9</span></a></p>
<p><a href="#init-guardcfganddiagcinit1">5.1.1 Init: GuardCfgAndDiagcInit1 <span>9</span></a></p>
<p><a href="#design-rationale">5.1.1.1 Design Rationale <span>9</span></a></p>
<p><a href="#module-outputs">5.1.1.2 Module Outputs <span>9</span></a></p>
<p><a href="#init-guardcfganddiagcinit2">5.1.2 Init: GuardCfgAndDiagcInit2 <span>9</span></a></p>
<p><a href="#design-rationale-1">5.1.2.1 Design Rationale <span>9</span></a></p>
<p><a href="#module-outputs-1">5.1.2.2 Module Outputs <span>9</span></a></p>
<p><a href="#init-guardcfganddiagcinit3">5.1.3 Init: GuardCfgAndDiagcInit3 <span>9</span></a></p>
<p><a href="#design-rationale-2">5.1.3.1 Design Rationale <span>9</span></a></p>
<p><a href="#module-outputs-2">5.1.3.2 Module Outputs <span>9</span></a></p>
<p><a href="#per-none">5.1.4 Per: None <span>9</span></a></p>
<p><a href="#server-runables">5.2 Server Runables <span>9</span></a></p>
<p><a href="#interrupt-functions">5.3 Interrupt Functions <span>9</span></a></p>
<p><a href="#module-internal-local-functions">5.4 Module Internal (Local) Functions <span>10</span></a></p>
<p><a href="#configurefiltern">5.4.1 ConfigureFilterN <span>10</span></a></p>
<p><a href="#design-rationale-3">5.4.1.1 Design Rationale <span>10</span></a></p>
<p><a href="#processing">5.4.1.2 Processing <span>10</span></a></p>
<p><a href="#chkforpbgerr">5.4.2 ChkForPBGErr <span>10</span></a></p>
<p><a href="#design-rationale-4">5.4.2.1 Design Rationale <span>10</span></a></p>
<p><a href="#processing-1">5.4.2.2 Processing <span>10</span></a></p>
<p><a href="#chkforecmerr">5.4.3 ChkForECMErr <span>10</span></a></p>
<p><a href="#design-rationale-5">5.4.3.1 Design Rationale <span>10</span></a></p>
<p><a href="#processing-2">5.4.3.2 Processing <span>11</span></a></p>
<p><a href="#vrfy32bitpbgregacs">5.4.4 Vrfy32BitPBGRegAcs <span>11</span></a></p>
<p><a href="#design-rationale-6">5.4.4.1 Design Rationale <span>11</span></a></p>
<p><a href="#processing-3">5.4.4.2 Processing <span>11</span></a></p>
<p><a href="#vrfy16bitpbgregacs">5.4.5 Vrfy16BitPBGRegAcs <span>11</span></a></p>
<p><a href="#design-rationale-7">5.4.5.1 Design Rationale <span>11</span></a></p>
<p><a href="#processing-4">5.4.5.2 Processing <span>11</span></a></p>
<p><a href="#vrfy8bitpbgregacs">5.4.6 Vrfy8BitPBGRegAcs <span>11</span></a></p>
<p><a href="#design-rationale-8">5.4.6.1 Design Rationale <span>11</span></a></p>
<p><a href="#processing-5">5.4.6.2 Processing <span>11</span></a></p>
<p><a href="#global-functionmacro-definitions">5.5 GLOBAL Function/Macro Definitions <span>12</span></a></p>
<p><a href="#global-function-1">5.5.1 GLOBAL Function #1 <span>12</span></a></p>
<p><a href="#design-rationale-9">5.5.1.1 Design Rationale <span>12</span></a></p>
<p><a href="#processing-6">5.5.1.2 Processing <span>12</span></a></p>
<p><a href="#known-limitations-with-design">6 Known Limitations with Design <span>13</span></a></p>
<p><a href="#unit-test-consideration">7 UNIT TEST CONSIDERATION <span>14</span></a></p>
<p><a href="#abbreviations-and-acronyms">Appendix A Abbreviations and Acronyms <span>15</span></a></p>
<p><a href="#glossary">Appendix B Glossary <span>16</span></a></p>
<p><a href="#references">Appendix C References <span>17</span></a></p>
<h1 id="introduction">Introduction</h1>
<h2 id="purpose">Purpose</h2>
<h2 id="scope">Scope</h2>
<p>The following definitions are used throughout this document:</p>
<ul>
<li><p><strong><u>Shall</u></strong>: indicates a mandatory requirement without exception in compliance.</p></li>
<li><p><strong><u>Should</u></strong>: indicates a mandatory requirement; exceptions allowed only with documented justification.</p></li>
<li><p><strong><u>May</u></strong>: indicates an optional action.</p></li>
</ul>
<h1 id="guardcfganddiagc-high-level-description">GuardCfgAndDiagc &amp; High-Level Description</h1>
<p><em>See FDD</em></p>
<h1 id="design-details-of-software-module">Design details of software module</h1>
<h2 id="graphical-representation-of-guardcfganddiagc">Graphical representation of GuardCfgAndDiagc</h2>
<p><img src="ElectricPowerSteering_RH850_GM_T1XX_website/static/media/image1.jpg" style="width:2.40833in;height:1.475in" /></p>
<h2 id="data-flow-diagram">Data Flow Diagram</h2>
<h3 id="component-level-dfd">Component level DFD</h3>
<p><em>See FDD</em></p>
<h3 id="function-level-dfd">Function level DFD</h3>
<p><em>See FDD</em></p>
<h1 id="constant-data-dictionary">Constant Data Dictionary</h1>
<h2 id="program-fixed-constants">Program (fixed) Constants</h2>
<h3 id="embedded-constants">Embedded Constants</h3>
<h4 id="local-constants">Local Constants</h4>
<table>
<colgroup>
<col style="width: 47%" />
<col style="width: 20%" />
<col style="width: 14%" />
<col style="width: 16%" />
</colgroup>
<thead>
<tr class="header">
<th>Constant Name</th>
<th>Resolution</th>
<th>Units</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><strong>PBGPROTNCMN_CNT_U32</strong></td>
<td><strong>1</strong></td>
<td><strong>uint32</strong></td>
<td><strong>0x0405FE1FU</strong></td>
</tr>
<tr class="even">
<td><strong>PBGUSRMODENA_CNT_U32</strong></td>
<td><strong>1</strong></td>
<td><strong>uint32</strong></td>
<td><strong>0x02000000U</strong></td>
</tr>
<tr class="odd">
<td><strong>PBGUSRMODDI_CNT_U32</strong></td>
<td><strong>1</strong></td>
<td><strong>uint32</strong></td>
<td><strong>0x00000000U</strong></td>
</tr>
<tr class="even">
<td><strong>PBGSPID321ENA_CNT_U32</strong></td>
<td><strong>1</strong></td>
<td><strong>uint32</strong></td>
<td><strong>0x000001C0U</strong></td>
</tr>
<tr class="odd">
<td><strong>PBGSPID31ENA_CNT_U32</strong></td>
<td><strong>1</strong></td>
<td><strong>uint32</strong></td>
<td><strong>0x00000140U</strong></td>
</tr>
<tr class="even">
<td><strong>PBGSPID21ENA_CNT_U32</strong></td>
<td><strong>1</strong></td>
<td><strong>uint32</strong></td>
<td><strong>0x000000C0U</strong></td>
</tr>
<tr class="odd">
<td><strong>PBGSPID1ENA_CNT_U32</strong></td>
<td><strong>1</strong></td>
<td><strong>uint32</strong></td>
<td><strong>0x00000040U</strong></td>
</tr>
<tr class="even">
<td><strong>PBGSETNOREADWRACS_CNT_U32</strong></td>
<td><strong>1</strong></td>
<td><strong>uint32</strong></td>
<td><strong>0x405FE5CU</strong></td>
</tr>
<tr class="odd">
<td><strong>NROF8BITREG_CNT_U08</strong></td>
<td><strong>1</strong></td>
<td><strong>uint8</strong></td>
<td><strong>((uint8)0x09)</strong></td>
</tr>
<tr class="even">
<td><strong>NROF32BITREG_CNT_U08</strong></td>
<td><strong>1</strong></td>
<td><strong>uint8</strong></td>
<td><strong>((uint8)0x02)</strong></td>
</tr>
<tr class="odd">
<td><strong>READERRBIT_CNT_U32</strong></td>
<td><strong>1</strong></td>
<td><strong>uint32</strong></td>
<td><strong>((uint32)1U&lt;&lt;6U)</strong></td>
</tr>
<tr class="even">
<td><strong>WRERRBIT_CNT_U32</strong></td>
<td><strong>1</strong></td>
<td><strong>uint32</strong></td>
<td><strong>((uint32)1U&lt;&lt;7U)</strong></td>
</tr>
<tr class="odd">
<td><strong>CFGERRBIT_CNT_U32</strong></td>
<td><strong>1</strong></td>
<td><strong>uint32</strong></td>
<td><strong>((uint32)1U&lt;&lt;8U)</strong></td>
</tr>
<tr class="even">
<td><strong>PBGERRBIT_CNT_U32</strong></td>
<td><strong>1</strong></td>
<td><strong>uint32</strong></td>
<td><strong>((uint32)1U&lt;&lt;9U)</strong></td>
</tr>
<tr class="odd">
<td><strong>ECMERRBIT_CNT_U32</strong></td>
<td><strong>1</strong></td>
<td><strong>uint32</strong></td>
<td><strong>((uint32)1U&lt;&lt;10U)</strong></td>
</tr>
<tr class="even">
<td><strong>REGTYPE8BIT_CNT_U32</strong></td>
<td><strong>1</strong></td>
<td><strong>uint32</strong></td>
<td><strong>((uint32)0U&lt;&lt;4U)</strong></td>
</tr>
<tr class="odd">
<td><strong>REGTYPE16BIT_CNT_U32</strong></td>
<td><strong>1</strong></td>
<td><strong>uint32</strong></td>
<td><strong>((uint32)1U&lt;&lt;4U)</strong></td>
</tr>
<tr class="even">
<td><strong>REGTYPE32BIT_CNT_U32</strong></td>
<td><strong>1</strong></td>
<td><strong>uint32</strong></td>
<td><strong>((uint32)2U&lt;&lt;4U)</strong></td>
</tr>
<tr class="odd">
<td><strong>PBGSTRTUPTESTNOFAILR_CNT_U32</strong></td>
<td><strong>1</strong></td>
<td><strong>uint32</strong></td>
<td><strong>0x0U</strong></td>
</tr>
<tr class="even">
<td><strong>PBGPROTNLOCKENA_CNT_U32</strong></td>
<td><strong>1</strong></td>
<td><strong>uint32</strong></td>
<td><strong>0x80000000U</strong></td>
</tr>
</tbody>
</table>
<h1 id="software-component-implementation">Software Component Implementation</h1>
<h2 id="sub-module-functions">Sub-Module Functions</h2>
<h3 id="init-guardcfganddiagcinit1">Init: GuardCfgAndDiagcInit1</h3>
<h2 id="design-rationale">Design Rationale</h2>
<p><em>Non-RTE function for Guard configuration initialization of PEG, IPG, and PBG so that guard protection can be initialized and enabled before the RTE is started</em></p>
<h2 id="module-outputs">Module Outputs</h2>
<p><em>Configuration registers for PEG, IPG, and PBG</em></p>
<h3 id="init-guardcfganddiagcinit2">Init: GuardCfgAndDiagcInit2</h3>
<h2 id="design-rationale-1">Design Rationale</h2>
<p><em>RTE Empty function for purposes of memory mapping</em></p>
<p><em>See FDD for more.</em></p>
<h2 id="module-outputs-1">Module Outputs</h2>
<p><em>None</em></p>
<h3 id="init-guardcfganddiagcinit3">Init: GuardCfgAndDiagcInit3</h3>
<h2 id="design-rationale-2">Design Rationale</h2>
<p><em>Non-RTE function for Start Up Initialization test of PBG of Group 3A</em></p>
<p><em>See FDD for more.</em></p>
<h2 id="module-outputs-2">Module Outputs</h2>
<p><em>None</em></p>
<h2 id="per-none">Per: None</h2>
<h2 id="server-runables">Server Runables </h2>
<p><em>None</em></p>
<h2 id="interrupt-functions">Interrupt Functions</h2>
<p><em>None</em></p>
<h2 id="module-internal-local-functions">Module Internal (Local) Functions</h2>
<h3 id="configurefiltern">ConfigureFilterN</h3>
<table style="width:100%;">
<colgroup>
<col style="width: 19%" />
<col style="width: 46%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>ConfigureFilterN</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>PbgProtReg</td>
<td>volatile uint32*</td>
<td>0</td>
<td>0xFFFFFFFF</td>
</tr>
<tr class="odd">
<td></td>
<td>Val</td>
<td>uint32</td>
<td>0</td>
<td>0xFFFFFFFF</td>
</tr>
<tr class="even">
<td></td>
<td>PbgStrtUpTestFailSts</td>
<td>Uint32 *</td>
<td>0</td>
<td>0xFFFFFFFF</td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>None</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-3">Design Rationale</h2>
<p>This local function sets the value <strong>Val</strong> to the register address <strong>PbgProtReg</strong> passed as the arguments and verifies the write operation was successful. If not a diagnostic is set.</p>
<h2 id="processing">Processing</h2>
<p>Figure 4.5.3 from SAN ver 1.20</p>
<h3 id="chkforpbgerr">ChkForPBGErr</h3>
<table style="width:100%;">
<colgroup>
<col style="width: 19%" />
<col style="width: 46%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>ChkForPBGErr</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>PbgStrtUpTestFailSts</td>
<td>Uint32 *</td>
<td>0</td>
<td>0xFFFFFFFF</td>
</tr>
<tr class="odd">
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td><strong>Return Value</strong></td>
<td>None</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-4">Design Rationale</h2>
<p>This local function checks PBG access violation error is captured. If not set diagnostic, clear the error and if the error doesn’t clear set diagnostic.</p>
<h2 id="processing-1">Processing</h2>
<p>Figure 4.5.3 from SAN ver 1.20</p>
<h3 id="chkforecmerr">ChkForECMErr</h3>
<table style="width:100%;">
<colgroup>
<col style="width: 19%" />
<col style="width: 46%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>ChkForECMErr</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>PbgStrtUpTestFailSts</td>
<td>Uint32 *</td>
<td>0</td>
<td>0xFFFFFFFF</td>
</tr>
<tr class="odd">
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td><strong>Return Value</strong></td>
<td>None</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-5">Design Rationale</h2>
<p>This local function checkscwhether ECM captures the error sets diagnostic message and clears the ECM errors after the check else set diagnostic.</p>
<h2 id="processing-2">Processing</h2>
<p>Refer FDD 4.5.3 Implementation</p>
<h3 id="vrfy32bitpbgregacs">Vrfy32BitPBGRegAcs</h3>
<table style="width:100%;">
<colgroup>
<col style="width: 19%" />
<col style="width: 46%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>Vrfy32BitPBGRegAcs</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>PbgStrtUpTestFailSts</td>
<td>Uint32 *</td>
<td>0</td>
<td>0xFFFFFFFF</td>
</tr>
<tr class="odd">
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td><strong>Return Value</strong></td>
<td>None</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-6">Design Rationale</h2>
<p>This is defined to reduce the path count and modularizes the check for the 32 bit Access registers alone.</p>
<h2 id="processing-3">Processing</h2>
<h3 id="vrfy16bitpbgregacs">Vrfy16BitPBGRegAcs</h3>
<table style="width:100%;">
<colgroup>
<col style="width: 19%" />
<col style="width: 46%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>Vrfy16BitPBGRegAcs</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>PbgStrtUpTestFailSts</td>
<td>Uint32 *</td>
<td>0</td>
<td>0xFFFFFFFF</td>
</tr>
<tr class="odd">
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td><strong>Return Value</strong></td>
<td>None</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-7">Design Rationale</h2>
<p>This is defined to reduce the path count and modularizes the check for the 16 bit Access registers alone.</p>
<h2 id="processing-4">Processing</h2>
<h3 id="vrfy8bitpbgregacs">Vrfy8BitPBGRegAcs</h3>
<table style="width:100%;">
<colgroup>
<col style="width: 19%" />
<col style="width: 46%" />
<col style="width: 11%" />
<col style="width: 11%" />
<col style="width: 11%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>Vrfy8BitPBGRegAcs</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>PbgStrtUpTestFailSts</td>
<td>Uint32 *</td>
<td>0</td>
<td>0xFFFFFFFF</td>
</tr>
<tr class="odd">
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td><strong>Return Value</strong></td>
<td>None</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-8">Design Rationale</h2>
<p>This is defined to reduce the path count and modularizes the check for the 8 bit Access registers alone.</p>
<h2 id="processing-5">Processing</h2>
<h2 id="global-functionmacro-definitions">GLOBAL Function/Macro Definitions</h2>
<h2 id="global-function-1">GLOBAL Function #1</h2>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 42%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td></td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td><strong>Return Value</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-9">Design Rationale</h2>
<h2 id="processing-6">Processing</h2>
<h1 id="known-limitations-with-design">Known Limitations with Design</h1>
<p>None</p>
<h1 id="unit-test-consideration">UNIT TEST CONSIDERATION</h1>
<p>None</p>
<p class="heading" id="abbreviations-and-acronyms">Abbreviations and Acronyms</p>
<table>
<colgroup>
<col style="width: 32%" />
<col style="width: 67%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Abbreviation or Acronym</strong></th>
<th><strong>Description</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td></td>
<td></td>
</tr>
<tr class="even">
<td></td>
<td></td>
</tr>
</tbody>
</table>
<p class="heading" id="glossary">Glossary</p>
<p><strong>Note</strong>: Terms and definitions from the source “Nexteer Automotive” take precedence over all other definitions of the same term. Terms and definitions from the source “Nexteer Automotive” are formulated from multiple sources, including the following:</p>
<ul>
<li><p>ISO 9000</p></li>
<li><p>ISO/IEC 12207</p></li>
<li><p>ISO/IEC 15504</p></li>
<li><p>Automotive SPICE® Process Reference Model (PRM)</p></li>
<li><p>Automotive SPICE® Process Assessment Model (PAM)</p></li>
<li><p>ISO/IEC 15288</p></li>
<li><p>ISO 26262</p></li>
<li><p>IEEE Standards</p></li>
<li><p>SWEBOK</p></li>
<li><p>PMBOK</p></li>
<li><p>Existing Nexteer Automotive documentation</p></li>
</ul>
<table>
<colgroup>
<col style="width: 25%" />
<col style="width: 53%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Term</strong></th>
<th><strong>Definition</strong></th>
<th><strong>Source</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>MDD</td>
<td>Module Design Document</td>
<td></td>
</tr>
<tr class="even">
<td>DFD</td>
<td>Data Flow Diagram</td>
<td></td>
</tr>
</tbody>
</table>
<p class="heading" id="references">References</p>
<table>
<colgroup>
<col style="width: 7%" />
<col style="width: 69%" />
<col style="width: 22%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Ref. #</strong></th>
<th><strong>Title</strong></th>
<th><strong>Version</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>1</td>
<td>AUTOSAR Specification of Memory Mapping (Link:<a href="http://www.autosar.org/download/R4.0/AUTOSAR_SWS_MemoryMapping.pdf">AUTOSAR_SWS_MemoryMapping.pdf</a>)</td>
<td>v1.3.0 R4.0 Rev 2</td>
</tr>
<tr class="even">
<td>2</td>
<td>MDD Guideline</td>
<td>EA4 01.00.01</td>
</tr>
<tr class="odd">
<td>3</td>
<td><a href="http://misagweb01.nexteer.com/eRoomReq/Files/erooms8/NextGeneration/0_fc55f/Software%20Naming%20Conventions%2003x(In%20Work).doc">Software Naming Conventions.doc</a></td>
<td>2.0</td>
</tr>
<tr class="even">
<td>4</td>
<td><a href="http://eroom1.nexteer.com/eRoomReq/Files/erooms8/NextGeneration/0_1a67a9/Software%20Design%20and%20Coding%20Standards.doc">Software Design and Coding Standards.doc</a></td>
<td>2.1</td>
</tr>
</tbody>
</table>
