;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 9/20/2018 8:25:12 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xBFFC2000  	536920060
0x0004	0x4F890000  	20361
0x0008	0x445D0000  	17501
0x000C	0x445D0000  	17501
0x0010	0x445D0000  	17501
0x0014	0x445D0000  	17501
0x0018	0x445D0000  	17501
0x001C	0x445D0000  	17501
0x0020	0x445D0000  	17501
0x0024	0x445D0000  	17501
0x0028	0x445D0000  	17501
0x002C	0x445D0000  	17501
0x0030	0x445D0000  	17501
0x0034	0x445D0000  	17501
0x0038	0x445D0000  	17501
0x003C	0x445D0000  	17501
0x0040	0x445D0000  	17501
0x0044	0x445D0000  	17501
0x0048	0x445D0000  	17501
0x004C	0x445D0000  	17501
0x0050	0x445D0000  	17501
0x0054	0x445D0000  	17501
0x0058	0x445D0000  	17501
0x005C	0x445D0000  	17501
0x0060	0x445D0000  	17501
0x0064	0x445D0000  	17501
0x0068	0x445D0000  	17501
0x006C	0x445D0000  	17501
0x0070	0x445D0000  	17501
0x0074	0x445D0000  	17501
0x0078	0x445D0000  	17501
0x007C	0x445D0000  	17501
0x0080	0x445D0000  	17501
0x0084	0x445D0000  	17501
0x0088	0x445D0000  	17501
0x008C	0x445D0000  	17501
0x0090	0x445D0000  	17501
0x0094	0x445D0000  	17501
0x0098	0x445D0000  	17501
0x009C	0x445D0000  	17501
0x00A0	0x445D0000  	17501
0x00A4	0x44D50000  	17621
0x00A8	0x445D0000  	17501
0x00AC	0x445D0000  	17501
0x00B0	0x445D0000  	17501
0x00B4	0x445D0000  	17501
0x00B8	0x445D0000  	17501
0x00BC	0x445D0000  	17501
0x00C0	0x445D0000  	17501
0x00C4	0x445D0000  	17501
0x00C8	0x445D0000  	17501
0x00CC	0x445D0000  	17501
0x00D0	0x445D0000  	17501
0x00D4	0x445D0000  	17501
0x00D8	0x445D0000  	17501
0x00DC	0x445D0000  	17501
0x00E0	0x445D0000  	17501
0x00E4	0x445D0000  	17501
0x00E8	0x445D0000  	17501
0x00EC	0x445D0000  	17501
0x00F0	0x445D0000  	17501
0x00F4	0x445D0000  	17501
0x00F8	0x445D0000  	17501
0x00FC	0x445D0000  	17501
0x0100	0x445D0000  	17501
0x0104	0x445D0000  	17501
0x0108	0x445D0000  	17501
0x010C	0x445D0000  	17501
0x0110	0x44650000  	17509
0x0114	0x445D0000  	17501
0x0118	0x445D0000  	17501
0x011C	0x445D0000  	17501
0x0120	0x445D0000  	17501
0x0124	0x445D0000  	17501
0x0128	0x445D0000  	17501
0x012C	0x445D0000  	17501
; end of ____SysVT
_main:
;RCUHAGER.c, 1402 :: 		void main() {
0x4F88	0xF7FFFF86  BL	20120
0x4F8C	0xF001FEFE  BL	28044
0x4F90	0xF000FB70  BL	22132
0x4F94	0xF001FEAC  BL	27888
;RCUHAGER.c, 1410 :: 		gpio_init();
0x4F98	0xF7FEFF8A  BL	_gpio_init+0
;RCUHAGER.c, 1411 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_14);   // KICK MOSFET IRF9530 FOR RELAY 12V
0x4F9C	0xF2440100  MOVW	R1, #16384
0x4FA0	0x4894    LDR	R0, [PC, #592]
0x4FA2	0xF7FEFF77  BL	_GPIO_Digital_Output+0
;RCUHAGER.c, 1412 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_15);
0x4FA6	0xF2480100  MOVW	R1, #32768
0x4FAA	0x4892    LDR	R0, [PC, #584]
0x4FAC	0xF7FEFF72  BL	_GPIO_Digital_Output+0
;RCUHAGER.c, 1413 :: 		duphong8_C14=0;      // KICK MOSFET IRF9530 FOR RELAY 12V
0x4FB0	0x2100    MOVS	R1, #0
0x4FB2	0xB249    SXTB	R1, R1
0x4FB4	0x4890    LDR	R0, [PC, #576]
0x4FB6	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1414 :: 		duphong9_C15=0;
0x4FB8	0x4890    LDR	R0, [PC, #576]
0x4FBA	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1415 :: 		out_relay=0;
0x4FBC	0x2100    MOVS	R1, #0
0x4FBE	0x4890    LDR	R0, [PC, #576]
0x4FC0	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1416 :: 		if(out_relay==0x01){IP_FIRST_TIME();}
L_main412:
;RCUHAGER.c, 1417 :: 		xuat_32bit(out_relay);
0x4FC2	0x488F    LDR	R0, [PC, #572]
0x4FC4	0x6800    LDR	R0, [R0, #0]
0x4FC6	0xF7FEFF2B  BL	_xuat_32bit+0
;RCUHAGER.c, 1420 :: 		delay_ms(1500);
0x4FCA	0xF64A077F  MOVW	R7, #43135
0x4FCE	0xF2C01712  MOVT	R7, #274
L_main413:
0x4FD2	0x1E7F    SUBS	R7, R7, #1
0x4FD4	0xD1FD    BNE	L_main413
0x4FD6	0xBF00    NOP
0x4FD8	0xBF00    NOP
0x4FDA	0xBF00    NOP
0x4FDC	0xBF00    NOP
0x4FDE	0xBF00    NOP
;RCUHAGER.c, 1423 :: 		RESET:
___main_RESET:
;RCUHAGER.c, 1424 :: 		buf_rc_u4[0]=0;
0x4FE0	0x2100    MOVS	R1, #0
0x4FE2	0x4888    LDR	R0, [PC, #544]
0x4FE4	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1425 :: 		buf_rc_u4[1]=0;
0x4FE6	0x2100    MOVS	R1, #0
0x4FE8	0x4887    LDR	R0, [PC, #540]
0x4FEA	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1426 :: 		buf_rc_u4[2]=0;
0x4FEC	0x2100    MOVS	R1, #0
0x4FEE	0x4887    LDR	R0, [PC, #540]
0x4FF0	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1427 :: 		buf_rc_u4[3]=0;
0x4FF2	0x2100    MOVS	R1, #0
0x4FF4	0x4886    LDR	R0, [PC, #536]
0x4FF6	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1428 :: 		buf_rc_u4[4]=0;
0x4FF8	0x2100    MOVS	R1, #0
0x4FFA	0x4886    LDR	R0, [PC, #536]
0x4FFC	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1429 :: 		buf_rc_u4[5]=0;
0x4FFE	0x2100    MOVS	R1, #0
0x5000	0x4885    LDR	R0, [PC, #532]
0x5002	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1430 :: 		buf_rc_u4[6]=0;
0x5004	0x2100    MOVS	R1, #0
0x5006	0x4885    LDR	R0, [PC, #532]
0x5008	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1431 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_12);   // den bao mau xanh da troi Port A12
0x500A	0xF2410100  MOVW	R1, #4096
0x500E	0x4884    LDR	R0, [PC, #528]
0x5010	0xF7FEFF40  BL	_GPIO_Digital_Output+0
;RCUHAGER.c, 1432 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_8);   //
0x5014	0xF2401100  MOVW	R1, #256
0x5018	0x4881    LDR	R0, [PC, #516]
0x501A	0xF7FEFF3B  BL	_GPIO_Digital_Output+0
;RCUHAGER.c, 1433 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_9);   // KICK MOSFET IRF9530 FOR RELAY 12V
0x501E	0xF2402100  MOVW	R1, #512
0x5022	0x4874    LDR	R0, [PC, #464]
0x5024	0xF7FEFF36  BL	_GPIO_Digital_Output+0
;RCUHAGER.c, 1434 :: 		GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_6);   //
0x5028	0xF2400140  MOVW	R1, #64
0x502C	0x487D    LDR	R0, [PC, #500]
0x502E	0xF7FEFF31  BL	_GPIO_Digital_Output+0
;RCUHAGER.c, 1435 :: 		GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_7);   //
0x5032	0xF2400180  MOVW	R1, #128
0x5036	0x487B    LDR	R0, [PC, #492]
0x5038	0xF7FEFF2C  BL	_GPIO_Digital_Output+0
;RCUHAGER.c, 1436 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_3);   //
0x503C	0xF2400108  MOVW	R1, #8
0x5040	0x4879    LDR	R0, [PC, #484]
0x5042	0xF7FEFF27  BL	_GPIO_Digital_Output+0
;RCUHAGER.c, 1437 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_4);   //
0x5046	0xF2400110  MOVW	R1, #16
0x504A	0x4877    LDR	R0, [PC, #476]
0x504C	0xF7FEFF22  BL	_GPIO_Digital_Output+0
;RCUHAGER.c, 1438 :: 		STAT=1;
0x5050	0x2101    MOVS	R1, #1
0x5052	0xB249    SXTB	R1, R1
0x5054	0x4875    LDR	R0, [PC, #468]
0x5056	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1439 :: 		duphong66_C9=1;
0x5058	0x4875    LDR	R0, [PC, #468]
0x505A	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1440 :: 		duphong67_A8=1;
0x505C	0x4875    LDR	R0, [PC, #468]
0x505E	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1441 :: 		duphong87_D6=1;
0x5060	0x4875    LDR	R0, [PC, #468]
0x5062	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1442 :: 		duphong88_D7=1;
0x5064	0x4875    LDR	R0, [PC, #468]
0x5066	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1443 :: 		duphong89_B3=1;
0x5068	0x4875    LDR	R0, [PC, #468]
0x506A	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1444 :: 		duphong90_B4=1;
0x506C	0x4875    LDR	R0, [PC, #468]
0x506E	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1446 :: 		usart2_init();
0x5070	0xF7FFF860  BL	_usart2_init+0
;RCUHAGER.c, 1447 :: 		uart4__init();   //baud=57600 rs485 uart 4
0x5074	0xF7FFF9A6  BL	_uart4__init+0
;RCUHAGER.c, 1450 :: 		flag_setdimmer1=0;
0x5078	0x2100    MOVS	R1, #0
0x507A	0x4873    LDR	R0, [PC, #460]
0x507C	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1451 :: 		flag_setdimmer2=0;
0x507E	0x2100    MOVS	R1, #0
0x5080	0x4872    LDR	R0, [PC, #456]
0x5082	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1452 :: 		flag_button_dim1=0;
0x5084	0x2100    MOVS	R1, #0
0x5086	0x4872    LDR	R0, [PC, #456]
0x5088	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1453 :: 		flag_button_dim2=0;
0x508A	0x2100    MOVS	R1, #0
0x508C	0x4871    LDR	R0, [PC, #452]
0x508E	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1454 :: 		BUTTON_DIM_CHANNEL1=0;
0x5090	0x2100    MOVS	R1, #0
0x5092	0x4871    LDR	R0, [PC, #452]
0x5094	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1455 :: 		BUTTON_DIM_CHANNEL2=0;
0x5096	0x2100    MOVS	R1, #0
0x5098	0x4870    LDR	R0, [PC, #448]
0x509A	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1456 :: 		DIMMER_ALL_20PERCENT=0;
0x509C	0x2100    MOVS	R1, #0
0x509E	0x4870    LDR	R0, [PC, #448]
0x50A0	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1457 :: 		status_out_relay=0;
0x50A2	0x2100    MOVS	R1, #0
0x50A4	0x486F    LDR	R0, [PC, #444]
0x50A6	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1459 :: 		running_right_curtain=0;
0x50A8	0x2100    MOVS	R1, #0
0x50AA	0x486F    LDR	R0, [PC, #444]
0x50AC	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1460 :: 		running_left_curtain=0;
0x50AE	0x2100    MOVS	R1, #0
0x50B0	0x486E    LDR	R0, [PC, #440]
0x50B2	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1461 :: 		running_hold_curtain=0;
0x50B4	0x2100    MOVS	R1, #0
0x50B6	0x486E    LDR	R0, [PC, #440]
0x50B8	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1462 :: 		flag_right_curtain=0;
0x50BA	0x2100    MOVS	R1, #0
0x50BC	0x486D    LDR	R0, [PC, #436]
0x50BE	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1463 :: 		flag_left_curtain=0;
0x50C0	0x2100    MOVS	R1, #0
0x50C2	0x486D    LDR	R0, [PC, #436]
0x50C4	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1464 :: 		flag_hold_curtain=1;
0x50C6	0x2101    MOVS	R1, #1
0x50C8	0x486C    LDR	R0, [PC, #432]
0x50CA	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1465 :: 		flag_running_right_done=0;
0x50CC	0x2100    MOVS	R1, #0
0x50CE	0x486C    LDR	R0, [PC, #432]
0x50D0	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1466 :: 		flag_running_left_done=1;
0x50D2	0x2101    MOVS	R1, #1
0x50D4	0x486B    LDR	R0, [PC, #428]
0x50D6	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1467 :: 		counter_running_right=0;
0x50D8	0x2100    MOVS	R1, #0
0x50DA	0x486B    LDR	R0, [PC, #428]
0x50DC	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1468 :: 		counter_running_left=0;
0x50DE	0x2100    MOVS	R1, #0
0x50E0	0x486A    LDR	R0, [PC, #424]
0x50E2	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1469 :: 		counter_button_curtain=0;
0x50E4	0x2100    MOVS	R1, #0
0x50E6	0x486A    LDR	R0, [PC, #424]
0x50E8	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1481 :: 		timer1_init();
0x50EA	0xF7FFF929  BL	_timer1_init+0
;RCUHAGER.c, 1482 :: 		memset(but_state,0,24);
0x50EE	0x2218    MOVS	R2, #24
0x50F0	0xB212    SXTH	R2, R2
0x50F2	0x2100    MOVS	R1, #0
0x50F4	0x4867    LDR	R0, [PC, #412]
0x50F6	0xF7FFF9A1  BL	_memset+0
;RCUHAGER.c, 1500 :: 		SPI1_Init_Advanced(_SPI_FPCLK_DIV8, _SPI_MASTER | _SPI_8_BIT | _SPI_CLK_IDLE_LOW | _SPI_FIRST_CLK_EDGE_TRANSITION | _SPI_MSB_FIRST | _SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1, &_GPIO_MODULE_SPI1_PA567);
0x50FA	0x4A67    LDR	R2, [PC, #412]
0x50FC	0xF2403104  MOVW	R1, #772
0x5100	0x2002    MOVS	R0, #2
0x5102	0xF7FFF8F3  BL	_SPI1_Init_Advanced+0
;RCUHAGER.c, 1501 :: 		settingEthenet();
0x5106	0xF7FFF843  BL	_settingEthenet+0
;RCUHAGER.c, 1503 :: 		delay_ms(1000);
0x510A	0xF64127FF  MOVW	R7, #6911
0x510E	0xF2C007B7  MOVT	R7, #183
L_main415:
0x5112	0x1E7F    SUBS	R7, R7, #1
0x5114	0xD1FD    BNE	L_main415
0x5116	0xBF00    NOP
0x5118	0xBF00    NOP
0x511A	0xBF00    NOP
0x511C	0xBF00    NOP
0x511E	0xBF00    NOP
;RCUHAGER.c, 1504 :: 		duphong8_C14=1; // KICK MOSFET IRF9530 FOR RELAY 12
0x5120	0x2101    MOVS	R1, #1
0x5122	0xB249    SXTB	R1, R1
0x5124	0x4834    LDR	R0, [PC, #208]
0x5126	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1506 :: 		RCC_APB1ENR.B11 = 1;            // Enable clock gating for Watchdog Timer 0 module
0x5128	0x485C    LDR	R0, [PC, #368]
0x512A	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1507 :: 		WWDG_CFR = 1;                   // Write window value to be compared to the downcounter
0x512C	0x2101    MOVS	R1, #1
0x512E	0x485C    LDR	R0, [PC, #368]
0x5130	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1514 :: 		while(1){
L_main417:
;RCUHAGER.c, 1518 :: 		if(flag_setdimmer4){
0x5132	0x485C    LDR	R0, [PC, #368]
0x5134	0x7800    LDRB	R0, [R0, #0]
0x5136	0x2800    CMP	R0, #0
0x5138	0xD029    BEQ	L_main419
;RCUHAGER.c, 1519 :: 		if(BUTTON_DIM_CHANNEL4==0){set_value_dim(0,4);}
0x513A	0x485B    LDR	R0, [PC, #364]
0x513C	0x7800    LDRB	R0, [R0, #0]
0x513E	0xB918    CBNZ	R0, L_main420
0x5140	0x2104    MOVS	R1, #4
0x5142	0x2000    MOVS	R0, #0
0x5144	0xF7FFF88A  BL	_set_value_dim+0
L_main420:
;RCUHAGER.c, 1520 :: 		if(BUTTON_DIM_CHANNEL4==1){set_value_dim(93,4);}
0x5148	0x4857    LDR	R0, [PC, #348]
0x514A	0x7800    LDRB	R0, [R0, #0]
0x514C	0x2801    CMP	R0, #1
0x514E	0xD103    BNE	L_main421
0x5150	0x2104    MOVS	R1, #4
0x5152	0x205D    MOVS	R0, #93
0x5154	0xF7FFF882  BL	_set_value_dim+0
L_main421:
;RCUHAGER.c, 1521 :: 		if(BUTTON_DIM_CHANNEL4==2){set_value_dim(60,4);}
0x5158	0x4853    LDR	R0, [PC, #332]
0x515A	0x7800    LDRB	R0, [R0, #0]
0x515C	0x2802    CMP	R0, #2
0x515E	0xD103    BNE	L_main422
0x5160	0x2104    MOVS	R1, #4
0x5162	0x203C    MOVS	R0, #60
0x5164	0xF7FFF87A  BL	_set_value_dim+0
L_main422:
;RCUHAGER.c, 1522 :: 		if(BUTTON_DIM_CHANNEL4==3){set_value_dim(49,4);}
0x5168	0x484F    LDR	R0, [PC, #316]
0x516A	0x7800    LDRB	R0, [R0, #0]
0x516C	0x2803    CMP	R0, #3
0x516E	0xD103    BNE	L_main423
0x5170	0x2104    MOVS	R1, #4
0x5172	0x2031    MOVS	R0, #49
0x5174	0xF7FFF872  BL	_set_value_dim+0
L_main423:
;RCUHAGER.c, 1523 :: 		if(BUTTON_DIM_CHANNEL4==4){set_value_dim(40,4);}
0x5178	0x484B    LDR	R0, [PC, #300]
0x517A	0x7800    LDRB	R0, [R0, #0]
0x517C	0x2804    CMP	R0, #4
0x517E	0xD103    BNE	L_main424
0x5180	0x2104    MOVS	R1, #4
0x5182	0x2028    MOVS	R0, #40
0x5184	0xF7FFF86A  BL	_set_value_dim+0
L_main424:
;RCUHAGER.c, 1524 :: 		flag_setdimmer4=0;
0x5188	0x2100    MOVS	R1, #0
0x518A	0x4846    LDR	R0, [PC, #280]
0x518C	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1525 :: 		}
L_main419:
;RCUHAGER.c, 1527 :: 		if(flag_setdimmer3){
0x518E	0x4847    LDR	R0, [PC, #284]
0x5190	0x7800    LDRB	R0, [R0, #0]
0x5192	0x2800    CMP	R0, #0
0x5194	0xD029    BEQ	L_main425
;RCUHAGER.c, 1528 :: 		if(BUTTON_DIM_CHANNEL3==0){set_value_dim(0,3);}
0x5196	0x4846    LDR	R0, [PC, #280]
0x5198	0x7800    LDRB	R0, [R0, #0]
0x519A	0xB918    CBNZ	R0, L_main426
0x519C	0x2103    MOVS	R1, #3
0x519E	0x2000    MOVS	R0, #0
0x51A0	0xF7FFF85C  BL	_set_value_dim+0
L_main426:
;RCUHAGER.c, 1529 :: 		if(BUTTON_DIM_CHANNEL3==1){set_value_dim(93,3);}
0x51A4	0x4842    LDR	R0, [PC, #264]
0x51A6	0x7800    LDRB	R0, [R0, #0]
0x51A8	0x2801    CMP	R0, #1
0x51AA	0xD103    BNE	L_main427
0x51AC	0x2103    MOVS	R1, #3
0x51AE	0x205D    MOVS	R0, #93
0x51B0	0xF7FFF854  BL	_set_value_dim+0
L_main427:
;RCUHAGER.c, 1530 :: 		if(BUTTON_DIM_CHANNEL3==2){set_value_dim(60,3);}
0x51B4	0x483E    LDR	R0, [PC, #248]
0x51B6	0x7800    LDRB	R0, [R0, #0]
0x51B8	0x2802    CMP	R0, #2
0x51BA	0xD103    BNE	L_main428
0x51BC	0x2103    MOVS	R1, #3
0x51BE	0x203C    MOVS	R0, #60
0x51C0	0xF7FFF84C  BL	_set_value_dim+0
L_main428:
;RCUHAGER.c, 1531 :: 		if(BUTTON_DIM_CHANNEL3==3){set_value_dim(49,3);}
0x51C4	0x483A    LDR	R0, [PC, #232]
0x51C6	0x7800    LDRB	R0, [R0, #0]
0x51C8	0x2803    CMP	R0, #3
0x51CA	0xD103    BNE	L_main429
0x51CC	0x2103    MOVS	R1, #3
0x51CE	0x2031    MOVS	R0, #49
0x51D0	0xF7FFF844  BL	_set_value_dim+0
L_main429:
;RCUHAGER.c, 1532 :: 		if(BUTTON_DIM_CHANNEL3==4){set_value_dim(40,3);}
0x51D4	0x4836    LDR	R0, [PC, #216]
0x51D6	0x7800    LDRB	R0, [R0, #0]
0x51D8	0x2804    CMP	R0, #4
0x51DA	0xD103    BNE	L_main430
0x51DC	0x2103    MOVS	R1, #3
0x51DE	0x2028    MOVS	R0, #40
0x51E0	0xF7FFF83C  BL	_set_value_dim+0
L_main430:
;RCUHAGER.c, 1533 :: 		flag_setdimmer3=0;
0x51E4	0x2100    MOVS	R1, #0
0x51E6	0x4831    LDR	R0, [PC, #196]
0x51E8	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1534 :: 		}
L_main425:
;RCUHAGER.c, 1536 :: 		if(flag_setdimmer2){
0x51EA	0x4818    LDR	R0, [PC, #96]
0x51EC	0x7800    LDRB	R0, [R0, #0]
0x51EE	0x2800    CMP	R0, #0
0x51F0	0xF000B860  B	#192
0x51F4	0x10004001  	GPIOC_BASE+0
0x51F8	0x01B84222  	GPIOC_ODR+0
0x51FC	0x01BC4222  	GPIOC_ODR+0
0x5200	0x002C2000  	_out_relay+0
0x5204	0x01B82000  	_buf_rc_u4+0
0x5208	0x01B92000  	_buf_rc_u4+1
0x520C	0x01BA2000  	_buf_rc_u4+2
0x5210	0x01BB2000  	_buf_rc_u4+3
0x5214	0x01BC2000  	_buf_rc_u4+4
0x5218	0x01BD2000  	_buf_rc_u4+5
0x521C	0x01BE2000  	_buf_rc_u4+6
0x5220	0x08004001  	GPIOA_BASE+0
0x5224	0x14004001  	GPIOD_BASE+0
0x5228	0x0C004001  	GPIOB_BASE+0
0x522C	0x01B04221  	GPIOA_ODR+0
0x5230	0x01A44222  	GPIOC_ODR+0
0x5234	0x01A04221  	GPIOA_ODR+0
0x5238	0x81984222  	GPIOD_ODR+0
0x523C	0x819C4222  	GPIOD_ODR+0
0x5240	0x818C4221  	GPIOB_ODR+0
0x5244	0x81904221  	GPIOB_ODR+0
0x5248	0x004E2000  	_flag_setdimmer1+0
0x524C	0x004F2000  	_flag_setdimmer2+0
0x5250	0x008E2000  	_flag_button_dim1+0
0x5254	0x008F2000  	_flag_button_dim2+0
0x5258	0x00942000  	_BUTTON_DIM_CHANNEL1+0
0x525C	0x00952000  	_BUTTON_DIM_CHANNEL2+0
0x5260	0x00962000  	_DIMMER_ALL_20PERCENT+0
0x5264	0x00982000  	_status_out_relay+0
0x5268	0x00972000  	_running_right_curtain+0
0x526C	0x009C2000  	_running_left_curtain+0
0x5270	0x009D2000  	_running_hold_curtain+0
0x5274	0x009E2000  	_flag_right_curtain+0
0x5278	0x009F2000  	_flag_left_curtain+0
0x527C	0x00A02000  	_flag_hold_curtain+0
0x5280	0x00A12000  	_flag_running_right_done+0
0x5284	0x00A22000  	_flag_running_left_done+0
0x5288	0x00A42000  	_counter_running_right+0
0x528C	0x00A82000  	_counter_running_left+0
0x5290	0x00AC2000  	_counter_button_curtain+0
0x5294	0x01BE2000  	_but_state+0
0x5298	0x6C300000  	__GPIO_MODULE_SPI1_PA567+0
0x529C	0x03AC4242  	RCC_APB1ENR+0
0x52A0	0x2C044000  	WWDG_CFR+0
0x52A4	0x00A32000  	_flag_setdimmer4+0
0x52A8	0x00B02000  	_BUTTON_DIM_CHANNEL4+0
0x52AC	0x00B12000  	_flag_setdimmer3+0
0x52B0	0x00B22000  	_BUTTON_DIM_CHANNEL3+0
0x52B4	0xD029    BEQ	L_main431
;RCUHAGER.c, 1537 :: 		if(BUTTON_DIM_CHANNEL2==0){set_value_dim(0,2);}
0x52B6	0x48AA    LDR	R0, [PC, #680]
0x52B8	0x7800    LDRB	R0, [R0, #0]
0x52BA	0xB918    CBNZ	R0, L_main432
0x52BC	0x2102    MOVS	R1, #2
0x52BE	0x2000    MOVS	R0, #0
0x52C0	0xF7FEFFCC  BL	_set_value_dim+0
L_main432:
;RCUHAGER.c, 1538 :: 		if(BUTTON_DIM_CHANNEL2==1){set_value_dim(93,2);}
0x52C4	0x48A6    LDR	R0, [PC, #664]
0x52C6	0x7800    LDRB	R0, [R0, #0]
0x52C8	0x2801    CMP	R0, #1
0x52CA	0xD103    BNE	L_main433
0x52CC	0x2102    MOVS	R1, #2
0x52CE	0x205D    MOVS	R0, #93
0x52D0	0xF7FEFFC4  BL	_set_value_dim+0
L_main433:
;RCUHAGER.c, 1539 :: 		if(BUTTON_DIM_CHANNEL2==2){set_value_dim(60,2);}
0x52D4	0x48A2    LDR	R0, [PC, #648]
0x52D6	0x7800    LDRB	R0, [R0, #0]
0x52D8	0x2802    CMP	R0, #2
0x52DA	0xD103    BNE	L_main434
0x52DC	0x2102    MOVS	R1, #2
0x52DE	0x203C    MOVS	R0, #60
0x52E0	0xF7FEFFBC  BL	_set_value_dim+0
L_main434:
;RCUHAGER.c, 1540 :: 		if(BUTTON_DIM_CHANNEL2==3){set_value_dim(49,2);}
0x52E4	0x489E    LDR	R0, [PC, #632]
0x52E6	0x7800    LDRB	R0, [R0, #0]
0x52E8	0x2803    CMP	R0, #3
0x52EA	0xD103    BNE	L_main435
0x52EC	0x2102    MOVS	R1, #2
0x52EE	0x2031    MOVS	R0, #49
0x52F0	0xF7FEFFB4  BL	_set_value_dim+0
L_main435:
;RCUHAGER.c, 1541 :: 		if(BUTTON_DIM_CHANNEL2==4){set_value_dim(40,2);}
0x52F4	0x489A    LDR	R0, [PC, #616]
0x52F6	0x7800    LDRB	R0, [R0, #0]
0x52F8	0x2804    CMP	R0, #4
0x52FA	0xD103    BNE	L_main436
0x52FC	0x2102    MOVS	R1, #2
0x52FE	0x2028    MOVS	R0, #40
0x5300	0xF7FEFFAC  BL	_set_value_dim+0
L_main436:
;RCUHAGER.c, 1542 :: 		flag_setdimmer2=0;
0x5304	0x2100    MOVS	R1, #0
0x5306	0x4897    LDR	R0, [PC, #604]
0x5308	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1543 :: 		}
L_main431:
;RCUHAGER.c, 1545 :: 		if(flag_setdimmer1){
0x530A	0x4897    LDR	R0, [PC, #604]
0x530C	0x7800    LDRB	R0, [R0, #0]
0x530E	0x2800    CMP	R0, #0
0x5310	0xD029    BEQ	L_main437
;RCUHAGER.c, 1546 :: 		if(BUTTON_DIM_CHANNEL1==0){set_value_dim(0,1);}
0x5312	0x4896    LDR	R0, [PC, #600]
0x5314	0x7800    LDRB	R0, [R0, #0]
0x5316	0xB918    CBNZ	R0, L_main438
0x5318	0x2101    MOVS	R1, #1
0x531A	0x2000    MOVS	R0, #0
0x531C	0xF7FEFF9E  BL	_set_value_dim+0
L_main438:
;RCUHAGER.c, 1547 :: 		if(BUTTON_DIM_CHANNEL1==1){set_value_dim(93,1);}
0x5320	0x4892    LDR	R0, [PC, #584]
0x5322	0x7800    LDRB	R0, [R0, #0]
0x5324	0x2801    CMP	R0, #1
0x5326	0xD103    BNE	L_main439
0x5328	0x2101    MOVS	R1, #1
0x532A	0x205D    MOVS	R0, #93
0x532C	0xF7FEFF96  BL	_set_value_dim+0
L_main439:
;RCUHAGER.c, 1548 :: 		if(BUTTON_DIM_CHANNEL1==2){set_value_dim(60,1);}
0x5330	0x488E    LDR	R0, [PC, #568]
0x5332	0x7800    LDRB	R0, [R0, #0]
0x5334	0x2802    CMP	R0, #2
0x5336	0xD103    BNE	L_main440
0x5338	0x2101    MOVS	R1, #1
0x533A	0x203C    MOVS	R0, #60
0x533C	0xF7FEFF8E  BL	_set_value_dim+0
L_main440:
;RCUHAGER.c, 1549 :: 		if(BUTTON_DIM_CHANNEL1==3){set_value_dim(49,1);}
0x5340	0x488A    LDR	R0, [PC, #552]
0x5342	0x7800    LDRB	R0, [R0, #0]
0x5344	0x2803    CMP	R0, #3
0x5346	0xD103    BNE	L_main441
0x5348	0x2101    MOVS	R1, #1
0x534A	0x2031    MOVS	R0, #49
0x534C	0xF7FEFF86  BL	_set_value_dim+0
L_main441:
;RCUHAGER.c, 1550 :: 		if(BUTTON_DIM_CHANNEL1==4){set_value_dim(40,1);}
0x5350	0x4886    LDR	R0, [PC, #536]
0x5352	0x7800    LDRB	R0, [R0, #0]
0x5354	0x2804    CMP	R0, #4
0x5356	0xD103    BNE	L_main442
0x5358	0x2101    MOVS	R1, #1
0x535A	0x2028    MOVS	R0, #40
0x535C	0xF7FEFF7E  BL	_set_value_dim+0
L_main442:
;RCUHAGER.c, 1551 :: 		flag_setdimmer1=0;
0x5360	0x2100    MOVS	R1, #0
0x5362	0x4881    LDR	R0, [PC, #516]
0x5364	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1552 :: 		}
L_main437:
;RCUHAGER.c, 1554 :: 		if(flag_setdimmaster){
0x5366	0x4882    LDR	R0, [PC, #520]
0x5368	0x7800    LDRB	R0, [R0, #0]
0x536A	0x2800    CMP	R0, #0
0x536C	0xF0008066  BEQ	L_main443
;RCUHAGER.c, 1555 :: 		if(BUTTON_DIM_MASTER==0)
0x5370	0x4880    LDR	R0, [PC, #512]
0x5372	0x7800    LDRB	R0, [R0, #0]
0x5374	0xB978    CBNZ	R0, L_main444
;RCUHAGER.c, 1557 :: 		set_value_dim(0,1);
0x5376	0x2101    MOVS	R1, #1
0x5378	0x2000    MOVS	R0, #0
0x537A	0xF7FEFF6F  BL	_set_value_dim+0
;RCUHAGER.c, 1558 :: 		set_value_dim(0,2);
0x537E	0x2102    MOVS	R1, #2
0x5380	0x2000    MOVS	R0, #0
0x5382	0xF7FEFF6B  BL	_set_value_dim+0
;RCUHAGER.c, 1559 :: 		set_value_dim(0,3);
0x5386	0x2103    MOVS	R1, #3
0x5388	0x2000    MOVS	R0, #0
0x538A	0xF7FEFF67  BL	_set_value_dim+0
;RCUHAGER.c, 1560 :: 		set_value_dim(0,4);
0x538E	0x2104    MOVS	R1, #4
0x5390	0x2000    MOVS	R0, #0
0x5392	0xF7FEFF63  BL	_set_value_dim+0
;RCUHAGER.c, 1561 :: 		}
L_main444:
;RCUHAGER.c, 1562 :: 		if(BUTTON_DIM_MASTER==1)
0x5396	0x4877    LDR	R0, [PC, #476]
0x5398	0x7800    LDRB	R0, [R0, #0]
0x539A	0x2801    CMP	R0, #1
0x539C	0xD10F    BNE	L_main445
;RCUHAGER.c, 1564 :: 		set_value_dim(93,1);
0x539E	0x2101    MOVS	R1, #1
0x53A0	0x205D    MOVS	R0, #93
0x53A2	0xF7FEFF5B  BL	_set_value_dim+0
;RCUHAGER.c, 1565 :: 		set_value_dim(93,2);
0x53A6	0x2102    MOVS	R1, #2
0x53A8	0x205D    MOVS	R0, #93
0x53AA	0xF7FEFF57  BL	_set_value_dim+0
;RCUHAGER.c, 1566 :: 		set_value_dim(93,3);
0x53AE	0x2103    MOVS	R1, #3
0x53B0	0x205D    MOVS	R0, #93
0x53B2	0xF7FEFF53  BL	_set_value_dim+0
;RCUHAGER.c, 1567 :: 		set_value_dim(93,4);
0x53B6	0x2104    MOVS	R1, #4
0x53B8	0x205D    MOVS	R0, #93
0x53BA	0xF7FEFF4F  BL	_set_value_dim+0
;RCUHAGER.c, 1568 :: 		}
L_main445:
;RCUHAGER.c, 1569 :: 		if(BUTTON_DIM_MASTER==2)
0x53BE	0x486D    LDR	R0, [PC, #436]
0x53C0	0x7800    LDRB	R0, [R0, #0]
0x53C2	0x2802    CMP	R0, #2
0x53C4	0xD10F    BNE	L_main446
;RCUHAGER.c, 1571 :: 		set_value_dim(60,1);
0x53C6	0x2101    MOVS	R1, #1
0x53C8	0x203C    MOVS	R0, #60
0x53CA	0xF7FEFF47  BL	_set_value_dim+0
;RCUHAGER.c, 1572 :: 		set_value_dim(60,2);
0x53CE	0x2102    MOVS	R1, #2
0x53D0	0x203C    MOVS	R0, #60
0x53D2	0xF7FEFF43  BL	_set_value_dim+0
;RCUHAGER.c, 1573 :: 		set_value_dim(60,3);
0x53D6	0x2103    MOVS	R1, #3
0x53D8	0x203C    MOVS	R0, #60
0x53DA	0xF7FEFF3F  BL	_set_value_dim+0
;RCUHAGER.c, 1574 :: 		set_value_dim(60,4);
0x53DE	0x2104    MOVS	R1, #4
0x53E0	0x203C    MOVS	R0, #60
0x53E2	0xF7FEFF3B  BL	_set_value_dim+0
;RCUHAGER.c, 1575 :: 		}
L_main446:
;RCUHAGER.c, 1576 :: 		if(BUTTON_DIM_MASTER==3)
0x53E6	0x4863    LDR	R0, [PC, #396]
0x53E8	0x7800    LDRB	R0, [R0, #0]
0x53EA	0x2803    CMP	R0, #3
0x53EC	0xD10F    BNE	L_main447
;RCUHAGER.c, 1578 :: 		set_value_dim(49,1);
0x53EE	0x2101    MOVS	R1, #1
0x53F0	0x2031    MOVS	R0, #49
0x53F2	0xF7FEFF33  BL	_set_value_dim+0
;RCUHAGER.c, 1579 :: 		set_value_dim(49,2);
0x53F6	0x2102    MOVS	R1, #2
0x53F8	0x2031    MOVS	R0, #49
0x53FA	0xF7FEFF2F  BL	_set_value_dim+0
;RCUHAGER.c, 1580 :: 		set_value_dim(49,3);
0x53FE	0x2103    MOVS	R1, #3
0x5400	0x2031    MOVS	R0, #49
0x5402	0xF7FEFF2B  BL	_set_value_dim+0
;RCUHAGER.c, 1581 :: 		set_value_dim(49,4);
0x5406	0x2104    MOVS	R1, #4
0x5408	0x2031    MOVS	R0, #49
0x540A	0xF7FEFF27  BL	_set_value_dim+0
;RCUHAGER.c, 1582 :: 		}
L_main447:
;RCUHAGER.c, 1583 :: 		if(BUTTON_DIM_MASTER==4)
0x540E	0x4859    LDR	R0, [PC, #356]
0x5410	0x7800    LDRB	R0, [R0, #0]
0x5412	0x2804    CMP	R0, #4
0x5414	0xD10F    BNE	L_main448
;RCUHAGER.c, 1585 :: 		set_value_dim(40,1);
0x5416	0x2101    MOVS	R1, #1
0x5418	0x2028    MOVS	R0, #40
0x541A	0xF7FEFF1F  BL	_set_value_dim+0
;RCUHAGER.c, 1586 :: 		set_value_dim(40,2);
0x541E	0x2102    MOVS	R1, #2
0x5420	0x2028    MOVS	R0, #40
0x5422	0xF7FEFF1B  BL	_set_value_dim+0
;RCUHAGER.c, 1587 :: 		set_value_dim(40,3);
0x5426	0x2103    MOVS	R1, #3
0x5428	0x2028    MOVS	R0, #40
0x542A	0xF7FEFF17  BL	_set_value_dim+0
;RCUHAGER.c, 1588 :: 		set_value_dim(40,4);
0x542E	0x2104    MOVS	R1, #4
0x5430	0x2028    MOVS	R0, #40
0x5432	0xF7FEFF13  BL	_set_value_dim+0
;RCUHAGER.c, 1589 :: 		}
L_main448:
;RCUHAGER.c, 1590 :: 		flag_setdimmaster=0;
0x5436	0x2100    MOVS	R1, #0
0x5438	0x484D    LDR	R0, [PC, #308]
0x543A	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1591 :: 		}
L_main443:
;RCUHAGER.c, 1594 :: 		if(BELL_ENABLE){
0x543C	0x484E    LDR	R0, [PC, #312]
0x543E	0x7800    LDRB	R0, [R0, #0]
;RCUHAGER.c, 1595 :: 		}
L_main449:
;RCUHAGER.c, 1599 :: 		if(DIMMER_ALL_20PERCENT){
0x5440	0x484E    LDR	R0, [PC, #312]
0x5442	0x7800    LDRB	R0, [R0, #0]
0x5444	0xB180    CBZ	R0, L_main450
;RCUHAGER.c, 1600 :: 		DIMMER_ALL_20PERCENT=0;
0x5446	0x2100    MOVS	R1, #0
0x5448	0x484C    LDR	R0, [PC, #304]
0x544A	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1601 :: 		set_value_dim(20,2);
0x544C	0x2102    MOVS	R1, #2
0x544E	0x2014    MOVS	R0, #20
0x5450	0xF7FEFF04  BL	_set_value_dim+0
;RCUHAGER.c, 1602 :: 		set_value_dim(20,1);
0x5454	0x2101    MOVS	R1, #1
0x5456	0x2014    MOVS	R0, #20
0x5458	0xF7FEFF00  BL	_set_value_dim+0
;RCUHAGER.c, 1603 :: 		BUTTON_DIM_CHANNEL2=3;  // dang o muc 20%
0x545C	0x2103    MOVS	R1, #3
0x545E	0x4840    LDR	R0, [PC, #256]
0x5460	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1604 :: 		BUTTON_DIM_CHANNEL1=3;  // dang o muc 20%
0x5462	0x2103    MOVS	R1, #3
0x5464	0x4841    LDR	R0, [PC, #260]
0x5466	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1605 :: 		}
L_main450:
;RCUHAGER.c, 1608 :: 		if(ETHERNET_BUTTON_DEVICE_0==1){
0x5468	0x4845    LDR	R0, [PC, #276]
0x546A	0x7800    LDRB	R0, [R0, #0]
0x546C	0x2801    CMP	R0, #1
0x546E	0xD139    BNE	L_main451
;RCUHAGER.c, 1609 :: 		ETHERNET_BUTTON_DEVICE_0=0;
0x5470	0x2100    MOVS	R1, #0
0x5472	0x4843    LDR	R0, [PC, #268]
0x5474	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1610 :: 		if(ETHERNET_BUTTON_DIM0==1){VALUE4CHANNEL=40;} //  ASCII "1"
0x5476	0x4843    LDR	R0, [PC, #268]
0x5478	0x7800    LDRB	R0, [R0, #0]
0x547A	0x2801    CMP	R0, #1
0x547C	0xD102    BNE	L_main452
0x547E	0x2128    MOVS	R1, #40
0x5480	0x4841    LDR	R0, [PC, #260]
0x5482	0x7001    STRB	R1, [R0, #0]
L_main452:
;RCUHAGER.c, 1611 :: 		if(ETHERNET_BUTTON_DIM0==2){VALUE4CHANNEL=49;} //  ASCII "9"
0x5484	0x483F    LDR	R0, [PC, #252]
0x5486	0x7800    LDRB	R0, [R0, #0]
0x5488	0x2802    CMP	R0, #2
0x548A	0xD102    BNE	L_main453
0x548C	0x2131    MOVS	R1, #49
0x548E	0x483E    LDR	R0, [PC, #248]
0x5490	0x7001    STRB	R1, [R0, #0]
L_main453:
;RCUHAGER.c, 1612 :: 		if(ETHERNET_BUTTON_DIM0==3){VALUE4CHANNEL=60;} //  ASCII "K"
0x5492	0x483C    LDR	R0, [PC, #240]
0x5494	0x7800    LDRB	R0, [R0, #0]
0x5496	0x2803    CMP	R0, #3
0x5498	0xD102    BNE	L_main454
0x549A	0x213C    MOVS	R1, #60
0x549C	0x483A    LDR	R0, [PC, #232]
0x549E	0x7001    STRB	R1, [R0, #0]
L_main454:
;RCUHAGER.c, 1613 :: 		if(ETHERNET_BUTTON_DIM0==4){VALUE4CHANNEL=93;} //  ASCII "Z"
0x54A0	0x4838    LDR	R0, [PC, #224]
0x54A2	0x7800    LDRB	R0, [R0, #0]
0x54A4	0x2804    CMP	R0, #4
0x54A6	0xD102    BNE	L_main455
0x54A8	0x215D    MOVS	R1, #93
0x54AA	0x4837    LDR	R0, [PC, #220]
0x54AC	0x7001    STRB	R1, [R0, #0]
L_main455:
;RCUHAGER.c, 1614 :: 		if(ETHERNET_BUTTON_DIM0>=5){
0x54AE	0x4835    LDR	R0, [PC, #212]
0x54B0	0x7800    LDRB	R0, [R0, #0]
0x54B2	0x2805    CMP	R0, #5
0x54B4	0xD305    BCC	L_main456
;RCUHAGER.c, 1615 :: 		ETHERNET_BUTTON_DIM0=0;
0x54B6	0x2100    MOVS	R1, #0
0x54B8	0x4832    LDR	R0, [PC, #200]
0x54BA	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1616 :: 		VALUE4CHANNEL=25;}                             //  ASCII "#"
0x54BC	0x2119    MOVS	R1, #25
0x54BE	0x4832    LDR	R0, [PC, #200]
0x54C0	0x7001    STRB	R1, [R0, #0]
L_main456:
;RCUHAGER.c, 1618 :: 		ETHERNET_BUTTON_DEVICE_1=1;
0x54C2	0x2101    MOVS	R1, #1
0x54C4	0x4831    LDR	R0, [PC, #196]
0x54C6	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1619 :: 		ETHERNET_BUTTON_DEVICE_2=1;
0x54C8	0x2101    MOVS	R1, #1
0x54CA	0x4831    LDR	R0, [PC, #196]
0x54CC	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1620 :: 		ETHERNET_BUTTON_DEVICE_3=1;
0x54CE	0x2101    MOVS	R1, #1
0x54D0	0x4830    LDR	R0, [PC, #192]
0x54D2	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1621 :: 		ETHERNET_BUTTON_DEVICE_4=1;
0x54D4	0x2101    MOVS	R1, #1
0x54D6	0x4830    LDR	R0, [PC, #192]
0x54D8	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1622 :: 		out_relay^=RELAY_16;
0x54DA	0x4930    LDR	R1, [PC, #192]
0x54DC	0x6808    LDR	R0, [R1, #0]
0x54DE	0xF4804000  EOR	R0, R0, #32768
0x54E2	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1623 :: 		}
L_main451:
;RCUHAGER.c, 1624 :: 		if(ETHERNET_BUTTON_DEVICE_1==1){
0x54E4	0x4829    LDR	R0, [PC, #164]
0x54E6	0x7800    LDRB	R0, [R0, #0]
0x54E8	0x2801    CMP	R0, #1
0x54EA	0xD11D    BNE	L_main457
;RCUHAGER.c, 1625 :: 		ETHERNET_BUTTON_DEVICE_1=0;
0x54EC	0x2100    MOVS	R1, #0
0x54EE	0x4827    LDR	R0, [PC, #156]
0x54F0	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1626 :: 		if(ETHERNET_BUTTON_DIM1)
0x54F2	0x482B    LDR	R0, [PC, #172]
0x54F4	0x7800    LDRB	R0, [R0, #0]
0x54F6	0xB148    CBZ	R0, L_main458
;RCUHAGER.c, 1628 :: 		out_relay|=RELAY_1;
0x54F8	0x4928    LDR	R1, [PC, #160]
0x54FA	0x6808    LDR	R0, [R1, #0]
0x54FC	0xF0400001  ORR	R0, R0, #1
0x5500	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1629 :: 		set_value_dim(VALUE4CHANNEL,1);
0x5502	0x4821    LDR	R0, [PC, #132]
0x5504	0x7800    LDRB	R0, [R0, #0]
0x5506	0x2101    MOVS	R1, #1
0x5508	0xF7FEFEA8  BL	_set_value_dim+0
;RCUHAGER.c, 1630 :: 		}
L_main458:
;RCUHAGER.c, 1631 :: 		if(!ETHERNET_BUTTON_DIM1)
0x550C	0x4824    LDR	R0, [PC, #144]
0x550E	0x7800    LDRB	R0, [R0, #0]
0x5510	0xB950    CBNZ	R0, L_main459
;RCUHAGER.c, 1633 :: 		out_relay&=~RELAY_1;
0x5512	0x4A22    LDR	R2, [PC, #136]
0x5514	0x6811    LDR	R1, [R2, #0]
0x5516	0xF06F0001  MVN	R0, #1
0x551A	0xEA010000  AND	R0, R1, R0, LSL #0
0x551E	0x6010    STR	R0, [R2, #0]
;RCUHAGER.c, 1634 :: 		set_value_dim(0,1);
0x5520	0x2101    MOVS	R1, #1
0x5522	0x2000    MOVS	R0, #0
0x5524	0xF7FEFE9A  BL	_set_value_dim+0
;RCUHAGER.c, 1635 :: 		}
L_main459:
;RCUHAGER.c, 1636 :: 		}
L_main457:
;RCUHAGER.c, 1637 :: 		if(ETHERNET_BUTTON_DEVICE_2==1){
0x5528	0x4819    LDR	R0, [PC, #100]
0x552A	0x7800    LDRB	R0, [R0, #0]
0x552C	0x2801    CMP	R0, #1
0x552E	0xD142    BNE	L_main460
;RCUHAGER.c, 1638 :: 		ETHERNET_BUTTON_DEVICE_2=0;
0x5530	0x2100    MOVS	R1, #0
0x5532	0x4817    LDR	R0, [PC, #92]
0x5534	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1639 :: 		if(ETHERNET_BUTTON_DIM2)
0x5536	0x481B    LDR	R0, [PC, #108]
0x5538	0x7800    LDRB	R0, [R0, #0]
0x553A	0xB148    CBZ	R0, L_main461
;RCUHAGER.c, 1641 :: 		out_relay|=RELAY_2;
0x553C	0x4917    LDR	R1, [PC, #92]
0x553E	0x6808    LDR	R0, [R1, #0]
0x5540	0xF0400002  ORR	R0, R0, #2
0x5544	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1642 :: 		set_value_dim(VALUE4CHANNEL,2);
0x5546	0x4810    LDR	R0, [PC, #64]
0x5548	0x7800    LDRB	R0, [R0, #0]
0x554A	0x2102    MOVS	R1, #2
0x554C	0xF7FEFE86  BL	_set_value_dim+0
;RCUHAGER.c, 1643 :: 		}
L_main461:
;RCUHAGER.c, 1644 :: 		if(!ETHERNET_BUTTON_DIM2)
0x5550	0x4814    LDR	R0, [PC, #80]
0x5552	0x7800    LDRB	R0, [R0, #0]
0x5554	0xBB78    CBNZ	R0, L_main462
;RCUHAGER.c, 1646 :: 		out_relay&=~RELAY_2;
0x5556	0x4A11    LDR	R2, [PC, #68]
0x5558	0x6811    LDR	R1, [R2, #0]
0x555A	0xF06F0002  MVN	R0, #2
0x555E	0xE023    B	#70
0x5560	0x00952000  	_BUTTON_DIM_CHANNEL2+0
0x5564	0x004F2000  	_flag_setdimmer2+0
0x5568	0x004E2000  	_flag_setdimmer1+0
0x556C	0x00942000  	_BUTTON_DIM_CHANNEL1+0
0x5570	0x00B32000  	_flag_setdimmaster+0
0x5574	0x00B42000  	_BUTTON_DIM_MASTER+0
0x5578	0x00B52000  	_BELL_ENABLE+0
0x557C	0x00962000  	_DIMMER_ALL_20PERCENT+0
0x5580	0x00442000  	_ETHERNET_BUTTON_DEVICE_0+0
0x5584	0x00452000  	_ETHERNET_BUTTON_DIM0+0
0x5588	0x00B62000  	_VALUE4CHANNEL+0
0x558C	0x00462000  	_ETHERNET_BUTTON_DEVICE_1+0
0x5590	0x00482000  	_ETHERNET_BUTTON_DEVICE_2+0
0x5594	0x004A2000  	_ETHERNET_BUTTON_DEVICE_3+0
0x5598	0x004C2000  	_ETHERNET_BUTTON_DEVICE_4+0
0x559C	0x002C2000  	_out_relay+0
0x55A0	0x00472000  	_ETHERNET_BUTTON_DIM1+0
0x55A4	0x00492000  	_ETHERNET_BUTTON_DIM2+0
0x55A8	0xEA010000  AND	R0, R1, R0, LSL #0
0x55AC	0x6010    STR	R0, [R2, #0]
;RCUHAGER.c, 1647 :: 		set_value_dim(0,2);
0x55AE	0x2102    MOVS	R1, #2
0x55B0	0x2000    MOVS	R0, #0
0x55B2	0xF7FEFE53  BL	_set_value_dim+0
;RCUHAGER.c, 1648 :: 		}
L_main462:
;RCUHAGER.c, 1649 :: 		}
L_main460:
;RCUHAGER.c, 1650 :: 		if(ETHERNET_BUTTON_DEVICE_3==1){
0x55B6	0x4828    LDR	R0, [PC, #160]
0x55B8	0x7800    LDRB	R0, [R0, #0]
0x55BA	0x2801    CMP	R0, #1
0x55BC	0xD11D    BNE	L_main463
;RCUHAGER.c, 1651 :: 		ETHERNET_BUTTON_DEVICE_3=0;
0x55BE	0x2100    MOVS	R1, #0
0x55C0	0x4825    LDR	R0, [PC, #148]
0x55C2	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1652 :: 		if(ETHERNET_BUTTON_DIM3)
0x55C4	0x4825    LDR	R0, [PC, #148]
0x55C6	0x7800    LDRB	R0, [R0, #0]
0x55C8	0xB148    CBZ	R0, L_main464
;RCUHAGER.c, 1654 :: 		out_relay|=RELAY_3;
0x55CA	0x4925    LDR	R1, [PC, #148]
0x55CC	0x6808    LDR	R0, [R1, #0]
0x55CE	0xF0400004  ORR	R0, R0, #4
0x55D2	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1655 :: 		set_value_dim(VALUE4CHANNEL,3);
0x55D4	0x4823    LDR	R0, [PC, #140]
0x55D6	0x7800    LDRB	R0, [R0, #0]
0x55D8	0x2103    MOVS	R1, #3
0x55DA	0xF7FEFE3F  BL	_set_value_dim+0
;RCUHAGER.c, 1656 :: 		}
L_main464:
;RCUHAGER.c, 1657 :: 		if(!ETHERNET_BUTTON_DIM3)
0x55DE	0x481F    LDR	R0, [PC, #124]
0x55E0	0x7800    LDRB	R0, [R0, #0]
0x55E2	0xB950    CBNZ	R0, L_main465
;RCUHAGER.c, 1659 :: 		out_relay&=~RELAY_3;
0x55E4	0x4A1E    LDR	R2, [PC, #120]
0x55E6	0x6811    LDR	R1, [R2, #0]
0x55E8	0xF06F0004  MVN	R0, #4
0x55EC	0xEA010000  AND	R0, R1, R0, LSL #0
0x55F0	0x6010    STR	R0, [R2, #0]
;RCUHAGER.c, 1660 :: 		set_value_dim(0,3);
0x55F2	0x2103    MOVS	R1, #3
0x55F4	0x2000    MOVS	R0, #0
0x55F6	0xF7FEFE31  BL	_set_value_dim+0
;RCUHAGER.c, 1661 :: 		}
L_main465:
;RCUHAGER.c, 1662 :: 		}
L_main463:
;RCUHAGER.c, 1663 :: 		if(ETHERNET_BUTTON_DEVICE_4==1){
0x55FA	0x481B    LDR	R0, [PC, #108]
0x55FC	0x7800    LDRB	R0, [R0, #0]
0x55FE	0x2801    CMP	R0, #1
0x5600	0xD11D    BNE	L_main466
;RCUHAGER.c, 1664 :: 		ETHERNET_BUTTON_DEVICE_4=0;
0x5602	0x2100    MOVS	R1, #0
0x5604	0x4818    LDR	R0, [PC, #96]
0x5606	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1665 :: 		if(ETHERNET_BUTTON_DIM4)
0x5608	0x4818    LDR	R0, [PC, #96]
0x560A	0x7800    LDRB	R0, [R0, #0]
0x560C	0xB148    CBZ	R0, L_main467
;RCUHAGER.c, 1667 :: 		out_relay|=RELAY_15;
0x560E	0x4914    LDR	R1, [PC, #80]
0x5610	0x6808    LDR	R0, [R1, #0]
0x5612	0xF4404080  ORR	R0, R0, #16384
0x5616	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1668 :: 		set_value_dim(VALUE4CHANNEL,4);
0x5618	0x4812    LDR	R0, [PC, #72]
0x561A	0x7800    LDRB	R0, [R0, #0]
0x561C	0x2104    MOVS	R1, #4
0x561E	0xF7FEFE1D  BL	_set_value_dim+0
;RCUHAGER.c, 1669 :: 		}
L_main467:
;RCUHAGER.c, 1670 :: 		if(!ETHERNET_BUTTON_DIM4)
0x5622	0x4812    LDR	R0, [PC, #72]
0x5624	0x7800    LDRB	R0, [R0, #0]
0x5626	0xB950    CBNZ	R0, L_main468
;RCUHAGER.c, 1672 :: 		out_relay&=~RELAY_15;
0x5628	0x4A0D    LDR	R2, [PC, #52]
0x562A	0x6811    LDR	R1, [R2, #0]
0x562C	0xF46F4080  MVN	R0, #16384
0x5630	0xEA010000  AND	R0, R1, R0, LSL #0
0x5634	0x6010    STR	R0, [R2, #0]
;RCUHAGER.c, 1673 :: 		set_value_dim(0,4);
0x5636	0x2104    MOVS	R1, #4
0x5638	0x2000    MOVS	R0, #0
0x563A	0xF7FEFE0F  BL	_set_value_dim+0
;RCUHAGER.c, 1674 :: 		}
L_main468:
;RCUHAGER.c, 1675 :: 		}
L_main466:
;RCUHAGER.c, 1891 :: 		SPI_Ethernet_doPacket();
0x563E	0xF7FEFE2F  BL	_SPI_Ethernet_doPacket+0
;RCUHAGER.c, 1893 :: 		if(flag_reset_ip==1){
0x5642	0x480B    LDR	R0, [PC, #44]
0x5644	0x7800    LDRB	R0, [R0, #0]
0x5646	0x2801    CMP	R0, #1
0x5648	0xD104    BNE	L_main469
;RCUHAGER.c, 1894 :: 		flag_reset_ip=0;
0x564A	0x2100    MOVS	R1, #0
0x564C	0x4808    LDR	R0, [PC, #32]
0x564E	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1895 :: 		goto RESET;
0x5650	0xF7FFBCC6  B	___main_RESET
;RCUHAGER.c, 1896 :: 		}
L_main469:
;RCUHAGER.c, 1915 :: 		}
0x5654	0xE56D    B	L_main417
;RCUHAGER.c, 1916 :: 		}
L_end_main:
L__main_end_loop:
0x5656	0xE7FE    B	L__main_end_loop
0x5658	0x004A2000  	_ETHERNET_BUTTON_DEVICE_3+0
0x565C	0x004B2000  	_ETHERNET_BUTTON_DIM3+0
0x5660	0x002C2000  	_out_relay+0
0x5664	0x00B62000  	_VALUE4CHANNEL+0
0x5668	0x004C2000  	_ETHERNET_BUTTON_DEVICE_4+0
0x566C	0x004D2000  	_ETHERNET_BUTTON_DIM4+0
0x5670	0x00102000  	_flag_reset_ip+0
; end of _main
_gpio_init:
;init.c, 134 :: 		void gpio_init(){
0x3EB0	0xB081    SUB	SP, SP, #4
0x3EB2	0xF8CDE000  STR	LR, [SP, #0]
;init.c, 135 :: 		RCC_APB2ENR=(1<<AFIOEN)|(1<<IOPAEN)|(1<<IOPBEN)|(1<<IOPCEN)|(1<<IOPDEN)|(1<<IOPEEN)|(1<<TIM1EN)|(1<<SPI1EN)|(1<<USART1EN);
0x3EB6	0xF645017D  MOVW	R1, #22653
0x3EBA	0x4859    LDR	R0, [PC, #356]
0x3EBC	0x6001    STR	R1, [R0, #0]
;init.c, 136 :: 		RCC_APB1ENR=(1<<UART4EN)|(1<<USART2EN);
0x3EBE	0xF44F2120  MOV	R1, #655360
0x3EC2	0x4858    LDR	R0, [PC, #352]
0x3EC4	0x6001    STR	R1, [R0, #0]
;init.c, 138 :: 		AFIO_MAPR|=0x02000000;
0x3EC6	0x4858    LDR	R0, [PC, #352]
0x3EC8	0x6800    LDR	R0, [R0, #0]
0x3ECA	0xF0407100  ORR	R1, R0, #33554432
0x3ECE	0x4856    LDR	R0, [PC, #344]
0x3ED0	0x6001    STR	R1, [R0, #0]
;init.c, 140 :: 		GPIOA_CRL&=0xffff0000;
0x3ED2	0x4856    LDR	R0, [PC, #344]
0x3ED4	0x6801    LDR	R1, [R0, #0]
0x3ED6	0x4856    LDR	R0, [PC, #344]
0x3ED8	0x4001    ANDS	R1, R0
0x3EDA	0x4854    LDR	R0, [PC, #336]
0x3EDC	0x6001    STR	R1, [R0, #0]
;init.c, 141 :: 		GPIOA_CRL|=0x00004938;
0x3EDE	0x4853    LDR	R0, [PC, #332]
0x3EE0	0x6801    LDR	R1, [R0, #0]
0x3EE2	0xF6441038  MOVW	R0, #18744
0x3EE6	0x4301    ORRS	R1, R0
0x3EE8	0x4850    LDR	R0, [PC, #320]
0x3EEA	0x6001    STR	R1, [R0, #0]
;init.c, 142 :: 		GPIOA_CRH&=0x0ff00000;
0x3EEC	0x4851    LDR	R0, [PC, #324]
0x3EEE	0x6800    LDR	R0, [R0, #0]
0x3EF0	0xF000617F  AND	R1, R0, #267386880
0x3EF4	0x484F    LDR	R0, [PC, #316]
0x3EF6	0x6001    STR	R1, [R0, #0]
;init.c, 143 :: 		GPIOA_CRH|=0x30003490;
0x3EF8	0x484E    LDR	R0, [PC, #312]
0x3EFA	0x6801    LDR	R1, [R0, #0]
0x3EFC	0x484E    LDR	R0, [PC, #312]
0x3EFE	0x4301    ORRS	R1, R0
0x3F00	0x484C    LDR	R0, [PC, #304]
0x3F02	0x6001    STR	R1, [R0, #0]
;init.c, 144 :: 		GPIOA_ODR=0;
0x3F04	0x2100    MOVS	R1, #0
0x3F06	0x484D    LDR	R0, [PC, #308]
0x3F08	0x6001    STR	R1, [R0, #0]
;init.c, 145 :: 		GPIOA_ODR|=0B0000000000000001;
0x3F0A	0x484C    LDR	R0, [PC, #304]
0x3F0C	0x6800    LDR	R0, [R0, #0]
0x3F0E	0xF0400101  ORR	R1, R0, #1
0x3F12	0x484A    LDR	R0, [PC, #296]
0x3F14	0x6001    STR	R1, [R0, #0]
;init.c, 147 :: 		GPIOB_CRL&=0x00fff000;
0x3F16	0x484A    LDR	R0, [PC, #296]
0x3F18	0x6801    LDR	R1, [R0, #0]
0x3F1A	0x484A    LDR	R0, [PC, #296]
0x3F1C	0x4001    ANDS	R1, R0
0x3F1E	0x4848    LDR	R0, [PC, #288]
0x3F20	0x6001    STR	R1, [R0, #0]
;init.c, 148 :: 		GPIOB_CRL|=0x38000383;
0x3F22	0x4847    LDR	R0, [PC, #284]
0x3F24	0x6801    LDR	R1, [R0, #0]
0x3F26	0x4848    LDR	R0, [PC, #288]
0x3F28	0x4301    ORRS	R1, R0
0x3F2A	0x4845    LDR	R0, [PC, #276]
0x3F2C	0x6001    STR	R1, [R0, #0]
;init.c, 149 :: 		GPIOB_CRH=0;
0x3F2E	0x2100    MOVS	R1, #0
0x3F30	0x4846    LDR	R0, [PC, #280]
0x3F32	0x6001    STR	R1, [R0, #0]
;init.c, 150 :: 		GPIOB_CRH|=0x83838338;
0x3F34	0x4845    LDR	R0, [PC, #276]
0x3F36	0x6801    LDR	R1, [R0, #0]
0x3F38	0x4845    LDR	R0, [PC, #276]
0x3F3A	0x4301    ORRS	R1, R0
0x3F3C	0x4843    LDR	R0, [PC, #268]
0x3F3E	0x6001    STR	R1, [R0, #0]
;init.c, 151 :: 		GPIOB_ODR=0;
0x3F40	0x2100    MOVS	R1, #0
0x3F42	0x4844    LDR	R0, [PC, #272]
0x3F44	0x6001    STR	R1, [R0, #0]
;init.c, 152 :: 		GPIOB_ODR|=0B1010100101000010;
0x3F46	0x4843    LDR	R0, [PC, #268]
0x3F48	0x6801    LDR	R1, [R0, #0]
0x3F4A	0xF64A1042  MOVW	R0, #43330
0x3F4E	0x4301    ORRS	R1, R0
0x3F50	0x4840    LDR	R0, [PC, #256]
0x3F52	0x6001    STR	R1, [R0, #0]
;init.c, 154 :: 		GPIOC_CRL&=0x000f0000;
0x3F54	0x4840    LDR	R0, [PC, #256]
0x3F56	0x6800    LDR	R0, [R0, #0]
0x3F58	0xF4002170  AND	R1, R0, #983040
0x3F5C	0x483E    LDR	R0, [PC, #248]
0x3F5E	0x6001    STR	R1, [R0, #0]
;init.c, 155 :: 		GPIOC_CRL|=0x83803838;
0x3F60	0x483D    LDR	R0, [PC, #244]
0x3F62	0x6801    LDR	R1, [R0, #0]
0x3F64	0x483D    LDR	R0, [PC, #244]
0x3F66	0x4301    ORRS	R1, R0
0x3F68	0x483B    LDR	R0, [PC, #236]
0x3F6A	0x6001    STR	R1, [R0, #0]
;init.c, 156 :: 		GPIOC_CRH&=0xff0000f0;
0x3F6C	0x483C    LDR	R0, [PC, #240]
0x3F6E	0x6801    LDR	R1, [R0, #0]
0x3F70	0x483C    LDR	R0, [PC, #240]
0x3F72	0x4001    ANDS	R1, R0
0x3F74	0x483A    LDR	R0, [PC, #232]
0x3F76	0x6001    STR	R1, [R0, #0]
;init.c, 157 :: 		GPIOC_CRH|=0x00234903;
0x3F78	0x4839    LDR	R0, [PC, #228]
0x3F7A	0x6801    LDR	R1, [R0, #0]
0x3F7C	0x483A    LDR	R0, [PC, #232]
0x3F7E	0x4301    ORRS	R1, R0
0x3F80	0x4837    LDR	R0, [PC, #220]
0x3F82	0x6001    STR	R1, [R0, #0]
;init.c, 158 :: 		GPIOC_ODR=0;
0x3F84	0x2100    MOVS	R1, #0
0x3F86	0x4839    LDR	R0, [PC, #228]
0x3F88	0x6001    STR	R1, [R0, #0]
;init.c, 159 :: 		GPIOC_ODR|=0B0000000010100101;
0x3F8A	0x4838    LDR	R0, [PC, #224]
0x3F8C	0x6800    LDR	R0, [R0, #0]
0x3F8E	0xF04001A5  ORR	R1, R0, #165
0x3F92	0x4836    LDR	R0, [PC, #216]
0x3F94	0x6001    STR	R1, [R0, #0]
;init.c, 161 :: 		GPIOD_CRL&=0xff000000;
0x3F96	0x4836    LDR	R0, [PC, #216]
0x3F98	0x6800    LDR	R0, [R0, #0]
0x3F9A	0xF000417F  AND	R1, R0, #-16777216
0x3F9E	0x4834    LDR	R0, [PC, #208]
0x3FA0	0x6001    STR	R1, [R0, #0]
;init.c, 162 :: 		GPIOD_CRL|=0x00833333;
0x3FA2	0x4833    LDR	R0, [PC, #204]
0x3FA4	0x6801    LDR	R1, [R0, #0]
0x3FA6	0x4833    LDR	R0, [PC, #204]
0x3FA8	0x4301    ORRS	R1, R0
0x3FAA	0x4831    LDR	R0, [PC, #196]
0x3FAC	0x6001    STR	R1, [R0, #0]
;init.c, 163 :: 		GPIOD_CRH=0;
0x3FAE	0x2100    MOVS	R1, #0
0x3FB0	0x4831    LDR	R0, [PC, #196]
0x3FB2	0x6001    STR	R1, [R0, #0]
;init.c, 164 :: 		GPIOD_CRH|=0x83838383;
0x3FB4	0x4830    LDR	R0, [PC, #192]
0x3FB6	0x6800    LDR	R0, [R0, #0]
0x3FB8	0xF0403183  ORR	R1, R0, #-2088533117
0x3FBC	0x482E    LDR	R0, [PC, #184]
0x3FBE	0x6001    STR	R1, [R0, #0]
;init.c, 165 :: 		GPIOD_ODR=0;
0x3FC0	0x2100    MOVS	R1, #0
0x3FC2	0x482E    LDR	R0, [PC, #184]
0x3FC4	0x6001    STR	R1, [R0, #0]
;init.c, 166 :: 		GPIOD_ODR|=0B1010101000100000;
0x3FC6	0x482D    LDR	R0, [PC, #180]
0x3FC8	0x6801    LDR	R1, [R0, #0]
0x3FCA	0xF64A2020  MOVW	R0, #43552
0x3FCE	0x4301    ORRS	R1, R0
0x3FD0	0x482A    LDR	R0, [PC, #168]
0x3FD2	0x6001    STR	R1, [R0, #0]
;init.c, 168 :: 		GPIOE_CRL=0;
0x3FD4	0x2100    MOVS	R1, #0
0x3FD6	0x482A    LDR	R0, [PC, #168]
0x3FD8	0x6001    STR	R1, [R0, #0]
;init.c, 169 :: 		GPIOE_CRL|=0x88383838;
0x3FDA	0x4829    LDR	R0, [PC, #164]
0x3FDC	0x6801    LDR	R1, [R0, #0]
0x3FDE	0x4829    LDR	R0, [PC, #164]
0x3FE0	0x4301    ORRS	R1, R0
0x3FE2	0x4827    LDR	R0, [PC, #156]
0x3FE4	0x6001    STR	R1, [R0, #0]
;init.c, 170 :: 		GPIOE_CRH=0;
0x3FE6	0x2100    MOVS	R1, #0
0x3FE8	0x4827    LDR	R0, [PC, #156]
0x3FEA	0x6001    STR	R1, [R0, #0]
;init.c, 171 :: 		GPIOE_CRH|=0x83838383;
0x3FEC	0x4826    LDR	R0, [PC, #152]
0x3FEE	0x6800    LDR	R0, [R0, #0]
0x3FF0	0xF0403183  ORR	R1, R0, #-2088533117
0x3FF4	0x4824    LDR	R0, [PC, #144]
0x3FF6	0x6001    STR	R1, [R0, #0]
;init.c, 172 :: 		GPIOE_ODR=0;
0x3FF8	0x2100    MOVS	R1, #0
0x3FFA	0x4824    LDR	R0, [PC, #144]
0x3FFC	0x6001    STR	R1, [R0, #0]
;init.c, 173 :: 		GPIOE_ODR|=0B1010101011010101;
0x3FFE	0x4823    LDR	R0, [PC, #140]
0x4000	0x6801    LDR	R1, [R0, #0]
0x4002	0xF64A20D5  MOVW	R0, #43733
0x4006	0x4301    ORRS	R1, R0
0x4008	0x4820    LDR	R0, [PC, #128]
0x400A	0x6001    STR	R1, [R0, #0]
;init.c, 174 :: 		GPIO_Digital_Input(&GPIOD_IDR, _GPIO_PINMASK_7);
0x400C	0xF2400180  MOVW	R1, #128
0x4010	0x481F    LDR	R0, [PC, #124]
0x4012	0xF7FFFBB5  BL	_GPIO_Digital_Input+0
;init.c, 175 :: 		}
L_end_gpio_init:
0x4016	0xF8DDE000  LDR	LR, [SP, #0]
0x401A	0xB001    ADD	SP, SP, #4
0x401C	0x4770    BX	LR
0x401E	0xBF00    NOP
0x4020	0x10184002  	RCC_APB2ENR+0
0x4024	0x101C4002  	RCC_APB1ENR+0
0x4028	0x00044001  	AFIO_MAPR+0
0x402C	0x08004001  	GPIOA_CRL+0
0x4030	0x0000FFFF  	#-65536
0x4034	0x08044001  	GPIOA_CRH+0
0x4038	0x34903000  	#805319824
0x403C	0x080C4001  	GPIOA_ODR+0
0x4040	0x0C004001  	GPIOB_CRL+0
0x4044	0xF00000FF  	#16773120
0x4048	0x03833800  	#939524995
0x404C	0x0C044001  	GPIOB_CRH+0
0x4050	0x83388383  	#-2088533192
0x4054	0x0C0C4001  	GPIOB_ODR+0
0x4058	0x10004001  	GPIOC_CRL+0
0x405C	0x38388380  	#-2088749000
0x4060	0x10044001  	GPIOC_CRH+0
0x4064	0x00F0FF00  	#-16776976
0x4068	0x49030023  	#2312451
0x406C	0x100C4001  	GPIOC_ODR+0
0x4070	0x14004001  	GPIOD_CRL+0
0x4074	0x33330083  	#8598323
0x4078	0x14044001  	GPIOD_CRH+0
0x407C	0x140C4001  	GPIOD_ODR+0
0x4080	0x18004001  	GPIOE_CRL+0
0x4084	0x38388838  	#-2009581512
0x4088	0x18044001  	GPIOE_CRH+0
0x408C	0x180C4001  	GPIOE_ODR+0
0x4090	0x14084001  	GPIOD_IDR+0
; end of _gpio_init
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x3780	0xB081    SUB	SP, SP, #4
0x3782	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x3786	0xF04F0242  MOV	R2, #66
0x378A	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x378C	0xF7FFFC80  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x3790	0xF8DDE000  LDR	LR, [SP, #0]
0x3794	0xB001    ADD	SP, SP, #4
0x3796	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x3090	0xB081    SUB	SP, SP, #4
0x3092	0xF8CDE000  STR	LR, [SP, #0]
0x3096	0xB28C    UXTH	R4, R1
0x3098	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x309A	0x4B77    LDR	R3, [PC, #476]
0x309C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x30A0	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x30A2	0x4618    MOV	R0, R3
0x30A4	0xF7FFF936  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x30A8	0xF1B40FFF  CMP	R4, #255
0x30AC	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x30AE	0x4B73    LDR	R3, [PC, #460]
0x30B0	0x429D    CMP	R5, R3
0x30B2	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x30B4	0xF04F3333  MOV	R3, #858993459
0x30B8	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x30BA	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x30BC	0x2D42    CMP	R5, #66
0x30BE	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x30C0	0xF04F3344  MOV	R3, #1145324612
0x30C4	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x30C6	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x30C8	0xF64F73FF  MOVW	R3, #65535
0x30CC	0x429C    CMP	R4, R3
0x30CE	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x30D0	0x4B6A    LDR	R3, [PC, #424]
0x30D2	0x429D    CMP	R5, R3
0x30D4	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x30D6	0xF04F3333  MOV	R3, #858993459
0x30DA	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x30DC	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x30DE	0xF04F3333  MOV	R3, #858993459
0x30E2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x30E4	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x30E6	0x2D42    CMP	R5, #66
0x30E8	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x30EA	0xF04F3344  MOV	R3, #1145324612
0x30EE	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x30F0	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x30F2	0xF04F3344  MOV	R3, #1145324612
0x30F6	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x30F8	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x30FA	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x30FC	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x30FE	0xF0050301  AND	R3, R5, #1
0x3102	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x3104	0x2100    MOVS	R1, #0
0x3106	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x3108	0xF0050302  AND	R3, R5, #2
0x310C	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x310E	0xF40573C0  AND	R3, R5, #384
0x3112	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x3114	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x3116	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x3118	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x311A	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x311C	0xF0050304  AND	R3, R5, #4
0x3120	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x3122	0xF0050320  AND	R3, R5, #32
0x3126	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x3128	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x312A	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x312C	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x312E	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x3130	0xF0050308  AND	R3, R5, #8
0x3134	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x3136	0xF0050320  AND	R3, R5, #32
0x313A	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x313C	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x313E	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x3140	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x3142	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x3144	0x4B4E    LDR	R3, [PC, #312]
0x3146	0xEA050303  AND	R3, R5, R3, LSL #0
0x314A	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x314C	0x2003    MOVS	R0, #3
0x314E	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x3150	0xF4057300  AND	R3, R5, #512
0x3154	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x3156	0x2002    MOVS	R0, #2
0x3158	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x315A	0xF4056380  AND	R3, R5, #1024
0x315E	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x3160	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x3162	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x3164	0xF005030C  AND	R3, R5, #12
0x3168	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x316A	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x316C	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x316E	0xF00403FF  AND	R3, R4, #255
0x3172	0xB29B    UXTH	R3, R3
0x3174	0x2B00    CMP	R3, #0
0x3176	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x3178	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x317A	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x317C	0xFA1FF884  UXTH	R8, R4
0x3180	0x4632    MOV	R2, R6
0x3182	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x3184	0x2808    CMP	R0, #8
0x3186	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x3188	0xF04F0301  MOV	R3, #1
0x318C	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x3190	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x3194	0x42A3    CMP	R3, R4
0x3196	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x3198	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x319A	0xF04F030F  MOV	R3, #15
0x319E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x31A0	0x43DB    MVN	R3, R3
0x31A2	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x31A6	0xFA01F305  LSL	R3, R1, R5
0x31AA	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x31AE	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x31B0	0xF4067381  AND	R3, R6, #258
0x31B4	0xF5B37F81  CMP	R3, #258
0x31B8	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x31BA	0xF2020414  ADDW	R4, R2, #20
0x31BE	0xF04F0301  MOV	R3, #1
0x31C2	0x4083    LSLS	R3, R0
0x31C4	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x31C6	0xF0060382  AND	R3, R6, #130
0x31CA	0x2B82    CMP	R3, #130
0x31CC	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x31CE	0xF2020410  ADDW	R4, R2, #16
0x31D2	0xF04F0301  MOV	R3, #1
0x31D6	0x4083    LSLS	R3, R0
0x31D8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x31DA	0x462F    MOV	R7, R5
0x31DC	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x31DE	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x31E0	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x31E2	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x31E4	0xFA1FF088  UXTH	R0, R8
0x31E8	0x460F    MOV	R7, R1
0x31EA	0x4631    MOV	R1, R6
0x31EC	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x31EE	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x31F0	0x460F    MOV	R7, R1
0x31F2	0x4629    MOV	R1, R5
0x31F4	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x31F6	0xF1B00FFF  CMP	R0, #255
0x31FA	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x31FC	0x1D33    ADDS	R3, R6, #4
0x31FE	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x3202	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x3204	0x2A08    CMP	R2, #8
0x3206	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x3208	0xF2020408  ADDW	R4, R2, #8
0x320C	0xF04F0301  MOV	R3, #1
0x3210	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x3214	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x3218	0x42A3    CMP	R3, R4
0x321A	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x321C	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x321E	0xF04F030F  MOV	R3, #15
0x3222	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x3224	0x43DB    MVN	R3, R3
0x3226	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x322A	0xFA07F305  LSL	R3, R7, R5
0x322E	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x3232	0xF4017381  AND	R3, R1, #258
0x3236	0xF5B37F81  CMP	R3, #258
0x323A	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x323C	0xF2060514  ADDW	R5, R6, #20
0x3240	0xF2020408  ADDW	R4, R2, #8
0x3244	0xF04F0301  MOV	R3, #1
0x3248	0x40A3    LSLS	R3, R4
0x324A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x324C	0xF0010382  AND	R3, R1, #130
0x3250	0x2B82    CMP	R3, #130
0x3252	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x3254	0xF2060510  ADDW	R5, R6, #16
0x3258	0xF2020408  ADDW	R4, R2, #8
0x325C	0xF04F0301  MOV	R3, #1
0x3260	0x40A3    LSLS	R3, R4
0x3262	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x3264	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x3266	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x3268	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x326A	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x326C	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x3270	0xF8DDE000  LDR	LR, [SP, #0]
0x3274	0xB001    ADD	SP, SP, #4
0x3276	0x4770    BX	LR
0x3278	0xFC00FFFF  	#-1024
0x327C	0x00140008  	#524308
0x3280	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x2314	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x2316	0x4919    LDR	R1, [PC, #100]
0x2318	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x231C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x231E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x2320	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x2322	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x2324	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x2326	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x2328	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x232A	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x232C	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x232E	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x2330	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x2332	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x2334	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x2336	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x2338	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x233A	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x233E	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x2340	0x490F    LDR	R1, [PC, #60]
0x2342	0x4288    CMP	R0, R1
0x2344	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x2346	0x490F    LDR	R1, [PC, #60]
0x2348	0x4288    CMP	R0, R1
0x234A	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x234C	0x490E    LDR	R1, [PC, #56]
0x234E	0x4288    CMP	R0, R1
0x2350	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x2352	0x490E    LDR	R1, [PC, #56]
0x2354	0x4288    CMP	R0, R1
0x2356	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x2358	0x490D    LDR	R1, [PC, #52]
0x235A	0x4288    CMP	R0, R1
0x235C	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x235E	0x490D    LDR	R1, [PC, #52]
0x2360	0x4288    CMP	R0, R1
0x2362	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x2364	0x490C    LDR	R1, [PC, #48]
0x2366	0x4288    CMP	R0, R1
0x2368	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x236A	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x236C	0x490B    LDR	R1, [PC, #44]
0x236E	0x6809    LDR	R1, [R1, #0]
0x2370	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x2374	0x4909    LDR	R1, [PC, #36]
0x2376	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x2378	0xB001    ADD	SP, SP, #4
0x237A	0x4770    BX	LR
0x237C	0xFC00FFFF  	#-1024
0x2380	0x08004001  	#1073809408
0x2384	0x0C004001  	#1073810432
0x2388	0x10004001  	#1073811456
0x238C	0x14004001  	#1073812480
0x2390	0x18004001  	#1073813504
0x2394	0x1C004001  	#1073814528
0x2398	0x20004001  	#1073815552
0x239C	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x3E94	0xB081    SUB	SP, SP, #4
0x3E96	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x3E9A	0x4A04    LDR	R2, [PC, #16]
0x3E9C	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x3E9E	0xF7FFF8F7  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x3EA2	0xF8DDE000  LDR	LR, [SP, #0]
0x3EA6	0xB001    ADD	SP, SP, #4
0x3EA8	0x4770    BX	LR
0x3EAA	0xBF00    NOP
0x3EAC	0x00140008  	#524308
; end of _GPIO_Digital_Output
_IP_FIRST_TIME:
;RCUHAGER.c, 1388 :: 		void IP_FIRST_TIME() org 0x00007FC0
;RCUHAGER.c, 1390 :: 		IP_NULL=0xCACBEDAC;
0x7FC0	0x480A    LDR	R0, [PC, #40]
0x7FC2	0x490B    LDR	R1, [PC, #44]
0x7FC4	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1391 :: 		IP_NULL=0xC0A80178;
0x7FC6	0x480B    LDR	R0, [PC, #44]
0x7FC8	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1392 :: 		IP_NULL=0xC0A80179;
0x7FCA	0x480B    LDR	R0, [PC, #44]
0x7FCC	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1393 :: 		IP_NULL=0xC0A8017A;
0x7FCE	0x480B    LDR	R0, [PC, #44]
0x7FD0	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1394 :: 		IP_NULL=0xC0A8017B;
0x7FD2	0x480B    LDR	R0, [PC, #44]
0x7FD4	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1395 :: 		IP_NULL=0xAC10007B;
0x7FD6	0x480B    LDR	R0, [PC, #44]
0x7FD8	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1396 :: 		IP_NULL=0xC0A8017D;
0x7FDA	0x480B    LDR	R0, [PC, #44]
0x7FDC	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1397 :: 		IP_NULL=0xC0A8017E;
0x7FDE	0x480B    LDR	R0, [PC, #44]
0x7FE0	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1398 :: 		IP_NULL=0xC0A8017F;
0x7FE2	0x480B    LDR	R0, [PC, #44]
0x7FE4	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1399 :: 		asm nop;
0x7FE6	0xBF00    NOP
;RCUHAGER.c, 1400 :: 		asm nop;
0x7FE8	0xBF00    NOP
;RCUHAGER.c, 1401 :: 		}
L_end_IP_FIRST_TIME:
0x7FEA	0x4770    BX	LR
0x7FEC	0xEDACCACB  	#-892605012
0x7FF0	0x00902000  	_IP_NULL+0
0x7FF4	0x0178C0A8  	#-1062731400
0x7FF8	0x0179C0A8  	#-1062731399
0x7FFC	0x017AC0A8  	#-1062731398
0x8000	0x017BC0A8  	#-1062731397
0x8004	0x007BAC10  	#-1408237445
0x8008	0x017DC0A8  	#-1062731395
0x800C	0x017EC0A8  	#-1062731394
0x8010	0x017FC0A8  	#-1062731393
; end of _IP_FIRST_TIME
_xuat_32bit:
;init.c, 2 :: 		void xuat_32bit(unsigned long data_dich){
0x3E20	0x4601    MOV	R1, R0
; data_dich start address is: 4 (R1)
;init.c, 3 :: 		unsigned char vt_dich=32;
0x3E22	0x2020    MOVS	R0, #32
;init.c, 4 :: 		unsigned long shift_data=data_dich;
; shift_data start address is: 12 (R3)
0x3E24	0x460B    MOV	R3, R1
; data_dich end address is: 4 (R1)
;init.c, 5 :: 		OE=1;
0x3E26	0x2201    MOVS	R2, #1
0x3E28	0xB252    SXTB	R2, R2
0x3E2A	0x4916    LDR	R1, [PC, #88]
0x3E2C	0x600A    STR	R2, [R1, #0]
; shift_data end address is: 12 (R3)
0x3E2E	0xB2C2    UXTB	R2, R0
0x3E30	0x4618    MOV	R0, R3
;init.c, 6 :: 		do{
0x3E32	0xE000    B	L_xuat_32bit0
L__xuat_32bit470:
;init.c, 11 :: 		}while(vt_dich>0);
0x3E34	0xB2DA    UXTB	R2, R3
;init.c, 6 :: 		do{
L_xuat_32bit0:
;init.c, 7 :: 		vt_dich--;
; vt_dich start address is: 8 (R2)
0x3E36	0x1E51    SUBS	R1, R2, #1
0x3E38	0xB2C9    UXTB	R1, R1
; vt_dich end address is: 8 (R2)
; vt_dich start address is: 12 (R3)
0x3E3A	0xB2CB    UXTB	R3, R1
;init.c, 8 :: 		DS=(shift_data>>vt_dich);
0x3E3C	0xFA20F201  LSR	R2, R0, R1
0x3E40	0x4911    LDR	R1, [PC, #68]
0x3E42	0x600A    STR	R2, [R1, #0]
;init.c, 9 :: 		xung_dich
0x3E44	0x2200    MOVS	R2, #0
0x3E46	0xB252    SXTB	R2, R2
0x3E48	0x4910    LDR	R1, [PC, #64]
0x3E4A	0x600A    STR	R2, [R1, #0]
0x3E4C	0x2201    MOVS	R2, #1
0x3E4E	0xB252    SXTB	R2, R2
0x3E50	0x490E    LDR	R1, [PC, #56]
0x3E52	0x600A    STR	R2, [R1, #0]
;init.c, 10 :: 		delay_us(2);
0x3E54	0xF2400717  MOVW	R7, #23
0x3E58	0xF2C00700  MOVT	R7, #0
0x3E5C	0xBF00    NOP
0x3E5E	0xBF00    NOP
L_xuat_32bit3:
0x3E60	0x1E7F    SUBS	R7, R7, #1
0x3E62	0xD1FD    BNE	L_xuat_32bit3
0x3E64	0xBF00    NOP
0x3E66	0xBF00    NOP
0x3E68	0xBF00    NOP
;init.c, 11 :: 		}while(vt_dich>0);
0x3E6A	0x2B00    CMP	R3, #0
0x3E6C	0xD8E2    BHI	L__xuat_32bit470
; vt_dich end address is: 12 (R3)
;init.c, 12 :: 		OE=0;
0x3E6E	0x2200    MOVS	R2, #0
0x3E70	0xB252    SXTB	R2, R2
0x3E72	0x4904    LDR	R1, [PC, #16]
0x3E74	0x600A    STR	R2, [R1, #0]
;init.c, 13 :: 		xung_xuat
0x3E76	0x4906    LDR	R1, [PC, #24]
0x3E78	0x600A    STR	R2, [R1, #0]
0x3E7A	0x2201    MOVS	R2, #1
0x3E7C	0xB252    SXTB	R2, R2
0x3E7E	0x4904    LDR	R1, [PC, #16]
0x3E80	0x600A    STR	R2, [R1, #0]
;init.c, 14 :: 		}
L_end_xuat_32bit:
0x3E82	0x4770    BX	LR
0x3E84	0x81844222  	GPIOD_ODR+0
0x3E88	0x81884222  	GPIOD_ODR+0
0x3E8C	0x01B04222  	GPIOC_ODR+0
0x3E90	0x81804222  	GPIOD_ODR+0
; end of _xuat_32bit
_usart2_init:
;init.c, 100 :: 		void usart2_init(){
;init.c, 101 :: 		USART2_CR1bits.UE=1; // enable uart1
0x4134	0x2201    MOVS	R2, #1
0x4136	0xB252    SXTB	R2, R2
0x4138	0x480C    LDR	R0, [PC, #48]
0x413A	0x6002    STR	R2, [R0, #0]
;init.c, 102 :: 		USART2_BRR=0X1D4C;    // bauld=9600;
0x413C	0xF641514C  MOVW	R1, #7500
0x4140	0x480B    LDR	R0, [PC, #44]
0x4142	0x6001    STR	R1, [R0, #0]
;init.c, 103 :: 		USART2_CR1bits.M=0;  // 8bit data
0x4144	0x2100    MOVS	R1, #0
0x4146	0xB249    SXTB	R1, R1
0x4148	0x480A    LDR	R0, [PC, #40]
0x414A	0x6001    STR	R1, [R0, #0]
;init.c, 104 :: 		USART2_CR1bits.PCE=0; // no parity
0x414C	0x480A    LDR	R0, [PC, #40]
0x414E	0x6001    STR	R1, [R0, #0]
;init.c, 105 :: 		USART2_CR1bits.RXNEIE=1;// enable interrupt receiver
0x4150	0x480A    LDR	R0, [PC, #40]
0x4152	0x6002    STR	R2, [R0, #0]
;init.c, 106 :: 		USART2_CR1bits.RE=1; // enable receiver
0x4154	0x480A    LDR	R0, [PC, #40]
0x4156	0x6002    STR	R2, [R0, #0]
;init.c, 107 :: 		USART2_CR1bits.TE=1;  //enable transmitter
0x4158	0x480A    LDR	R0, [PC, #40]
0x415A	0x6002    STR	R2, [R0, #0]
;init.c, 108 :: 		USART2_CR2=0;   // 1 stop bit
0x415C	0x2100    MOVS	R1, #0
0x415E	0x480A    LDR	R0, [PC, #40]
0x4160	0x6001    STR	R1, [R0, #0]
;init.c, 109 :: 		USART2_CR3=0;
0x4162	0x2100    MOVS	R1, #0
0x4164	0x4809    LDR	R0, [PC, #36]
0x4166	0x6001    STR	R1, [R0, #0]
;init.c, 113 :: 		}
L_end_usart2_init:
0x4168	0x4770    BX	LR
0x416A	0xBF00    NOP
0x416C	0x81B44208  	USART2_CR1bits+0
0x4170	0x44084000  	USART2_BRR+0
0x4174	0x81B04208  	USART2_CR1bits+0
0x4178	0x81A84208  	USART2_CR1bits+0
0x417C	0x81944208  	USART2_CR1bits+0
0x4180	0x81884208  	USART2_CR1bits+0
0x4184	0x818C4208  	USART2_CR1bits+0
0x4188	0x44104000  	USART2_CR2+0
0x418C	0x44144000  	USART2_CR3+0
; end of _usart2_init
_uart4__init:
;init.c, 57 :: 		void uart4__init(){
;init.c, 59 :: 		UART4_CR1bits.UE=1; // enable uart1
0x43C4	0x2201    MOVS	R2, #1
0x43C6	0xB252    SXTB	R2, R2
0x43C8	0x4811    LDR	R0, [PC, #68]
0x43CA	0x6002    STR	R2, [R0, #0]
;init.c, 60 :: 		UART4_CR1bits.M=0;  // 8bit data
0x43CC	0x2100    MOVS	R1, #0
0x43CE	0xB249    SXTB	R1, R1
0x43D0	0x4810    LDR	R0, [PC, #64]
0x43D2	0x6001    STR	R1, [R0, #0]
;init.c, 61 :: 		UART4_CR1bits.PCE=0; // no parity
0x43D4	0x4810    LDR	R0, [PC, #64]
0x43D6	0x6001    STR	R1, [R0, #0]
;init.c, 62 :: 		UART4_CR1bits.RXNEIE=1;// enable interrupt receiver
0x43D8	0x4810    LDR	R0, [PC, #64]
0x43DA	0x6002    STR	R2, [R0, #0]
;init.c, 63 :: 		UART4_CR1bits.RE=1; // enable receiver
0x43DC	0x4810    LDR	R0, [PC, #64]
0x43DE	0x6002    STR	R2, [R0, #0]
;init.c, 64 :: 		UART4_CR1bits.TE=1;  //enable transmitter
0x43E0	0x4810    LDR	R0, [PC, #64]
0x43E2	0x6002    STR	R2, [R0, #0]
;init.c, 67 :: 		UART4_BRR=0X0271;   // bauld=115200
0x43E4	0xF2402171  MOVW	R1, #625
0x43E8	0x480F    LDR	R0, [PC, #60]
0x43EA	0x6001    STR	R1, [R0, #0]
;init.c, 68 :: 		UART4_CR2=0;   // 1 stop bit
0x43EC	0x2100    MOVS	R1, #0
0x43EE	0x480F    LDR	R0, [PC, #60]
0x43F0	0x6001    STR	R1, [R0, #0]
;init.c, 69 :: 		UART4_CR3=0;
0x43F2	0x2100    MOVS	R1, #0
0x43F4	0x480E    LDR	R0, [PC, #56]
0x43F6	0x6001    STR	R1, [R0, #0]
;init.c, 71 :: 		NVIC_SETENA1bits.SETENA52=1; //enable interrupt usart
0x43F8	0x490E    LDR	R1, [PC, #56]
0x43FA	0x6808    LDR	R0, [R1, #0]
0x43FC	0xF3625014  BFI	R0, R2, #20, #1
0x4400	0x6008    STR	R0, [R1, #0]
;init.c, 72 :: 		NVIC_IP14bits.PRI_59=0x00; // priority
0x4402	0x2200    MOVS	R2, #0
0x4404	0x490C    LDR	R1, [PC, #48]
0x4406	0x6808    LDR	R0, [R1, #0]
0x4408	0xF362601F  BFI	R0, R2, #24, #8
0x440C	0x6008    STR	R0, [R1, #0]
;init.c, 73 :: 		}
L_end_uart4__init:
0x440E	0x4770    BX	LR
0x4410	0x81B44209  	UART4_CR1bits+0
0x4414	0x81B04209  	UART4_CR1bits+0
0x4418	0x81A84209  	UART4_CR1bits+0
0x441C	0x81944209  	UART4_CR1bits+0
0x4420	0x81884209  	UART4_CR1bits+0
0x4424	0x818C4209  	UART4_CR1bits+0
0x4428	0x4C084000  	UART4_BRR+0
0x442C	0x4C104000  	UART4_CR2+0
0x4430	0x4C144000  	UART4_CR3+0
0x4434	0xE104E000  	NVIC_SETENA1bits+0
0x4438	0xE438E000  	NVIC_IP14bits+0
; end of _uart4__init
_timer1_init:
;init.c, 16 :: 		void timer1_init(){ //20 ms
;init.c, 17 :: 		TIM1_CR1bits.DIR_=0;  // directon 0:upcounter, 1: down
0x4340	0x2100    MOVS	R1, #0
0x4342	0xB249    SXTB	R1, R1
0x4344	0x4814    LDR	R0, [PC, #80]
0x4346	0x6001    STR	R1, [R0, #0]
;init.c, 18 :: 		TIM1_CR1bits.ARPE=0; // auto-reload Preload Enable
0x4348	0x4814    LDR	R0, [PC, #80]
0x434A	0x6001    STR	R1, [R0, #0]
;init.c, 19 :: 		TIM1_CR1bits.OPM=0;     // one pulse mode / 0: counter non-stop; 1: stop when CEN bit clear
0x434C	0x4814    LDR	R0, [PC, #80]
0x434E	0x6001    STR	R1, [R0, #0]
;init.c, 20 :: 		TIM1_PSC=10000;  // PRESCALE VALUE(16bit)  frequency = Fclk/(PSC+1)
0x4350	0xF2427110  MOVW	R1, #10000
0x4354	0x4813    LDR	R0, [PC, #76]
0x4356	0x6001    STR	R1, [R0, #0]
;init.c, 21 :: 		TIM1_ARR=320;    // AUTO-RELOAD VALUE
0x4358	0xF2401140  MOVW	R1, #320
0x435C	0x4812    LDR	R0, [PC, #72]
0x435E	0x6001    STR	R1, [R0, #0]
;init.c, 24 :: 		TIM1_CNT=0;      // counter value
0x4360	0x2100    MOVS	R1, #0
0x4362	0x4812    LDR	R0, [PC, #72]
0x4364	0x6001    STR	R1, [R0, #0]
;init.c, 25 :: 		TIM1_DIERbits.UIE=1;  // DMA interrup enable Register  - UIE: update interrup enable
0x4366	0x2301    MOVS	R3, #1
0x4368	0xB25B    SXTB	R3, R3
0x436A	0x4811    LDR	R0, [PC, #68]
0x436C	0x6003    STR	R3, [R0, #0]
;init.c, 26 :: 		NVIC_SETENA0bits.SETENA25=1;
0x436E	0x4911    LDR	R1, [PC, #68]
0x4370	0x6808    LDR	R0, [R1, #0]
0x4372	0xF3636059  BFI	R0, R3, #25, #1
0x4376	0x6008    STR	R0, [R1, #0]
;init.c, 27 :: 		NVIC_IP6bits.PRI_25=0x00;
0x4378	0x2200    MOVS	R2, #0
0x437A	0x490F    LDR	R1, [PC, #60]
0x437C	0x8808    LDRH	R0, [R1, #0]
0x437E	0xF362200F  BFI	R0, R2, #8, #8
0x4382	0x8008    STRH	R0, [R1, #0]
;init.c, 28 :: 		TIM1_CR1bits.CEN=1;    //1 enable counter
0x4384	0x480D    LDR	R0, [PC, #52]
0x4386	0x6003    STR	R3, [R0, #0]
;init.c, 29 :: 		NVIC_IP8bits.PRI_32=0xf0; // priority
0x4388	0x22F0    MOVS	R2, #240
0x438A	0x490D    LDR	R1, [PC, #52]
0x438C	0x7808    LDRB	R0, [R1, #0]
0x438E	0xF3620007  BFI	R0, R2, #0, #8
0x4392	0x7008    STRB	R0, [R1, #0]
;init.c, 30 :: 		}
L_end_timer1_init:
0x4394	0x4770    BX	LR
0x4396	0xBF00    NOP
0x4398	0x80104225  	TIM1_CR1bits+0
0x439C	0x801C4225  	TIM1_CR1bits+0
0x43A0	0x800C4225  	TIM1_CR1bits+0
0x43A4	0x2C284001  	TIM1_PSC+0
0x43A8	0x2C2C4001  	TIM1_ARR+0
0x43AC	0x2C244001  	TIM1_CNT+0
0x43B0	0x81804225  	TIM1_DIERbits+0
0x43B4	0xE100E000  	NVIC_SETENA0bits+0
0x43B8	0xE418E000  	NVIC_IP6bits+0
0x43BC	0x80004225  	TIM1_CR1bits+0
0x43C0	0xE420E000  	NVIC_IP8bits+0
; end of _timer1_init
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x443C	0xB081    SUB	SP, SP, #4
0x443E	0xB213    SXTH	R3, R2
0x4440	0x4602    MOV	R2, R0
0x4442	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x4444	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x4446	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x4448	0xB22C    SXTH	R4, R5
0x444A	0x1E6B    SUBS	R3, R5, #1
0x444C	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x444E	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x4450	0x7008    STRB	R0, [R1, #0]
0x4452	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x4454	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x4456	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x4458	0xB001    ADD	SP, SP, #4
0x445A	0x4770    BX	LR
; end of _memset
_SPI1_Init_Advanced:
;__Lib_SPI_123.c, 82 :: 		
; module start address is: 8 (R2)
0x42EC	0xB083    SUB	SP, SP, #12
0x42EE	0xF8CDE000  STR	LR, [SP, #0]
0x42F2	0xF88D0004  STRB	R0, [SP, #4]
0x42F6	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 83 :: 		
0x42F8	0x4C0B    LDR	R4, [PC, #44]
0x42FA	0x4B0C    LDR	R3, [PC, #48]
0x42FC	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 84 :: 		
0x42FE	0x4C0C    LDR	R4, [PC, #48]
0x4300	0x4B0C    LDR	R3, [PC, #48]
0x4302	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 86 :: 		
0x4304	0x2401    MOVS	R4, #1
0x4306	0xB264    SXTB	R4, R4
0x4308	0x4B0B    LDR	R3, [PC, #44]
0x430A	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 87 :: 		
0x430C	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x430E	0xF7FFFA43  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 89 :: 		
0x4312	0x9A02    LDR	R2, [SP, #8]
0x4314	0xF89D1004  LDRB	R1, [SP, #4]
0x4318	0x4808    LDR	R0, [PC, #32]
0x431A	0xF7FFFA0F  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 90 :: 		
L_end_SPI1_Init_Advanced:
0x431E	0xF8DDE000  LDR	LR, [SP, #0]
0x4322	0xB003    ADD	SP, SP, #12
0x4324	0x4770    BX	LR
0x4326	0xBF00    NOP
0x4328	0x332D0000  	_SPI1_Read+0
0x432C	0x01D82000  	_SPI_Rd_Ptr+0
0x4330	0xFFFFFFFF  	_SPI1_Write+0
0x4334	0x02582000  	_SPI_Wr_Ptr+0
0x4338	0x03304242  	RCC_APB2ENR+0
0x433C	0x30004001  	SPI1_CR1+0
; end of _SPI1_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x3798	0xB081    SUB	SP, SP, #4
0x379A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x379E	0x2201    MOVS	R2, #1
0x37A0	0xB252    SXTB	R2, R2
0x37A2	0x493E    LDR	R1, [PC, #248]
0x37A4	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x37A6	0xF2000168  ADDW	R1, R0, #104
0x37AA	0x680B    LDR	R3, [R1, #0]
0x37AC	0xF06F6100  MVN	R1, #134217728
0x37B0	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x37B4	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x37B6	0xF0036100  AND	R1, R3, #134217728
0x37BA	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x37BC	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x37BE	0xF0024100  AND	R1, R2, #-2147483648
0x37C2	0xF1B14F00  CMP	R1, #-2147483648
0x37C6	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x37C8	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x37CA	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x37CC	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x37CE	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x37D0	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x37D2	0xF4042170  AND	R1, R4, #983040
0x37D6	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x37D8	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x37DA	0xF64F71FF  MOVW	R1, #65535
0x37DE	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x37E2	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x37E4	0xF4041140  AND	R1, R4, #3145728
0x37E8	0xF5B11F40  CMP	R1, #3145728
0x37EC	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x37EE	0xF06F6170  MVN	R1, #251658240
0x37F2	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x37F6	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x37F8	0x492A    LDR	R1, [PC, #168]
0x37FA	0x680A    LDR	R2, [R1, #0]
0x37FC	0xF06F6170  MVN	R1, #251658240
0x3800	0x400A    ANDS	R2, R1
0x3802	0x4928    LDR	R1, [PC, #160]
0x3804	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x3806	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x3808	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x380A	0xF4041180  AND	R1, R4, #1048576
0x380E	0xF5B11F80  CMP	R1, #1048576
0x3812	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x3814	0xF04F0103  MOV	R1, #3
0x3818	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x381A	0x43C9    MVN	R1, R1
0x381C	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x3820	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x3824	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x3826	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x3828	0x0D61    LSRS	R1, R4, #21
0x382A	0x0109    LSLS	R1, R1, #4
0x382C	0xFA05F101  LSL	R1, R5, R1
0x3830	0x43C9    MVN	R1, R1
0x3832	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x3834	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x3838	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x383A	0x0D61    LSRS	R1, R4, #21
0x383C	0x0109    LSLS	R1, R1, #4
0x383E	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x3842	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x3844	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x3846	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x384A	0xF1B14F00  CMP	R1, #-2147483648
0x384E	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x3850	0x4913    LDR	R1, [PC, #76]
0x3852	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x3854	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x3856	0x4913    LDR	R1, [PC, #76]
0x3858	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x385A	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x385E	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x3860	0xEA4F018A  LSL	R1, R10, #2
0x3864	0xEB090101  ADD	R1, R9, R1, LSL #0
0x3868	0x6809    LDR	R1, [R1, #0]
0x386A	0xF1B13FFF  CMP	R1, #-1
0x386E	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x3870	0xF1090134  ADD	R1, R9, #52
0x3874	0xEA4F038A  LSL	R3, R10, #2
0x3878	0x18C9    ADDS	R1, R1, R3
0x387A	0x6809    LDR	R1, [R1, #0]
0x387C	0x460A    MOV	R2, R1
0x387E	0xEB090103  ADD	R1, R9, R3, LSL #0
0x3882	0x6809    LDR	R1, [R1, #0]
0x3884	0x4608    MOV	R0, R1
0x3886	0x4611    MOV	R1, R2
0x3888	0xF7FFFD04  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x388C	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x3890	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x3892	0xF8DDE000  LDR	LR, [SP, #0]
0x3896	0xB001    ADD	SP, SP, #4
0x3898	0x4770    BX	LR
0x389A	0xBF00    NOP
0x389C	0x03004242  	RCC_APB2ENRbits+0
0x38A0	0x001C4001  	AFIO_MAPR2+0
0x38A4	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x3294	0xB083    SUB	SP, SP, #12
0x3296	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x329A	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x329E	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x32A0	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x32A2	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x32A6	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x32A8	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x32AA	0x4A19    LDR	R2, [PC, #100]
0x32AC	0x9202    STR	R2, [SP, #8]
0x32AE	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x32B0	0x4A18    LDR	R2, [PC, #96]
0x32B2	0x9202    STR	R2, [SP, #8]
0x32B4	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x32B6	0x4A18    LDR	R2, [PC, #96]
0x32B8	0x9202    STR	R2, [SP, #8]
0x32BA	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x32BC	0x4A17    LDR	R2, [PC, #92]
0x32BE	0x9202    STR	R2, [SP, #8]
0x32C0	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x32C2	0x4A17    LDR	R2, [PC, #92]
0x32C4	0x9202    STR	R2, [SP, #8]
0x32C6	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x32C8	0x4A16    LDR	R2, [PC, #88]
0x32CA	0x9202    STR	R2, [SP, #8]
0x32CC	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x32CE	0x4A16    LDR	R2, [PC, #88]
0x32D0	0x9202    STR	R2, [SP, #8]
0x32D2	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x32D4	0x2800    CMP	R0, #0
0x32D6	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x32D8	0x2801    CMP	R0, #1
0x32DA	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x32DC	0x2802    CMP	R0, #2
0x32DE	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x32E0	0x2803    CMP	R0, #3
0x32E2	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x32E4	0x2804    CMP	R0, #4
0x32E6	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x32E8	0x2805    CMP	R0, #5
0x32EA	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x32EC	0x2806    CMP	R0, #6
0x32EE	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x32F0	0x2201    MOVS	R2, #1
0x32F2	0xB212    SXTH	R2, R2
0x32F4	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x32F6	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x32FA	0x9802    LDR	R0, [SP, #8]
0x32FC	0x460A    MOV	R2, R1
0x32FE	0xF8BD1004  LDRH	R1, [SP, #4]
0x3302	0xF7FFFEC5  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x3306	0xF8DDE000  LDR	LR, [SP, #0]
0x330A	0xB003    ADD	SP, SP, #12
0x330C	0x4770    BX	LR
0x330E	0xBF00    NOP
0x3310	0x08004001  	#1073809408
0x3314	0x0C004001  	#1073810432
0x3318	0x10004001  	#1073811456
0x331C	0x14004001  	#1073812480
0x3320	0x18004001  	#1073813504
0x3324	0x1C004001  	#1073814528
0x3328	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x373C	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x373E	0x2300    MOVS	R3, #0
0x3740	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x3742	0x00CB    LSLS	R3, R1, #3
0x3744	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x3746	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x374A	0x6804    LDR	R4, [R0, #0]
0x374C	0xB29B    UXTH	R3, R3
0x374E	0xEA440303  ORR	R3, R4, R3, LSL #0
0x3752	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x3754	0x1D05    ADDS	R5, R0, #4
0x3756	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x3758	0x461C    MOV	R4, R3
0x375A	0x682B    LDR	R3, [R5, #0]
0x375C	0xF3640382  BFI	R3, R4, #2, #1
0x3760	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x3762	0xF200051C  ADDW	R5, R0, #28
0x3766	0x2400    MOVS	R4, #0
0x3768	0x682B    LDR	R3, [R5, #0]
0x376A	0xF36423CB  BFI	R3, R4, #11, #1
0x376E	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x3770	0x2401    MOVS	R4, #1
0x3772	0x6803    LDR	R3, [R0, #0]
0x3774	0xF3641386  BFI	R3, R4, #6, #1
0x3778	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x377A	0xB001    ADD	SP, SP, #4
0x377C	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_settingEthenet:
;RCUHAGER.c, 397 :: 		void settingEthenet(void){
0x4190	0xB081    SUB	SP, SP, #4
0x4192	0xF8CDE000  STR	LR, [SP, #0]
;RCUHAGER.c, 398 :: 		ptr = (unsigned long*)Address;
0x4196	0x4A22    LDR	R2, [PC, #136]
0x4198	0x6811    LDR	R1, [R2, #0]
0x419A	0x4822    LDR	R0, [PC, #136]
0x419C	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 399 :: 		i=*ptr;
0x419E	0x4610    MOV	R0, R2
0x41A0	0x6800    LDR	R0, [R0, #0]
0x41A2	0x6801    LDR	R1, [R0, #0]
0x41A4	0x4820    LDR	R0, [PC, #128]
0x41A6	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 400 :: 		if(i==0xffffffff){    // khi moi nap frimware thi dia chi ip se la fffffff
0x41A8	0xF1B13FFF  CMP	R1, #-1
0x41AC	0xD108    BNE	L_settingEthenet36
;RCUHAGER.c, 401 :: 		FLASH_ErasePage(Address);
0x41AE	0x481C    LDR	R0, [PC, #112]
0x41B0	0x6800    LDR	R0, [R0, #0]
0x41B2	0xF7FFFA53  BL	_FLASH_ErasePage+0
;RCUHAGER.c, 407 :: 		FLASH_Write_Word(Address,0xC0A8017B);     // c0:a8:01:7B  = 192.168.1.123
0x41B6	0x481A    LDR	R0, [PC, #104]
0x41B8	0x6800    LDR	R0, [R0, #0]
0x41BA	0x491C    LDR	R1, [PC, #112]
0x41BC	0xF7FFFA7E  BL	_FLASH_Write_Word+0
;RCUHAGER.c, 408 :: 		}
L_settingEthenet36:
;RCUHAGER.c, 409 :: 		myIpAddr[0]=i>>24;
0x41C0	0x4919    LDR	R1, [PC, #100]
0x41C2	0x6808    LDR	R0, [R1, #0]
0x41C4	0x0E00    LSRS	R0, R0, #24
0x41C6	0x4C1A    LDR	R4, [PC, #104]
0x41C8	0x7020    STRB	R0, [R4, #0]
;RCUHAGER.c, 410 :: 		myIpAddr[1]=i>>16;
0x41CA	0x4608    MOV	R0, R1
0x41CC	0x6800    LDR	R0, [R0, #0]
0x41CE	0x0C00    LSRS	R0, R0, #16
0x41D0	0x4B18    LDR	R3, [PC, #96]
0x41D2	0x7018    STRB	R0, [R3, #0]
;RCUHAGER.c, 411 :: 		myIpAddr[2]=i>>8;
0x41D4	0x4608    MOV	R0, R1
0x41D6	0x6800    LDR	R0, [R0, #0]
0x41D8	0x0A00    LSRS	R0, R0, #8
0x41DA	0x4A17    LDR	R2, [PC, #92]
0x41DC	0x7010    STRB	R0, [R2, #0]
;RCUHAGER.c, 412 :: 		myIpAddr[3]=i;
0x41DE	0x4608    MOV	R0, R1
0x41E0	0x6801    LDR	R1, [R0, #0]
0x41E2	0x4816    LDR	R0, [PC, #88]
0x41E4	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 413 :: 		gwIpAddr[0]=myIpAddr[0];
0x41E6	0x4620    MOV	R0, R4
0x41E8	0x7801    LDRB	R1, [R0, #0]
0x41EA	0x4815    LDR	R0, [PC, #84]
0x41EC	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 414 :: 		gwIpAddr[1]=myIpAddr[1];
0x41EE	0x4618    MOV	R0, R3
0x41F0	0x7801    LDRB	R1, [R0, #0]
0x41F2	0x4814    LDR	R0, [PC, #80]
0x41F4	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 415 :: 		gwIpAddr[2]=myIpAddr[2];
0x41F6	0x4610    MOV	R0, R2
0x41F8	0x7801    LDRB	R1, [R0, #0]
0x41FA	0x4813    LDR	R0, [PC, #76]
0x41FC	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 416 :: 		gwIpAddr[3]=1;
0x41FE	0x2101    MOVS	R1, #1
0x4200	0x4812    LDR	R0, [PC, #72]
0x4202	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 417 :: 		SPI_Ethernet_Init(myMacAddr, myIpAddr, SPI_Ethernet_FULLDUPLEX);
0x4204	0x2201    MOVS	R2, #1
0x4206	0x490A    LDR	R1, [PC, #40]
0x4208	0x4811    LDR	R0, [PC, #68]
0x420A	0xF7FFFB4D  BL	_SPI_Ethernet_Init+0
;RCUHAGER.c, 418 :: 		SPI_Ethernet_confNetwork(ipMask, gwIpAddr, dnsIpAddr);
0x420E	0x4A11    LDR	R2, [PC, #68]
0x4210	0x490B    LDR	R1, [PC, #44]
0x4212	0x4811    LDR	R0, [PC, #68]
0x4214	0xF7FFFDDC  BL	_SPI_Ethernet_confNetwork+0
;RCUHAGER.c, 419 :: 		}
L_end_settingEthenet:
0x4218	0xF8DDE000  LDR	LR, [SP, #0]
0x421C	0xB001    ADD	SP, SP, #4
0x421E	0x4770    BX	LR
0x4220	0x007C2000  	_Address+0
0x4224	0x01A82000  	_ptr+0
0x4228	0x01AC2000  	_i+0
0x422C	0x017BC0A8  	#-1062731397
0x4230	0x000C2000  	_myIpAddr+0
0x4234	0x000D2000  	_myIpAddr+1
0x4238	0x000E2000  	_myIpAddr+2
0x423C	0x000F2000  	_myIpAddr+3
0x4240	0x01B02000  	_gwIpAddr+0
0x4244	0x01B12000  	_gwIpAddr+1
0x4248	0x01B22000  	_gwIpAddr+2
0x424C	0x01B32000  	_gwIpAddr+3
0x4250	0x00802000  	_myMacAddr+0
0x4254	0x008A2000  	_dnsIpAddr+0
0x4258	0x00862000  	_ipMask+0
; end of _settingEthenet
_FLASH_ErasePage:
;__Lib_FLASH_32F10x.c, 154 :: 		
; address start address is: 0 (R0)
0x365C	0xB081    SUB	SP, SP, #4
0x365E	0xF8CDE000  STR	LR, [SP, #0]
0x3662	0x4603    MOV	R3, R0
; address end address is: 0 (R0)
; address start address is: 12 (R3)
;__Lib_FLASH_32F10x.c, 155 :: 		
;__Lib_FLASH_32F10x.c, 157 :: 		
0x3664	0xF7FFFE0E  BL	__Lib_FLASH_32F10x_FLASH_ClearFlags+0
;__Lib_FLASH_32F10x.c, 159 :: 		
0x3668	0xF7FFFA38  BL	_FLASH_Unlock+0
;__Lib_FLASH_32F10x.c, 161 :: 		
0x366C	0xF44F2030  MOV	R0, #720896
0x3670	0xF7FFFA1C  BL	__Lib_FLASH_32F10x_FLASH_WaitForLastOperation+0
; status start address is: 4 (R1)
0x3674	0x4601    MOV	R1, R0
;__Lib_FLASH_32F10x.c, 163 :: 		
0x3676	0xB998    CBNZ	R0, L__FLASH_ErasePage23
; status end address is: 4 (R1)
;__Lib_FLASH_32F10x.c, 165 :: 		
0x3678	0x2201    MOVS	R2, #1
0x367A	0xB252    SXTB	R2, R2
0x367C	0x490B    LDR	R1, [PC, #44]
0x367E	0x600A    STR	R2, [R1, #0]
;__Lib_FLASH_32F10x.c, 166 :: 		
0x3680	0x490B    LDR	R1, [PC, #44]
0x3682	0x600B    STR	R3, [R1, #0]
; address end address is: 12 (R3)
;__Lib_FLASH_32F10x.c, 167 :: 		
0x3684	0x490B    LDR	R1, [PC, #44]
0x3686	0x600A    STR	R2, [R1, #0]
;__Lib_FLASH_32F10x.c, 170 :: 		
0x3688	0xF44F2030  MOV	R0, #720896
0x368C	0xF7FFFA0E  BL	__Lib_FLASH_32F10x_FLASH_WaitForLastOperation+0
; status start address is: 0 (R0)
;__Lib_FLASH_32F10x.c, 173 :: 		
0x3690	0x4909    LDR	R1, [PC, #36]
0x3692	0x680A    LDR	R2, [R1, #0]
0x3694	0xF64171FD  MOVW	R1, #8189
0x3698	0x400A    ANDS	R2, R1
0x369A	0x4907    LDR	R1, [PC, #28]
0x369C	0x600A    STR	R2, [R1, #0]
; status end address is: 0 (R0)
;__Lib_FLASH_32F10x.c, 174 :: 		
0x369E	0xE000    B	L_FLASH_ErasePage13
L__FLASH_ErasePage23:
;__Lib_FLASH_32F10x.c, 163 :: 		
0x36A0	0x4608    MOV	R0, R1
;__Lib_FLASH_32F10x.c, 174 :: 		
L_FLASH_ErasePage13:
;__Lib_FLASH_32F10x.c, 177 :: 		
; status start address is: 0 (R0)
; status end address is: 0 (R0)
;__Lib_FLASH_32F10x.c, 178 :: 		
L_end_FLASH_ErasePage:
0x36A2	0xF8DDE000  LDR	LR, [SP, #0]
0x36A6	0xB001    ADD	SP, SP, #4
0x36A8	0x4770    BX	LR
0x36AA	0xBF00    NOP
0x36AC	0x02044244  	FLASH_CRbits+0
0x36B0	0x20144002  	FLASH_AR+0
0x36B4	0x02184244  	FLASH_CRbits+0
0x36B8	0x20104002  	FLASH_CR+0
; end of _FLASH_ErasePage
__Lib_FLASH_32F10x_FLASH_ClearFlags:
;__Lib_FLASH_32F10x.c, 82 :: 		
0x3284	0xB081    SUB	SP, SP, #4
;__Lib_FLASH_32F10x.c, 84 :: 		
0x3286	0x2134    MOVS	R1, #52
0x3288	0x4801    LDR	R0, [PC, #4]
0x328A	0x6001    STR	R1, [R0, #0]
;__Lib_FLASH_32F10x.c, 85 :: 		
L_end_FLASH_ClearFlags:
0x328C	0xB001    ADD	SP, SP, #4
0x328E	0x4770    BX	LR
0x3290	0x200C4002  	FLASH_SR+0
; end of __Lib_FLASH_32F10x_FLASH_ClearFlags
_FLASH_Unlock:
;__Lib_FLASH_32F10x.c, 46 :: 		
0x2ADC	0xB081    SUB	SP, SP, #4
;__Lib_FLASH_32F10x.c, 47 :: 		
0x2ADE	0x4905    LDR	R1, [PC, #20]
0x2AE0	0x6808    LDR	R0, [R1, #0]
0x2AE2	0xB128    CBZ	R0, L_FLASH_Unlock0
;__Lib_FLASH_32F10x.c, 49 :: 		
0x2AE4	0x4904    LDR	R1, [PC, #16]
0x2AE6	0x4805    LDR	R0, [PC, #20]
0x2AE8	0x6001    STR	R1, [R0, #0]
;__Lib_FLASH_32F10x.c, 50 :: 		
0x2AEA	0x4905    LDR	R1, [PC, #20]
0x2AEC	0x4803    LDR	R0, [PC, #12]
0x2AEE	0x6001    STR	R1, [R0, #0]
;__Lib_FLASH_32F10x.c, 51 :: 		
L_FLASH_Unlock0:
;__Lib_FLASH_32F10x.c, 52 :: 		
L_end_FLASH_Unlock:
0x2AF0	0xB001    ADD	SP, SP, #4
0x2AF2	0x4770    BX	LR
0x2AF4	0x021C4244  	FLASH_CRbits+0
0x2AF8	0x01234567  	#1164378403
0x2AFC	0x20044002  	FLASH_KEYR+0
0x2B00	0x89ABCDEF  	#-839939669
; end of _FLASH_Unlock
__Lib_FLASH_32F10x_FLASH_WaitForLastOperation:
;__Lib_FLASH_32F10x.c, 130 :: 		
; Timeout start address is: 0 (R0)
0x2AAC	0xB081    SUB	SP, SP, #4
0x2AAE	0xF8CDE000  STR	LR, [SP, #0]
0x2AB2	0x4602    MOV	R2, R0
; Timeout end address is: 0 (R0)
; Timeout start address is: 8 (R2)
;__Lib_FLASH_32F10x.c, 131 :: 		
;__Lib_FLASH_32F10x.c, 134 :: 		
0x2AB4	0xF7FEFC5A  BL	__Lib_FLASH_32F10x_FLASH_GetBank1Status+0
; status start address is: 4 (R1)
0x2AB8	0x4601    MOV	R1, R0
; status end address is: 4 (R1)
; Timeout end address is: 8 (R2)
0x2ABA	0x4608    MOV	R0, R1
;__Lib_FLASH_32F10x.c, 136 :: 		
L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation8:
; status start address is: 0 (R0)
; Timeout start address is: 8 (R2)
0x2ABC	0x2801    CMP	R0, #1
0x2ABE	0xD104    BNE	L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation21
0x2AC0	0xB11A    CBZ	R2, L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation20
; status end address is: 0 (R0)
L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation19:
;__Lib_FLASH_32F10x.c, 137 :: 		
0x2AC2	0xF7FEFC53  BL	__Lib_FLASH_32F10x_FLASH_GetBank1Status+0
; status start address is: 0 (R0)
;__Lib_FLASH_32F10x.c, 138 :: 		
0x2AC6	0x1E52    SUBS	R2, R2, #1
;__Lib_FLASH_32F10x.c, 139 :: 		
0x2AC8	0xE7F8    B	L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation8
;__Lib_FLASH_32F10x.c, 136 :: 		
L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation21:
L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation20:
;__Lib_FLASH_32F10x.c, 140 :: 		
0x2ACA	0xB912    CBNZ	R2, L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation22
; Timeout end address is: 8 (R2)
;__Lib_FLASH_32F10x.c, 141 :: 		
0x2ACC	0xF2400004  MOVW	R0, #4
; status end address is: 0 (R0)
;__Lib_FLASH_32F10x.c, 142 :: 		
0x2AD0	0xE7FF    B	L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation12
L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation22:
;__Lib_FLASH_32F10x.c, 140 :: 		
;__Lib_FLASH_32F10x.c, 142 :: 		
L___Lib_FLASH_32F10x_FLASH_WaitForLastOperation12:
;__Lib_FLASH_32F10x.c, 144 :: 		
; status start address is: 0 (R0)
; status end address is: 0 (R0)
;__Lib_FLASH_32F10x.c, 145 :: 		
L_end_FLASH_WaitForLastOperation:
0x2AD2	0xF8DDE000  LDR	LR, [SP, #0]
0x2AD6	0xB001    ADD	SP, SP, #4
0x2AD8	0x4770    BX	LR
; end of __Lib_FLASH_32F10x_FLASH_WaitForLastOperation
__Lib_FLASH_32F10x_FLASH_GetBank1Status:
;__Lib_FLASH_32F10x.c, 95 :: 		
0x136C	0xB081    SUB	SP, SP, #4
;__Lib_FLASH_32F10x.c, 96 :: 		
;__Lib_FLASH_32F10x.c, 98 :: 		
0x136E	0x490B    LDR	R1, [PC, #44]
0x1370	0x6808    LDR	R0, [R1, #0]
0x1372	0xB110    CBZ	R0, L___Lib_FLASH_32F10x_FLASH_GetBank1Status2
;__Lib_FLASH_32F10x.c, 99 :: 		
; flashstatus start address is: 0 (R0)
0x1374	0xF2400001  MOVW	R0, #1
;__Lib_FLASH_32F10x.c, 100 :: 		
; flashstatus end address is: 0 (R0)
0x1378	0xE00D    B	L___Lib_FLASH_32F10x_FLASH_GetBank1Status3
L___Lib_FLASH_32F10x_FLASH_GetBank1Status2:
;__Lib_FLASH_32F10x.c, 102 :: 		
0x137A	0x4909    LDR	R1, [PC, #36]
0x137C	0x6808    LDR	R0, [R1, #0]
0x137E	0xB110    CBZ	R0, L___Lib_FLASH_32F10x_FLASH_GetBank1Status4
;__Lib_FLASH_32F10x.c, 103 :: 		
; flashstatus start address is: 0 (R0)
0x1380	0xF2400003  MOVW	R0, #3
;__Lib_FLASH_32F10x.c, 104 :: 		
; flashstatus end address is: 0 (R0)
0x1384	0xE007    B	L___Lib_FLASH_32F10x_FLASH_GetBank1Status5
L___Lib_FLASH_32F10x_FLASH_GetBank1Status4:
;__Lib_FLASH_32F10x.c, 106 :: 		
0x1386	0x4907    LDR	R1, [PC, #28]
0x1388	0x6808    LDR	R0, [R1, #0]
0x138A	0xB110    CBZ	R0, L___Lib_FLASH_32F10x_FLASH_GetBank1Status6
;__Lib_FLASH_32F10x.c, 107 :: 		
; flashstatus start address is: 0 (R0)
0x138C	0xF2400002  MOVW	R0, #2
;__Lib_FLASH_32F10x.c, 108 :: 		
; flashstatus end address is: 0 (R0)
0x1390	0xE001    B	L___Lib_FLASH_32F10x_FLASH_GetBank1Status7
L___Lib_FLASH_32F10x_FLASH_GetBank1Status6:
;__Lib_FLASH_32F10x.c, 110 :: 		
; flashstatus start address is: 0 (R0)
0x1392	0xF2400000  MOVW	R0, #0
; flashstatus end address is: 0 (R0)
;__Lib_FLASH_32F10x.c, 111 :: 		
L___Lib_FLASH_32F10x_FLASH_GetBank1Status7:
;__Lib_FLASH_32F10x.c, 112 :: 		
; flashstatus start address is: 0 (R0)
; flashstatus end address is: 0 (R0)
L___Lib_FLASH_32F10x_FLASH_GetBank1Status5:
;__Lib_FLASH_32F10x.c, 113 :: 		
; flashstatus start address is: 0 (R0)
; flashstatus end address is: 0 (R0)
L___Lib_FLASH_32F10x_FLASH_GetBank1Status3:
;__Lib_FLASH_32F10x.c, 115 :: 		
; flashstatus start address is: 0 (R0)
; flashstatus end address is: 0 (R0)
;__Lib_FLASH_32F10x.c, 116 :: 		
L_end_FLASH_GetBank1Status:
0x1396	0xB001    ADD	SP, SP, #4
0x1398	0x4770    BX	LR
0x139A	0xBF00    NOP
0x139C	0x01804244  	FLASH_SR+0
0x13A0	0x01884244  	FLASH_SR+0
0x13A4	0x01904244  	FLASH_SR+0
; end of __Lib_FLASH_32F10x_FLASH_GetBank1Status
_FLASH_Write_Word:
;__Lib_FLASH_32F10x.c, 219 :: 		
; Address start address is: 0 (R0)
0x36BC	0xB082    SUB	SP, SP, #8
0x36BE	0xF8CDE000  STR	LR, [SP, #0]
0x36C2	0x4604    MOV	R4, R0
0x36C4	0x9101    STR	R1, [SP, #4]
; Address end address is: 0 (R0)
; Address start address is: 16 (R4)
;__Lib_FLASH_32F10x.c, 220 :: 		
;__Lib_FLASH_32F10x.c, 221 :: 		
;__Lib_FLASH_32F10x.c, 224 :: 		
0x36C6	0xF7FFFDDD  BL	__Lib_FLASH_32F10x_FLASH_ClearFlags+0
;__Lib_FLASH_32F10x.c, 225 :: 		
0x36CA	0xF7FFFA07  BL	_FLASH_Unlock+0
;__Lib_FLASH_32F10x.c, 227 :: 		
0x36CE	0xF2420000  MOVW	R0, #8192
0x36D2	0xF7FFF9EB  BL	__Lib_FLASH_32F10x_FLASH_WaitForLastOperation+0
; status start address is: 4 (R1)
0x36D6	0x4601    MOV	R1, R0
;__Lib_FLASH_32F10x.c, 229 :: 		
0x36D8	0x2800    CMP	R0, #0
0x36DA	0xD128    BNE	L__FLASH_Write_Word25
; status end address is: 4 (R1)
;__Lib_FLASH_32F10x.c, 232 :: 		
0x36DC	0x4A16    LDR	R2, [PC, #88]
0x36DE	0x6812    LDR	R2, [R2, #0]
0x36E0	0xF0420301  ORR	R3, R2, #1
0x36E4	0x4A14    LDR	R2, [PC, #80]
0x36E6	0x6013    STR	R3, [R2, #0]
;__Lib_FLASH_32F10x.c, 234 :: 		
0x36E8	0xAA01    ADD	R2, SP, #4
0x36EA	0x8812    LDRH	R2, [R2, #0]
0x36EC	0x8022    STRH	R2, [R4, #0]
;__Lib_FLASH_32F10x.c, 236 :: 		
0x36EE	0xF2420000  MOVW	R0, #8192
0x36F2	0xF7FFF9DB  BL	__Lib_FLASH_32F10x_FLASH_WaitForLastOperation+0
; status start address is: 4 (R1)
0x36F6	0x4601    MOV	R1, R0
;__Lib_FLASH_32F10x.c, 238 :: 		
0x36F8	0xB980    CBNZ	R0, L_FLASH_Write_Word16
; status end address is: 4 (R1)
;__Lib_FLASH_32F10x.c, 241 :: 		
0x36FA	0x1CA3    ADDS	R3, R4, #2
; Address end address is: 16 (R4)
;__Lib_FLASH_32F10x.c, 243 :: 		
0x36FC	0xAA01    ADD	R2, SP, #4
0x36FE	0x1C92    ADDS	R2, R2, #2
0x3700	0x8812    LDRH	R2, [R2, #0]
0x3702	0x801A    STRH	R2, [R3, #0]
;__Lib_FLASH_32F10x.c, 246 :: 		
0x3704	0xF2420000  MOVW	R0, #8192
0x3708	0xF7FFF9D0  BL	__Lib_FLASH_32F10x_FLASH_WaitForLastOperation+0
; status start address is: 0 (R0)
;__Lib_FLASH_32F10x.c, 249 :: 		
0x370C	0x4A0A    LDR	R2, [PC, #40]
0x370E	0x6813    LDR	R3, [R2, #0]
0x3710	0xF64172FE  MOVW	R2, #8190
0x3714	0x4013    ANDS	R3, R2
0x3716	0x4A08    LDR	R2, [PC, #32]
0x3718	0x6013    STR	R3, [R2, #0]
;__Lib_FLASH_32F10x.c, 250 :: 		
; status end address is: 0 (R0)
0x371A	0xE007    B	L_FLASH_Write_Word17
L_FLASH_Write_Word16:
;__Lib_FLASH_32F10x.c, 253 :: 		
; status start address is: 4 (R1)
0x371C	0x4A06    LDR	R2, [PC, #24]
0x371E	0x6813    LDR	R3, [R2, #0]
0x3720	0xF64172FE  MOVW	R2, #8190
0x3724	0x4013    ANDS	R3, R2
0x3726	0x4A04    LDR	R2, [PC, #16]
0x3728	0x6013    STR	R3, [R2, #0]
; status end address is: 4 (R1)
0x372A	0x4608    MOV	R0, R1
;__Lib_FLASH_32F10x.c, 254 :: 		
L_FLASH_Write_Word17:
;__Lib_FLASH_32F10x.c, 255 :: 		
; status start address is: 0 (R0)
; status end address is: 0 (R0)
0x372C	0xE000    B	L_FLASH_Write_Word15
L__FLASH_Write_Word25:
;__Lib_FLASH_32F10x.c, 229 :: 		
0x372E	0x4608    MOV	R0, R1
;__Lib_FLASH_32F10x.c, 255 :: 		
L_FLASH_Write_Word15:
;__Lib_FLASH_32F10x.c, 258 :: 		
; status start address is: 0 (R0)
; status end address is: 0 (R0)
;__Lib_FLASH_32F10x.c, 259 :: 		
L_end_FLASH_Write_Word:
0x3730	0xF8DDE000  LDR	LR, [SP, #0]
0x3734	0xB002    ADD	SP, SP, #8
0x3736	0x4770    BX	LR
0x3738	0x20104002  	FLASH_CR+0
; end of _FLASH_Write_Word
_SPI_Ethernet_Init:
;__Lib_EthEnc28j60.c, 268 :: 		
0x38A8	0xB084    SUB	SP, SP, #16
0x38AA	0xF8CDE000  STR	LR, [SP, #0]
0x38AE	0x9001    STR	R0, [SP, #4]
0x38B0	0x9102    STR	R1, [SP, #8]
0x38B2	0xF88D200C  STRB	R2, [SP, #12]
;__Lib_EthEnc28j60.c, 273 :: 		
0x38B6	0xF241000C  MOVW	R0, #lo_addr(SPI_Ethernet_Rst+0)
;__Lib_EthEnc28j60.c, 274 :: 		
0x38BA	0xF2C40001  MOVT	R0, #hi_addr(SPI_Ethernet_Rst+0)
;__Lib_EthEnc28j60.c, 275 :: 		
0x38BE	0xF04F0101  MOV	R1, #1
;__Lib_EthEnc28j60.c, 276 :: 		
0x38C2	0xEA4F1101  LSL	R1, R1, BitPos(SPI_Ethernet_Rst+0)
;__Lib_EthEnc28j60.c, 278 :: 		
0x38C6	0x4A40    LDR	R2, [PC, #256]
0x38C8	0xB289    UXTH	R1, R1
0x38CA	0xF7FFFBE1  BL	_GPIO_Config+0
;__Lib_EthEnc28j60.c, 279 :: 		
0x38CE	0x2401    MOVS	R4, #1
0x38D0	0xB264    SXTB	R4, R4
0x38D2	0x4B3E    LDR	R3, [PC, #248]
0x38D4	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 283 :: 		
0x38D6	0xF640000C  MOVW	R0, #lo_addr(SPI_Ethernet_CS+0)
;__Lib_EthEnc28j60.c, 284 :: 		
0x38DA	0xF2C40001  MOVT	R0, #hi_addr(SPI_Ethernet_CS+0)
;__Lib_EthEnc28j60.c, 285 :: 		
0x38DE	0xF04F0101  MOV	R1, #1
;__Lib_EthEnc28j60.c, 286 :: 		
0x38E2	0xEA4F1101  LSL	R1, R1, BitPos(SPI_Ethernet_CS+0)
;__Lib_EthEnc28j60.c, 288 :: 		
0x38E6	0x4A38    LDR	R2, [PC, #224]
0x38E8	0xB289    UXTH	R1, R1
0x38EA	0xF7FFFBD1  BL	_GPIO_Config+0
;__Lib_EthEnc28j60.c, 289 :: 		
0x38EE	0xF7FFF91B  BL	_Delay_1us+0
0x38F2	0xF7FFF919  BL	_Delay_1us+0
0x38F6	0xF7FFF917  BL	_Delay_1us+0
0x38FA	0x2401    MOVS	R4, #1
0x38FC	0xB264    SXTB	R4, R4
0x38FE	0x4B34    LDR	R3, [PC, #208]
0x3900	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 291 :: 		
0x3902	0xF7FFF8FF  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 293 :: 		
0x3906	0x2401    MOVS	R4, #1
0x3908	0xB264    SXTB	R4, R4
0x390A	0x4B30    LDR	R3, [PC, #192]
0x390C	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 294 :: 		
0x390E	0xF7FFF8F9  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 295 :: 		
0x3912	0x2400    MOVS	R4, #0
0x3914	0xB264    SXTB	R4, R4
0x3916	0x4B2D    LDR	R3, [PC, #180]
0x3918	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 296 :: 		
0x391A	0xF7FFF8F3  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 297 :: 		
0x391E	0x2401    MOVS	R4, #1
0x3920	0xB264    SXTB	R4, R4
0x3922	0x4B2A    LDR	R3, [PC, #168]
0x3924	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 298 :: 		
0x3926	0xF7FFF8ED  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 300 :: 		
0x392A	0x2400    MOVS	R4, #0
0x392C	0xB264    SXTB	R4, R4
0x392E	0x4B28    LDR	R3, [PC, #160]
0x3930	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 301 :: 		
0x3932	0x20FF    MOVS	R0, #255
0x3934	0x4C27    LDR	R4, [PC, #156]
0x3936	0x6824    LDR	R4, [R4, #0]
0x3938	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 302 :: 		
0x393A	0xF7FFF8F5  BL	_Delay_1us+0
0x393E	0xF7FFF8F3  BL	_Delay_1us+0
0x3942	0xF7FFF8F1  BL	_Delay_1us+0
0x3946	0x2401    MOVS	R4, #1
0x3948	0xB264    SXTB	R4, R4
0x394A	0x4B21    LDR	R3, [PC, #132]
0x394C	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 303 :: 		
0x394E	0xF7FFF8D9  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 305 :: 		
0x3952	0x2206    MOVS	R2, #6
0x3954	0xB212    SXTH	R2, R2
0x3956	0x9901    LDR	R1, [SP, #4]
0x3958	0x481F    LDR	R0, [PC, #124]
0x395A	0xF7FFFE6D  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 306 :: 		
0x395E	0x2204    MOVS	R2, #4
0x3960	0xB212    SXTH	R2, R2
0x3962	0x9902    LDR	R1, [SP, #8]
0x3964	0x481D    LDR	R0, [PC, #116]
0x3966	0xF7FFFE67  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 309 :: 		
0x396A	0x2101    MOVS	R1, #1
0x396C	0x201F    MOVS	R0, #31
0x396E	0xF7FFFE3B  BL	_SPI_Ethernet_clearBitReg+0
0x3972	0x2102    MOVS	R1, #2
0x3974	0x201F    MOVS	R0, #31
0x3976	0xF7FFFE37  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 312 :: 		
0x397A	0x2100    MOVS	R1, #0
0x397C	0x2008    MOVS	R0, #8
0x397E	0xF7FFFD0B  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 313 :: 		
0x3982	0xF64111AD  MOVW	R1, #6573
0x3986	0x200A    MOVS	R0, #10
0x3988	0xF7FFFD06  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 314 :: 		
0x398C	0xF64111AD  MOVW	R1, #6573
0x3990	0x200C    MOVS	R0, #12
0x3992	0xF7FFFD01  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 317 :: 		
0x3996	0x2100    MOVS	R1, #0
0x3998	0x2000    MOVS	R0, #0
0x399A	0xF7FFFCFD  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 320 :: 		
0x399E	0xF64111AE  MOVW	R1, #6574
0x39A2	0x2004    MOVS	R0, #4
0x39A4	0xF7FFFCF8  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 329 :: 		
0x39A8	0x2101    MOVS	R1, #1
0x39AA	0x201F    MOVS	R0, #31
0x39AC	0xF7FFFE1C  BL	_SPI_Ethernet_clearBitReg+0
0x39B0	0x2102    MOVS	R1, #2
0x39B2	0x201F    MOVS	R0, #31
0x39B4	0xF7FFFCC8  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 338 :: 		
0x39B8	0xF89D000C  LDRB	R0, [SP, #12]
0x39BC	0xF7FFFD40  BL	_SPI_Ethernet_Init2+0
;__Lib_EthEnc28j60.c, 339 :: 		
L_end_SPI_Ethernet_Init:
0x39C0	0xF8DDE000  LDR	LR, [SP, #0]
0x39C4	0xB004    ADD	SP, SP, #16
0x39C6	0x4770    BX	LR
0x39C8	0x00140008  	#524308
0x39CC	0x01904222  	SPI_Ethernet_Rst+0
0x39D0	0x01904221  	SPI_Ethernet_CS+0
0x39D4	0x01D82000  	_SPI_Rd_Ptr+0
0x39D8	0x01E02000  	_SPI_Ethernet_macAddr+0
0x39DC	0x01DC2000  	_SPI_Ethernet_ipAddr+0
; end of _SPI_Ethernet_Init
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x2B28	0xF240070B  MOVW	R7, #11
0x2B2C	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x2B30	0x1E7F    SUBS	R7, R7, #1
0x2B32	0xD1FD    BNE	L_Delay_1us0
0x2B34	0xBF00    NOP
0x2B36	0xBF00    NOP
0x2B38	0xBF00    NOP
0x2B3A	0xBF00    NOP
0x2B3C	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x2B3E	0x4770    BX	LR
; end of _Delay_1us
_SPI_Ethernet_delay:
;__Lib_EthEnc28j60.c, 2966 :: 		
0x2B04	0xB081    SUB	SP, SP, #4
0x2B06	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 2970 :: 		
; i start address is: 4 (R1)
0x2B0A	0x2100    MOVS	R1, #0
; i end address is: 4 (R1)
L_SPI_Ethernet_delay267:
; i start address is: 4 (R1)
0x2B0C	0x29C8    CMP	R1, #200
0x2B0E	0xD206    BCS	L_SPI_Ethernet_delay268
;__Lib_EthEnc28j60.c, 2972 :: 		
0x2B10	0xF7FFFD12  BL	_Delay_500us+0
;__Lib_EthEnc28j60.c, 2973 :: 		
0x2B14	0xF7FFFD10  BL	_Delay_500us+0
;__Lib_EthEnc28j60.c, 2970 :: 		
0x2B18	0x1C49    ADDS	R1, R1, #1
0x2B1A	0xB289    UXTH	R1, R1
;__Lib_EthEnc28j60.c, 2974 :: 		
; i end address is: 4 (R1)
0x2B1C	0xE7F6    B	L_SPI_Ethernet_delay267
L_SPI_Ethernet_delay268:
;__Lib_EthEnc28j60.c, 2975 :: 		
L_end_SPI_Ethernet_delay:
0x2B1E	0xF8DDE000  LDR	LR, [SP, #0]
0x2B22	0xB001    ADD	SP, SP, #4
0x2B24	0x4770    BX	LR
; end of _SPI_Ethernet_delay
_Delay_500us:
;__Lib_Delays.c, 33 :: 		void Delay_500us() {
;__Lib_Delays.c, 34 :: 		Delay_us(498);
0x2538	0xF2417757  MOVW	R7, #5975
0x253C	0xF2C00700  MOVT	R7, #0
L_Delay_500us10:
0x2540	0x1E7F    SUBS	R7, R7, #1
0x2542	0xD1FD    BNE	L_Delay_500us10
0x2544	0xBF00    NOP
0x2546	0xBF00    NOP
0x2548	0xBF00    NOP
0x254A	0xBF00    NOP
0x254C	0xBF00    NOP
;__Lib_Delays.c, 35 :: 		}
L_end_Delay_500us:
0x254E	0x4770    BX	LR
; end of _Delay_500us
_SPI1_Read:
;__Lib_SPI_123.c, 74 :: 		
; data_out start address is: 0 (R0)
0x332C	0xB081    SUB	SP, SP, #4
0x332E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 75 :: 		
0x3332	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x3334	0x4803    LDR	R0, [PC, #12]
0x3336	0xF7FDFDE1  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 76 :: 		
L_end_SPI1_Read:
0x333A	0xF8DDE000  LDR	LR, [SP, #0]
0x333E	0xB001    ADD	SP, SP, #4
0x3340	0x4770    BX	LR
0x3342	0xBF00    NOP
0x3344	0x30004001  	SPI1_CR1+0
; end of _SPI1_Read
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x0EFC	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x0EFE	0xF200020C  ADDW	R2, R0, #12
0x0F02	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x0F04	0xF2000208  ADDW	R2, R0, #8
0x0F08	0x6813    LDR	R3, [R2, #0]
0x0F0A	0xF3C30200  UBFX	R2, R3, #0, #1
0x0F0E	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x0F10	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x0F12	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x0F16	0x6812    LDR	R2, [R2, #0]
0x0F18	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x0F1A	0xB001    ADD	SP, SP, #4
0x0F1C	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_SPI2_Read:
;__Lib_SPI_123.c, 99 :: 		
; data_out start address is: 0 (R0)
0x35CC	0xB081    SUB	SP, SP, #4
0x35CE	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 100 :: 		
0x35D2	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x35D4	0x4803    LDR	R0, [PC, #12]
0x35D6	0xF7FDFC91  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 101 :: 		
L_end_SPI2_Read:
0x35DA	0xF8DDE000  LDR	LR, [SP, #0]
0x35DE	0xB001    ADD	SP, SP, #4
0x35E0	0x4770    BX	LR
0x35E2	0xBF00    NOP
0x35E4	0x38004000  	SPI2_CR1+0
; end of _SPI2_Read
_SPI3_Read:
;__Lib_SPI_123.c, 125 :: 		
; data_out start address is: 0 (R0)
0x35B0	0xB081    SUB	SP, SP, #4
0x35B2	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 126 :: 		
0x35B6	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x35B8	0x4803    LDR	R0, [PC, #12]
0x35BA	0xF7FDFC9F  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 127 :: 		
L_end_SPI3_Read:
0x35BE	0xF8DDE000  LDR	LR, [SP, #0]
0x35C2	0xB001    ADD	SP, SP, #4
0x35C4	0x4770    BX	LR
0x35C6	0xBF00    NOP
0x35C8	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Read
_memcpy:
;__Lib_CString.c, 44 :: 		
; n start address is: 8 (R2)
; s1 start address is: 4 (R1)
; d1 start address is: 0 (R0)
0x3638	0xB081    SUB	SP, SP, #4
0x363A	0x460B    MOV	R3, R1
0x363C	0x4601    MOV	R1, R0
; n end address is: 8 (R2)
; s1 end address is: 4 (R1)
; d1 end address is: 0 (R0)
; d1 start address is: 4 (R1)
; s1 start address is: 12 (R3)
; n start address is: 8 (R2)
;__Lib_CString.c, 48 :: 		
; ss start address is: 0 (R0)
0x363E	0x4618    MOV	R0, R3
; s1 end address is: 12 (R3)
;__Lib_CString.c, 49 :: 		
; dd start address is: 20 (R5)
0x3640	0x460D    MOV	R5, R1
; d1 end address is: 4 (R1)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
;__Lib_CString.c, 50 :: 		
L_memcpy7:
; dd start address is: 20 (R5)
; ss start address is: 0 (R0)
; n start address is: 8 (R2)
; d1 start address is: 4 (R1)
0x3642	0xB214    SXTH	R4, R2
0x3644	0x1E53    SUBS	R3, R2, #1
0x3646	0xB21A    SXTH	R2, R3
; n end address is: 8 (R2)
0x3648	0xB124    CBZ	R4, L_memcpy8
; n end address is: 8 (R2)
;__Lib_CString.c, 51 :: 		
; n start address is: 8 (R2)
0x364A	0x7803    LDRB	R3, [R0, #0]
0x364C	0x702B    STRB	R3, [R5, #0]
0x364E	0x1C6D    ADDS	R5, R5, #1
0x3650	0x1C40    ADDS	R0, R0, #1
; n end address is: 8 (R2)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
0x3652	0xE7F6    B	L_memcpy7
L_memcpy8:
;__Lib_CString.c, 53 :: 		
0x3654	0x4608    MOV	R0, R1
; d1 end address is: 4 (R1)
;__Lib_CString.c, 54 :: 		
L_end_memcpy:
0x3656	0xB001    ADD	SP, SP, #4
0x3658	0x4770    BX	LR
; end of _memcpy
_SPI_Ethernet_clearBitReg:
;__Lib_EthEnc28j60.c, 2867 :: 		
; mask start address is: 4 (R1)
; addr start address is: 0 (R0)
0x35E8	0xB082    SUB	SP, SP, #8
0x35EA	0xF8CDE000  STR	LR, [SP, #0]
0x35EE	0xF88D1004  STRB	R1, [SP, #4]
0x35F2	0xB2C1    UXTB	R1, R0
; mask end address is: 4 (R1)
; addr end address is: 0 (R0)
; addr start address is: 4 (R1)
; mask start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2869 :: 		
0x35F4	0x2300    MOVS	R3, #0
0x35F6	0xB25B    SXTB	R3, R3
0x35F8	0x4A0D    LDR	R2, [PC, #52]
0x35FA	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2870 :: 		
0x35FC	0xF04104A0  ORR	R4, R1, #160
0x3600	0xB2E4    UXTB	R4, R4
; addr end address is: 4 (R1)
0x3602	0xB2E0    UXTB	R0, R4
0x3604	0x4C0B    LDR	R4, [PC, #44]
0x3606	0x6824    LDR	R4, [R4, #0]
0x3608	0x47A0    BLX	R4
0x360A	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2871 :: 		
; mask end address is: 0 (R0)
0x360E	0x4C09    LDR	R4, [PC, #36]
0x3610	0x6824    LDR	R4, [R4, #0]
0x3612	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2872 :: 		
0x3614	0xF7FFFA88  BL	_Delay_1us+0
0x3618	0xF7FFFA86  BL	_Delay_1us+0
0x361C	0xF7FFFA84  BL	_Delay_1us+0
0x3620	0x2301    MOVS	R3, #1
0x3622	0xB25B    SXTB	R3, R3
0x3624	0x4A02    LDR	R2, [PC, #8]
0x3626	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2873 :: 		
L_end_SPI_Ethernet_clearBitReg:
0x3628	0xF8DDE000  LDR	LR, [SP, #0]
0x362C	0xB002    ADD	SP, SP, #8
0x362E	0x4770    BX	LR
0x3630	0x01904221  	SPI_Ethernet_CS+0
0x3634	0x01D82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_clearBitReg
_SPI_Ethernet_writeAddr:
;__Lib_EthEnc28j60.c, 2886 :: 		
; addr start address is: 0 (R0)
0x3398	0xB082    SUB	SP, SP, #8
0x339A	0xF8CDE000  STR	LR, [SP, #0]
0x339E	0xF8AD1004  STRH	R1, [SP, #4]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2888 :: 		
0x33A2	0x2300    MOVS	R3, #0
0x33A4	0xB25B    SXTB	R3, R3
0x33A6	0x4A12    LDR	R2, [PC, #72]
0x33A8	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2889 :: 		
0x33AA	0xF0400440  ORR	R4, R0, #64
0x33AE	0xB2E4    UXTB	R4, R4
; addr end address is: 0 (R0)
0x33B0	0xB2E0    UXTB	R0, R4
0x33B2	0x4C10    LDR	R4, [PC, #64]
0x33B4	0x6824    LDR	R4, [R4, #0]
0x33B6	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2890 :: 		
0x33B8	0xF8BD0004  LDRH	R0, [SP, #4]
0x33BC	0x4C0D    LDR	R4, [PC, #52]
0x33BE	0x6824    LDR	R4, [R4, #0]
0x33C0	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2891 :: 		
0x33C2	0xAA01    ADD	R2, SP, #4
0x33C4	0x1C52    ADDS	R2, R2, #1
0x33C6	0x7812    LDRB	R2, [R2, #0]
0x33C8	0xB2D4    UXTB	R4, R2
0x33CA	0xB2A0    UXTH	R0, R4
0x33CC	0x4C09    LDR	R4, [PC, #36]
0x33CE	0x6824    LDR	R4, [R4, #0]
0x33D0	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2892 :: 		
0x33D2	0xF7FFFBA9  BL	_Delay_1us+0
0x33D6	0xF7FFFBA7  BL	_Delay_1us+0
0x33DA	0xF7FFFBA5  BL	_Delay_1us+0
0x33DE	0x2301    MOVS	R3, #1
0x33E0	0xB25B    SXTB	R3, R3
0x33E2	0x4A03    LDR	R2, [PC, #12]
0x33E4	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2893 :: 		
L_end_SPI_Ethernet_writeAddr:
0x33E6	0xF8DDE000  LDR	LR, [SP, #0]
0x33EA	0xB002    ADD	SP, SP, #8
0x33EC	0x4770    BX	LR
0x33EE	0xBF00    NOP
0x33F0	0x01904221  	SPI_Ethernet_CS+0
0x33F4	0x01D82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_writeAddr
_SPI_Ethernet_setBitReg:
;__Lib_EthEnc28j60.c, 2848 :: 		
; mask start address is: 4 (R1)
; addr start address is: 0 (R0)
0x3348	0xB082    SUB	SP, SP, #8
0x334A	0xF8CDE000  STR	LR, [SP, #0]
0x334E	0xF88D1004  STRB	R1, [SP, #4]
0x3352	0xB2C1    UXTB	R1, R0
; mask end address is: 4 (R1)
; addr end address is: 0 (R0)
; addr start address is: 4 (R1)
; mask start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2850 :: 		
0x3354	0x2300    MOVS	R3, #0
0x3356	0xB25B    SXTB	R3, R3
0x3358	0x4A0D    LDR	R2, [PC, #52]
0x335A	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2851 :: 		
0x335C	0xF0410480  ORR	R4, R1, #128
0x3360	0xB2E4    UXTB	R4, R4
; addr end address is: 4 (R1)
0x3362	0xB2E0    UXTB	R0, R4
0x3364	0x4C0B    LDR	R4, [PC, #44]
0x3366	0x6824    LDR	R4, [R4, #0]
0x3368	0x47A0    BLX	R4
0x336A	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2852 :: 		
; mask end address is: 0 (R0)
0x336E	0x4C09    LDR	R4, [PC, #36]
0x3370	0x6824    LDR	R4, [R4, #0]
0x3372	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2853 :: 		
0x3374	0xF7FFFBD8  BL	_Delay_1us+0
0x3378	0xF7FFFBD6  BL	_Delay_1us+0
0x337C	0xF7FFFBD4  BL	_Delay_1us+0
0x3380	0x2301    MOVS	R3, #1
0x3382	0xB25B    SXTB	R3, R3
0x3384	0x4A02    LDR	R2, [PC, #8]
0x3386	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2854 :: 		
L_end_SPI_Ethernet_setBitReg:
0x3388	0xF8DDE000  LDR	LR, [SP, #0]
0x338C	0xB002    ADD	SP, SP, #8
0x338E	0x4770    BX	LR
0x3390	0x01904221  	SPI_Ethernet_CS+0
0x3394	0x01D82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_setBitReg
_SPI_Ethernet_Init2:
;__Lib_EthEnc28j60.c, 341 :: 		
0x3440	0xB083    SUB	SP, SP, #12
0x3442	0xF8CDE000  STR	LR, [SP, #0]
0x3446	0xF88D0008  STRB	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 350 :: 		
0x344A	0xF89D1008  LDRB	R1, [SP, #8]
0x344E	0xB111    CBZ	R1, L_SPI_Ethernet_Init23
; ?FLOC___SPI_Ethernet_Init2?T16 start address is: 0 (R0)
0x3450	0x200D    MOVS	R0, #13
0x3452	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T16 end address is: 0 (R0)
0x3454	0xE001    B	L_SPI_Ethernet_Init24
L_SPI_Ethernet_Init23:
; ?FLOC___SPI_Ethernet_Init2?T16 start address is: 0 (R0)
0x3456	0x2005    MOVS	R0, #5
0x3458	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T16 end address is: 0 (R0)
L_SPI_Ethernet_Init24:
; ?FLOC___SPI_Ethernet_Init2?T16 start address is: 0 (R0)
0x345A	0xB2C1    UXTB	R1, R0
; ?FLOC___SPI_Ethernet_Init2?T16 end address is: 0 (R0)
0x345C	0x2000    MOVS	R0, #0
0x345E	0xF7FDFEEB  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 357 :: 		
0x3462	0xF89D1008  LDRB	R1, [SP, #8]
0x3466	0xB111    CBZ	R1, L_SPI_Ethernet_Init25
; ?FLOC___SPI_Ethernet_Init2?T17 start address is: 0 (R0)
0x3468	0x2031    MOVS	R0, #49
0x346A	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T17 end address is: 0 (R0)
0x346C	0xE001    B	L_SPI_Ethernet_Init26
L_SPI_Ethernet_Init25:
; ?FLOC___SPI_Ethernet_Init2?T17 start address is: 0 (R0)
0x346E	0x2030    MOVS	R0, #48
0x3470	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T17 end address is: 0 (R0)
L_SPI_Ethernet_Init26:
; ?FLOC___SPI_Ethernet_Init2?T17 start address is: 0 (R0)
0x3472	0xB2C1    UXTB	R1, R0
; ?FLOC___SPI_Ethernet_Init2?T17 end address is: 0 (R0)
0x3474	0x2002    MOVS	R0, #2
0x3476	0xF7FDFEDF  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 366 :: 		
0x347A	0xF24051EE  MOVW	R1, #1518
0x347E	0x200A    MOVS	R0, #10
0x3480	0xF7FFFF8A  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 371 :: 		
0x3484	0xF89D1008  LDRB	R1, [SP, #8]
0x3488	0xB111    CBZ	R1, L_SPI_Ethernet_Init27
; ?FLOC___SPI_Ethernet_Init2?T18 start address is: 0 (R0)
0x348A	0x2015    MOVS	R0, #21
0x348C	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T18 end address is: 0 (R0)
0x348E	0xE001    B	L_SPI_Ethernet_Init28
L_SPI_Ethernet_Init27:
; ?FLOC___SPI_Ethernet_Init2?T18 start address is: 0 (R0)
0x3490	0x2012    MOVS	R0, #18
0x3492	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T18 end address is: 0 (R0)
L_SPI_Ethernet_Init28:
; ?FLOC___SPI_Ethernet_Init2?T18 start address is: 0 (R0)
0x3494	0xB2C1    UXTB	R1, R0
; ?FLOC___SPI_Ethernet_Init2?T18 end address is: 0 (R0)
0x3496	0x2004    MOVS	R0, #4
0x3498	0xF7FDFECE  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 376 :: 		
0x349C	0x2112    MOVS	R1, #18
0x349E	0x2006    MOVS	R0, #6
0x34A0	0xF7FDFECA  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 381 :: 		
0x34A4	0xF89D1008  LDRB	R1, [SP, #8]
0x34A8	0xB919    CBNZ	R1, L_SPI_Ethernet_Init29
;__Lib_EthEnc28j60.c, 382 :: 		
0x34AA	0x210C    MOVS	R1, #12
0x34AC	0x2007    MOVS	R0, #7
0x34AE	0xF7FDFEC3  BL	_SPI_Ethernet_writeReg+0
L_SPI_Ethernet_Init29:
;__Lib_EthEnc28j60.c, 397 :: 		
0x34B2	0xF89D1008  LDRB	R1, [SP, #8]
0x34B6	0xB919    CBNZ	R1, L_SPI_Ethernet_Init210
;__Lib_EthEnc28j60.c, 398 :: 		
0x34B8	0x213F    MOVS	R1, #63
0x34BA	0x2009    MOVS	R0, #9
0x34BC	0xF7FDFEBC  BL	_SPI_Ethernet_writeReg+0
L_SPI_Ethernet_Init210:
;__Lib_EthEnc28j60.c, 403 :: 		
0x34C0	0x2101    MOVS	R1, #1
0x34C2	0x201F    MOVS	R0, #31
0x34C4	0xF7FFFF40  BL	_SPI_Ethernet_setBitReg+0
0x34C8	0x2102    MOVS	R1, #2
0x34CA	0x201F    MOVS	R0, #31
0x34CC	0xF7FFFF3C  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 406 :: 		
0x34D0	0x492F    LDR	R1, [PC, #188]
0x34D2	0x7809    LDRB	R1, [R1, #0]
0x34D4	0x2004    MOVS	R0, #4
0x34D6	0xF7FDFEAF  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 407 :: 		
0x34DA	0x492E    LDR	R1, [PC, #184]
0x34DC	0x7809    LDRB	R1, [R1, #0]
0x34DE	0x2005    MOVS	R0, #5
0x34E0	0xF7FDFEAA  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 408 :: 		
0x34E4	0x492C    LDR	R1, [PC, #176]
0x34E6	0x7809    LDRB	R1, [R1, #0]
0x34E8	0x2002    MOVS	R0, #2
0x34EA	0xF7FDFEA5  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 409 :: 		
0x34EE	0x492B    LDR	R1, [PC, #172]
0x34F0	0x7809    LDRB	R1, [R1, #0]
0x34F2	0x2003    MOVS	R0, #3
0x34F4	0xF7FDFEA0  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 410 :: 		
0x34F8	0x4929    LDR	R1, [PC, #164]
0x34FA	0x7809    LDRB	R1, [R1, #0]
0x34FC	0x2000    MOVS	R0, #0
0x34FE	0xF7FDFE9B  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 411 :: 		
0x3502	0x4928    LDR	R1, [PC, #160]
0x3504	0x7809    LDRB	R1, [R1, #0]
0x3506	0x2001    MOVS	R0, #1
0x3508	0xF7FDFE96  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 417 :: 		
0x350C	0x2100    MOVS	R1, #0
0x350E	0x2015    MOVS	R0, #21
0x3510	0xF7FDFE92  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 425 :: 		
0x3514	0x2012    MOVS	R0, #18
0x3516	0xF7FDFEB7  BL	_SPI_Ethernet_readReg+0
0x351A	0x4923    LDR	R1, [PC, #140]
0x351C	0x8008    STRH	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 431 :: 		
0x351E	0xF10D0206  ADD	R2, SP, #6
0x3522	0xA901    ADD	R1, SP, #4
0x3524	0x2000    MOVS	R0, #0
0x3526	0xF7FDFED1  BL	_SPI_Ethernet_readPHY+0
;__Lib_EthEnc28j60.c, 432 :: 		
0x352A	0xF8BD1004  LDRH	R1, [SP, #4]
0x352E	0xF00102FE  AND	R2, R1, #254
0x3532	0xB292    UXTH	R2, R2
0x3534	0xF89D1008  LDRB	R1, [SP, #8]
0x3538	0xB111    CBZ	R1, L_SPI_Ethernet_Init211
; ?FLOC___SPI_Ethernet_Init2?T36 start address is: 0 (R0)
0x353A	0x2001    MOVS	R0, #1
0x353C	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T36 end address is: 0 (R0)
0x353E	0xE001    B	L_SPI_Ethernet_Init212
L_SPI_Ethernet_Init211:
; ?FLOC___SPI_Ethernet_Init2?T36 start address is: 0 (R0)
0x3540	0x2000    MOVS	R0, #0
0x3542	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_Init2?T36 end address is: 0 (R0)
L_SPI_Ethernet_Init212:
; ?FLOC___SPI_Ethernet_Init2?T36 start address is: 0 (R0)
0x3544	0xEA420100  ORR	R1, R2, R0, LSL #0
; ?FLOC___SPI_Ethernet_Init2?T36 end address is: 0 (R0)
0x3548	0xF8BD2006  LDRH	R2, [SP, #6]
0x354C	0xB2C9    UXTB	R1, R1
0x354E	0x2000    MOVS	R0, #0
0x3550	0xF7FDFCFE  BL	_SPI_Ethernet_writePHY+0
;__Lib_EthEnc28j60.c, 435 :: 		
0x3554	0x2200    MOVS	R2, #0
0x3556	0x2101    MOVS	R1, #1
0x3558	0x2010    MOVS	R0, #16
0x355A	0xF7FDFCF9  BL	_SPI_Ethernet_writePHY+0
;__Lib_EthEnc28j60.c, 445 :: 		
0x355E	0x2104    MOVS	R1, #4
0x3560	0x201F    MOVS	R0, #31
0x3562	0xF7FFFEF1  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 446 :: 		
0x3566	0xF7FFFACD  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 450 :: 		
0x356A	0x223C    MOVS	R2, #60
0x356C	0xB212    SXTH	R2, R2
0x356E	0x2100    MOVS	R1, #0
0x3570	0x480E    LDR	R0, [PC, #56]
0x3572	0xF000FF63  BL	_memset+0
;__Lib_EthEnc28j60.c, 453 :: 		
0x3576	0x2101    MOVS	R1, #1
0x3578	0x201F    MOVS	R0, #31
0x357A	0xF000F835  BL	_SPI_Ethernet_clearBitReg+0
0x357E	0x2102    MOVS	R1, #2
0x3580	0x201F    MOVS	R0, #31
0x3582	0xF000F831  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 454 :: 		
L_end_SPI_Ethernet_Init2:
0x3586	0xF8DDE000  LDR	LR, [SP, #0]
0x358A	0xB003    ADD	SP, SP, #12
0x358C	0x4770    BX	LR
0x358E	0xBF00    NOP
0x3590	0x01E02000  	_SPI_Ethernet_macAddr+0
0x3594	0x01E12000  	_SPI_Ethernet_macAddr+1
0x3598	0x01E22000  	_SPI_Ethernet_macAddr+2
0x359C	0x01E32000  	_SPI_Ethernet_macAddr+3
0x35A0	0x01E42000  	_SPI_Ethernet_macAddr+4
0x35A4	0x01E52000  	_SPI_Ethernet_macAddr+5
0x35A8	0x01A62000  	__Lib_EthEnc28j60_enc_hwRev+0
0x35AC	0x01EC2000  	_SPI_Ethernet_arpCache+0
; end of _SPI_Ethernet_Init2
_SPI_Ethernet_writeReg:
;__Lib_EthEnc28j60.c, 2829 :: 		
; v start address is: 4 (R1)
; addr start address is: 0 (R0)
0x1238	0xB082    SUB	SP, SP, #8
0x123A	0xF8CDE000  STR	LR, [SP, #0]
0x123E	0xF88D1004  STRB	R1, [SP, #4]
0x1242	0xB2C1    UXTB	R1, R0
; v end address is: 4 (R1)
; addr end address is: 0 (R0)
; addr start address is: 4 (R1)
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2831 :: 		
0x1244	0x2300    MOVS	R3, #0
0x1246	0xB25B    SXTB	R3, R3
0x1248	0x4A0D    LDR	R2, [PC, #52]
0x124A	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2832 :: 		
0x124C	0xF0410440  ORR	R4, R1, #64
0x1250	0xB2E4    UXTB	R4, R4
; addr end address is: 4 (R1)
0x1252	0xB2E0    UXTB	R0, R4
0x1254	0x4C0B    LDR	R4, [PC, #44]
0x1256	0x6824    LDR	R4, [R4, #0]
0x1258	0x47A0    BLX	R4
0x125A	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2833 :: 		
; v end address is: 0 (R0)
0x125E	0x4C09    LDR	R4, [PC, #36]
0x1260	0x6824    LDR	R4, [R4, #0]
0x1262	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2834 :: 		
0x1264	0xF001FC60  BL	_Delay_1us+0
0x1268	0xF001FC5E  BL	_Delay_1us+0
0x126C	0xF001FC5C  BL	_Delay_1us+0
0x1270	0x2301    MOVS	R3, #1
0x1272	0xB25B    SXTB	R3, R3
0x1274	0x4A02    LDR	R2, [PC, #8]
0x1276	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2835 :: 		
L_end_SPI_Ethernet_writeReg:
0x1278	0xF8DDE000  LDR	LR, [SP, #0]
0x127C	0xB002    ADD	SP, SP, #8
0x127E	0x4770    BX	LR
0x1280	0x01904221  	SPI_Ethernet_CS+0
0x1284	0x01D82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_writeReg
_SPI_Ethernet_readReg:
;__Lib_EthEnc28j60.c, 2807 :: 		
; addr start address is: 0 (R0)
0x1288	0xB081    SUB	SP, SP, #4
0x128A	0xF8CDE000  STR	LR, [SP, #0]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2811 :: 		
0x128E	0x2200    MOVS	R2, #0
0x1290	0xB252    SXTB	R2, R2
0x1292	0x490C    LDR	R1, [PC, #48]
0x1294	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2812 :: 		
; addr end address is: 0 (R0)
0x1296	0x4C0C    LDR	R4, [PC, #48]
0x1298	0x6824    LDR	R4, [R4, #0]
0x129A	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2813 :: 		
0x129C	0x2000    MOVS	R0, #0
0x129E	0x4C0A    LDR	R4, [PC, #40]
0x12A0	0x6824    LDR	R4, [R4, #0]
0x12A2	0x47A0    BLX	R4
; v start address is: 0 (R0)
0x12A4	0xB2C0    UXTB	R0, R0
;__Lib_EthEnc28j60.c, 2814 :: 		
0x12A6	0xF001FC3F  BL	_Delay_1us+0
0x12AA	0xF001FC3D  BL	_Delay_1us+0
0x12AE	0xF001FC3B  BL	_Delay_1us+0
0x12B2	0x2201    MOVS	R2, #1
0x12B4	0xB252    SXTB	R2, R2
0x12B6	0x4903    LDR	R1, [PC, #12]
0x12B8	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2815 :: 		
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2816 :: 		
L_end_SPI_Ethernet_readReg:
0x12BA	0xF8DDE000  LDR	LR, [SP, #0]
0x12BE	0xB001    ADD	SP, SP, #4
0x12C0	0x4770    BX	LR
0x12C2	0xBF00    NOP
0x12C4	0x01904221  	SPI_Ethernet_CS+0
0x12C8	0x01D82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_readReg
_SPI_Ethernet_readPHY:
;__Lib_EthEnc28j60.c, 2947 :: 		
0x12CC	0xB084    SUB	SP, SP, #16
0x12CE	0xF8CDE000  STR	LR, [SP, #0]
0x12D2	0xF88D0004  STRB	R0, [SP, #4]
0x12D6	0x9102    STR	R1, [SP, #8]
0x12D8	0x9203    STR	R2, [SP, #12]
;__Lib_EthEnc28j60.c, 2949 :: 		
0x12DA	0x2101    MOVS	R1, #1
0x12DC	0x201F    MOVS	R0, #31
0x12DE	0xF002F983  BL	_SPI_Ethernet_clearBitReg+0
0x12E2	0x2102    MOVS	R1, #2
0x12E4	0x201F    MOVS	R0, #31
0x12E6	0xF002F82F  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2950 :: 		
0x12EA	0xF89D1004  LDRB	R1, [SP, #4]
0x12EE	0x2014    MOVS	R0, #20
0x12F0	0xF7FFFFA2  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 2951 :: 		
0x12F4	0x2101    MOVS	R1, #1
0x12F6	0x2012    MOVS	R0, #18
0x12F8	0xF002F826  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2952 :: 		
0x12FC	0xF001FC02  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 2953 :: 		
0x1300	0x2101    MOVS	R1, #1
0x1302	0x2012    MOVS	R0, #18
0x1304	0xF002F970  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2954 :: 		
0x1308	0x2018    MOVS	R0, #24
0x130A	0xF7FFFFBD  BL	_SPI_Ethernet_readReg+0
0x130E	0x9B03    LDR	R3, [SP, #12]
0x1310	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 2955 :: 		
0x1312	0x2019    MOVS	R0, #25
0x1314	0xF7FFFFB8  BL	_SPI_Ethernet_readReg+0
0x1318	0x9B02    LDR	R3, [SP, #8]
0x131A	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 2956 :: 		
L_end_SPI_Ethernet_readPHY:
0x131C	0xF8DDE000  LDR	LR, [SP, #0]
0x1320	0xB004    ADD	SP, SP, #16
0x1322	0x4770    BX	LR
; end of _SPI_Ethernet_readPHY
_SPI_Ethernet_writePHY:
;__Lib_EthEnc28j60.c, 2925 :: 		
0x0F50	0xB084    SUB	SP, SP, #16
0x0F52	0xF8CDE000  STR	LR, [SP, #0]
0x0F56	0xF88D0004  STRB	R0, [SP, #4]
0x0F5A	0xF88D1008  STRB	R1, [SP, #8]
0x0F5E	0xF88D200C  STRB	R2, [SP, #12]
;__Lib_EthEnc28j60.c, 2927 :: 		
0x0F62	0x2101    MOVS	R1, #1
0x0F64	0x201F    MOVS	R0, #31
0x0F66	0xF002FB3F  BL	_SPI_Ethernet_clearBitReg+0
0x0F6A	0x2102    MOVS	R1, #2
0x0F6C	0x201F    MOVS	R0, #31
0x0F6E	0xF002F9EB  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2928 :: 		
0x0F72	0xF89D1004  LDRB	R1, [SP, #4]
0x0F76	0x2014    MOVS	R0, #20
0x0F78	0xF000F95E  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 2929 :: 		
0x0F7C	0xF001FDC2  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 2930 :: 		
0x0F80	0xF89D100C  LDRB	R1, [SP, #12]
0x0F84	0x2016    MOVS	R0, #22
0x0F86	0xF000F957  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 2931 :: 		
0x0F8A	0xF001FDBB  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 2932 :: 		
0x0F8E	0xF89D1008  LDRB	R1, [SP, #8]
0x0F92	0x2017    MOVS	R0, #23
0x0F94	0xF000F950  BL	_SPI_Ethernet_writeReg+0
;__Lib_EthEnc28j60.c, 2933 :: 		
0x0F98	0xF001FDB4  BL	_SPI_Ethernet_delay+0
;__Lib_EthEnc28j60.c, 2934 :: 		
L_end_SPI_Ethernet_writePHY:
0x0F9C	0xF8DDE000  LDR	LR, [SP, #0]
0x0FA0	0xB004    ADD	SP, SP, #16
0x0FA2	0x4770    BX	LR
; end of _SPI_Ethernet_writePHY
_SPI_Ethernet_confNetwork:
;__Lib_EthEnc28j60.c, 2277 :: 		
; dnsIpAddr start address is: 8 (R2)
; gwIpAddr start address is: 4 (R1)
; ipMask start address is: 0 (R0)
0x3DD0	0xB081    SUB	SP, SP, #4
0x3DD2	0xF8CDE000  STR	LR, [SP, #0]
0x3DD6	0x460E    MOV	R6, R1
0x3DD8	0x4617    MOV	R7, R2
; dnsIpAddr end address is: 8 (R2)
; gwIpAddr end address is: 4 (R1)
; ipMask end address is: 0 (R0)
; ipMask start address is: 0 (R0)
; gwIpAddr start address is: 24 (R6)
; dnsIpAddr start address is: 28 (R7)
;__Lib_EthEnc28j60.c, 2279 :: 		
0x3DDA	0x2204    MOVS	R2, #4
0x3DDC	0xB212    SXTH	R2, R2
0x3DDE	0x4601    MOV	R1, R0
; ipMask end address is: 0 (R0)
0x3DE0	0x480A    LDR	R0, [PC, #40]
0x3DE2	0xF7FFFC29  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 2280 :: 		
0x3DE6	0x2204    MOVS	R2, #4
0x3DE8	0xB212    SXTH	R2, R2
0x3DEA	0x4631    MOV	R1, R6
; gwIpAddr end address is: 24 (R6)
0x3DEC	0x4808    LDR	R0, [PC, #32]
0x3DEE	0xF7FFFC23  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 2281 :: 		
0x3DF2	0x2204    MOVS	R2, #4
0x3DF4	0xB212    SXTH	R2, R2
0x3DF6	0x4639    MOV	R1, R7
; dnsIpAddr end address is: 28 (R7)
0x3DF8	0x4806    LDR	R0, [PC, #24]
0x3DFA	0xF7FFFC1D  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 2283 :: 		
0x3DFE	0x4806    LDR	R0, [PC, #24]
0x3E00	0xF7FFFAFA  BL	__Lib_EthEnc28j60_mkSubnetBroadcast+0
;__Lib_EthEnc28j60.c, 2284 :: 		
L_end_SPI_Ethernet_confNetwork:
0x3E04	0xF8DDE000  LDR	LR, [SP, #0]
0x3E08	0xB001    ADD	SP, SP, #4
0x3E0A	0x4770    BX	LR
0x3E0C	0x024C2000  	_SPI_Ethernet_ipMask+0
0x3E10	0x02502000  	_SPI_Ethernet_gwIpAddr+0
0x3E14	0x02542000  	_SPI_Ethernet_dnsIpAddr+0
0x3E18	0x02482000  	_SPI_Ethernet_subNetBroadCast+0
; end of _SPI_Ethernet_confNetwork
__Lib_EthEnc28j60_mkSubnetBroadcast:
;__Lib_EthEnc28j60.c, 242 :: 		
; subbrdcst start address is: 0 (R0)
0x33F8	0xB081    SUB	SP, SP, #4
0x33FA	0xF8CDE000  STR	LR, [SP, #0]
0x33FE	0x4606    MOV	R6, R0
; subbrdcst end address is: 0 (R0)
; subbrdcst start address is: 24 (R6)
;__Lib_EthEnc28j60.c, 245 :: 		
0x3400	0x2204    MOVS	R2, #4
0x3402	0xB212    SXTH	R2, R2
0x3404	0x490C    LDR	R1, [PC, #48]
0x3406	0x4630    MOV	R0, R6
0x3408	0xF000F916  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 247 :: 		
; i start address is: 0 (R0)
0x340C	0x2000    MOVS	R0, #0
; subbrdcst end address is: 24 (R6)
; i end address is: 0 (R0)
0x340E	0x4634    MOV	R4, R6
L___Lib_EthEnc28j60_mkSubnetBroadcast0:
; i start address is: 0 (R0)
; subbrdcst start address is: 16 (R4)
; subbrdcst start address is: 16 (R4)
; subbrdcst end address is: 16 (R4)
0x3410	0x2803    CMP	R0, #3
0x3412	0xD80D    BHI	L___Lib_EthEnc28j60_mkSubnetBroadcast1
; subbrdcst end address is: 16 (R4)
;__Lib_EthEnc28j60.c, 248 :: 		
; subbrdcst start address is: 16 (R4)
0x3414	0x1823    ADDS	R3, R4, R0
0x3416	0x781A    LDRB	R2, [R3, #0]
0x3418	0x4908    LDR	R1, [PC, #32]
0x341A	0x1809    ADDS	R1, R1, R0
0x341C	0x7809    LDRB	R1, [R1, #0]
0x341E	0xF08101FF  EOR	R1, R1, #255
0x3422	0xB2C9    UXTB	R1, R1
0x3424	0xEA420101  ORR	R1, R2, R1, LSL #0
0x3428	0x7019    STRB	R1, [R3, #0]
;__Lib_EthEnc28j60.c, 247 :: 		
0x342A	0x1C40    ADDS	R0, R0, #1
0x342C	0xB2C0    UXTB	R0, R0
;__Lib_EthEnc28j60.c, 248 :: 		
; subbrdcst end address is: 16 (R4)
; i end address is: 0 (R0)
0x342E	0xE7EF    B	L___Lib_EthEnc28j60_mkSubnetBroadcast0
L___Lib_EthEnc28j60_mkSubnetBroadcast1:
;__Lib_EthEnc28j60.c, 250 :: 		
L_end_mkSubnetBroadcast:
0x3430	0xF8DDE000  LDR	LR, [SP, #0]
0x3434	0xB001    ADD	SP, SP, #4
0x3436	0x4770    BX	LR
0x3438	0x01DC2000  	_SPI_Ethernet_ipAddr+0
0x343C	0x024C2000  	_SPI_Ethernet_ipMask+0
; end of __Lib_EthEnc28j60_mkSubnetBroadcast
_set_value_dim:
;init.c, 125 :: 		void set_value_dim(unsigned char value_dim,unsigned char channel){
; channel start address is: 4 (R1)
0x425C	0xB082    SUB	SP, SP, #8
0x425E	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; channel start address is: 4 (R1)
;init.c, 126 :: 		unsigned char data_dim[3]={0xfa,0x00,0x00},k;
0x4262	0x22FA    MOVS	R2, #250
0x4264	0xF88D2004  STRB	R2, [SP, #4]
0x4268	0x2200    MOVS	R2, #0
0x426A	0xF88D2005  STRB	R2, [SP, #5]
0x426E	0x2200    MOVS	R2, #0
0x4270	0xF88D2006  STRB	R2, [SP, #6]
;init.c, 127 :: 		data_dim[1]=channel;
0x4274	0xAB01    ADD	R3, SP, #4
0x4276	0x1C5A    ADDS	R2, R3, #1
0x4278	0x7011    STRB	R1, [R2, #0]
; channel end address is: 4 (R1)
;init.c, 128 :: 		data_dim[2]=value_dim;
0x427A	0x1C9A    ADDS	R2, R3, #2
0x427C	0x7010    STRB	R0, [R2, #0]
;init.c, 129 :: 		for(k=0;k<3;k++){
; k start address is: 12 (R3)
0x427E	0x2300    MOVS	R3, #0
; k end address is: 12 (R3)
L_set_value_dim24:
; k start address is: 12 (R3)
0x4280	0x2B03    CMP	R3, #3
0x4282	0xD208    BCS	L_set_value_dim25
;init.c, 130 :: 		uart2_chr(data_dim[k]);
0x4284	0xAA01    ADD	R2, SP, #4
0x4286	0x18D2    ADDS	R2, R2, R3
0x4288	0x7812    LDRB	R2, [R2, #0]
0x428A	0xB2D0    UXTB	R0, R2
0x428C	0xF7FFFBA8  BL	_uart2_chr+0
;init.c, 129 :: 		for(k=0;k<3;k++){
0x4290	0x1C5B    ADDS	R3, R3, #1
0x4292	0xB2DB    UXTB	R3, R3
;init.c, 131 :: 		}
; k end address is: 12 (R3)
0x4294	0xE7F4    B	L_set_value_dim24
L_set_value_dim25:
;init.c, 132 :: 		}
L_end_set_value_dim:
0x4296	0xF8DDE000  LDR	LR, [SP, #0]
0x429A	0xB002    ADD	SP, SP, #8
0x429C	0x4770    BX	LR
; end of _set_value_dim
_uart2_chr:
;init.c, 115 :: 		void uart2_chr(unsigned char data_usart2_tx){
;init.c, 116 :: 		while(USART2_SRbits.TC==0);
L_uart2_chr20:
0x39E0	0x4A03    LDR	R2, [PC, #12]
0x39E2	0x6811    LDR	R1, [R2, #0]
0x39E4	0xB901    CBNZ	R1, L_uart2_chr21
0x39E6	0xE7FB    B	L_uart2_chr20
L_uart2_chr21:
;init.c, 117 :: 		USART2_DR=data_usart2_tx;
0x39E8	0x4902    LDR	R1, [PC, #8]
0x39EA	0x6008    STR	R0, [R1, #0]
;init.c, 118 :: 		}
L_end_uart2_chr:
0x39EC	0x4770    BX	LR
0x39EE	0xBF00    NOP
0x39F0	0x80184208  	USART2_SRbits+0
0x39F4	0x44044000  	USART2_DR+0
; end of _uart2_chr
_SPI_Ethernet_doPacket:
;__Lib_EthEnc28j60.c, 716 :: 		
0x42A0	0xB082    SUB	SP, SP, #8
0x42A2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 718 :: 		
0x42A6	0xF2400000  MOVW	R0, #0
0x42AA	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 719 :: 		
0x42AE	0x2101    MOVS	R1, #1
0x42B0	0x201F    MOVS	R0, #31
0x42B2	0xF7FFF849  BL	_SPI_Ethernet_setBitReg+0
0x42B6	0x2102    MOVS	R1, #2
0x42B8	0x201F    MOVS	R0, #31
0x42BA	0xF7FFF995  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 720 :: 		
0x42BE	0x2019    MOVS	R0, #25
0x42C0	0xF7FCFFE2  BL	_SPI_Ethernet_readReg+0
0x42C4	0x2800    CMP	R0, #0
0x42C6	0xD903    BLS	L_SPI_Ethernet_doPacket16
;__Lib_EthEnc28j60.c, 722 :: 		
0x42C8	0xF7FFFB96  BL	_SPI_Ethernet_readPacket+0
0x42CC	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 723 :: 		
L_SPI_Ethernet_doPacket16:
;__Lib_EthEnc28j60.c, 724 :: 		
0x42D0	0x2101    MOVS	R1, #1
0x42D2	0x201F    MOVS	R0, #31
0x42D4	0xF7FFF988  BL	_SPI_Ethernet_clearBitReg+0
0x42D8	0x2102    MOVS	R1, #2
0x42DA	0x201F    MOVS	R0, #31
0x42DC	0xF7FFF984  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 725 :: 		
0x42E0	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 726 :: 		
L_end_SPI_Ethernet_doPacket:
0x42E4	0xF8DDE000  LDR	LR, [SP, #0]
0x42E8	0xB002    ADD	SP, SP, #8
0x42EA	0x4770    BX	LR
; end of _SPI_Ethernet_doPacket
_SPI_Ethernet_readPacket:
;__Lib_EthEnc28j60.c, 741 :: 		
0x39F8	0xB08D    SUB	SP, SP, #52
0x39FA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 743 :: 		
0x39FE	0xF2400000  MOVW	R0, #0
0x3A02	0xF8AD0010  STRH	R0, [SP, #16]
;__Lib_EthEnc28j60.c, 750 :: 		
0x3A06	0x2101    MOVS	R1, #1
0x3A08	0xB249    SXTB	R1, R1
0x3A0A	0x48D9    LDR	R0, [PC, #868]
0x3A0C	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 751 :: 		
0x3A0E	0x2100    MOVS	R1, #0
0x3A10	0xB249    SXTB	R1, R1
0x3A12	0x48D8    LDR	R0, [PC, #864]
0x3A14	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 753 :: 		
0x3A16	0x2101    MOVS	R1, #1
0x3A18	0x201F    MOVS	R0, #31
0x3A1A	0xF7FFFDE5  BL	_SPI_Ethernet_clearBitReg+0
0x3A1E	0x2102    MOVS	R1, #2
0x3A20	0x201F    MOVS	R0, #31
0x3A22	0xF7FFFDE1  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 755 :: 		
0x3A26	0x48D4    LDR	R0, [PC, #848]
0x3A28	0x900C    STR	R0, [SP, #48]
0x3A2A	0x8800    LDRH	R0, [R0, #0]
0x3A2C	0xB281    UXTH	R1, R0
0x3A2E	0x2000    MOVS	R0, #0
0x3A30	0xF7FFFCB2  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 757 :: 		
0x3A34	0x2100    MOVS	R1, #0
0x3A36	0xB249    SXTB	R1, R1
0x3A38	0x48D0    LDR	R0, [PC, #832]
0x3A3A	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 758 :: 		
0x3A3C	0x203A    MOVS	R0, #58
0x3A3E	0x4CD0    LDR	R4, [PC, #832]
0x3A40	0x940B    STR	R4, [SP, #44]
0x3A42	0x6824    LDR	R4, [R4, #0]
0x3A44	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 759 :: 		
0x3A46	0x2000    MOVS	R0, #0
0x3A48	0x4CCD    LDR	R4, [PC, #820]
0x3A4A	0x6824    LDR	R4, [R4, #0]
0x3A4C	0x47A0    BLX	R4
0x3A4E	0x49CA    LDR	R1, [PC, #808]
0x3A50	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 760 :: 		
0x3A52	0x2000    MOVS	R0, #0
0x3A54	0x9C0B    LDR	R4, [SP, #44]
0x3A56	0x6824    LDR	R4, [R4, #0]
0x3A58	0x47A0    BLX	R4
0x3A5A	0x49CA    LDR	R1, [PC, #808]
0x3A5C	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 761 :: 		
0x3A5E	0x2000    MOVS	R0, #0
0x3A60	0x9C0B    LDR	R4, [SP, #44]
0x3A62	0x6824    LDR	R4, [R4, #0]
0x3A64	0x47A0    BLX	R4
0x3A66	0x49C8    LDR	R1, [PC, #800]
0x3A68	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 762 :: 		
0x3A6A	0x2000    MOVS	R0, #0
0x3A6C	0x9C0B    LDR	R4, [SP, #44]
0x3A6E	0x6824    LDR	R4, [R4, #0]
0x3A70	0x47A0    BLX	R4
0x3A72	0x49C6    LDR	R1, [PC, #792]
0x3A74	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 763 :: 		
0x3A76	0xF10D000E  ADD	R0, SP, #14
0x3A7A	0x900A    STR	R0, [SP, #40]
0x3A7C	0x9009    STR	R0, [SP, #36]
0x3A7E	0x2000    MOVS	R0, #0
0x3A80	0x9C0B    LDR	R4, [SP, #44]
0x3A82	0x6824    LDR	R4, [R4, #0]
0x3A84	0x47A0    BLX	R4
0x3A86	0x9909    LDR	R1, [SP, #36]
0x3A88	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 764 :: 		
0x3A8A	0x980A    LDR	R0, [SP, #40]
0x3A8C	0x1C40    ADDS	R0, R0, #1
0x3A8E	0x9009    STR	R0, [SP, #36]
0x3A90	0x2000    MOVS	R0, #0
0x3A92	0x9C0B    LDR	R4, [SP, #44]
0x3A94	0x6824    LDR	R4, [R4, #0]
0x3A96	0x47A0    BLX	R4
0x3A98	0x9909    LDR	R1, [SP, #36]
0x3A9A	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 765 :: 		
0x3A9C	0xF7FFF844  BL	_Delay_1us+0
0x3AA0	0xF7FFF842  BL	_Delay_1us+0
0x3AA4	0xF7FFF840  BL	_Delay_1us+0
0x3AA8	0x2101    MOVS	R1, #1
0x3AAA	0xB249    SXTB	R1, R1
0x3AAC	0x48B3    LDR	R0, [PC, #716]
0x3AAE	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 767 :: 		
0x3AB0	0x49B5    LDR	R1, [PC, #724]
0x3AB2	0x8808    LDRH	R0, [R1, #0]
0x3AB4	0x1F00    SUBS	R0, R0, #4
0x3AB6	0x8008    STRH	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 778 :: 		
0x3AB8	0x980C    LDR	R0, [SP, #48]
0x3ABA	0x8801    LDRH	R1, [R0, #0]
0x3ABC	0xF64110AD  MOVW	R0, #6573
0x3AC0	0x4281    CMP	R1, R0
0x3AC2	0xD81B    BHI	L__SPI_Ethernet_readPacket312
0x3AC4	0x48AC    LDR	R0, [PC, #688]
0x3AC6	0x7800    LDRB	R0, [R0, #0]
0x3AC8	0xF0000001  AND	R0, R0, #1
0x3ACC	0xB2C0    UXTB	R0, R0
0x3ACE	0xB9A8    CBNZ	R0, L__SPI_Ethernet_readPacket311
;__Lib_EthEnc28j60.c, 779 :: 		
0x3AD0	0xF10D000E  ADD	R0, SP, #14
0x3AD4	0x1C40    ADDS	R0, R0, #1
0x3AD6	0x7800    LDRB	R0, [R0, #0]
0x3AD8	0xF0000080  AND	R0, R0, #128
0x3ADC	0xB2C0    UXTB	R0, R0
0x3ADE	0xB968    CBNZ	R0, L__SPI_Ethernet_readPacket310
;__Lib_EthEnc28j60.c, 780 :: 		
0x3AE0	0x48A9    LDR	R0, [PC, #676]
0x3AE2	0x8801    LDRH	R1, [R0, #0]
0x3AE4	0xF24050EE  MOVW	R0, #1518
0x3AE8	0x4281    CMP	R1, R0
0x3AEA	0xD807    BHI	L__SPI_Ethernet_readPacket309
;__Lib_EthEnc28j60.c, 781 :: 		
0x3AEC	0xF10D000E  ADD	R0, SP, #14
0x3AF0	0x7800    LDRB	R0, [R0, #0]
0x3AF2	0xF0000080  AND	R0, R0, #128
0x3AF6	0xB2C0    UXTB	R0, R0
0x3AF8	0xB100    CBZ	R0, L__SPI_Ethernet_readPacket308
0x3AFA	0xE001    B	L_SPI_Ethernet_readPacket19
;__Lib_EthEnc28j60.c, 778 :: 		
L__SPI_Ethernet_readPacket312:
L__SPI_Ethernet_readPacket311:
;__Lib_EthEnc28j60.c, 779 :: 		
L__SPI_Ethernet_readPacket310:
;__Lib_EthEnc28j60.c, 780 :: 		
L__SPI_Ethernet_readPacket309:
;__Lib_EthEnc28j60.c, 781 :: 		
L__SPI_Ethernet_readPacket308:
;__Lib_EthEnc28j60.c, 784 :: 		
0x3AFC	0x2001    MOVS	R0, #1
0x3AFE	0xE160    B	L_end_SPI_Ethernet_readPacket
;__Lib_EthEnc28j60.c, 785 :: 		
L_SPI_Ethernet_readPacket19:
;__Lib_EthEnc28j60.c, 788 :: 		
0x3B00	0xA803    ADD	R0, SP, #12
0x3B02	0x900A    STR	R0, [SP, #40]
0x3B04	0x9009    STR	R0, [SP, #36]
0x3B06	0x2000    MOVS	R0, #0
0x3B08	0xF7FDFBBE  BL	_SPI_Ethernet_readReg+0
0x3B0C	0x9909    LDR	R1, [SP, #36]
0x3B0E	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 789 :: 		
0x3B10	0x980A    LDR	R0, [SP, #40]
0x3B12	0x1C40    ADDS	R0, R0, #1
0x3B14	0x9009    STR	R0, [SP, #36]
0x3B16	0x2001    MOVS	R0, #1
0x3B18	0xF7FDFBB6  BL	_SPI_Ethernet_readReg+0
0x3B1C	0x9909    LDR	R1, [SP, #36]
0x3B1E	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 792 :: 		
0x3B20	0x4899    LDR	R0, [PC, #612]
0x3B22	0x8801    LDRH	R1, [R0, #0]
0x3B24	0xF8BD000C  LDRH	R0, [SP, #12]
0x3B28	0x1840    ADDS	R0, R0, R1
0x3B2A	0x2301    MOVS	R3, #1
0x3B2C	0xF64112AF  MOVW	R2, #6575
0x3B30	0xB281    UXTH	R1, R0
0x3B32	0xF8BD000C  LDRH	R0, [SP, #12]
0x3B36	0xF7FEFEB1  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 795 :: 		
0x3B3A	0xF10D000E  ADD	R0, SP, #14
0x3B3E	0x900A    STR	R0, [SP, #40]
0x3B40	0x1C40    ADDS	R0, R0, #1
0x3B42	0x9009    STR	R0, [SP, #36]
0x3B44	0xF64110BB  MOVW	R0, #6587
0x3B48	0xF7FDF9B2  BL	_SPI_Ethernet_readMem+0
0x3B4C	0x9909    LDR	R1, [SP, #36]
0x3B4E	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 796 :: 		
0x3B50	0x980A    LDR	R0, [SP, #40]
0x3B52	0x9009    STR	R0, [SP, #36]
0x3B54	0xF7FEFE7E  BL	_SPI_Ethernet_getByte+0
0x3B58	0x9909    LDR	R1, [SP, #36]
0x3B5A	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 801 :: 		
0x3B5C	0xF8BD100E  LDRH	R1, [SP, #14]
0x3B60	0xF6400006  MOVW	R0, #2054
0x3B64	0x4281    CMP	R1, R0
0x3B66	0xD10B    BNE	L_SPI_Ethernet_readPacket20
;__Lib_EthEnc28j60.c, 803 :: 		
0x3B68	0x4889    LDR	R0, [PC, #548]
0x3B6A	0x2207    MOVS	R2, #7
0x3B6C	0x4601    MOV	R1, R0
0x3B6E	0xF64110BD  MOVW	R0, #6589
0x3B72	0xF7FEFF37  BL	_SPI_Ethernet_memcmp+0
0x3B76	0x2800    CMP	R0, #0
0x3B78	0xD101    BNE	L_SPI_Ethernet_readPacket21
;__Lib_EthEnc28j60.c, 805 :: 		
0x3B7A	0xF7FEFD25  BL	_SPI_Ethernet_doARP+0
;__Lib_EthEnc28j60.c, 806 :: 		
L_SPI_Ethernet_readPacket21:
;__Lib_EthEnc28j60.c, 807 :: 		
0x3B7E	0xE0EC    B	L_SPI_Ethernet_readPacket22
L_SPI_Ethernet_readPacket20:
;__Lib_EthEnc28j60.c, 808 :: 		
0x3B80	0xF8BD000E  LDRH	R0, [SP, #14]
0x3B84	0xF5B06F00  CMP	R0, #2048
0x3B88	0xF04080E4  BNE	L_SPI_Ethernet_readPacket23
;__Lib_EthEnc28j60.c, 810 :: 		
0x3B8C	0x2204    MOVS	R2, #4
0x3B8E	0x4981    LDR	R1, [PC, #516]
0x3B90	0xF64110CD  MOVW	R0, #6605
0x3B94	0xF7FEFF26  BL	_SPI_Ethernet_memcmp+0
0x3B98	0xB918    CBNZ	R0, L_SPI_Ethernet_readPacket24
;__Lib_EthEnc28j60.c, 811 :: 		
0x3B9A	0x2101    MOVS	R1, #1
0x3B9C	0xB249    SXTB	R1, R1
0x3B9E	0x4875    LDR	R0, [PC, #468]
0x3BA0	0x6001    STR	R1, [R0, #0]
L_SPI_Ethernet_readPacket24:
;__Lib_EthEnc28j60.c, 813 :: 		
0x3BA2	0x2204    MOVS	R2, #4
0x3BA4	0x497C    LDR	R1, [PC, #496]
0x3BA6	0xF64110CD  MOVW	R0, #6605
0x3BAA	0xF7FEFF1B  BL	_SPI_Ethernet_memcmp+0
0x3BAE	0xB918    CBNZ	R0, L_SPI_Ethernet_readPacket25
;__Lib_EthEnc28j60.c, 814 :: 		
0x3BB0	0x2101    MOVS	R1, #1
0x3BB2	0xB249    SXTB	R1, R1
0x3BB4	0x486F    LDR	R0, [PC, #444]
0x3BB6	0x6001    STR	R1, [R0, #0]
L_SPI_Ethernet_readPacket25:
;__Lib_EthEnc28j60.c, 816 :: 		
0x3BB8	0x2204    MOVS	R2, #4
0x3BBA	0x4978    LDR	R1, [PC, #480]
0x3BBC	0xF64110CD  MOVW	R0, #6605
0x3BC0	0xF7FEFF10  BL	_SPI_Ethernet_memcmp+0
;__Lib_EthEnc28j60.c, 817 :: 		
0x3BC4	0xB130    CBZ	R0, L__SPI_Ethernet_readPacket314
0x3BC6	0x496B    LDR	R1, [PC, #428]
0x3BC8	0x6808    LDR	R0, [R1, #0]
0x3BCA	0xB918    CBNZ	R0, L__SPI_Ethernet_readPacket313
L__SPI_Ethernet_readPacket306:
;__Lib_EthEnc28j60.c, 820 :: 		
0x3BCC	0x2002    MOVS	R0, #2
0x3BCE	0xF8AD0010  STRH	R0, [SP, #16]
;__Lib_EthEnc28j60.c, 821 :: 		
0x3BD2	0xE0BE    B	L_SPI_Ethernet_readPacket29
;__Lib_EthEnc28j60.c, 817 :: 		
L__SPI_Ethernet_readPacket314:
L__SPI_Ethernet_readPacket313:
;__Lib_EthEnc28j60.c, 822 :: 		
0x3BD4	0xF64110BD  MOVW	R0, #6589
0x3BD8	0xF7FDF96A  BL	_SPI_Ethernet_readMem+0
0x3BDC	0xF00000F0  AND	R0, R0, #240
0x3BE0	0xB2C0    UXTB	R0, R0
0x3BE2	0x2840    CMP	R0, #64
0x3BE4	0xD003    BEQ	L_SPI_Ethernet_readPacket30
;__Lib_EthEnc28j60.c, 825 :: 		
0x3BE6	0x2003    MOVS	R0, #3
0x3BE8	0xF8AD0010  STRH	R0, [SP, #16]
;__Lib_EthEnc28j60.c, 826 :: 		
0x3BEC	0xE0B1    B	L_SPI_Ethernet_readPacket31
L_SPI_Ethernet_readPacket30:
;__Lib_EthEnc28j60.c, 832 :: 		
0x3BEE	0xF64110BD  MOVW	R0, #6589
0x3BF2	0xF7FDF95D  BL	_SPI_Ethernet_readMem+0
0x3BF6	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_EthEnc28j60.c, 833 :: 		
0x3BFA	0xF8BD000A  LDRH	R0, [SP, #10]
0x3BFE	0xF000000F  AND	R0, R0, #15
0x3C02	0xB280    UXTH	R0, R0
;__Lib_EthEnc28j60.c, 834 :: 		
0x3C04	0x0080    LSLS	R0, R0, #2
0x3C06	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_EthEnc28j60.c, 837 :: 		
0x3C0A	0xF64110C3  MOVW	R0, #6595
0x3C0E	0xF7FDF94F  BL	_SPI_Ethernet_readMem+0
0x3C12	0xF00000BF  AND	R0, R0, #191
0x3C16	0xB2C0    UXTB	R0, R0
0x3C18	0x2800    CMP	R0, #0
0x3C1A	0xF040809A  BNE	L__SPI_Ethernet_readPacket318
0x3C1E	0xF64110C4  MOVW	R0, #6596
0x3C22	0xF7FDF945  BL	_SPI_Ethernet_readMem+0
0x3C26	0x2800    CMP	R0, #0
0x3C28	0xF0408093  BNE	L__SPI_Ethernet_readPacket317
L__SPI_Ethernet_readPacket305:
;__Lib_EthEnc28j60.c, 842 :: 		
0x3C2C	0xF8BD100A  LDRH	R1, [SP, #10]
0x3C30	0xF64110BD  MOVW	R0, #6589
0x3C34	0x1840    ADDS	R0, R0, R1
0x3C36	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 844 :: 		
0x3C3A	0xF64110C6  MOVW	R0, #6598
0x3C3E	0xF7FDF937  BL	_SPI_Ethernet_readMem+0
; proto start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 846 :: 		
0x3C42	0x2801    CMP	R0, #1
0x3C44	0xD15E    BNE	L_SPI_Ethernet_readPacket35
; proto end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 848 :: 		
0x3C46	0xF8BD0008  LDRH	R0, [SP, #8]
0x3C4A	0xF7FDF931  BL	_SPI_Ethernet_readMem+0
0x3C4E	0x2808    CMP	R0, #8
0x3C50	0xD157    BNE	L__SPI_Ethernet_readPacket316
0x3C52	0xF8BD0008  LDRH	R0, [SP, #8]
0x3C56	0x1C40    ADDS	R0, R0, #1
0x3C58	0xF7FDF92A  BL	_SPI_Ethernet_readMem+0
0x3C5C	0x2800    CMP	R0, #0
0x3C5E	0xD150    BNE	L__SPI_Ethernet_readPacket315
L__SPI_Ethernet_readPacket304:
;__Lib_EthEnc28j60.c, 850 :: 		
0x3C60	0x2100    MOVS	R1, #0
0x3C62	0xF8BD0008  LDRH	R0, [SP, #8]
0x3C66	0xF7FDF8FB  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 853 :: 		
0x3C6A	0xF7FDF959  BL	_SPI_Ethernet_MACswap+0
;__Lib_EthEnc28j60.c, 854 :: 		
0x3C6E	0xF7FEFEA1  BL	_SPI_Ethernet_IPswap+0
;__Lib_EthEnc28j60.c, 857 :: 		
0x3C72	0x2200    MOVS	R2, #0
0x3C74	0x2100    MOVS	R1, #0
0x3C76	0xF64110C7  MOVW	R0, #6599
0x3C7A	0xF7FEFF07  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 858 :: 		
0x3C7E	0xF8BD100A  LDRH	R1, [SP, #10]
0x3C82	0xF64110BD  MOVW	R0, #6589
0x3C86	0xF7FEFDC3  BL	_SPI_Ethernet_checksum+0
;__Lib_EthEnc28j60.c, 859 :: 		
0x3C8A	0x2016    MOVS	R0, #22
0x3C8C	0xF7FDFAFC  BL	_SPI_Ethernet_readReg+0
0x3C90	0xF88D0024  STRB	R0, [SP, #36]
0x3C94	0x2017    MOVS	R0, #23
0x3C96	0xF7FDFAF7  BL	_SPI_Ethernet_readReg+0
0x3C9A	0xF89D1024  LDRB	R1, [SP, #36]
0x3C9E	0xB2CA    UXTB	R2, R1
0x3CA0	0xB2C1    UXTB	R1, R0
0x3CA2	0xF64110C7  MOVW	R0, #6599
0x3CA6	0xF7FEFEF1  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 862 :: 		
0x3CAA	0xF8BD0008  LDRH	R0, [SP, #8]
0x3CAE	0x1C80    ADDS	R0, R0, #2
0x3CB0	0x2200    MOVS	R2, #0
0x3CB2	0x2100    MOVS	R1, #0
0x3CB4	0xF7FEFEEA  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 863 :: 		
0x3CB8	0xF8BD100A  LDRH	R1, [SP, #10]
0x3CBC	0x4832    LDR	R0, [PC, #200]
0x3CBE	0x8800    LDRH	R0, [R0, #0]
0x3CC0	0x1A40    SUB	R0, R0, R1
0x3CC2	0xB280    UXTH	R0, R0
0x3CC4	0x380E    SUBS	R0, #14
0x3CC6	0xB281    UXTH	R1, R0
0x3CC8	0xF8BD0008  LDRH	R0, [SP, #8]
0x3CCC	0xF7FEFDA0  BL	_SPI_Ethernet_checksum+0
;__Lib_EthEnc28j60.c, 864 :: 		
0x3CD0	0x2016    MOVS	R0, #22
0x3CD2	0xF7FDFAD9  BL	_SPI_Ethernet_readReg+0
0x3CD6	0xF88D0024  STRB	R0, [SP, #36]
0x3CDA	0x2017    MOVS	R0, #23
0x3CDC	0xF7FDFAD4  BL	_SPI_Ethernet_readReg+0
0x3CE0	0xF8BD1008  LDRH	R1, [SP, #8]
0x3CE4	0x1C8A    ADDS	R2, R1, #2
0x3CE6	0xF89D1024  LDRB	R1, [SP, #36]
0x3CEA	0xF88D0004  STRB	R0, [SP, #4]
0x3CEE	0xB290    UXTH	R0, R2
0x3CF0	0xB2CA    UXTB	R2, R1
0x3CF2	0xF89D1004  LDRB	R1, [SP, #4]
0x3CF6	0xF7FEFEC9  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 866 :: 		
0x3CFA	0x4823    LDR	R0, [PC, #140]
0x3CFC	0x8800    LDRH	R0, [R0, #0]
0x3CFE	0xF7FEFB4F  BL	_SPI_Ethernet_TXpacket+0
;__Lib_EthEnc28j60.c, 848 :: 		
L__SPI_Ethernet_readPacket316:
L__SPI_Ethernet_readPacket315:
;__Lib_EthEnc28j60.c, 868 :: 		
0x3D02	0xE026    B	L_SPI_Ethernet_readPacket39
L_SPI_Ethernet_readPacket35:
;__Lib_EthEnc28j60.c, 869 :: 		
; proto start address is: 0 (R0)
0x3D04	0x2811    CMP	R0, #17
0x3D06	0xD108    BNE	L_SPI_Ethernet_readPacket40
; proto end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 871 :: 		
0x3D08	0xF8BD2008  LDRH	R2, [SP, #8]
0x3D0C	0xF8BD100A  LDRH	R1, [SP, #10]
0x3D10	0xF8BD000C  LDRH	R0, [SP, #12]
0x3D14	0xF7FEFCEA  BL	_SPI_Ethernet_doUDP+0
;__Lib_EthEnc28j60.c, 872 :: 		
0x3D18	0xE01B    B	L_SPI_Ethernet_readPacket41
L_SPI_Ethernet_readPacket40:
;__Lib_EthEnc28j60.c, 873 :: 		
; proto start address is: 0 (R0)
0x3D1A	0x2806    CMP	R0, #6
0x3D1C	0xD119    BNE	L_SPI_Ethernet_readPacket42
; proto end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 875 :: 		
0x3D1E	0xF8BD000C  LDRH	R0, [SP, #12]
0x3D22	0x3010    ADDS	R0, #16
0x3D24	0xF7FDF8C4  BL	_SPI_Ethernet_readMem+0
0x3D28	0x0200    LSLS	R0, R0, #8
0x3D2A	0xF8AD0024  STRH	R0, [SP, #36]
0x3D2E	0xF7FEFD91  BL	_SPI_Ethernet_getByte+0
0x3D32	0xF9BD1024  LDRSH	R1, [SP, #36]
0x3D36	0x1808    ADDS	R0, R1, R0
0x3D38	0xB200    SXTH	R0, R0
0x3D3A	0xF200010E  ADDW	R1, R0, #14
0x3D3E	0x4812    LDR	R0, [PC, #72]
0x3D40	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 876 :: 		
0x3D42	0xF8BD2008  LDRH	R2, [SP, #8]
0x3D46	0xF8BD100A  LDRH	R1, [SP, #10]
0x3D4A	0xF8BD000C  LDRH	R0, [SP, #12]
0x3D4E	0xF7FEFEF7  BL	_SPI_Ethernet_doTCP+0
;__Lib_EthEnc28j60.c, 877 :: 		
L_SPI_Ethernet_readPacket42:
L_SPI_Ethernet_readPacket41:
L_SPI_Ethernet_readPacket39:
;__Lib_EthEnc28j60.c, 837 :: 		
L__SPI_Ethernet_readPacket318:
L__SPI_Ethernet_readPacket317:
;__Lib_EthEnc28j60.c, 879 :: 		
L_SPI_Ethernet_readPacket31:
L_SPI_Ethernet_readPacket29:
;__Lib_EthEnc28j60.c, 880 :: 		
0x3D52	0xE002    B	L_SPI_Ethernet_readPacket43
L_SPI_Ethernet_readPacket23:
;__Lib_EthEnc28j60.c, 882 :: 		
0x3D54	0x2004    MOVS	R0, #4
0x3D56	0xF8AD0010  STRH	R0, [SP, #16]
L_SPI_Ethernet_readPacket43:
L_SPI_Ethernet_readPacket22:
;__Lib_EthEnc28j60.c, 885 :: 		
0x3D5A	0x2140    MOVS	R1, #64
0x3D5C	0x201E    MOVS	R0, #30
0x3D5E	0xF7FFFAF3  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 897 :: 		
0x3D62	0x4805    LDR	R0, [PC, #20]
0x3D64	0x8800    LDRH	R0, [R0, #0]
0x3D66	0x1E41    SUBS	R1, R0, #1
0x3D68	0xB289    UXTH	R1, R1
0x3D6A	0xF64110AD  MOVW	R0, #6573
0x3D6E	0xE017    B	#46
0x3D70	0x1B602200  	__Lib_EthEnc28j60_flags+0
0x3D74	0x1B642200  	__Lib_EthEnc28j60_flags+0
0x3D78	0x00E02000  	SPI_Ethernet_readPacket_nextPtr_L0+0
0x3D7C	0x01904221  	SPI_Ethernet_CS+0
0x3D80	0x01D82000  	_SPI_Rd_Ptr+0
0x3D84	0x00E12000  	SPI_Ethernet_readPacket_nextPtr_L0+1
0x3D88	0x01D62000  	_SPI_Ethernet_pktLen+0
0x3D8C	0x01D72000  	_SPI_Ethernet_pktLen+1
0x3D90	0x00CA2000  	?lstr1___Lib_EthEnc28j60+0
0x3D94	0x02482000  	_SPI_Ethernet_subNetBroadCast+0
0x3D98	0x00C02000  	_SPI_Ethernet_ff+0
0x3D9C	0x01DC2000  	_SPI_Ethernet_ipAddr+0
0x3DA0	0x4281    CMP	R1, R0
0x3DA2	0xD905    BLS	L_SPI_Ethernet_readPacket44
;__Lib_EthEnc28j60.c, 899 :: 		
0x3DA4	0xF64111AD  MOVW	R1, #6573
0x3DA8	0x200C    MOVS	R0, #12
0x3DAA	0xF7FFFAF5  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 900 :: 		
0x3DAE	0xE006    B	L_SPI_Ethernet_readPacket45
L_SPI_Ethernet_readPacket44:
;__Lib_EthEnc28j60.c, 903 :: 		
0x3DB0	0x4806    LDR	R0, [PC, #24]
0x3DB2	0x8800    LDRH	R0, [R0, #0]
0x3DB4	0x1E40    SUBS	R0, R0, #1
0x3DB6	0xB281    UXTH	R1, R0
0x3DB8	0x200C    MOVS	R0, #12
0x3DBA	0xF7FFFAED  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 904 :: 		
L_SPI_Ethernet_readPacket45:
;__Lib_EthEnc28j60.c, 906 :: 		
0x3DBE	0xF8BD0010  LDRH	R0, [SP, #16]
;__Lib_EthEnc28j60.c, 907 :: 		
L_end_SPI_Ethernet_readPacket:
0x3DC2	0xF8DDE000  LDR	LR, [SP, #0]
0x3DC6	0xB00D    ADD	SP, SP, #52
0x3DC8	0x4770    BX	LR
0x3DCA	0xBF00    NOP
0x3DCC	0x00E02000  	SPI_Ethernet_readPacket_nextPtr_L0+0
; end of _SPI_Ethernet_readPacket
_SPI_Ethernet_RAMcopy:
;__Lib_EthEnc28j60.c, 2321 :: 		
; w start address is: 12 (R3)
0x289C	0xB086    SUB	SP, SP, #24
0x289E	0xF8CDE000  STR	LR, [SP, #0]
0x28A2	0xF8AD000C  STRH	R0, [SP, #12]
0x28A6	0xB2D8    UXTB	R0, R3
0x28A8	0xF8AD1010  STRH	R1, [SP, #16]
0x28AC	0xF8AD2014  STRH	R2, [SP, #20]
; w end address is: 12 (R3)
; w start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2323 :: 		
0x28B0	0xF2400400  MOVW	R4, #0
0x28B4	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_EthEnc28j60.c, 2326 :: 		
0x28B8	0xF8BD4010  LDRH	R4, [SP, #16]
0x28BC	0x1E64    SUBS	R4, R4, #1
0x28BE	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_EthEnc28j60.c, 2328 :: 		
0x28C2	0xB188    CBZ	R0, L__SPI_Ethernet_RAMcopy272
; w end address is: 0 (R0)
0x28C4	0xF8BD5010  LDRH	R5, [SP, #16]
0x28C8	0xF64114AD  MOVW	R4, #6573
0x28CC	0x42A5    CMP	R5, R4
0x28CE	0xD90B    BLS	L__SPI_Ethernet_RAMcopy271
L__SPI_Ethernet_RAMcopy270:
;__Lib_EthEnc28j60.c, 2330 :: 		
0x28D0	0xF8BD4008  LDRH	R4, [SP, #8]
0x28D4	0x1C64    ADDS	R4, R4, #1
0x28D6	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_EthEnc28j60.c, 2331 :: 		
0x28DA	0xF8BD5010  LDRH	R5, [SP, #16]
0x28DE	0xF64114AD  MOVW	R4, #6573
0x28E2	0x1B2C    SUB	R4, R5, R4
0x28E4	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_EthEnc28j60.c, 2328 :: 		
L__SPI_Ethernet_RAMcopy272:
L__SPI_Ethernet_RAMcopy271:
;__Lib_EthEnc28j60.c, 2335 :: 		
___SPI_Ethernet_RAMcopy_PART2:
;__Lib_EthEnc28j60.c, 2336 :: 		
0x28E8	0xF8BD4008  LDRH	R4, [SP, #8]
0x28EC	0xB114    CBZ	R4, L_SPI_Ethernet_RAMcopy215
; ?FLOC___SPI_Ethernet_RAMcopy?T682 start address is: 0 (R0)
0x28EE	0xF64110AD  MOVW	R0, #6573
; ?FLOC___SPI_Ethernet_RAMcopy?T682 end address is: 0 (R0)
0x28F2	0xE001    B	L_SPI_Ethernet_RAMcopy216
L_SPI_Ethernet_RAMcopy215:
; ?FLOC___SPI_Ethernet_RAMcopy?T682 start address is: 0 (R0)
0x28F4	0xF8BD0010  LDRH	R0, [SP, #16]
; ?FLOC___SPI_Ethernet_RAMcopy?T682 end address is: 0 (R0)
L_SPI_Ethernet_RAMcopy216:
; ?FLOC___SPI_Ethernet_RAMcopy?T682 start address is: 0 (R0)
0x28F8	0xF8BD400C  LDRH	R4, [SP, #12]
0x28FC	0x4284    CMP	R4, R0
0x28FE	0xD109    BNE	L_SPI_Ethernet_RAMcopy217
; ?FLOC___SPI_Ethernet_RAMcopy?T682 end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2338 :: 		
0x2900	0xF8BD000C  LDRH	R0, [SP, #12]
0x2904	0xF7FEFAD4  BL	_SPI_Ethernet_readMem+0
0x2908	0xB2C1    UXTB	R1, R0
0x290A	0xF8BD0014  LDRH	R0, [SP, #20]
0x290E	0xF7FEFAA7  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 2339 :: 		
0x2912	0xE02A    B	L_SPI_Ethernet_RAMcopy218
L_SPI_Ethernet_RAMcopy217:
;__Lib_EthEnc28j60.c, 2342 :: 		
0x2914	0xF8BD100C  LDRH	R1, [SP, #12]
0x2918	0x2010    MOVS	R0, #16
0x291A	0xF000FD3D  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2343 :: 		
0x291E	0xF8BD4008  LDRH	R4, [SP, #8]
0x2922	0xB124    CBZ	R4, L_SPI_Ethernet_RAMcopy219
0x2924	0xF64114AD  MOVW	R4, #6573
0x2928	0xF8AD4004  STRH	R4, [SP, #4]
0x292C	0xE003    B	L_SPI_Ethernet_RAMcopy220
L_SPI_Ethernet_RAMcopy219:
0x292E	0xF8BD4010  LDRH	R4, [SP, #16]
0x2932	0xF8AD4004  STRH	R4, [SP, #4]
L_SPI_Ethernet_RAMcopy220:
0x2936	0xF8BD1004  LDRH	R1, [SP, #4]
0x293A	0x2012    MOVS	R0, #18
0x293C	0xF000FD2C  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2344 :: 		
0x2940	0xF8BD1014  LDRH	R1, [SP, #20]
0x2944	0x2014    MOVS	R0, #20
0x2946	0xF000FD27  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2345 :: 		
0x294A	0x2110    MOVS	R1, #16
0x294C	0x201F    MOVS	R0, #31
0x294E	0xF000FE4B  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2346 :: 		
0x2952	0x2120    MOVS	R1, #32
0x2954	0x201F    MOVS	R0, #31
0x2956	0xF000FCF7  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2347 :: 		
L_SPI_Ethernet_RAMcopy221:
0x295A	0x201F    MOVS	R0, #31
0x295C	0xF7FEFC94  BL	_SPI_Ethernet_readReg+0
0x2960	0xF0000420  AND	R4, R0, #32
0x2964	0xB2E4    UXTB	R4, R4
0x2966	0xB104    CBZ	R4, L_SPI_Ethernet_RAMcopy222
;__Lib_EthEnc28j60.c, 2348 :: 		
0x2968	0xE7F7    B	L_SPI_Ethernet_RAMcopy221
L_SPI_Ethernet_RAMcopy222:
;__Lib_EthEnc28j60.c, 2349 :: 		
L_SPI_Ethernet_RAMcopy218:
;__Lib_EthEnc28j60.c, 2351 :: 		
0x296A	0xF8BD4008  LDRH	R4, [SP, #8]
0x296E	0xB1E4    CBZ	R4, L_SPI_Ethernet_RAMcopy223
;__Lib_EthEnc28j60.c, 2353 :: 		
0x2970	0xF8BD500C  LDRH	R5, [SP, #12]
0x2974	0xF8BD4010  LDRH	R4, [SP, #16]
0x2978	0x1B65    SUB	R5, R4, R5
0x297A	0xB2AD    UXTH	R5, R5
0x297C	0xF8BD4006  LDRH	R4, [SP, #6]
0x2980	0x1B2C    SUB	R4, R5, R4
0x2982	0xB2A4    UXTH	R4, R4
0x2984	0x1C65    ADDS	R5, R4, #1
0x2986	0xB2AD    UXTH	R5, R5
0x2988	0xF8BD4014  LDRH	R4, [SP, #20]
0x298C	0x1964    ADDS	R4, R4, R5
0x298E	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_EthEnc28j60.c, 2358 :: 		
0x2992	0xF8BD4006  LDRH	R4, [SP, #6]
0x2996	0x1E64    SUBS	R4, R4, #1
0x2998	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_EthEnc28j60.c, 2359 :: 		
0x299C	0x2400    MOVS	R4, #0
0x299E	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_EthEnc28j60.c, 2360 :: 		
0x29A2	0x2400    MOVS	R4, #0
0x29A4	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_EthEnc28j60.c, 2361 :: 		
0x29A8	0xE79E    B	___SPI_Ethernet_RAMcopy_PART2
;__Lib_EthEnc28j60.c, 2362 :: 		
L_SPI_Ethernet_RAMcopy223:
;__Lib_EthEnc28j60.c, 2363 :: 		
L_end_SPI_Ethernet_RAMcopy:
0x29AA	0xF8DDE000  LDR	LR, [SP, #0]
0x29AE	0xB006    ADD	SP, SP, #24
0x29B0	0x4770    BX	LR
; end of _SPI_Ethernet_RAMcopy
_SPI_Ethernet_writeMem:
;__Lib_EthEnc28j60.c, 2643 :: 		
; addr start address is: 0 (R0)
0x0E60	0xB082    SUB	SP, SP, #8
0x0E62	0xF8CDE000  STR	LR, [SP, #0]
0x0E66	0xF88D1004  STRB	R1, [SP, #4]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2645 :: 		
0x0E6A	0xB281    UXTH	R1, R0
; addr end address is: 0 (R0)
0x0E6C	0x2002    MOVS	R0, #2
0x0E6E	0xF002FA93  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2647 :: 		
0x0E72	0x2300    MOVS	R3, #0
0x0E74	0xB25B    SXTB	R3, R3
0x0E76	0x4A0C    LDR	R2, [PC, #48]
0x0E78	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2648 :: 		
0x0E7A	0x207A    MOVS	R0, #122
0x0E7C	0x4C0B    LDR	R4, [PC, #44]
0x0E7E	0x6824    LDR	R4, [R4, #0]
0x0E80	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2649 :: 		
0x0E82	0xF89D0004  LDRB	R0, [SP, #4]
0x0E86	0x4C09    LDR	R4, [PC, #36]
0x0E88	0x6824    LDR	R4, [R4, #0]
0x0E8A	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2650 :: 		
0x0E8C	0xF001FE4C  BL	_Delay_1us+0
0x0E90	0xF001FE4A  BL	_Delay_1us+0
0x0E94	0xF001FE48  BL	_Delay_1us+0
0x0E98	0x2301    MOVS	R3, #1
0x0E9A	0xB25B    SXTB	R3, R3
0x0E9C	0x4A02    LDR	R2, [PC, #8]
0x0E9E	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2651 :: 		
L_end_SPI_Ethernet_writeMem:
0x0EA0	0xF8DDE000  LDR	LR, [SP, #0]
0x0EA4	0xB002    ADD	SP, SP, #8
0x0EA6	0x4770    BX	LR
0x0EA8	0x01904221  	SPI_Ethernet_CS+0
0x0EAC	0x01D82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_writeMem
_SPI_Ethernet_readMem:
;__Lib_EthEnc28j60.c, 2783 :: 		
; addr start address is: 0 (R0)
0x0EB0	0xB081    SUB	SP, SP, #4
0x0EB2	0xF8CDE000  STR	LR, [SP, #0]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2787 :: 		
0x0EB6	0xB281    UXTH	R1, R0
; addr end address is: 0 (R0)
0x0EB8	0x2000    MOVS	R0, #0
0x0EBA	0xF002FA6D  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2789 :: 		
0x0EBE	0x2200    MOVS	R2, #0
0x0EC0	0xB252    SXTB	R2, R2
0x0EC2	0x490C    LDR	R1, [PC, #48]
0x0EC4	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2790 :: 		
0x0EC6	0x203A    MOVS	R0, #58
0x0EC8	0x4C0B    LDR	R4, [PC, #44]
0x0ECA	0x6824    LDR	R4, [R4, #0]
0x0ECC	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2791 :: 		
0x0ECE	0x2000    MOVS	R0, #0
0x0ED0	0x4C09    LDR	R4, [PC, #36]
0x0ED2	0x6824    LDR	R4, [R4, #0]
0x0ED4	0x47A0    BLX	R4
; v start address is: 0 (R0)
0x0ED6	0xB2C0    UXTB	R0, R0
;__Lib_EthEnc28j60.c, 2792 :: 		
0x0ED8	0xF001FE26  BL	_Delay_1us+0
0x0EDC	0xF001FE24  BL	_Delay_1us+0
0x0EE0	0xF001FE22  BL	_Delay_1us+0
0x0EE4	0x2201    MOVS	R2, #1
0x0EE6	0xB252    SXTB	R2, R2
0x0EE8	0x4902    LDR	R1, [PC, #8]
0x0EEA	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2794 :: 		
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2795 :: 		
L_end_SPI_Ethernet_readMem:
0x0EEC	0xF8DDE000  LDR	LR, [SP, #0]
0x0EF0	0xB001    ADD	SP, SP, #4
0x0EF2	0x4770    BX	LR
0x0EF4	0x01904221  	SPI_Ethernet_CS+0
0x0EF8	0x01D82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_readMem
_SPI_Ethernet_getByte:
;__Lib_EthEnc28j60.c, 501 :: 		
0x2854	0xB081    SUB	SP, SP, #4
0x2856	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 505 :: 		
0x285A	0x2100    MOVS	R1, #0
0x285C	0xB249    SXTB	R1, R1
0x285E	0x480D    LDR	R0, [PC, #52]
0x2860	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 506 :: 		
0x2862	0x203A    MOVS	R0, #58
0x2864	0x4C0C    LDR	R4, [PC, #48]
0x2866	0x6824    LDR	R4, [R4, #0]
0x2868	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 507 :: 		
0x286A	0x2000    MOVS	R0, #0
0x286C	0x4C0A    LDR	R4, [PC, #40]
0x286E	0x6824    LDR	R4, [R4, #0]
0x2870	0x47A0    BLX	R4
; v start address is: 8 (R2)
0x2872	0xB282    UXTH	R2, R0
;__Lib_EthEnc28j60.c, 508 :: 		
0x2874	0xF000F958  BL	_Delay_1us+0
0x2878	0xF000F956  BL	_Delay_1us+0
0x287C	0xF000F954  BL	_Delay_1us+0
0x2880	0x2101    MOVS	R1, #1
0x2882	0xB249    SXTB	R1, R1
0x2884	0x4803    LDR	R0, [PC, #12]
0x2886	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 510 :: 		
0x2888	0xB2D0    UXTB	R0, R2
; v end address is: 8 (R2)
;__Lib_EthEnc28j60.c, 511 :: 		
L_end_SPI_Ethernet_getByte:
0x288A	0xF8DDE000  LDR	LR, [SP, #0]
0x288E	0xB001    ADD	SP, SP, #4
0x2890	0x4770    BX	LR
0x2892	0xBF00    NOP
0x2894	0x01904221  	SPI_Ethernet_CS+0
0x2898	0x01D82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_getByte
_SPI_Ethernet_memcmp:
;__Lib_EthEnc28j60.c, 2572 :: 		
0x29E4	0xB089    SUB	SP, SP, #36
0x29E6	0xF8CDE000  STR	LR, [SP, #0]
0x29EA	0xF8AD0008  STRH	R0, [SP, #8]
0x29EE	0x9103    STR	R1, [SP, #12]
0x29F0	0xF88D2010  STRB	R2, [SP, #16]
;__Lib_EthEnc28j60.c, 2579 :: 		
0x29F4	0xAB01    ADD	R3, SP, #4
0x29F6	0x9308    STR	R3, [SP, #32]
0x29F8	0x9307    STR	R3, [SP, #28]
0x29FA	0x2000    MOVS	R0, #0
0x29FC	0xF7FEFC44  BL	_SPI_Ethernet_readReg+0
0x2A00	0x9B07    LDR	R3, [SP, #28]
0x2A02	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 2580 :: 		
0x2A04	0x9B08    LDR	R3, [SP, #32]
0x2A06	0x1C5B    ADDS	R3, R3, #1
0x2A08	0x9307    STR	R3, [SP, #28]
0x2A0A	0x2001    MOVS	R0, #1
0x2A0C	0xF7FEFC3C  BL	_SPI_Ethernet_readReg+0
0x2A10	0x9B07    LDR	R3, [SP, #28]
0x2A12	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 2581 :: 		
0x2A14	0xF8BD1008  LDRH	R1, [SP, #8]
0x2A18	0x2000    MOVS	R0, #0
0x2A1A	0xF000FCBD  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2583 :: 		
0x2A1E	0x2400    MOVS	R4, #0
0x2A20	0xB264    SXTB	R4, R4
0x2A22	0x4B18    LDR	R3, [PC, #96]
0x2A24	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 2584 :: 		
0x2A26	0x203A    MOVS	R0, #58
0x2A28	0x4C17    LDR	R4, [PC, #92]
0x2A2A	0x6824    LDR	R4, [R4, #0]
0x2A2C	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2585 :: 		
L_SPI_Ethernet_memcmp253:
0x2A2E	0xF89D3010  LDRB	R3, [SP, #16]
0x2A32	0xB18B    CBZ	R3, L_SPI_Ethernet_memcmp254
;__Lib_EthEnc28j60.c, 2587 :: 		
0x2A34	0x2000    MOVS	R0, #0
0x2A36	0x4C14    LDR	R4, [PC, #80]
0x2A38	0x6824    LDR	R4, [R4, #0]
0x2A3A	0x47A0    BLX	R4
0x2A3C	0x9B03    LDR	R3, [SP, #12]
0x2A3E	0x781B    LDRB	R3, [R3, #0]
0x2A40	0x4298    CMP	R0, R3
0x2A42	0xD000    BEQ	L_SPI_Ethernet_memcmp255
;__Lib_EthEnc28j60.c, 2589 :: 		
0x2A44	0xE008    B	L_SPI_Ethernet_memcmp254
;__Lib_EthEnc28j60.c, 2590 :: 		
L_SPI_Ethernet_memcmp255:
;__Lib_EthEnc28j60.c, 2591 :: 		
0x2A46	0x9B03    LDR	R3, [SP, #12]
0x2A48	0x1C5B    ADDS	R3, R3, #1
0x2A4A	0x9303    STR	R3, [SP, #12]
;__Lib_EthEnc28j60.c, 2592 :: 		
0x2A4C	0xF89D3010  LDRB	R3, [SP, #16]
0x2A50	0x1E5B    SUBS	R3, R3, #1
0x2A52	0xF88D3010  STRB	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 2593 :: 		
0x2A56	0xE7EA    B	L_SPI_Ethernet_memcmp253
L_SPI_Ethernet_memcmp254:
;__Lib_EthEnc28j60.c, 2594 :: 		
0x2A58	0xF000F866  BL	_Delay_1us+0
0x2A5C	0xF000F864  BL	_Delay_1us+0
0x2A60	0xF000F862  BL	_Delay_1us+0
0x2A64	0x2401    MOVS	R4, #1
0x2A66	0xB264    SXTB	R4, R4
0x2A68	0x4B06    LDR	R3, [PC, #24]
0x2A6A	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 2595 :: 		
0x2A6C	0xF8BD1004  LDRH	R1, [SP, #4]
0x2A70	0x2000    MOVS	R0, #0
0x2A72	0xF000FC91  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2596 :: 		
0x2A76	0xF89D0010  LDRB	R0, [SP, #16]
;__Lib_EthEnc28j60.c, 2597 :: 		
L_end_SPI_Ethernet_memcmp:
0x2A7A	0xF8DDE000  LDR	LR, [SP, #0]
0x2A7E	0xB009    ADD	SP, SP, #36
0x2A80	0x4770    BX	LR
0x2A82	0xBF00    NOP
0x2A84	0x01904221  	SPI_Ethernet_CS+0
0x2A88	0x01D82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_memcmp
_SPI_Ethernet_doARP:
;__Lib_EthEnc28j60.c, 917 :: 		
0x25C8	0xB083    SUB	SP, SP, #12
0x25CA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 919 :: 		
0x25CE	0xF64110C4  MOVW	R0, #6596
0x25D2	0xF7FEFC6D  BL	_SPI_Ethernet_readMem+0
0x25D6	0xF88D0008  STRB	R0, [SP, #8]
0x25DA	0xE06F    B	L_SPI_Ethernet_doARP46
;__Lib_EthEnc28j60.c, 921 :: 		
L_SPI_Ethernet_doARP48:
;__Lib_EthEnc28j60.c, 925 :: 		
0x25DC	0x2204    MOVS	R2, #4
0x25DE	0x493D    LDR	R1, [PC, #244]
0x25E0	0xF64110D5  MOVW	R0, #6613
0x25E4	0xF000F9FE  BL	_SPI_Ethernet_memcmp+0
0x25E8	0xBB38    CBNZ	R0, L_SPI_Ethernet_doARP49
;__Lib_EthEnc28j60.c, 927 :: 		
0x25EA	0x2102    MOVS	R1, #2
0x25EC	0xF64110C4  MOVW	R0, #6596
0x25F0	0xF7FEFC36  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 928 :: 		
0x25F4	0xF7FEFC94  BL	_SPI_Ethernet_MACswap+0
;__Lib_EthEnc28j60.c, 931 :: 		
0x25F8	0x2300    MOVS	R3, #0
0x25FA	0xF64112D5  MOVW	R2, #6613
0x25FE	0xF64111CF  MOVW	R1, #6607
0x2602	0xF64110CB  MOVW	R0, #6603
0x2606	0xF000F949  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 932 :: 		
0x260A	0x2204    MOVS	R2, #4
0x260C	0x4931    LDR	R1, [PC, #196]
0x260E	0xF64110CB  MOVW	R0, #6603
0x2612	0xF7FEF80F  BL	_SPI_Ethernet_memcpy+0
;__Lib_EthEnc28j60.c, 934 :: 		
0x2616	0x2300    MOVS	R3, #0
0x2618	0xF64112CF  MOVW	R2, #6607
0x261C	0xF64111CB  MOVW	R1, #6603
0x2620	0xF64110C5  MOVW	R0, #6597
0x2624	0xF000F93A  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 935 :: 		
0x2628	0x2206    MOVS	R2, #6
0x262A	0x492B    LDR	R1, [PC, #172]
0x262C	0xF64110C5  MOVW	R0, #6597
0x2630	0xF7FEF800  BL	_SPI_Ethernet_memcpy+0
;__Lib_EthEnc28j60.c, 937 :: 		
0x2634	0x203C    MOVS	R0, #60
0x2636	0xF7FFFEB3  BL	_SPI_Ethernet_TXpacket+0
;__Lib_EthEnc28j60.c, 938 :: 		
L_SPI_Ethernet_doARP49:
;__Lib_EthEnc28j60.c, 939 :: 		
0x263A	0xE046    B	L_SPI_Ethernet_doARP47
;__Lib_EthEnc28j60.c, 941 :: 		
L_SPI_Ethernet_doARP50:
;__Lib_EthEnc28j60.c, 945 :: 		
0x263C	0x2206    MOVS	R2, #6
0x263E	0x4926    LDR	R1, [PC, #152]
0x2640	0xF64110AF  MOVW	R0, #6575
0x2644	0xF000F9CE  BL	_SPI_Ethernet_memcmp+0
;__Lib_EthEnc28j60.c, 946 :: 		
0x2648	0x2800    CMP	R0, #0
0x264A	0xD136    BNE	L__SPI_Ethernet_doARP293
0x264C	0x4823    LDR	R0, [PC, #140]
0x264E	0x6800    LDR	R0, [R0, #0]
0x2650	0x2204    MOVS	R2, #4
0x2652	0x4601    MOV	R1, R0
0x2654	0xF64110CB  MOVW	R0, #6603
0x2658	0xF000F9C4  BL	_SPI_Ethernet_memcmp+0
0x265C	0x2800    CMP	R0, #0
0x265E	0xD12C    BNE	L__SPI_Ethernet_doARP292
L__SPI_Ethernet_doARP291:
;__Lib_EthEnc28j60.c, 953 :: 		
0x2660	0x481F    LDR	R0, [PC, #124]
0x2662	0x9001    STR	R0, [SP, #4]
0x2664	0x8801    LDRH	R1, [R0, #0]
0x2666	0x2014    MOVS	R0, #20
0x2668	0x4341    MULS	R1, R0, R1
0x266A	0x481E    LDR	R0, [PC, #120]
0x266C	0x1840    ADDS	R0, R0, R1
0x266E	0x300C    ADDS	R0, #12
0x2670	0x2206    MOVS	R2, #6
0x2672	0xF64111C5  MOVW	R1, #6597
0x2676	0xF7FFFF6B  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 955 :: 		
0x267A	0x4818    LDR	R0, [PC, #96]
0x267C	0x6802    LDR	R2, [R0, #0]
0x267E	0x4818    LDR	R0, [PC, #96]
0x2680	0x8801    LDRH	R1, [R0, #0]
0x2682	0x2014    MOVS	R0, #20
0x2684	0x4341    MULS	R1, R0, R1
0x2686	0x4817    LDR	R0, [PC, #92]
0x2688	0x1840    ADDS	R0, R0, R1
0x268A	0x3008    ADDS	R0, #8
0x268C	0x4611    MOV	R1, R2
0x268E	0x2204    MOVS	R2, #4
0x2690	0xB212    SXTH	R2, R2
0x2692	0xF000FFD1  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 958 :: 		
0x2696	0x4812    LDR	R0, [PC, #72]
0x2698	0x8801    LDRH	R1, [R0, #0]
0x269A	0x2014    MOVS	R0, #20
0x269C	0x4341    MULS	R1, R0, R1
0x269E	0x4811    LDR	R0, [PC, #68]
0x26A0	0x1841    ADDS	R1, R0, R1
0x26A2	0x2001    MOVS	R0, #1
0x26A4	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 961 :: 		
0x26A6	0x9801    LDR	R0, [SP, #4]
0x26A8	0x8801    LDRH	R1, [R0, #0]
0x26AA	0x2014    MOVS	R0, #20
0x26AC	0x4341    MULS	R1, R0, R1
0x26AE	0x480D    LDR	R0, [PC, #52]
0x26B0	0x1840    ADDS	R0, R0, R1
0x26B2	0x1D01    ADDS	R1, R0, #4
0x26B4	0x480C    LDR	R0, [PC, #48]
0x26B6	0x6800    LDR	R0, [R0, #0]
0x26B8	0x6008    STR	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 946 :: 		
L__SPI_Ethernet_doARP293:
L__SPI_Ethernet_doARP292:
;__Lib_EthEnc28j60.c, 963 :: 		
0x26BA	0xE006    B	L_SPI_Ethernet_doARP47
;__Lib_EthEnc28j60.c, 964 :: 		
L_SPI_Ethernet_doARP46:
0x26BC	0xF89D0008  LDRB	R0, [SP, #8]
0x26C0	0x2801    CMP	R0, #1
0x26C2	0xF43FAF8B  BEQ	L_SPI_Ethernet_doARP48
0x26C6	0x2802    CMP	R0, #2
0x26C8	0xD0B8    BEQ	L_SPI_Ethernet_doARP50
L_SPI_Ethernet_doARP47:
;__Lib_EthEnc28j60.c, 965 :: 		
L_end_SPI_Ethernet_doARP:
0x26CA	0xF8DDE000  LDR	LR, [SP, #0]
0x26CE	0xB003    ADD	SP, SP, #12
0x26D0	0x4770    BX	LR
0x26D2	0xBF00    NOP
0x26D4	0x01DC2000  	_SPI_Ethernet_ipAddr+0
0x26D8	0x01E02000  	_SPI_Ethernet_macAddr+0
0x26DC	0x01E82000  	__Lib_EthEnc28j60_ipr+0
0x26E0	0x00B82000  	__Lib_EthEnc28j60_freeSlot+0
0x26E4	0x01EC2000  	_SPI_Ethernet_arpCache+0
0x26E8	0x00BC2000  	_SPI_Ethernet_UserTimerSec+0
; end of _SPI_Ethernet_doARP
_SPI_Ethernet_MACswap:
;__Lib_EthEnc28j60.c, 2373 :: 		
0x0F20	0xB081    SUB	SP, SP, #4
0x0F22	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 2375 :: 		
0x0F26	0x2300    MOVS	R3, #0
0x0F28	0xF64112AF  MOVW	R2, #6575
0x0F2C	0xF64111BB  MOVW	R1, #6587
0x0F30	0xF64110B5  MOVW	R0, #6581
0x0F34	0xF001FCB2  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 2376 :: 		
0x0F38	0x2206    MOVS	R2, #6
0x0F3A	0x4904    LDR	R1, [PC, #16]
0x0F3C	0xF64110B5  MOVW	R0, #6581
0x0F40	0xF7FFFB78  BL	_SPI_Ethernet_memcpy+0
;__Lib_EthEnc28j60.c, 2377 :: 		
L_end_SPI_Ethernet_MACswap:
0x0F44	0xF8DDE000  LDR	LR, [SP, #0]
0x0F48	0xB001    ADD	SP, SP, #4
0x0F4A	0x4770    BX	LR
0x0F4C	0x01E02000  	_SPI_Ethernet_macAddr+0
; end of _SPI_Ethernet_MACswap
_SPI_Ethernet_memcpy:
;__Lib_EthEnc28j60.c, 2610 :: 		
; addr start address is: 0 (R0)
0x0634	0xB083    SUB	SP, SP, #12
0x0636	0xF8CDE000  STR	LR, [SP, #0]
0x063A	0x9101    STR	R1, [SP, #4]
0x063C	0xF8AD2008  STRH	R2, [SP, #8]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2612 :: 		
0x0640	0xB281    UXTH	R1, R0
; addr end address is: 0 (R0)
0x0642	0x2002    MOVS	R0, #2
0x0644	0xF002FEA8  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2614 :: 		
0x0648	0x2400    MOVS	R4, #0
0x064A	0xB264    SXTB	R4, R4
0x064C	0x4B13    LDR	R3, [PC, #76]
0x064E	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 2615 :: 		
0x0650	0x207A    MOVS	R0, #122
0x0652	0x4C13    LDR	R4, [PC, #76]
0x0654	0x6824    LDR	R4, [R4, #0]
0x0656	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2616 :: 		
L_SPI_Ethernet_memcpy256:
0x0658	0xF8BD3008  LDRH	R3, [SP, #8]
0x065C	0xB17B    CBZ	R3, L_SPI_Ethernet_memcpy257
;__Lib_EthEnc28j60.c, 2618 :: 		
0x065E	0x9B01    LDR	R3, [SP, #4]
0x0660	0x781B    LDRB	R3, [R3, #0]
0x0662	0xB2DC    UXTB	R4, R3
0x0664	0xB2A0    UXTH	R0, R4
0x0666	0x4C0E    LDR	R4, [PC, #56]
0x0668	0x6824    LDR	R4, [R4, #0]
0x066A	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2619 :: 		
0x066C	0x9B01    LDR	R3, [SP, #4]
0x066E	0x1C5B    ADDS	R3, R3, #1
0x0670	0x9301    STR	R3, [SP, #4]
;__Lib_EthEnc28j60.c, 2620 :: 		
0x0672	0xF8BD3008  LDRH	R3, [SP, #8]
0x0676	0x1E5B    SUBS	R3, R3, #1
0x0678	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_EthEnc28j60.c, 2621 :: 		
0x067C	0xE7EC    B	L_SPI_Ethernet_memcpy256
L_SPI_Ethernet_memcpy257:
;__Lib_EthEnc28j60.c, 2622 :: 		
0x067E	0xF002FA53  BL	_Delay_1us+0
0x0682	0xF002FA51  BL	_Delay_1us+0
0x0686	0xF002FA4F  BL	_Delay_1us+0
0x068A	0x2401    MOVS	R4, #1
0x068C	0xB264    SXTB	R4, R4
0x068E	0x4B03    LDR	R3, [PC, #12]
0x0690	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 2623 :: 		
L_end_SPI_Ethernet_memcpy:
0x0692	0xF8DDE000  LDR	LR, [SP, #0]
0x0696	0xB003    ADD	SP, SP, #12
0x0698	0x4770    BX	LR
0x069A	0xBF00    NOP
0x069C	0x01904221  	SPI_Ethernet_CS+0
0x06A0	0x01D82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_memcpy
_SPI_Ethernet_TXpacket:
;__Lib_EthEnc28j60.c, 2401 :: 		
0x23A0	0xB084    SUB	SP, SP, #16
0x23A2	0xF8CDE000  STR	LR, [SP, #0]
0x23A6	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_EthEnc28j60.c, 2405 :: 		
0x23AA	0x2100    MOVS	R1, #0
0x23AC	0xF64110AE  MOVW	R0, #6574
0x23B0	0xF7FEFD56  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 2407 :: 		
0x23B4	0xF8BD200C  LDRH	R2, [SP, #12]
0x23B8	0xF64111AE  MOVW	R1, #6574
0x23BC	0x1851    ADDS	R1, R2, R1
0x23BE	0xF8AD100C  STRH	R1, [SP, #12]
;__Lib_EthEnc28j60.c, 2410 :: 		
0x23C2	0x2006    MOVS	R0, #6
0x23C4	0xF000FFE8  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2414 :: 		
0x23C8	0x2180    MOVS	R1, #128
0x23CA	0x201F    MOVS	R0, #31
0x23CC	0xF000FFBC  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2415 :: 		
0x23D0	0x2180    MOVS	R1, #128
0x23D2	0x201F    MOVS	R0, #31
0x23D4	0xF001F908  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2418 :: 		
0x23D8	0x4956    LDR	R1, [PC, #344]
0x23DA	0x8809    LDRH	R1, [R1, #0]
0x23DC	0x2905    CMP	R1, #5
0x23DE	0xD004    BEQ	L__SPI_Ethernet_TXpacket280
0x23E0	0x4954    LDR	R1, [PC, #336]
0x23E2	0x8809    LDRH	R1, [R1, #0]
0x23E4	0x2907    CMP	R1, #7
0x23E6	0xD000    BEQ	L__SPI_Ethernet_TXpacket279
0x23E8	0xE003    B	L_SPI_Ethernet_TXpacket226
L__SPI_Ethernet_TXpacket280:
L__SPI_Ethernet_TXpacket279:
;__Lib_EthEnc28j60.c, 2419 :: 		
0x23EA	0x210A    MOVS	R1, #10
0x23EC	0x201C    MOVS	R0, #28
0x23EE	0xF001F8FB  BL	_SPI_Ethernet_clearBitReg+0
L_SPI_Ethernet_TXpacket226:
;__Lib_EthEnc28j60.c, 2421 :: 		
0x23F2	0x2108    MOVS	R1, #8
0x23F4	0x201F    MOVS	R0, #31
0x23F6	0xF000FFA7  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2425 :: 		
0x23FA	0x494E    LDR	R1, [PC, #312]
0x23FC	0x8809    LDRH	R1, [R1, #0]
0x23FE	0x2905    CMP	R1, #5
0x2400	0xD004    BEQ	L__SPI_Ethernet_TXpacket282
0x2402	0x494C    LDR	R1, [PC, #304]
0x2404	0x8809    LDRH	R1, [R1, #0]
0x2406	0x2907    CMP	R1, #7
0x2408	0xD000    BEQ	L__SPI_Ethernet_TXpacket281
0x240A	0xE07A    B	L_SPI_Ethernet_TXpacket229
L__SPI_Ethernet_TXpacket282:
L__SPI_Ethernet_TXpacket281:
;__Lib_EthEnc28j60.c, 2427 :: 		
0x240C	0xF2400100  MOVW	R1, #0
0x2410	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2429 :: 		
L_SPI_Ethernet_TXpacket230:
0x2414	0x201C    MOVS	R0, #28
0x2416	0xF7FEFF37  BL	_SPI_Ethernet_readReg+0
0x241A	0xF000010A  AND	R1, R0, #10
0x241E	0xB2C9    UXTB	R1, R1
0x2420	0xB949    CBNZ	R1, L__SPI_Ethernet_TXpacket284
0x2422	0xF8BD1008  LDRH	R1, [SP, #8]
0x2426	0x1C49    ADDS	R1, R1, #1
0x2428	0xB289    UXTH	R1, R1
0x242A	0xF8AD1008  STRH	R1, [SP, #8]
0x242E	0xF5B17F7A  CMP	R1, #1000
0x2432	0xD200    BCS	L__SPI_Ethernet_TXpacket283
L__SPI_Ethernet_TXpacket276:
;__Lib_EthEnc28j60.c, 2430 :: 		
0x2434	0xE7EE    B	L_SPI_Ethernet_TXpacket230
;__Lib_EthEnc28j60.c, 2429 :: 		
L__SPI_Ethernet_TXpacket284:
L__SPI_Ethernet_TXpacket283:
;__Lib_EthEnc28j60.c, 2432 :: 		
0x2436	0x201C    MOVS	R0, #28
0x2438	0xF7FEFF26  BL	_SPI_Ethernet_readReg+0
0x243C	0xF0000102  AND	R1, R0, #2
0x2440	0xB2C9    UXTB	R1, R1
0x2442	0xB929    CBNZ	R1, L__SPI_Ethernet_TXpacket286
0x2444	0xF8BD1008  LDRH	R1, [SP, #8]
0x2448	0xF5B17F7A  CMP	R1, #1000
0x244C	0xD200    BCS	L__SPI_Ethernet_TXpacket285
0x244E	0xE057    B	L_SPI_Ethernet_TXpacket236
L__SPI_Ethernet_TXpacket286:
L__SPI_Ethernet_TXpacket285:
;__Lib_EthEnc28j60.c, 2439 :: 		
0x2450	0x2108    MOVS	R1, #8
0x2452	0x201F    MOVS	R0, #31
0x2454	0xF001F8C8  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2454 :: 		
0x2458	0xF8BD100C  LDRH	R1, [SP, #12]
0x245C	0x1D09    ADDS	R1, R1, #4
0x245E	0xB288    UXTH	R0, R1
0x2460	0xF7FEFD26  BL	_SPI_Ethernet_readMem+0
0x2464	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_EthEnc28j60.c, 2459 :: 		
0x2468	0x2100    MOVS	R1, #0
0x246A	0xF8AD1004  STRH	R1, [SP, #4]
L_SPI_Ethernet_TXpacket237:
0x246E	0xF8BD1004  LDRH	R1, [SP, #4]
0x2472	0x2910    CMP	R1, #16
0x2474	0xD244    BCS	L_SPI_Ethernet_TXpacket238
;__Lib_EthEnc28j60.c, 2461 :: 		
0x2476	0x201C    MOVS	R0, #28
0x2478	0xF7FEFF06  BL	_SPI_Ethernet_readReg+0
0x247C	0xF0000102  AND	R1, R0, #2
0x2480	0xB2C9    UXTB	R1, R1
0x2482	0x2900    CMP	R1, #0
0x2484	0xD035    BEQ	L__SPI_Ethernet_TXpacket290
0x2486	0xF89D2006  LDRB	R2, [SP, #6]
0x248A	0xF3C21140  UBFX	R1, R2, #5, #1
0x248E	0xB381    CBZ	R1, L__SPI_Ethernet_TXpacket289
L__SPI_Ethernet_TXpacket274:
;__Lib_EthEnc28j60.c, 2464 :: 		
0x2490	0x2180    MOVS	R1, #128
0x2492	0x201F    MOVS	R0, #31
0x2494	0xF000FF58  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2465 :: 		
0x2498	0x2180    MOVS	R1, #128
0x249A	0x201F    MOVS	R0, #31
0x249C	0xF001F8A4  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2466 :: 		
0x24A0	0x210A    MOVS	R1, #10
0x24A2	0x201C    MOVS	R0, #28
0x24A4	0xF001F8A0  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2470 :: 		
0x24A8	0x2108    MOVS	R1, #8
0x24AA	0x201F    MOVS	R0, #31
0x24AC	0xF000FF4C  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2472 :: 		
0x24B0	0x2100    MOVS	R1, #0
0x24B2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2474 :: 		
L_SPI_Ethernet_TXpacket243:
0x24B6	0x201C    MOVS	R0, #28
0x24B8	0xF7FEFEE6  BL	_SPI_Ethernet_readReg+0
0x24BC	0xF000010A  AND	R1, R0, #10
0x24C0	0xB2C9    UXTB	R1, R1
0x24C2	0xB949    CBNZ	R1, L__SPI_Ethernet_TXpacket288
0x24C4	0xF8BD1008  LDRH	R1, [SP, #8]
0x24C8	0x1C49    ADDS	R1, R1, #1
0x24CA	0xB289    UXTH	R1, R1
0x24CC	0xF8AD1008  STRH	R1, [SP, #8]
0x24D0	0xF5B17F7A  CMP	R1, #1000
0x24D4	0xD200    BCS	L__SPI_Ethernet_TXpacket287
L__SPI_Ethernet_TXpacket273:
;__Lib_EthEnc28j60.c, 2475 :: 		
0x24D6	0xE7EE    B	L_SPI_Ethernet_TXpacket243
;__Lib_EthEnc28j60.c, 2474 :: 		
L__SPI_Ethernet_TXpacket288:
L__SPI_Ethernet_TXpacket287:
;__Lib_EthEnc28j60.c, 2478 :: 		
0x24D8	0x2108    MOVS	R1, #8
0x24DA	0x201F    MOVS	R0, #31
0x24DC	0xF001F884  BL	_SPI_Ethernet_clearBitReg+0
;__Lib_EthEnc28j60.c, 2481 :: 		
0x24E0	0xF8BD100C  LDRH	R1, [SP, #12]
0x24E4	0x1D09    ADDS	R1, R1, #4
0x24E6	0xB288    UXTH	R0, R1
0x24E8	0xF7FEFCE2  BL	_SPI_Ethernet_readMem+0
0x24EC	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_EthEnc28j60.c, 2483 :: 		
0x24F0	0xE000    B	L_SPI_Ethernet_TXpacket247
;__Lib_EthEnc28j60.c, 2461 :: 		
L__SPI_Ethernet_TXpacket290:
L__SPI_Ethernet_TXpacket289:
;__Lib_EthEnc28j60.c, 2486 :: 		
0x24F2	0xE005    B	L_SPI_Ethernet_TXpacket238
;__Lib_EthEnc28j60.c, 2487 :: 		
L_SPI_Ethernet_TXpacket247:
;__Lib_EthEnc28j60.c, 2459 :: 		
0x24F4	0xF8BD1004  LDRH	R1, [SP, #4]
0x24F8	0x1C49    ADDS	R1, R1, #1
0x24FA	0xF8AD1004  STRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 2488 :: 		
0x24FE	0xE7B6    B	L_SPI_Ethernet_TXpacket237
L_SPI_Ethernet_TXpacket238:
;__Lib_EthEnc28j60.c, 2492 :: 		
L_SPI_Ethernet_TXpacket236:
;__Lib_EthEnc28j60.c, 2493 :: 		
0x2500	0xE007    B	L_SPI_Ethernet_TXpacket248
L_SPI_Ethernet_TXpacket229:
;__Lib_EthEnc28j60.c, 2495 :: 		
L_SPI_Ethernet_TXpacket249:
0x2502	0x201F    MOVS	R0, #31
0x2504	0xF7FEFEC0  BL	_SPI_Ethernet_readReg+0
0x2508	0xF0000108  AND	R1, R0, #8
0x250C	0xB2C9    UXTB	R1, R1
0x250E	0xB101    CBZ	R1, L_SPI_Ethernet_TXpacket250
;__Lib_EthEnc28j60.c, 2496 :: 		
0x2510	0xE7F7    B	L_SPI_Ethernet_TXpacket249
L_SPI_Ethernet_TXpacket250:
L_SPI_Ethernet_TXpacket248:
;__Lib_EthEnc28j60.c, 2499 :: 		
0x2512	0x201D    MOVS	R0, #29
0x2514	0xF7FEFEB8  BL	_SPI_Ethernet_readReg+0
0x2518	0xF0000106  AND	R1, R0, #6
0x251C	0xB2C9    UXTB	R1, R1
0x251E	0xB111    CBZ	R1, L_SPI_Ethernet_TXpacket251
; ?FLOC___SPI_Ethernet_TXpacket?T722 start address is: 0 (R0)
0x2520	0x2000    MOVS	R0, #0
0x2522	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_TXpacket?T722 end address is: 0 (R0)
0x2524	0xE001    B	L_SPI_Ethernet_TXpacket252
L_SPI_Ethernet_TXpacket251:
; ?FLOC___SPI_Ethernet_TXpacket?T722 start address is: 0 (R0)
0x2526	0x2001    MOVS	R0, #1
0x2528	0xB240    SXTB	R0, R0
; ?FLOC___SPI_Ethernet_TXpacket?T722 end address is: 0 (R0)
L_SPI_Ethernet_TXpacket252:
; ?FLOC___SPI_Ethernet_TXpacket?T722 start address is: 0 (R0)
0x252A	0xB280    UXTH	R0, R0
; ?FLOC___SPI_Ethernet_TXpacket?T722 end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2559 :: 		
L_end_SPI_Ethernet_TXpacket:
0x252C	0xF8DDE000  LDR	LR, [SP, #0]
0x2530	0xB004    ADD	SP, SP, #16
0x2532	0x4770    BX	LR
0x2534	0x01A62000  	__Lib_EthEnc28j60_enc_hwRev+0
; end of _SPI_Ethernet_TXpacket
_SPI_Ethernet_getBytes:
;__Lib_EthEnc28j60.c, 527 :: 		
; addr start address is: 4 (R1)
0x2550	0xB083    SUB	SP, SP, #12
0x2552	0xF8CDE000  STR	LR, [SP, #0]
0x2556	0x9001    STR	R0, [SP, #4]
0x2558	0xB288    UXTH	R0, R1
0x255A	0xF8AD2008  STRH	R2, [SP, #8]
; addr end address is: 4 (R1)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 529 :: 		
0x255E	0xF64F73FF  MOVW	R3, #65535
0x2562	0x4298    CMP	R0, R3
0x2564	0xD003    BEQ	L_SPI_Ethernet_getBytes13
;__Lib_EthEnc28j60.c, 531 :: 		
0x2566	0xB281    UXTH	R1, R0
; addr end address is: 0 (R0)
0x2568	0x2000    MOVS	R0, #0
0x256A	0xF000FF15  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 532 :: 		
L_SPI_Ethernet_getBytes13:
;__Lib_EthEnc28j60.c, 534 :: 		
0x256E	0x2400    MOVS	R4, #0
0x2570	0xB264    SXTB	R4, R4
0x2572	0x4B13    LDR	R3, [PC, #76]
0x2574	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 535 :: 		
0x2576	0x203A    MOVS	R0, #58
0x2578	0x4C12    LDR	R4, [PC, #72]
0x257A	0x6824    LDR	R4, [R4, #0]
0x257C	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 536 :: 		
L_SPI_Ethernet_getBytes14:
0x257E	0xF8BD4008  LDRH	R4, [SP, #8]
0x2582	0xF8BD3008  LDRH	R3, [SP, #8]
0x2586	0x1E5B    SUBS	R3, R3, #1
0x2588	0xF8AD3008  STRH	R3, [SP, #8]
0x258C	0xB14C    CBZ	R4, L_SPI_Ethernet_getBytes15
;__Lib_EthEnc28j60.c, 538 :: 		
0x258E	0x2000    MOVS	R0, #0
0x2590	0x4C0C    LDR	R4, [PC, #48]
0x2592	0x6824    LDR	R4, [R4, #0]
0x2594	0x47A0    BLX	R4
0x2596	0x9B01    LDR	R3, [SP, #4]
0x2598	0x7018    STRB	R0, [R3, #0]
0x259A	0x9B01    LDR	R3, [SP, #4]
0x259C	0x1C5B    ADDS	R3, R3, #1
0x259E	0x9301    STR	R3, [SP, #4]
;__Lib_EthEnc28j60.c, 539 :: 		
0x25A0	0xE7ED    B	L_SPI_Ethernet_getBytes14
L_SPI_Ethernet_getBytes15:
;__Lib_EthEnc28j60.c, 540 :: 		
0x25A2	0xF000FAC1  BL	_Delay_1us+0
0x25A6	0xF000FABF  BL	_Delay_1us+0
0x25AA	0xF000FABD  BL	_Delay_1us+0
0x25AE	0x2401    MOVS	R4, #1
0x25B0	0xB264    SXTB	R4, R4
0x25B2	0x4B03    LDR	R3, [PC, #12]
0x25B4	0x601C    STR	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 541 :: 		
L_end_SPI_Ethernet_getBytes:
0x25B6	0xF8DDE000  LDR	LR, [SP, #0]
0x25BA	0xB003    ADD	SP, SP, #12
0x25BC	0x4770    BX	LR
0x25BE	0xBF00    NOP
0x25C0	0x01904221  	SPI_Ethernet_CS+0
0x25C4	0x01D82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_getBytes
_SPI_Ethernet_IPswap:
;__Lib_EthEnc28j60.c, 2387 :: 		
0x29B4	0xB081    SUB	SP, SP, #4
0x29B6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 2389 :: 		
0x29BA	0x2300    MOVS	R3, #0
0x29BC	0xF64112CD  MOVW	R2, #6605
0x29C0	0xF64111CD  MOVW	R1, #6605
0x29C4	0xF64110C9  MOVW	R0, #6601
0x29C8	0xF7FFFF68  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 2390 :: 		
0x29CC	0x2204    MOVS	R2, #4
0x29CE	0x4904    LDR	R1, [PC, #16]
0x29D0	0xF64110C9  MOVW	R0, #6601
0x29D4	0xF7FDFE2E  BL	_SPI_Ethernet_memcpy+0
;__Lib_EthEnc28j60.c, 2391 :: 		
L_end_SPI_Ethernet_IPswap:
0x29D8	0xF8DDE000  LDR	LR, [SP, #0]
0x29DC	0xB001    ADD	SP, SP, #4
0x29DE	0x4770    BX	LR
0x29E0	0x01DC2000  	_SPI_Ethernet_ipAddr+0
; end of _SPI_Ethernet_IPswap
_SPI_Ethernet_writeMemory:
;__Lib_EthEnc28j60.c, 2637 :: 		
; v1 start address is: 4 (R1)
; addr start address is: 0 (R0)
0x2A8C	0xB082    SUB	SP, SP, #8
0x2A8E	0xF8CDE000  STR	LR, [SP, #0]
0x2A92	0xF88D2004  STRB	R2, [SP, #4]
; v1 end address is: 4 (R1)
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
; v1 start address is: 4 (R1)
;__Lib_EthEnc28j60.c, 2639 :: 		
; v1 end address is: 4 (R1)
; addr end address is: 0 (R0)
0x2A96	0xF7FEF9E3  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 2640 :: 		
0x2A9A	0xF89D0004  LDRB	R0, [SP, #4]
0x2A9E	0xF7FEFC41  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2641 :: 		
L_end_SPI_Ethernet_writeMemory:
0x2AA2	0xF8DDE000  LDR	LR, [SP, #0]
0x2AA6	0xB002    ADD	SP, SP, #8
0x2AA8	0x4770    BX	LR
; end of _SPI_Ethernet_writeMemory
_SPI_Ethernet_putByte:
;__Lib_EthEnc28j60.c, 2672 :: 		
0x1324	0xB082    SUB	SP, SP, #8
0x1326	0xF8CDE000  STR	LR, [SP, #0]
0x132A	0xF88D0004  STRB	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2674 :: 		
0x132E	0x2200    MOVS	R2, #0
0x1330	0xB252    SXTB	R2, R2
0x1332	0x490C    LDR	R1, [PC, #48]
0x1334	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2675 :: 		
0x1336	0x207A    MOVS	R0, #122
0x1338	0x4C0B    LDR	R4, [PC, #44]
0x133A	0x6824    LDR	R4, [R4, #0]
0x133C	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2676 :: 		
0x133E	0xF89D0004  LDRB	R0, [SP, #4]
0x1342	0x4C09    LDR	R4, [PC, #36]
0x1344	0x6824    LDR	R4, [R4, #0]
0x1346	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2677 :: 		
0x1348	0xF001FBEE  BL	_Delay_1us+0
0x134C	0xF001FBEC  BL	_Delay_1us+0
0x1350	0xF001FBEA  BL	_Delay_1us+0
0x1354	0x2201    MOVS	R2, #1
0x1356	0xB252    SXTB	R2, R2
0x1358	0x4902    LDR	R1, [PC, #8]
0x135A	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2678 :: 		
L_end_SPI_Ethernet_putByte:
0x135C	0xF8DDE000  LDR	LR, [SP, #0]
0x1360	0xB002    ADD	SP, SP, #8
0x1362	0x4770    BX	LR
0x1364	0x01904221  	SPI_Ethernet_CS+0
0x1368	0x01D82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_putByte
_SPI_Ethernet_checksum:
;__Lib_EthEnc28j60.c, 2296 :: 		
; l start address is: 4 (R1)
; start start address is: 0 (R0)
0x2810	0xB082    SUB	SP, SP, #8
0x2812	0xF8CDE000  STR	LR, [SP, #0]
; l end address is: 4 (R1)
; start end address is: 0 (R0)
; start start address is: 0 (R0)
; l start address is: 4 (R1)
;__Lib_EthEnc28j60.c, 2300 :: 		
0x2816	0x1842    ADDS	R2, R0, R1
0x2818	0xB292    UXTH	R2, R2
; l end address is: 4 (R1)
0x281A	0x1E52    SUBS	R2, R2, #1
; stop start address is: 4 (R1)
0x281C	0xB291    UXTH	R1, R2
;__Lib_EthEnc28j60.c, 2302 :: 		
0x281E	0xF8AD1004  STRH	R1, [SP, #4]
; start end address is: 0 (R0)
0x2822	0xB281    UXTH	R1, R0
0x2824	0x2010    MOVS	R0, #16
0x2826	0xF000FDB7  BL	_SPI_Ethernet_writeAddr+0
0x282A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 2303 :: 		
; stop end address is: 4 (R1)
0x282E	0x2012    MOVS	R0, #18
0x2830	0xF000FDB2  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2304 :: 		
0x2834	0x2130    MOVS	R1, #48
0x2836	0x201F    MOVS	R0, #31
0x2838	0xF000FD86  BL	_SPI_Ethernet_setBitReg+0
;__Lib_EthEnc28j60.c, 2305 :: 		
L_SPI_Ethernet_checksum210:
0x283C	0x201F    MOVS	R0, #31
0x283E	0xF7FEFD23  BL	_SPI_Ethernet_readReg+0
0x2842	0xF0000220  AND	R2, R0, #32
0x2846	0xB2D2    UXTB	R2, R2
0x2848	0xB102    CBZ	R2, L_SPI_Ethernet_checksum211
0x284A	0xE7F7    B	L_SPI_Ethernet_checksum210
L_SPI_Ethernet_checksum211:
;__Lib_EthEnc28j60.c, 2306 :: 		
L_end_SPI_Ethernet_checksum:
0x284C	0xF8DDE000  LDR	LR, [SP, #0]
0x2850	0xB002    ADD	SP, SP, #8
0x2852	0x4770    BX	LR
; end of _SPI_Ethernet_checksum
_SPI_Ethernet_doUDP:
;__Lib_EthEnc28j60.c, 1365 :: 		
0x26EC	0xB08C    SUB	SP, SP, #48
0x26EE	0xF8CDE000  STR	LR, [SP, #0]
0x26F2	0xF8AD0014  STRH	R0, [SP, #20]
0x26F6	0xF88D1018  STRB	R1, [SP, #24]
0x26FA	0xF8AD201C  STRH	R2, [SP, #28]
;__Lib_EthEnc28j60.c, 1373 :: 		
0x26FE	0xAB03    ADD	R3, SP, #12
0x2700	0x930B    STR	R3, [SP, #44]
0x2702	0x1C5B    ADDS	R3, R3, #1
0x2704	0x930A    STR	R3, [SP, #40]
0x2706	0xF8BD001C  LDRH	R0, [SP, #28]
0x270A	0xF7FEFBD1  BL	_SPI_Ethernet_readMem+0
0x270E	0x9B0A    LDR	R3, [SP, #40]
0x2710	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1374 :: 		
0x2712	0x9B0B    LDR	R3, [SP, #44]
0x2714	0x930A    STR	R3, [SP, #40]
0x2716	0xF000F89D  BL	_SPI_Ethernet_getByte+0
0x271A	0x9B0A    LDR	R3, [SP, #40]
0x271C	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1377 :: 		
0x271E	0xF10D030A  ADD	R3, SP, #10
0x2722	0x930B    STR	R3, [SP, #44]
0x2724	0x1C5B    ADDS	R3, R3, #1
0x2726	0x930A    STR	R3, [SP, #40]
0x2728	0xF000F894  BL	_SPI_Ethernet_getByte+0
0x272C	0x9B0A    LDR	R3, [SP, #40]
0x272E	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1378 :: 		
0x2730	0x9B0B    LDR	R3, [SP, #44]
0x2732	0x930A    STR	R3, [SP, #40]
0x2734	0xF000F88E  BL	_SPI_Ethernet_getByte+0
0x2738	0x9B0A    LDR	R3, [SP, #40]
0x273A	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1379 :: 		
0x273C	0xF8BD300A  LDRH	R3, [SP, #10]
0x2740	0xB903    CBNZ	R3, L_SPI_Ethernet_doUDP84
;__Lib_EthEnc28j60.c, 1381 :: 		
0x2742	0xE05F    B	L_end_SPI_Ethernet_doUDP
;__Lib_EthEnc28j60.c, 1382 :: 		
L_SPI_Ethernet_doUDP84:
;__Lib_EthEnc28j60.c, 1385 :: 		
0x2744	0xF10D030E  ADD	R3, SP, #14
0x2748	0x930B    STR	R3, [SP, #44]
0x274A	0x1C5B    ADDS	R3, R3, #1
0x274C	0x930A    STR	R3, [SP, #40]
0x274E	0xF000F881  BL	_SPI_Ethernet_getByte+0
0x2752	0x9B0A    LDR	R3, [SP, #40]
0x2754	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1386 :: 		
0x2756	0x9B0B    LDR	R3, [SP, #44]
0x2758	0x930A    STR	R3, [SP, #40]
0x275A	0xF000F87B  BL	_SPI_Ethernet_getByte+0
0x275E	0x9B0A    LDR	R3, [SP, #40]
0x2760	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1389 :: 		
0x2762	0xAB04    ADD	R3, SP, #16
0x2764	0x2204    MOVS	R2, #4
0x2766	0xF64111C9  MOVW	R1, #6601
0x276A	0x4618    MOV	R0, R3
0x276C	0xF7FFFEF0  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1392 :: 		
0x2770	0xF8BD301C  LDRH	R3, [SP, #28]
0x2774	0x3308    ADDS	R3, #8
0x2776	0xB299    UXTH	R1, R3
0x2778	0x2002    MOVS	R0, #2
0x277A	0xF000FE0D  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 1401 :: 		
0x277E	0xF8BD3014  LDRH	R3, [SP, #20]
0x2782	0xF203040E  ADDW	R4, R3, #14
0x2786	0xB2A4    UXTH	R4, R4
0x2788	0xF89D3018  LDRB	R3, [SP, #24]
0x278C	0x18E3    ADDS	R3, R4, R3
0x278E	0xB29B    UXTH	R3, R3
0x2790	0x3308    ADDS	R3, #8
0x2792	0xB298    UXTH	R0, R3
0x2794	0xF7FEFE08  BL	_SPI_Ethernet_setRxReadAddress+0
;__Lib_EthEnc28j60.c, 1409 :: 		
0x2798	0xF8BD300C  LDRH	R3, [SP, #12]
0x279C	0x2B35    CMP	R3, #53
0x279E	0xD102    BNE	L_SPI_Ethernet_doUDP85
;__Lib_EthEnc28j60.c, 1411 :: 		
0x27A0	0xF7FEFC00  BL	_SPI_Ethernet_doDNS+0
;__Lib_EthEnc28j60.c, 1412 :: 		
0x27A4	0xE02E    B	L_SPI_Ethernet_doUDP86
L_SPI_Ethernet_doUDP85:
;__Lib_EthEnc28j60.c, 1413 :: 		
0x27A6	0xF8BD300A  LDRH	R3, [SP, #10]
0x27AA	0x2B44    CMP	R3, #68
0x27AC	0xD102    BNE	L_SPI_Ethernet_doUDP87
;__Lib_EthEnc28j60.c, 1415 :: 		
0x27AE	0xF7FEFCAB  BL	_SPI_Ethernet_doDHCP+0
;__Lib_EthEnc28j60.c, 1416 :: 		
0x27B2	0xE027    B	L_SPI_Ethernet_doUDP88
L_SPI_Ethernet_doUDP87:
;__Lib_EthEnc28j60.c, 1417 :: 		
0x27B4	0x4D15    LDR	R5, [PC, #84]
0x27B6	0xF8BD300E  LDRH	R3, [SP, #14]
0x27BA	0xF2A30408  SUBW	R4, R3, #8
0x27BE	0xAB04    ADD	R3, SP, #16
0x27C0	0xF8BD200A  LDRH	R2, [SP, #10]
0x27C4	0xF8BD100C  LDRH	R1, [SP, #12]
0x27C8	0x4618    MOV	R0, R3
0x27CA	0xB2A3    UXTH	R3, R4
0x27CC	0xB420    PUSH	(R5)
0x27CE	0xF7FFFD9B  BL	_SPI_Ethernet_UserUDP+0
0x27D2	0xB001    ADD	SP, SP, #4
0x27D4	0xF8AD000E  STRH	R0, [SP, #14]
0x27D8	0xB1A0    CBZ	R0, L_SPI_Ethernet_doUDP89
;__Lib_EthEnc28j60.c, 1421 :: 		
0x27DA	0xAB01    ADD	R3, SP, #4
0x27DC	0x2206    MOVS	R2, #6
0x27DE	0xF64111B5  MOVW	R1, #6581
0x27E2	0x4618    MOV	R0, R3
0x27E4	0xF7FFFEB4  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1423 :: 		
0x27E8	0xF8BD500E  LDRH	R5, [SP, #14]
0x27EC	0xAC04    ADD	R4, SP, #16
0x27EE	0xAB01    ADD	R3, SP, #4
0x27F0	0xF8BD200A  LDRH	R2, [SP, #10]
0x27F4	0x4621    MOV	R1, R4
0x27F6	0x4618    MOV	R0, R3
0x27F8	0xF8BD300C  LDRH	R3, [SP, #12]
0x27FC	0xB420    PUSH	(R5)
0x27FE	0xF7FDFCC5  BL	_SPI_Ethernet_sendUDP2+0
0x2802	0xB001    ADD	SP, SP, #4
;__Lib_EthEnc28j60.c, 1424 :: 		
L_SPI_Ethernet_doUDP89:
L_SPI_Ethernet_doUDP88:
L_SPI_Ethernet_doUDP86:
;__Lib_EthEnc28j60.c, 1425 :: 		
L_end_SPI_Ethernet_doUDP:
0x2804	0xF8DDE000  LDR	LR, [SP, #0]
0x2808	0xB00C    ADD	SP, SP, #48
0x280A	0x4770    BX	LR
0x280C	0x00DB2000  	__Lib_EthEnc28j60_flags+0
; end of _SPI_Ethernet_doUDP
_SPI_Ethernet_setRxReadAddress:
;__Lib_EthEnc28j60.c, 2906 :: 		
; addr start address is: 0 (R0)
0x13A8	0xB081    SUB	SP, SP, #4
0x13AA	0xF8CDE000  STR	LR, [SP, #0]
; addr end address is: 0 (R0)
; addr start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 2908 :: 		
0x13AE	0xF64111AD  MOVW	R1, #6573
0x13B2	0x4288    CMP	R0, R1
0x13B4	0xD904    BLS	L__SPI_Ethernet_setRxReadAddress294
;__Lib_EthEnc28j60.c, 2909 :: 		
0x13B6	0xF64111AE  MOVW	R1, #6574
0x13BA	0x1A40    SUB	R0, R0, R1
0x13BC	0xB280    UXTH	R0, R0
; addr end address is: 0 (R0)
0x13BE	0xE7FF    B	L_SPI_Ethernet_setRxReadAddress266
L__SPI_Ethernet_setRxReadAddress294:
;__Lib_EthEnc28j60.c, 2908 :: 		
;__Lib_EthEnc28j60.c, 2909 :: 		
L_SPI_Ethernet_setRxReadAddress266:
;__Lib_EthEnc28j60.c, 2910 :: 		
; addr start address is: 0 (R0)
0x13C0	0xB281    UXTH	R1, R0
; addr end address is: 0 (R0)
0x13C2	0x2000    MOVS	R0, #0
0x13C4	0xF001FFE8  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2912 :: 		
L_end_SPI_Ethernet_setRxReadAddress:
0x13C8	0xF8DDE000  LDR	LR, [SP, #0]
0x13CC	0xB001    ADD	SP, SP, #4
0x13CE	0x4770    BX	LR
; end of _SPI_Ethernet_setRxReadAddress
_SPI_Ethernet_doDNS:
;__Lib_EthEnc28j60.c, 2089 :: 		
0x0FA4	0xB086    SUB	SP, SP, #24
0x0FA6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 2096 :: 		
0x0FAA	0xF001FC53  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2097 :: 		
0x0FAE	0xF001FC51  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2102 :: 		
0x0FB2	0xA801    ADD	R0, SP, #4
0x0FB4	0x9005    STR	R0, [SP, #20]
0x0FB6	0x1C40    ADDS	R0, R0, #1
0x0FB8	0x9004    STR	R0, [SP, #16]
0x0FBA	0xF001FC4B  BL	_SPI_Ethernet_getByte+0
0x0FBE	0x9904    LDR	R1, [SP, #16]
0x0FC0	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2103 :: 		
0x0FC2	0x9805    LDR	R0, [SP, #20]
0x0FC4	0x9004    STR	R0, [SP, #16]
0x0FC6	0xF001FC45  BL	_SPI_Ethernet_getByte+0
0x0FCA	0x9904    LDR	R1, [SP, #16]
0x0FCC	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2108 :: 		
0x0FCE	0xF10D0006  ADD	R0, SP, #6
0x0FD2	0x9005    STR	R0, [SP, #20]
0x0FD4	0x1C40    ADDS	R0, R0, #1
0x0FD6	0x9004    STR	R0, [SP, #16]
0x0FD8	0xF001FC3C  BL	_SPI_Ethernet_getByte+0
0x0FDC	0x9904    LDR	R1, [SP, #16]
0x0FDE	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2109 :: 		
0x0FE0	0x9805    LDR	R0, [SP, #20]
0x0FE2	0x9004    STR	R0, [SP, #16]
0x0FE4	0xF001FC36  BL	_SPI_Ethernet_getByte+0
0x0FE8	0x9904    LDR	R1, [SP, #16]
0x0FEA	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2114 :: 		
0x0FEC	0xA802    ADD	R0, SP, #8
0x0FEE	0x9005    STR	R0, [SP, #20]
0x0FF0	0x1C40    ADDS	R0, R0, #1
0x0FF2	0x9004    STR	R0, [SP, #16]
0x0FF4	0xF001FC2E  BL	_SPI_Ethernet_getByte+0
0x0FF8	0x9904    LDR	R1, [SP, #16]
0x0FFA	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2115 :: 		
0x0FFC	0x9805    LDR	R0, [SP, #20]
0x0FFE	0x9004    STR	R0, [SP, #16]
0x1000	0xF001FC28  BL	_SPI_Ethernet_getByte+0
0x1004	0x9904    LDR	R1, [SP, #16]
0x1006	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2120 :: 		
0x1008	0xF001FC24  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2121 :: 		
0x100C	0xF001FC22  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2126 :: 		
0x1010	0xF001FC20  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2127 :: 		
0x1014	0xF001FC1E  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2130 :: 		
L_SPI_Ethernet_doDNS184:
0x1018	0xF8BD1006  LDRH	R1, [SP, #6]
0x101C	0xF8BD0006  LDRH	R0, [SP, #6]
0x1020	0x1E40    SUBS	R0, R0, #1
0x1022	0xF8AD0006  STRH	R0, [SP, #6]
0x1026	0xB161    CBZ	R1, L_SPI_Ethernet_doDNS185
;__Lib_EthEnc28j60.c, 2133 :: 		
L_SPI_Ethernet_doDNS186:
0x1028	0xF001FC14  BL	_SPI_Ethernet_getByte+0
0x102C	0xB100    CBZ	R0, L_SPI_Ethernet_doDNS187
0x102E	0xE7FB    B	L_SPI_Ethernet_doDNS186
L_SPI_Ethernet_doDNS187:
;__Lib_EthEnc28j60.c, 2136 :: 		
0x1030	0xF001FC10  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2137 :: 		
0x1034	0xF001FC0E  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2138 :: 		
0x1038	0xF001FC0C  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2139 :: 		
0x103C	0xF001FC0A  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2140 :: 		
0x1040	0xE7EA    B	L_SPI_Ethernet_doDNS184
L_SPI_Ethernet_doDNS185:
;__Lib_EthEnc28j60.c, 2143 :: 		
L_SPI_Ethernet_doDNS188:
0x1042	0xF8BD1008  LDRH	R1, [SP, #8]
0x1046	0xF8BD0008  LDRH	R0, [SP, #8]
0x104A	0x1E40    SUBS	R0, R0, #1
0x104C	0xF8AD0008  STRH	R0, [SP, #8]
0x1050	0x2900    CMP	R1, #0
0x1052	0xD04D    BEQ	L_SPI_Ethernet_doDNS189
;__Lib_EthEnc28j60.c, 2146 :: 		
0x1054	0xF001FBFE  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2147 :: 		
0x1058	0xF001FBFC  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2150 :: 		
0x105C	0xA803    ADD	R0, SP, #12
0x105E	0x9005    STR	R0, [SP, #20]
0x1060	0x1C40    ADDS	R0, R0, #1
0x1062	0x9004    STR	R0, [SP, #16]
0x1064	0xF001FBF6  BL	_SPI_Ethernet_getByte+0
0x1068	0x9904    LDR	R1, [SP, #16]
0x106A	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2151 :: 		
0x106C	0x9805    LDR	R0, [SP, #20]
0x106E	0x9004    STR	R0, [SP, #16]
0x1070	0xF001FBF0  BL	_SPI_Ethernet_getByte+0
0x1074	0x9904    LDR	R1, [SP, #16]
0x1076	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2154 :: 		
0x1078	0xF001FBEC  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2155 :: 		
0x107C	0xF001FBEA  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2156 :: 		
0x1080	0xF001FBE8  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2157 :: 		
0x1084	0xF001FBE6  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2158 :: 		
0x1088	0xF001FBE4  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2159 :: 		
0x108C	0xF001FBE2  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2162 :: 		
0x1090	0xF10D000A  ADD	R0, SP, #10
0x1094	0x9005    STR	R0, [SP, #20]
0x1096	0x1C40    ADDS	R0, R0, #1
0x1098	0x9004    STR	R0, [SP, #16]
0x109A	0xF001FBDB  BL	_SPI_Ethernet_getByte+0
0x109E	0x9904    LDR	R1, [SP, #16]
0x10A0	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2163 :: 		
0x10A2	0x9805    LDR	R0, [SP, #20]
0x10A4	0x9004    STR	R0, [SP, #16]
0x10A6	0xF001FBD5  BL	_SPI_Ethernet_getByte+0
0x10AA	0x9904    LDR	R1, [SP, #16]
0x10AC	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2165 :: 		
0x10AE	0xF8BD000C  LDRH	R0, [SP, #12]
0x10B2	0x2801    CMP	R0, #1
0x10B4	0xD110    BNE	L_SPI_Ethernet_doDNS190
;__Lib_EthEnc28j60.c, 2168 :: 		
0x10B6	0xF001FBCD  BL	_SPI_Ethernet_getByte+0
0x10BA	0x490F    LDR	R1, [PC, #60]
0x10BC	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2169 :: 		
0x10BE	0xF001FBC9  BL	_SPI_Ethernet_getByte+0
0x10C2	0x490E    LDR	R1, [PC, #56]
0x10C4	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2170 :: 		
0x10C6	0xF001FBC5  BL	_SPI_Ethernet_getByte+0
0x10CA	0x490D    LDR	R1, [PC, #52]
0x10CC	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2171 :: 		
0x10CE	0xF001FBC1  BL	_SPI_Ethernet_getByte+0
0x10D2	0x490C    LDR	R1, [PC, #48]
0x10D4	0x7008    STRB	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 2172 :: 		
0x10D6	0xE00B    B	L_SPI_Ethernet_doDNS189
;__Lib_EthEnc28j60.c, 2173 :: 		
L_SPI_Ethernet_doDNS190:
;__Lib_EthEnc28j60.c, 2177 :: 		
L_SPI_Ethernet_doDNS192:
0x10D8	0xF8BD100A  LDRH	R1, [SP, #10]
0x10DC	0xF8BD000A  LDRH	R0, [SP, #10]
0x10E0	0x1E40    SUBS	R0, R0, #1
0x10E2	0xF8AD000A  STRH	R0, [SP, #10]
0x10E6	0xB111    CBZ	R1, L_SPI_Ethernet_doDNS193
;__Lib_EthEnc28j60.c, 2179 :: 		
0x10E8	0xF001FBB4  BL	_SPI_Ethernet_getByte+0
;__Lib_EthEnc28j60.c, 2180 :: 		
0x10EC	0xE7F4    B	L_SPI_Ethernet_doDNS192
L_SPI_Ethernet_doDNS193:
;__Lib_EthEnc28j60.c, 2182 :: 		
0x10EE	0xE7A8    B	L_SPI_Ethernet_doDNS188
L_SPI_Ethernet_doDNS189:
;__Lib_EthEnc28j60.c, 2183 :: 		
L_end_SPI_Ethernet_doDNS:
0x10F0	0xF8DDE000  LDR	LR, [SP, #0]
0x10F4	0xB006    ADD	SP, SP, #24
0x10F6	0x4770    BX	LR
0x10F8	0x02402000  	_SPI_Ethernet_rmtIpAddr+0
0x10FC	0x02412000  	_SPI_Ethernet_rmtIpAddr+1
0x1100	0x02422000  	_SPI_Ethernet_rmtIpAddr+2
0x1104	0x02432000  	_SPI_Ethernet_rmtIpAddr+3
; end of _SPI_Ethernet_doDNS
_SPI_Ethernet_doDHCP:
;__Lib_EthEnc28j60.c, 1624 :: 		
0x1108	0xB081    SUB	SP, SP, #4
0x110A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 1628 :: 		
0x110E	0xE064    B	L_SPI_Ethernet_doDHCP99
;__Lib_EthEnc28j60.c, 1642 :: 		
L_SPI_Ethernet_doDHCP101:
;__Lib_EthEnc28j60.c, 1653 :: 		
0x1110	0x2204    MOVS	R2, #4
0x1112	0xB212    SXTH	R2, R2
0x1114	0x2100    MOVS	R1, #0
0x1116	0x483E    LDR	R0, [PC, #248]
0x1118	0xF003F990  BL	_memset+0
;__Lib_EthEnc28j60.c, 1655 :: 		
0x111C	0x2100    MOVS	R1, #0
0x111E	0x2001    MOVS	R0, #1
0x1120	0xF7FFF9D4  BL	_SPI_Ethernet_DHCPmsg+0
;__Lib_EthEnc28j60.c, 1657 :: 		
0x1124	0x483B    LDR	R0, [PC, #236]
0x1126	0x6801    LDR	R1, [R0, #0]
0x1128	0x483B    LDR	R0, [PC, #236]
0x112A	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1658 :: 		
0x112C	0x2103    MOVS	R1, #3
0x112E	0x483B    LDR	R0, [PC, #236]
0x1130	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1661 :: 		
0x1132	0xE069    B	L_SPI_Ethernet_doDHCP100
;__Lib_EthEnc28j60.c, 1663 :: 		
L_SPI_Ethernet_doDHCP102:
;__Lib_EthEnc28j60.c, 1664 :: 		
0x1134	0x4838    LDR	R0, [PC, #224]
0x1136	0x6800    LDR	R0, [R0, #0]
0x1138	0x1D41    ADDS	R1, R0, #5
0x113A	0x4836    LDR	R0, [PC, #216]
0x113C	0x6800    LDR	R0, [R0, #0]
0x113E	0x4288    CMP	R0, R1
0x1140	0xD902    BLS	L_SPI_Ethernet_doDHCP103
;__Lib_EthEnc28j60.c, 1666 :: 		
0x1142	0x2102    MOVS	R1, #2
0x1144	0x4835    LDR	R0, [PC, #212]
0x1146	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1668 :: 		
L_SPI_Ethernet_doDHCP103:
;__Lib_EthEnc28j60.c, 1670 :: 		
0x1148	0xF7FFFBC6  BL	_SPI_Ethernet_DHCPReceive+0
0x114C	0x2802    CMP	R0, #2
0x114E	0xD103    BNE	L_SPI_Ethernet_doDHCP104
;__Lib_EthEnc28j60.c, 1672 :: 		
0x1150	0x2104    MOVS	R1, #4
0x1152	0x4832    LDR	R0, [PC, #200]
0x1154	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1673 :: 		
0x1156	0xE000    B	L_SPI_Ethernet_doDHCP105
L_SPI_Ethernet_doDHCP104:
;__Lib_EthEnc28j60.c, 1676 :: 		
0x1158	0xE056    B	L_SPI_Ethernet_doDHCP100
;__Lib_EthEnc28j60.c, 1677 :: 		
L_SPI_Ethernet_doDHCP105:
;__Lib_EthEnc28j60.c, 1679 :: 		
L_SPI_Ethernet_doDHCP106:
;__Lib_EthEnc28j60.c, 1681 :: 		
0x115A	0x4831    LDR	R0, [PC, #196]
0x115C	0x8800    LDRH	R0, [R0, #0]
0x115E	0xB2C1    UXTB	R1, R0
0x1160	0x2003    MOVS	R0, #3
0x1162	0xF7FFF9B3  BL	_SPI_Ethernet_DHCPmsg+0
;__Lib_EthEnc28j60.c, 1683 :: 		
0x1166	0x482B    LDR	R0, [PC, #172]
0x1168	0x6801    LDR	R1, [R0, #0]
0x116A	0x482B    LDR	R0, [PC, #172]
0x116C	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1684 :: 		
0x116E	0x2105    MOVS	R1, #5
0x1170	0x482A    LDR	R0, [PC, #168]
0x1172	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1687 :: 		
0x1174	0xE048    B	L_SPI_Ethernet_doDHCP100
;__Lib_EthEnc28j60.c, 1689 :: 		
L_SPI_Ethernet_doDHCP107:
;__Lib_EthEnc28j60.c, 1691 :: 		
0x1176	0xF7FFFBAF  BL	_SPI_Ethernet_DHCPReceive+0
; DHCPRecvReturnValue start address is: 4 (R1)
0x117A	0xB281    UXTH	R1, R0
;__Lib_EthEnc28j60.c, 1692 :: 		
0x117C	0x2806    CMP	R0, #6
0x117E	0xD103    BNE	L_SPI_Ethernet_doDHCP108
; DHCPRecvReturnValue end address is: 4 (R1)
;__Lib_EthEnc28j60.c, 1695 :: 		
0x1180	0x2104    MOVS	R1, #4
0x1182	0x4826    LDR	R0, [PC, #152]
0x1184	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1696 :: 		
0x1186	0xE017    B	L_SPI_Ethernet_doDHCP109
L_SPI_Ethernet_doDHCP108:
;__Lib_EthEnc28j60.c, 1697 :: 		
; DHCPRecvReturnValue start address is: 4 (R1)
0x1188	0x2905    CMP	R1, #5
0x118A	0xD115    BNE	L_SPI_Ethernet_doDHCP110
; DHCPRecvReturnValue end address is: 4 (R1)
;__Lib_EthEnc28j60.c, 1706 :: 		
0x118C	0x4821    LDR	R0, [PC, #132]
0x118E	0x6801    LDR	R1, [R0, #0]
0x1190	0x4821    LDR	R0, [PC, #132]
0x1192	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1707 :: 		
0x1194	0x2106    MOVS	R1, #6
0x1196	0x4821    LDR	R0, [PC, #132]
0x1198	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1709 :: 		
0x119A	0x2204    MOVS	R2, #4
0x119C	0xB212    SXTH	R2, R2
0x119E	0x4921    LDR	R1, [PC, #132]
0x11A0	0x481B    LDR	R0, [PC, #108]
0x11A2	0xF002FA49  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 1710 :: 		
0x11A6	0x4A20    LDR	R2, [PC, #128]
0x11A8	0x4920    LDR	R1, [PC, #128]
0x11AA	0x4821    LDR	R0, [PC, #132]
0x11AC	0xF002FE10  BL	_SPI_Ethernet_confNetwork+0
;__Lib_EthEnc28j60.c, 1712 :: 		
0x11B0	0x2100    MOVS	R1, #0
0x11B2	0x481B    LDR	R0, [PC, #108]
0x11B4	0x8001    STRH	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1714 :: 		
0x11B6	0xE027    B	L_end_SPI_Ethernet_doDHCP
;__Lib_EthEnc28j60.c, 1715 :: 		
L_SPI_Ethernet_doDHCP110:
L_SPI_Ethernet_doDHCP109:
;__Lib_EthEnc28j60.c, 1717 :: 		
0x11B8	0xE026    B	L_SPI_Ethernet_doDHCP100
;__Lib_EthEnc28j60.c, 1719 :: 		
L_SPI_Ethernet_doDHCP111:
;__Lib_EthEnc28j60.c, 1724 :: 		
0x11BA	0x4817    LDR	R0, [PC, #92]
0x11BC	0x6800    LDR	R0, [R0, #0]
0x11BE	0x1C41    ADDS	R1, R0, #1
0x11C0	0x4814    LDR	R0, [PC, #80]
0x11C2	0x6800    LDR	R0, [R0, #0]
0x11C4	0x4288    CMP	R0, R1
0x11C6	0xD307    BCC	L_SPI_Ethernet_doDHCP112
;__Lib_EthEnc28j60.c, 1726 :: 		
0x11C8	0x491A    LDR	R1, [PC, #104]
0x11CA	0x6808    LDR	R0, [R1, #0]
0x11CC	0x1E40    SUBS	R0, R0, #1
0x11CE	0x6008    STR	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 1735 :: 		
0x11D0	0x4810    LDR	R0, [PC, #64]
0x11D2	0x6801    LDR	R1, [R0, #0]
0x11D4	0x4810    LDR	R0, [PC, #64]
0x11D6	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1736 :: 		
L_SPI_Ethernet_doDHCP112:
;__Lib_EthEnc28j60.c, 1737 :: 		
0x11D8	0xE016    B	L_SPI_Ethernet_doDHCP100
;__Lib_EthEnc28j60.c, 1738 :: 		
L_SPI_Ethernet_doDHCP99:
0x11DA	0x4810    LDR	R0, [PC, #64]
0x11DC	0x8800    LDRH	R0, [R0, #0]
0x11DE	0x2802    CMP	R0, #2
0x11E0	0xF43FAF96  BEQ	L_SPI_Ethernet_doDHCP101
0x11E4	0x480D    LDR	R0, [PC, #52]
0x11E6	0x8800    LDRH	R0, [R0, #0]
0x11E8	0x2803    CMP	R0, #3
0x11EA	0xF43FAFA3  BEQ	L_SPI_Ethernet_doDHCP102
0x11EE	0x480B    LDR	R0, [PC, #44]
0x11F0	0x8800    LDRH	R0, [R0, #0]
0x11F2	0x2804    CMP	R0, #4
0x11F4	0xF43FAFB1  BEQ	L_SPI_Ethernet_doDHCP106
0x11F8	0x4808    LDR	R0, [PC, #32]
0x11FA	0x8800    LDRH	R0, [R0, #0]
0x11FC	0x2805    CMP	R0, #5
0x11FE	0xD0BA    BEQ	L_SPI_Ethernet_doDHCP107
0x1200	0x4806    LDR	R0, [PC, #24]
0x1202	0x8800    LDRH	R0, [R0, #0]
0x1204	0x2806    CMP	R0, #6
0x1206	0xD0D8    BEQ	L_SPI_Ethernet_doDHCP111
L_SPI_Ethernet_doDHCP100:
;__Lib_EthEnc28j60.c, 1739 :: 		
L_end_SPI_Ethernet_doDHCP:
0x1208	0xF8DDE000  LDR	LR, [SP, #0]
0x120C	0xB001    ADD	SP, SP, #4
0x120E	0x4770    BX	LR
0x1210	0x01DC2000  	_SPI_Ethernet_ipAddr+0
0x1214	0x00BC2000  	_SPI_Ethernet_UserTimerSec+0
0x1218	0x02442000  	__Lib_EthEnc28j60_tSec+0
0x121C	0x00C62000  	__Lib_EthEnc28j60_smDHCPState+0
0x1220	0x00C82000  	__Lib_EthEnc28j60_DHCPrenew+0
0x1224	0x022C2000  	__Lib_EthEnc28j60_tmpIpAddr+0
0x1228	0x02382000  	__Lib_EthEnc28j60_tmpDNS+0
0x122C	0x02342000  	__Lib_EthEnc28j60_tmpGW+0
0x1230	0x02302000  	__Lib_EthEnc28j60_tmpNetMask+0
0x1234	0x02282000  	__Lib_EthEnc28j60_DHCPLeaseTime+0
; end of _SPI_Ethernet_doDHCP
_SPI_Ethernet_DHCPmsg:
;__Lib_EthEnc28j60.c, 1991 :: 		
0x04CC	0xB085    SUB	SP, SP, #20
0x04CE	0xF8CDE000  STR	LR, [SP, #0]
0x04D2	0xF88D000C  STRB	R0, [SP, #12]
0x04D6	0xF88D1010  STRB	R1, [SP, #16]
;__Lib_EthEnc28j60.c, 1997 :: 		
0x04DA	0x22F9    MOVS	R2, #249
0x04DC	0xF8AD2008  STRH	R2, [SP, #8]
;__Lib_EthEnc28j60.c, 1999 :: 		
0x04E0	0xF64111D9  MOVW	R1, #6617
0x04E4	0x2002    MOVS	R0, #2
0x04E6	0xF002FF57  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 2006 :: 		
0x04EA	0x210C    MOVS	R1, #12
0x04EC	0x484A    LDR	R0, [PC, #296]
0x04EE	0xF7FFFF3B  BL	_SPI_Ethernet_putConstBytes+0
;__Lib_EthEnc28j60.c, 2009 :: 		
0x04F2	0xF89D200C  LDRB	R2, [SP, #12]
0x04F6	0x2A03    CMP	R2, #3
0x04F8	0xD107    BNE	L__SPI_Ethernet_DHCPmsg299
0x04FA	0xF89D2010  LDRB	R2, [SP, #16]
0x04FE	0xB122    CBZ	R2, L__SPI_Ethernet_DHCPmsg298
L__SPI_Ethernet_DHCPmsg297:
;__Lib_EthEnc28j60.c, 2010 :: 		
0x0500	0x2104    MOVS	R1, #4
0x0502	0x4846    LDR	R0, [PC, #280]
0x0504	0xF7FFFF64  BL	_SPI_Ethernet_putBytes+0
0x0508	0xE00E    B	L_SPI_Ethernet_DHCPmsg165
;__Lib_EthEnc28j60.c, 2009 :: 		
L__SPI_Ethernet_DHCPmsg299:
L__SPI_Ethernet_DHCPmsg298:
;__Lib_EthEnc28j60.c, 2012 :: 		
; i start address is: 16 (R4)
0x050A	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
0x050C	0xB2A0    UXTH	R0, R4
L_SPI_Ethernet_DHCPmsg166:
; i start address is: 0 (R0)
0x050E	0x2804    CMP	R0, #4
0x0510	0xD20A    BCS	L_SPI_Ethernet_DHCPmsg167
;__Lib_EthEnc28j60.c, 2014 :: 		
0x0512	0xF8AD0004  STRH	R0, [SP, #4]
0x0516	0x2000    MOVS	R0, #0
0x0518	0xF000FF04  BL	_SPI_Ethernet_putByte+0
0x051C	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2012 :: 		
0x0520	0x1C44    ADDS	R4, R0, #1
0x0522	0xB2A4    UXTH	R4, R4
; i end address is: 0 (R0)
; i start address is: 16 (R4)
;__Lib_EthEnc28j60.c, 2015 :: 		
0x0524	0xB2A0    UXTH	R0, R4
; i end address is: 16 (R4)
0x0526	0xE7F2    B	L_SPI_Ethernet_DHCPmsg166
L_SPI_Ethernet_DHCPmsg167:
L_SPI_Ethernet_DHCPmsg165:
;__Lib_EthEnc28j60.c, 2017 :: 		
; i start address is: 16 (R4)
0x0528	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
0x052A	0xB2A0    UXTH	R0, R4
L_SPI_Ethernet_DHCPmsg169:
; i start address is: 0 (R0)
0x052C	0x280C    CMP	R0, #12
0x052E	0xD20A    BCS	L_SPI_Ethernet_DHCPmsg170
;__Lib_EthEnc28j60.c, 2019 :: 		
0x0530	0xF8AD0004  STRH	R0, [SP, #4]
0x0534	0x2000    MOVS	R0, #0
0x0536	0xF000FEF5  BL	_SPI_Ethernet_putByte+0
0x053A	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2017 :: 		
0x053E	0x1C44    ADDS	R4, R0, #1
0x0540	0xB2A4    UXTH	R4, R4
; i end address is: 0 (R0)
; i start address is: 16 (R4)
;__Lib_EthEnc28j60.c, 2020 :: 		
0x0542	0xB2A0    UXTH	R0, R4
; i end address is: 16 (R4)
0x0544	0xE7F2    B	L_SPI_Ethernet_DHCPmsg169
L_SPI_Ethernet_DHCPmsg170:
;__Lib_EthEnc28j60.c, 2027 :: 		
0x0546	0x2106    MOVS	R1, #6
0x0548	0x4835    LDR	R0, [PC, #212]
0x054A	0xF7FFFF41  BL	_SPI_Ethernet_putBytes+0
;__Lib_EthEnc28j60.c, 2031 :: 		
; i start address is: 16 (R4)
0x054E	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
0x0550	0xB2A0    UXTH	R0, R4
L_SPI_Ethernet_DHCPmsg172:
; i start address is: 0 (R0)
0x0552	0x28CA    CMP	R0, #202
0x0554	0xD20A    BCS	L_SPI_Ethernet_DHCPmsg173
;__Lib_EthEnc28j60.c, 2033 :: 		
0x0556	0xF8AD0004  STRH	R0, [SP, #4]
0x055A	0x2000    MOVS	R0, #0
0x055C	0xF000FEE2  BL	_SPI_Ethernet_putByte+0
0x0560	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2031 :: 		
0x0564	0x1C42    ADDS	R2, R0, #1
; i end address is: 0 (R0)
; i start address is: 16 (R4)
0x0566	0xB294    UXTH	R4, R2
;__Lib_EthEnc28j60.c, 2034 :: 		
0x0568	0xB2A0    UXTH	R0, R4
; i end address is: 16 (R4)
0x056A	0xE7F2    B	L_SPI_Ethernet_DHCPmsg172
L_SPI_Ethernet_DHCPmsg173:
;__Lib_EthEnc28j60.c, 2041 :: 		
0x056C	0x2106    MOVS	R1, #6
0x056E	0x482D    LDR	R0, [PC, #180]
0x0570	0xF7FFFEFA  BL	_SPI_Ethernet_putConstBytes+0
;__Lib_EthEnc28j60.c, 2044 :: 		
0x0574	0xF89D000C  LDRB	R0, [SP, #12]
0x0578	0xF000FED4  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2046 :: 		
0x057C	0xF89D200C  LDRB	R2, [SP, #12]
0x0580	0x2A03    CMP	R2, #3
0x0582	0xD111    BNE	L__SPI_Ethernet_DHCPmsg301
0x0584	0xF89D2010  LDRB	R2, [SP, #16]
0x0588	0xB972    CBNZ	R2, L__SPI_Ethernet_DHCPmsg300
L__SPI_Ethernet_DHCPmsg296:
;__Lib_EthEnc28j60.c, 2049 :: 		
0x058A	0x2036    MOVS	R0, #54
0x058C	0xF000FECA  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2050 :: 		
0x0590	0x2004    MOVS	R0, #4
0x0592	0xF000FEC7  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2056 :: 		
0x0596	0x2104    MOVS	R1, #4
0x0598	0x4823    LDR	R0, [PC, #140]
0x059A	0xF7FFFF19  BL	_SPI_Ethernet_putBytes+0
;__Lib_EthEnc28j60.c, 2057 :: 		
0x059E	0xF8BD2008  LDRH	R2, [SP, #8]
0x05A2	0x1D92    ADDS	R2, R2, #6
0x05A4	0xF8AD2008  STRH	R2, [SP, #8]
;__Lib_EthEnc28j60.c, 2046 :: 		
L__SPI_Ethernet_DHCPmsg301:
L__SPI_Ethernet_DHCPmsg300:
;__Lib_EthEnc28j60.c, 2065 :: 		
0x05A8	0x2105    MOVS	R1, #5
0x05AA	0x4820    LDR	R0, [PC, #128]
0x05AC	0xF7FFFEDC  BL	_SPI_Ethernet_putConstBytes+0
;__Lib_EthEnc28j60.c, 2067 :: 		
0x05B0	0xF89D200C  LDRB	R2, [SP, #12]
0x05B4	0x2A03    CMP	R2, #3
0x05B6	0xD11E    BNE	L__SPI_Ethernet_DHCPmsg303
0x05B8	0xF89D2010  LDRB	R2, [SP, #16]
0x05BC	0xB9DA    CBNZ	R2, L__SPI_Ethernet_DHCPmsg302
L__SPI_Ethernet_DHCPmsg295:
;__Lib_EthEnc28j60.c, 2070 :: 		
0x05BE	0x2032    MOVS	R0, #50
0x05C0	0xF000FEB0  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2071 :: 		
0x05C4	0x2004    MOVS	R0, #4
0x05C6	0xF000FEAD  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2072 :: 		
; i start address is: 0 (R0)
0x05CA	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
L_SPI_Ethernet_DHCPmsg181:
; i start address is: 0 (R0)
0x05CC	0x2804    CMP	R0, #4
0x05CE	0xD20D    BCS	L_SPI_Ethernet_DHCPmsg182
;__Lib_EthEnc28j60.c, 2074 :: 		
0x05D0	0x4A12    LDR	R2, [PC, #72]
0x05D2	0x1812    ADDS	R2, R2, R0
0x05D4	0x7812    LDRB	R2, [R2, #0]
0x05D6	0xF8AD0004  STRH	R0, [SP, #4]
0x05DA	0xB2D0    UXTB	R0, R2
0x05DC	0xF000FEA2  BL	_SPI_Ethernet_putByte+0
0x05E0	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2072 :: 		
0x05E4	0x1C42    ADDS	R2, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0x05E6	0xB291    UXTH	R1, R2
;__Lib_EthEnc28j60.c, 2075 :: 		
0x05E8	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x05EA	0xE7EF    B	L_SPI_Ethernet_DHCPmsg181
L_SPI_Ethernet_DHCPmsg182:
;__Lib_EthEnc28j60.c, 2076 :: 		
0x05EC	0xF8BD2008  LDRH	R2, [SP, #8]
0x05F0	0x1D92    ADDS	R2, R2, #6
0x05F2	0xF8AD2008  STRH	R2, [SP, #8]
;__Lib_EthEnc28j60.c, 2067 :: 		
L__SPI_Ethernet_DHCPmsg303:
L__SPI_Ethernet_DHCPmsg302:
;__Lib_EthEnc28j60.c, 2080 :: 		
0x05F6	0x20FF    MOVS	R0, #255
0x05F8	0xF000FE94  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 2083 :: 		
0x05FC	0xF8BD2008  LDRH	R2, [SP, #8]
0x0600	0xB404    PUSH	(R2)
0x0602	0x2343    MOVS	R3, #67
0x0604	0x2244    MOVS	R2, #68
0x0606	0x490A    LDR	R1, [PC, #40]
0x0608	0x4809    LDR	R0, [PC, #36]
0x060A	0xF7FFFDBF  BL	_SPI_Ethernet_sendUDP2+0
0x060E	0xB001    ADD	SP, SP, #4
;__Lib_EthEnc28j60.c, 2084 :: 		
L_end_SPI_Ethernet_DHCPmsg:
0x0610	0xF8DDE000  LDR	LR, [SP, #0]
0x0614	0xB005    ADD	SP, SP, #20
0x0616	0x4770    BX	LR
0x0618	0x6CBB0000  	__Lib_EthEnc28j60_dhcp_pkt_1+0
0x061C	0x022C2000  	__Lib_EthEnc28j60_tmpIpAddr+0
0x0620	0x01E02000  	_SPI_Ethernet_macAddr+0
0x0624	0x6CDA0000  	__Lib_EthEnc28j60_dhcp_pkt_2+0
0x0628	0x023C2000  	__Lib_EthEnc28j60_DHCPServerID+0
0x062C	0x6CE00000  	__Lib_EthEnc28j60_dhcp_pkt_3+0
0x0630	0x00C02000  	_SPI_Ethernet_ff+0
; end of _SPI_Ethernet_DHCPmsg
_SPI_Ethernet_putConstBytes:
;__Lib_EthEnc28j60.c, 2713 :: 		
0x0368	0xB083    SUB	SP, SP, #12
0x036A	0xF8CDE000  STR	LR, [SP, #0]
0x036E	0x9001    STR	R0, [SP, #4]
0x0370	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2715 :: 		
0x0374	0x2300    MOVS	R3, #0
0x0376	0xB25B    SXTB	R3, R3
0x0378	0x4A13    LDR	R2, [PC, #76]
0x037A	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2716 :: 		
0x037C	0x207A    MOVS	R0, #122
0x037E	0x4C13    LDR	R4, [PC, #76]
0x0380	0x6824    LDR	R4, [R4, #0]
0x0382	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2717 :: 		
L_SPI_Ethernet_putConstBytes260:
0x0384	0xF8BD3008  LDRH	R3, [SP, #8]
0x0388	0xF8BD2008  LDRH	R2, [SP, #8]
0x038C	0x1E52    SUBS	R2, R2, #1
0x038E	0xF8AD2008  STRH	R2, [SP, #8]
0x0392	0xB153    CBZ	R3, L_SPI_Ethernet_putConstBytes261
;__Lib_EthEnc28j60.c, 2719 :: 		
0x0394	0x9A01    LDR	R2, [SP, #4]
0x0396	0x7812    LDRB	R2, [R2, #0]
0x0398	0xB2D4    UXTB	R4, R2
0x039A	0xB2A0    UXTH	R0, R4
0x039C	0x4C0B    LDR	R4, [PC, #44]
0x039E	0x6824    LDR	R4, [R4, #0]
0x03A0	0x47A0    BLX	R4
0x03A2	0x9A01    LDR	R2, [SP, #4]
0x03A4	0x1C52    ADDS	R2, R2, #1
0x03A6	0x9201    STR	R2, [SP, #4]
;__Lib_EthEnc28j60.c, 2720 :: 		
0x03A8	0xE7EC    B	L_SPI_Ethernet_putConstBytes260
L_SPI_Ethernet_putConstBytes261:
;__Lib_EthEnc28j60.c, 2721 :: 		
0x03AA	0xF002FBBD  BL	_Delay_1us+0
0x03AE	0xF002FBBB  BL	_Delay_1us+0
0x03B2	0xF002FBB9  BL	_Delay_1us+0
0x03B6	0x2301    MOVS	R3, #1
0x03B8	0xB25B    SXTB	R3, R3
0x03BA	0x4A03    LDR	R2, [PC, #12]
0x03BC	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2722 :: 		
L_end_SPI_Ethernet_putConstBytes:
0x03BE	0xF8DDE000  LDR	LR, [SP, #0]
0x03C2	0xB003    ADD	SP, SP, #12
0x03C4	0x4770    BX	LR
0x03C6	0xBF00    NOP
0x03C8	0x01904221  	SPI_Ethernet_CS+0
0x03CC	0x01D82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_putConstBytes
_SPI_Ethernet_putBytes:
;__Lib_EthEnc28j60.c, 2691 :: 		
0x03D0	0xB083    SUB	SP, SP, #12
0x03D2	0xF8CDE000  STR	LR, [SP, #0]
0x03D6	0x9001    STR	R0, [SP, #4]
0x03D8	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2693 :: 		
0x03DC	0x2300    MOVS	R3, #0
0x03DE	0xB25B    SXTB	R3, R3
0x03E0	0x4A13    LDR	R2, [PC, #76]
0x03E2	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2694 :: 		
0x03E4	0x207A    MOVS	R0, #122
0x03E6	0x4C13    LDR	R4, [PC, #76]
0x03E8	0x6824    LDR	R4, [R4, #0]
0x03EA	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2695 :: 		
L_SPI_Ethernet_putBytes258:
0x03EC	0xF8BD3008  LDRH	R3, [SP, #8]
0x03F0	0xF8BD2008  LDRH	R2, [SP, #8]
0x03F4	0x1E52    SUBS	R2, R2, #1
0x03F6	0xF8AD2008  STRH	R2, [SP, #8]
0x03FA	0xB153    CBZ	R3, L_SPI_Ethernet_putBytes259
;__Lib_EthEnc28j60.c, 2697 :: 		
0x03FC	0x9A01    LDR	R2, [SP, #4]
0x03FE	0x7812    LDRB	R2, [R2, #0]
0x0400	0xB2D4    UXTB	R4, R2
0x0402	0xB2A0    UXTH	R0, R4
0x0404	0x4C0B    LDR	R4, [PC, #44]
0x0406	0x6824    LDR	R4, [R4, #0]
0x0408	0x47A0    BLX	R4
0x040A	0x9A01    LDR	R2, [SP, #4]
0x040C	0x1C52    ADDS	R2, R2, #1
0x040E	0x9201    STR	R2, [SP, #4]
;__Lib_EthEnc28j60.c, 2698 :: 		
0x0410	0xE7EC    B	L_SPI_Ethernet_putBytes258
L_SPI_Ethernet_putBytes259:
;__Lib_EthEnc28j60.c, 2699 :: 		
0x0412	0xF002FB89  BL	_Delay_1us+0
0x0416	0xF002FB87  BL	_Delay_1us+0
0x041A	0xF002FB85  BL	_Delay_1us+0
0x041E	0x2301    MOVS	R3, #1
0x0420	0xB25B    SXTB	R3, R3
0x0422	0x4A03    LDR	R2, [PC, #12]
0x0424	0x6013    STR	R3, [R2, #0]
;__Lib_EthEnc28j60.c, 2700 :: 		
L_end_SPI_Ethernet_putBytes:
0x0426	0xF8DDE000  LDR	LR, [SP, #0]
0x042A	0xB003    ADD	SP, SP, #12
0x042C	0x4770    BX	LR
0x042E	0xBF00    NOP
0x0430	0x01904221  	SPI_Ethernet_CS+0
0x0434	0x01D82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_putBytes
_SPI_Ethernet_sendUDP2:
;__Lib_EthEnc28j60.c, 1430 :: 		
; destMac start address is: 0 (R0)
0x018C	0xB087    SUB	SP, SP, #28
0x018E	0xF8CDE000  STR	LR, [SP, #0]
0x0192	0x9102    STR	R1, [SP, #8]
0x0194	0xF8AD200C  STRH	R2, [SP, #12]
0x0198	0xF8AD3010  STRH	R3, [SP, #16]
; destMac end address is: 0 (R0)
; destMac start address is: 0 (R0)
0x019C	0xF8BD401C  LDRH	R4, [SP, #28]
0x01A0	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_EthEnc28j60.c, 1439 :: 		
0x01A4	0x2206    MOVS	R2, #6
0x01A6	0x4601    MOV	R1, R0
; destMac end address is: 0 (R0)
0x01A8	0xF64110AF  MOVW	R0, #6575
0x01AC	0xF000FA42  BL	_SPI_Ethernet_memcpy+0
;__Lib_EthEnc28j60.c, 1440 :: 		
0x01B0	0x2106    MOVS	R1, #6
0x01B2	0x485D    LDR	R0, [PC, #372]
0x01B4	0xF000F90C  BL	_SPI_Ethernet_putBytes+0
;__Lib_EthEnc28j60.c, 1441 :: 		
0x01B8	0xF6400000  MOVW	R0, #2048
0x01BC	0xF7FFFFB8  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1446 :: 		
0x01C0	0xF8BD401C  LDRH	R4, [SP, #28]
0x01C4	0x341C    ADDS	R4, #28
0x01C6	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_EthEnc28j60.c, 1447 :: 		
0x01CA	0xF2445000  MOVW	R0, #17664
0x01CE	0xF7FFFFAF  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1448 :: 		
0x01D2	0xF8BD0006  LDRH	R0, [SP, #6]
0x01D6	0xF7FFFFAB  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1449 :: 		
0x01DA	0x4C54    LDR	R4, [PC, #336]
0x01DC	0x8824    LDRH	R4, [R4, #0]
0x01DE	0xB2A0    UXTH	R0, R4
0x01E0	0xF7FFFFA6  BL	_SPI_Ethernet_writeMemory2+0
0x01E4	0x4D51    LDR	R5, [PC, #324]
0x01E6	0x882C    LDRH	R4, [R5, #0]
0x01E8	0x1C64    ADDS	R4, R4, #1
0x01EA	0x802C    STRH	R4, [R5, #0]
;__Lib_EthEnc28j60.c, 1450 :: 		
0x01EC	0x2000    MOVS	R0, #0
0x01EE	0xF7FFFF9F  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1451 :: 		
0x01F2	0xF2480011  MOVW	R0, #32785
0x01F6	0xF7FFFF9B  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1452 :: 		
0x01FA	0x2000    MOVS	R0, #0
0x01FC	0xF7FFFF98  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1453 :: 		
0x0200	0x2104    MOVS	R1, #4
0x0202	0x484B    LDR	R0, [PC, #300]
0x0204	0xF000F8E4  BL	_SPI_Ethernet_putBytes+0
;__Lib_EthEnc28j60.c, 1454 :: 		
0x0208	0x2104    MOVS	R1, #4
0x020A	0x9802    LDR	R0, [SP, #8]
0x020C	0xF000F8E0  BL	_SPI_Ethernet_putBytes+0
;__Lib_EthEnc28j60.c, 1459 :: 		
0x0210	0xF8BD401C  LDRH	R4, [SP, #28]
0x0214	0x3408    ADDS	R4, #8
0x0216	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_EthEnc28j60.c, 1460 :: 		
0x021A	0xF8BD000C  LDRH	R0, [SP, #12]
0x021E	0xF7FFFF87  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1461 :: 		
0x0222	0xF8BD0010  LDRH	R0, [SP, #16]
0x0226	0xF7FFFF83  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1462 :: 		
0x022A	0xF8BD0006  LDRH	R0, [SP, #6]
0x022E	0xF7FFFF7F  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1463 :: 		
0x0232	0x2000    MOVS	R0, #0
0x0234	0xF7FFFF7C  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1468 :: 		
0x0238	0x2114    MOVS	R1, #20
0x023A	0xF64110BD  MOVW	R0, #6589
0x023E	0xF002FAE7  BL	_SPI_Ethernet_checksum+0
;__Lib_EthEnc28j60.c, 1469 :: 		
0x0242	0x2016    MOVS	R0, #22
0x0244	0xF001F820  BL	_SPI_Ethernet_readReg+0
0x0248	0xF88D0018  STRB	R0, [SP, #24]
0x024C	0x2017    MOVS	R0, #23
0x024E	0xF001F81B  BL	_SPI_Ethernet_readReg+0
0x0252	0xF89D4018  LDRB	R4, [SP, #24]
0x0256	0xB2E2    UXTB	R2, R4
0x0258	0xB2C1    UXTB	R1, R0
0x025A	0xF64110C7  MOVW	R0, #6599
0x025E	0xF002FC15  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1476 :: 		
0x0262	0xF8BD4006  LDRH	R4, [SP, #6]
0x0266	0xF0040401  AND	R4, R4, #1
0x026A	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_EthEnc28j60.c, 1477 :: 		
0x026E	0xF8BD501C  LDRH	R5, [SP, #28]
0x0272	0xF64114D9  MOVW	R4, #6617
0x0276	0x1964    ADDS	R4, R4, R5
0x0278	0x2100    MOVS	R1, #0
0x027A	0xB2A0    UXTH	R0, R4
0x027C	0xF000FDF0  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 1480 :: 		
0x0280	0xF8BD501C  LDRH	R5, [SP, #28]
0x0284	0xF64114D9  MOVW	R4, #6617
0x0288	0x1965    ADDS	R5, R4, R5
0x028A	0xB2AD    UXTH	R5, R5
0x028C	0xF8BD4004  LDRH	R4, [SP, #4]
0x0290	0x192C    ADDS	R4, R5, R4
0x0292	0x2300    MOVS	R3, #0
0x0294	0xB2A2    UXTH	R2, R4
0x0296	0xF64111D1  MOVW	R1, #6609
0x029A	0xF64110C9  MOVW	R0, #6601
0x029E	0xF002FAFD  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 1481 :: 		
0x02A2	0xF8BD501C  LDRH	R5, [SP, #28]
0x02A6	0xF64114D9  MOVW	R4, #6617
0x02AA	0x1965    ADDS	R5, R4, R5
0x02AC	0xB2AD    UXTH	R5, R5
0x02AE	0xF8BD4004  LDRH	R4, [SP, #4]
0x02B2	0x192C    ADDS	R4, R5, R4
0x02B4	0xB2A4    UXTH	R4, R4
0x02B6	0x3408    ADDS	R4, #8
0x02B8	0x2211    MOVS	R2, #17
0x02BA	0x2100    MOVS	R1, #0
0x02BC	0xB2A0    UXTH	R0, R4
0x02BE	0xF002FBE5  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1482 :: 		
0x02C2	0xF10D0406  ADD	R4, SP, #6
0x02C6	0x1C64    ADDS	R4, R4, #1
0x02C8	0x7824    LDRB	R4, [R4, #0]
0x02CA	0xB2E0    UXTB	R0, R4
0x02CC	0xF001F82A  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1483 :: 		
0x02D0	0xF8BD0006  LDRH	R0, [SP, #6]
0x02D4	0xF001F826  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1486 :: 		
0x02D8	0xF8BD4006  LDRH	R4, [SP, #6]
0x02DC	0xF204050C  ADDW	R5, R4, #12
0x02E0	0xB2AD    UXTH	R5, R5
0x02E2	0xF8BD4004  LDRH	R4, [SP, #4]
0x02E6	0x192C    ADDS	R4, R5, R4
0x02E8	0xB2A1    UXTH	R1, R4
0x02EA	0xF64110D1  MOVW	R0, #6609
0x02EE	0xF002FA8F  BL	_SPI_Ethernet_checksum+0
;__Lib_EthEnc28j60.c, 1487 :: 		
0x02F2	0x2016    MOVS	R0, #22
0x02F4	0xF000FFC8  BL	_SPI_Ethernet_readReg+0
0x02F8	0xF88D0018  STRB	R0, [SP, #24]
0x02FC	0x2017    MOVS	R0, #23
0x02FE	0xF000FFC3  BL	_SPI_Ethernet_readReg+0
0x0302	0xF89D4018  LDRB	R4, [SP, #24]
0x0306	0xB2E2    UXTB	R2, R4
0x0308	0xB2C1    UXTB	R1, R0
0x030A	0xF64110D7  MOVW	R0, #6615
0x030E	0xF002FBBD  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1492 :: 		
0x0312	0xF8BD401C  LDRH	R4, [SP, #28]
0x0316	0x342A    ADDS	R4, #42
0x0318	0xB2A0    UXTH	R0, R4
0x031A	0xF002F841  BL	_SPI_Ethernet_TXpacket+0
;__Lib_EthEnc28j60.c, 1493 :: 		
L_end_SPI_Ethernet_sendUDP2:
0x031E	0xF8DDE000  LDR	LR, [SP, #0]
0x0322	0xB007    ADD	SP, SP, #28
0x0324	0x4770    BX	LR
0x0326	0xBF00    NOP
0x0328	0x01E02000  	_SPI_Ethernet_macAddr+0
0x032C	0x02C02000  	SPI_Ethernet_sendUDP2_idUniq_L0+0
0x0330	0x01DC2000  	_SPI_Ethernet_ipAddr+0
; end of _SPI_Ethernet_sendUDP2
_SPI_Ethernet_writeMemory2:
;__Lib_EthEnc28j60.c, 2653 :: 		
0x0130	0xB082    SUB	SP, SP, #8
0x0132	0xF8CDE000  STR	LR, [SP, #0]
0x0136	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2655 :: 		
0x013A	0x2200    MOVS	R2, #0
0x013C	0xB252    SXTB	R2, R2
0x013E	0x4911    LDR	R1, [PC, #68]
0x0140	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2656 :: 		
0x0142	0x207A    MOVS	R0, #122
0x0144	0x4C10    LDR	R4, [PC, #64]
0x0146	0x6824    LDR	R4, [R4, #0]
0x0148	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2657 :: 		
0x014A	0xA901    ADD	R1, SP, #4
0x014C	0x1C49    ADDS	R1, R1, #1
0x014E	0x7809    LDRB	R1, [R1, #0]
0x0150	0xB2CC    UXTB	R4, R1
0x0152	0xB2A0    UXTH	R0, R4
0x0154	0x4C0C    LDR	R4, [PC, #48]
0x0156	0x6824    LDR	R4, [R4, #0]
0x0158	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2658 :: 		
0x015A	0xA901    ADD	R1, SP, #4
0x015C	0x7809    LDRB	R1, [R1, #0]
0x015E	0xB2CC    UXTB	R4, R1
0x0160	0xB2A0    UXTH	R0, R4
0x0162	0x4C09    LDR	R4, [PC, #36]
0x0164	0x6824    LDR	R4, [R4, #0]
0x0166	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2659 :: 		
0x0168	0xF002FCDE  BL	_Delay_1us+0
0x016C	0xF002FCDC  BL	_Delay_1us+0
0x0170	0xF002FCDA  BL	_Delay_1us+0
0x0174	0x2201    MOVS	R2, #1
0x0176	0xB252    SXTB	R2, R2
0x0178	0x4902    LDR	R1, [PC, #8]
0x017A	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2660 :: 		
L_end_SPI_Ethernet_writeMemory2:
0x017C	0xF8DDE000  LDR	LR, [SP, #0]
0x0180	0xB002    ADD	SP, SP, #8
0x0182	0x4770    BX	LR
0x0184	0x01904221  	SPI_Ethernet_CS+0
0x0188	0x01D82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_writeMemory2
_SPI_Ethernet_DHCPReceive:
;__Lib_EthEnc28j60.c, 1777 :: 		
0x08D8	0xB084    SUB	SP, SP, #16
0x08DA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_EthEnc28j60.c, 1787 :: 		
0x08DE	0x2000    MOVS	R0, #0
0x08E0	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 1795 :: 		
0x08E4	0x213C    MOVS	R1, #60
0x08E6	0x488C    LDR	R0, [PC, #560]
0x08E8	0x6001    STR	R1, [R0, #0]
;__Lib_EthEnc28j60.c, 1797 :: 		
0x08EA	0xF001FFB3  BL	_SPI_Ethernet_getByte+0
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1801 :: 		
0x08EE	0x2802    CMP	R0, #2
0x08F0	0xF04080F3  BNE	L_SPI_Ethernet_DHCPReceive113
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1806 :: 		
; i start address is: 12 (R3)
0x08F4	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x08F6	0xB299    UXTH	R1, R3
L_SPI_Ethernet_DHCPReceive114:
; i start address is: 4 (R1)
0x08F8	0x290F    CMP	R1, #15
0x08FA	0xD209    BCS	L_SPI_Ethernet_DHCPReceive115
;__Lib_EthEnc28j60.c, 1808 :: 		
0x08FC	0xF8AD1004  STRH	R1, [SP, #4]
0x0900	0xF001FFA8  BL	_SPI_Ethernet_getByte+0
0x0904	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 1806 :: 		
0x0908	0x1C48    ADDS	R0, R1, #1
; i end address is: 4 (R1)
; i start address is: 12 (R3)
0x090A	0xB283    UXTH	R3, R0
;__Lib_EthEnc28j60.c, 1809 :: 		
0x090C	0xB299    UXTH	R1, R3
; i end address is: 12 (R3)
0x090E	0xE7F3    B	L_SPI_Ethernet_DHCPReceive114
L_SPI_Ethernet_DHCPReceive115:
;__Lib_EthEnc28j60.c, 1815 :: 		
0x0910	0x2204    MOVS	R2, #4
0x0912	0xF64F71FF  MOVW	R1, #65535
0x0916	0x4881    LDR	R0, [PC, #516]
0x0918	0xF001FE1A  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1820 :: 		
; i start address is: 8 (R2)
0x091C	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
0x091E	0xB291    UXTH	R1, R2
L_SPI_Ethernet_DHCPReceive117:
; i start address is: 4 (R1)
0x0920	0x2908    CMP	R1, #8
0x0922	0xD209    BCS	L_SPI_Ethernet_DHCPReceive118
;__Lib_EthEnc28j60.c, 1822 :: 		
0x0924	0xF8AD1004  STRH	R1, [SP, #4]
0x0928	0xF001FF94  BL	_SPI_Ethernet_getByte+0
0x092C	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 1820 :: 		
0x0930	0x1C4A    ADDS	R2, R1, #1
0x0932	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
; i start address is: 8 (R2)
;__Lib_EthEnc28j60.c, 1823 :: 		
0x0934	0xB291    UXTH	R1, R2
; i end address is: 8 (R2)
0x0936	0xE7F3    B	L_SPI_Ethernet_DHCPReceive117
L_SPI_Ethernet_DHCPReceive118:
;__Lib_EthEnc28j60.c, 1828 :: 		
; i start address is: 8 (R2)
0x0938	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
0x093A	0xB291    UXTH	R1, R2
L_SPI_Ethernet_DHCPReceive120:
; i start address is: 4 (R1)
0x093C	0x2906    CMP	R1, #6
0x093E	0xD210    BCS	L_SPI_Ethernet_DHCPReceive121
;__Lib_EthEnc28j60.c, 1830 :: 		
0x0940	0xF8AD1004  STRH	R1, [SP, #4]
0x0944	0xF001FF86  BL	_SPI_Ethernet_getByte+0
0x0948	0xF8BD1004  LDRH	R1, [SP, #4]
; v start address is: 8 (R2)
0x094C	0xB2C2    UXTB	R2, R0
;__Lib_EthEnc28j60.c, 1831 :: 		
0x094E	0x4874    LDR	R0, [PC, #464]
0x0950	0x1840    ADDS	R0, R0, R1
0x0952	0x7800    LDRB	R0, [R0, #0]
0x0954	0x4282    CMP	R2, R0
0x0956	0xD000    BEQ	L_SPI_Ethernet_DHCPReceive123
; i end address is: 4 (R1)
; v end address is: 8 (R2)
;__Lib_EthEnc28j60.c, 1833 :: 		
0x0958	0xE0D9    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
;__Lib_EthEnc28j60.c, 1834 :: 		
L_SPI_Ethernet_DHCPReceive123:
;__Lib_EthEnc28j60.c, 1828 :: 		
; i start address is: 4 (R1)
0x095A	0x1C4A    ADDS	R2, R1, #1
0x095C	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
; i start address is: 8 (R2)
;__Lib_EthEnc28j60.c, 1835 :: 		
0x095E	0xB291    UXTH	R1, R2
; i end address is: 8 (R2)
0x0960	0xE7EC    B	L_SPI_Ethernet_DHCPReceive120
L_SPI_Ethernet_DHCPReceive121:
;__Lib_EthEnc28j60.c, 1840 :: 		
; i start address is: 8 (R2)
0x0962	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
0x0964	0xB291    UXTH	R1, R2
L_SPI_Ethernet_DHCPReceive124:
; i start address is: 4 (R1)
0x0966	0x29CE    CMP	R1, #206
0x0968	0xD209    BCS	L_SPI_Ethernet_DHCPReceive125
;__Lib_EthEnc28j60.c, 1842 :: 		
0x096A	0xF8AD1004  STRH	R1, [SP, #4]
0x096E	0xF001FF71  BL	_SPI_Ethernet_getByte+0
0x0972	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 1840 :: 		
0x0976	0x1C48    ADDS	R0, R1, #1
; i end address is: 4 (R1)
; i start address is: 8 (R2)
0x0978	0xB282    UXTH	R2, R0
;__Lib_EthEnc28j60.c, 1843 :: 		
0x097A	0xB291    UXTH	R1, R2
; i end address is: 8 (R2)
0x097C	0xE7F3    B	L_SPI_Ethernet_DHCPReceive124
L_SPI_Ethernet_DHCPReceive125:
;__Lib_EthEnc28j60.c, 1845 :: 		
0x097E	0x2000    MOVS	R0, #0
0x0980	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_EthEnc28j60.c, 1846 :: 		
L_SPI_Ethernet_DHCPReceive127:
;__Lib_EthEnc28j60.c, 1848 :: 		
0x0984	0xF001FF66  BL	_SPI_Ethernet_getByte+0
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1850 :: 		
0x0988	0xE08F    B	L_SPI_Ethernet_DHCPReceive130
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1852 :: 		
L_SPI_Ethernet_DHCPReceive132:
;__Lib_EthEnc28j60.c, 1853 :: 		
0x098A	0xF001FF63  BL	_SPI_Ethernet_getByte+0
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1855 :: 		
0x098E	0x2801    CMP	R0, #1
0x0990	0xD104    BNE	L_SPI_Ethernet_DHCPReceive133
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1857 :: 		
0x0992	0xF001FF5F  BL	_SPI_Ethernet_getByte+0
0x0996	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 1858 :: 		
0x099A	0xE000    B	L_SPI_Ethernet_DHCPReceive134
L_SPI_Ethernet_DHCPReceive133:
;__Lib_EthEnc28j60.c, 1860 :: 		
0x099C	0xE0B7    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
L_SPI_Ethernet_DHCPReceive134:
;__Lib_EthEnc28j60.c, 1861 :: 		
0x099E	0xE097    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1863 :: 		
L_SPI_Ethernet_DHCPReceive135:
;__Lib_EthEnc28j60.c, 1864 :: 		
0x09A0	0xF001FF58  BL	_SPI_Ethernet_getByte+0
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1866 :: 		
0x09A4	0x2804    CMP	R0, #4
0x09A6	0xD106    BNE	L_SPI_Ethernet_DHCPReceive136
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1868 :: 		
0x09A8	0x2204    MOVS	R2, #4
0x09AA	0xF64F71FF  MOVW	R1, #65535
0x09AE	0x485D    LDR	R0, [PC, #372]
0x09B0	0xF001FDCE  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1869 :: 		
0x09B4	0xE000    B	L_SPI_Ethernet_DHCPReceive137
L_SPI_Ethernet_DHCPReceive136:
;__Lib_EthEnc28j60.c, 1871 :: 		
0x09B6	0xE0AA    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
L_SPI_Ethernet_DHCPReceive137:
;__Lib_EthEnc28j60.c, 1872 :: 		
0x09B8	0xE08A    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1874 :: 		
L_SPI_Ethernet_DHCPReceive138:
;__Lib_EthEnc28j60.c, 1875 :: 		
0x09BA	0xF001FF4B  BL	_SPI_Ethernet_getByte+0
; v start address is: 4 (R1)
0x09BE	0xB2C1    UXTB	R1, R0
;__Lib_EthEnc28j60.c, 1877 :: 		
0x09C0	0x2904    CMP	R1, #4
0x09C2	0xD30A    BCC	L_SPI_Ethernet_DHCPReceive139
;__Lib_EthEnc28j60.c, 1879 :: 		
0x09C4	0xF8AD1004  STRH	R1, [SP, #4]
0x09C8	0x2204    MOVS	R2, #4
0x09CA	0xF64F71FF  MOVW	R1, #65535
0x09CE	0x4856    LDR	R0, [PC, #344]
0x09D0	0xF001FDBE  BL	_SPI_Ethernet_getBytes+0
0x09D4	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 1880 :: 		
0x09D8	0xE000    B	L_SPI_Ethernet_DHCPReceive140
; v end address is: 4 (R1)
L_SPI_Ethernet_DHCPReceive139:
;__Lib_EthEnc28j60.c, 1882 :: 		
0x09DA	0xE098    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
L_SPI_Ethernet_DHCPReceive140:
;__Lib_EthEnc28j60.c, 1887 :: 		
; v start address is: 4 (R1)
0x09DC	0x1F08    SUBS	R0, R1, #4
; v end address is: 4 (R1)
; v start address is: 16 (R4)
0x09DE	0xB284    UXTH	R4, R0
; v end address is: 16 (R4)
0x09E0	0xB2A2    UXTH	R2, R4
;__Lib_EthEnc28j60.c, 1888 :: 		
L_SPI_Ethernet_DHCPReceive141:
; v start address is: 8 (R2)
; v start address is: 8 (R2)
0x09E2	0xB291    UXTH	R1, R2
0x09E4	0x1E50    SUBS	R0, R2, #1
0x09E6	0xB282    UXTH	R2, R0
; v end address is: 8 (R2)
0x09E8	0xB131    CBZ	R1, L_SPI_Ethernet_DHCPReceive142
; v end address is: 8 (R2)
;__Lib_EthEnc28j60.c, 1889 :: 		
; v start address is: 8 (R2)
0x09EA	0xF8AD2004  STRH	R2, [SP, #4]
0x09EE	0xF001FF31  BL	_SPI_Ethernet_getByte+0
0x09F2	0xF8BD2004  LDRH	R2, [SP, #4]
; v end address is: 8 (R2)
0x09F6	0xE7F4    B	L_SPI_Ethernet_DHCPReceive141
L_SPI_Ethernet_DHCPReceive142:
;__Lib_EthEnc28j60.c, 1890 :: 		
0x09F8	0xE06A    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1892 :: 		
L_SPI_Ethernet_DHCPReceive143:
;__Lib_EthEnc28j60.c, 1893 :: 		
0x09FA	0xF001FF2B  BL	_SPI_Ethernet_getByte+0
; v start address is: 4 (R1)
0x09FE	0xB2C1    UXTB	R1, R0
;__Lib_EthEnc28j60.c, 1895 :: 		
0x0A00	0x2904    CMP	R1, #4
0x0A02	0xD30A    BCC	L_SPI_Ethernet_DHCPReceive144
;__Lib_EthEnc28j60.c, 1897 :: 		
0x0A04	0xF8AD1004  STRH	R1, [SP, #4]
0x0A08	0x2204    MOVS	R2, #4
0x0A0A	0xF64F71FF  MOVW	R1, #65535
0x0A0E	0x4847    LDR	R0, [PC, #284]
0x0A10	0xF001FD9E  BL	_SPI_Ethernet_getBytes+0
0x0A14	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_EthEnc28j60.c, 1898 :: 		
0x0A18	0xE000    B	L_SPI_Ethernet_DHCPReceive145
; v end address is: 4 (R1)
L_SPI_Ethernet_DHCPReceive144:
;__Lib_EthEnc28j60.c, 1900 :: 		
0x0A1A	0xE078    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
L_SPI_Ethernet_DHCPReceive145:
;__Lib_EthEnc28j60.c, 1905 :: 		
; v start address is: 4 (R1)
0x0A1C	0x1F0C    SUBS	R4, R1, #4
0x0A1E	0xB2A4    UXTH	R4, R4
; v end address is: 4 (R1)
; v start address is: 16 (R4)
; v end address is: 16 (R4)
0x0A20	0xB2A2    UXTH	R2, R4
;__Lib_EthEnc28j60.c, 1906 :: 		
L_SPI_Ethernet_DHCPReceive146:
; v start address is: 8 (R2)
; v start address is: 8 (R2)
0x0A22	0xB291    UXTH	R1, R2
0x0A24	0x1E52    SUBS	R2, R2, #1
0x0A26	0xB292    UXTH	R2, R2
; v end address is: 8 (R2)
0x0A28	0xB131    CBZ	R1, L_SPI_Ethernet_DHCPReceive147
; v end address is: 8 (R2)
;__Lib_EthEnc28j60.c, 1907 :: 		
; v start address is: 8 (R2)
0x0A2A	0xF8AD2004  STRH	R2, [SP, #4]
0x0A2E	0xF001FF11  BL	_SPI_Ethernet_getByte+0
0x0A32	0xF8BD2004  LDRH	R2, [SP, #4]
; v end address is: 8 (R2)
0x0A36	0xE7F4    B	L_SPI_Ethernet_DHCPReceive146
L_SPI_Ethernet_DHCPReceive147:
;__Lib_EthEnc28j60.c, 1908 :: 		
0x0A38	0xE04A    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1910 :: 		
L_SPI_Ethernet_DHCPReceive148:
;__Lib_EthEnc28j60.c, 1911 :: 		
0x0A3A	0xF001FF0B  BL	_SPI_Ethernet_getByte+0
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1913 :: 		
0x0A3E	0x2804    CMP	R0, #4
0x0A40	0xD106    BNE	L_SPI_Ethernet_DHCPReceive149
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1915 :: 		
0x0A42	0xA803    ADD	R0, SP, #12
0x0A44	0x2204    MOVS	R2, #4
0x0A46	0xF64F71FF  MOVW	R1, #65535
0x0A4A	0xF001FD81  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1916 :: 		
0x0A4E	0xE000    B	L_SPI_Ethernet_DHCPReceive150
L_SPI_Ethernet_DHCPReceive149:
;__Lib_EthEnc28j60.c, 1918 :: 		
0x0A50	0xE05D    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
L_SPI_Ethernet_DHCPReceive150:
;__Lib_EthEnc28j60.c, 1919 :: 		
0x0A52	0xE03D    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1921 :: 		
L_SPI_Ethernet_DHCPReceive151:
;__Lib_EthEnc28j60.c, 1922 :: 		
0x0A54	0x2001    MOVS	R0, #1
0x0A56	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_EthEnc28j60.c, 1923 :: 		
0x0A5A	0xE039    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1925 :: 		
L_SPI_Ethernet_DHCPReceive152:
;__Lib_EthEnc28j60.c, 1926 :: 		
0x0A5C	0xF001FEFA  BL	_SPI_Ethernet_getByte+0
; v start address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1928 :: 		
0x0A60	0x2804    CMP	R0, #4
0x0A62	0xD110    BNE	L_SPI_Ethernet_DHCPReceive153
; v end address is: 0 (R0)
;__Lib_EthEnc28j60.c, 1930 :: 		
0x0A64	0x2204    MOVS	R2, #4
0x0A66	0xF64F71FF  MOVW	R1, #65535
0x0A6A	0x482B    LDR	R0, [PC, #172]
0x0A6C	0xF001FD70  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1936 :: 		
0x0A70	0x4829    LDR	R0, [PC, #164]
0x0A72	0x6800    LDR	R0, [R0, #0]
0x0A74	0xF5B06FE1  CMP	R0, #1800
0x0A78	0xD904    BLS	L_SPI_Ethernet_DHCPReceive154
;__Lib_EthEnc28j60.c, 1938 :: 		
0x0A7A	0x4927    LDR	R1, [PC, #156]
0x0A7C	0x6808    LDR	R0, [R1, #0]
0x0A7E	0xF5A060E1  SUB	R0, R0, #1800
0x0A82	0x6008    STR	R0, [R1, #0]
;__Lib_EthEnc28j60.c, 1939 :: 		
L_SPI_Ethernet_DHCPReceive154:
;__Lib_EthEnc28j60.c, 1941 :: 		
0x0A84	0xE000    B	L_SPI_Ethernet_DHCPReceive155
L_SPI_Ethernet_DHCPReceive153:
;__Lib_EthEnc28j60.c, 1943 :: 		
0x0A86	0xE042    B	___SPI_Ethernet_DHCPReceive_UDPInvalid
L_SPI_Ethernet_DHCPReceive155:
;__Lib_EthEnc28j60.c, 1944 :: 		
0x0A88	0xE022    B	L_SPI_Ethernet_DHCPReceive131
;__Lib_EthEnc28j60.c, 1946 :: 		
L_SPI_Ethernet_DHCPReceive156:
;__Lib_EthEnc28j60.c, 1948 :: 		
0x0A8A	0xF001FEE3  BL	_SPI_Ethernet_getByte+0
; v start address is: 16 (R4)
0x0A8E	0xB2C4    UXTB	R4, R0
; v end address is: 16 (R4)
0x0A90	0xB2A2    UXTH	R2, R4
;__Lib_EthEnc28j60.c, 1949 :: 		
L_SPI_Ethernet_DHCPReceive157:
; v start address is: 8 (R2)
; v start address is: 8 (R2)
0x0A92	0xB291    UXTH	R1, R2
0x0A94	0x1E52    SUBS	R2, R2, #1
0x0A96	0xB292    UXTH	R2, R2
; v end address is: 8 (R2)
0x0A98	0xB131    CBZ	R1, L_SPI_Ethernet_DHCPReceive158
; v end address is: 8 (R2)
;__Lib_EthEnc28j60.c, 1950 :: 		
; v start address is: 8 (R2)
0x0A9A	0xF8AD2004  STRH	R2, [SP, #4]
0x0A9E	0xF001FED9  BL	_SPI_Ethernet_getByte+0
0x0AA2	0xF8BD2004  LDRH	R2, [SP, #4]
; v end address is: 8 (R2)
0x0AA6	0xE7F4    B	L_SPI_Ethernet_DHCPReceive157
L_SPI_Ethernet_DHCPReceive158:
;__Lib_EthEnc28j60.c, 1951 :: 		
0x0AA8	0xE012    B	L_SPI_Ethernet_DHCPReceive131
L_SPI_Ethernet_DHCPReceive130:
; v start address is: 0 (R0)
0x0AAA	0x2835    CMP	R0, #53
0x0AAC	0xF43FAF6D  BEQ	L_SPI_Ethernet_DHCPReceive132
0x0AB0	0x2801    CMP	R0, #1
0x0AB2	0xF43FAF75  BEQ	L_SPI_Ethernet_DHCPReceive135
0x0AB6	0x2803    CMP	R0, #3
0x0AB8	0xF43FAF7F  BEQ	L_SPI_Ethernet_DHCPReceive138
0x0ABC	0x2806    CMP	R0, #6
0x0ABE	0xD09C    BEQ	L_SPI_Ethernet_DHCPReceive143
0x0AC0	0x2836    CMP	R0, #54
0x0AC2	0xD0BA    BEQ	L_SPI_Ethernet_DHCPReceive148
0x0AC4	0xF1B00FFF  CMP	R0, #255
0x0AC8	0xD0C4    BEQ	L_SPI_Ethernet_DHCPReceive151
0x0ACA	0x2833    CMP	R0, #51
0x0ACC	0xD0C6    BEQ	L_SPI_Ethernet_DHCPReceive152
; v end address is: 0 (R0)
0x0ACE	0xE7DC    B	L_SPI_Ethernet_DHCPReceive156
L_SPI_Ethernet_DHCPReceive131:
;__Lib_EthEnc28j60.c, 1952 :: 		
0x0AD0	0xF8BD000A  LDRH	R0, [SP, #10]
0x0AD4	0x2800    CMP	R0, #0
0x0AD6	0xF43FAF55  BEQ	L_SPI_Ethernet_DHCPReceive127
;__Lib_EthEnc28j60.c, 1953 :: 		
L_SPI_Ethernet_DHCPReceive113:
;__Lib_EthEnc28j60.c, 1958 :: 		
0x0ADA	0xF8BD0008  LDRH	R0, [SP, #8]
0x0ADE	0x2802    CMP	R0, #2
0x0AE0	0xD107    BNE	L_SPI_Ethernet_DHCPReceive159
;__Lib_EthEnc28j60.c, 1960 :: 		
0x0AE2	0xA803    ADD	R0, SP, #12
0x0AE4	0x2204    MOVS	R2, #4
0x0AE6	0xB212    SXTH	R2, R2
0x0AE8	0x4601    MOV	R1, R0
0x0AEA	0x4811    LDR	R0, [PC, #68]
0x0AEC	0xF002FDA4  BL	_memcpy+0
;__Lib_EthEnc28j60.c, 1961 :: 		
0x0AF0	0xE00A    B	L_SPI_Ethernet_DHCPReceive160
L_SPI_Ethernet_DHCPReceive159:
;__Lib_EthEnc28j60.c, 1968 :: 		
0x0AF2	0xA803    ADD	R0, SP, #12
0x0AF4	0x2204    MOVS	R2, #4
0x0AF6	0xB212    SXTH	R2, R2
0x0AF8	0x4601    MOV	R1, R0
0x0AFA	0x480D    LDR	R0, [PC, #52]
0x0AFC	0xF7FFFC1A  BL	_memcmp+0
0x0B00	0xB110    CBZ	R0, L_SPI_Ethernet_DHCPReceive161
;__Lib_EthEnc28j60.c, 1970 :: 		
0x0B02	0x2000    MOVS	R0, #0
0x0B04	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 1971 :: 		
L_SPI_Ethernet_DHCPReceive161:
;__Lib_EthEnc28j60.c, 1972 :: 		
L_SPI_Ethernet_DHCPReceive160:
;__Lib_EthEnc28j60.c, 1975 :: 		
0x0B08	0xF8BD0008  LDRH	R0, [SP, #8]
0x0B0C	0xE000    B	L_end_SPI_Ethernet_DHCPReceive
;__Lib_EthEnc28j60.c, 1977 :: 		
___SPI_Ethernet_DHCPReceive_UDPInvalid:
;__Lib_EthEnc28j60.c, 1979 :: 		
0x0B0E	0x2000    MOVS	R0, #0
;__Lib_EthEnc28j60.c, 1981 :: 		
L_end_SPI_Ethernet_DHCPReceive:
0x0B10	0xF8DDE000  LDR	LR, [SP, #0]
0x0B14	0xB004    ADD	SP, SP, #16
0x0B16	0x4770    BX	LR
0x0B18	0x02282000  	__Lib_EthEnc28j60_DHCPLeaseTime+0
0x0B1C	0x022C2000  	__Lib_EthEnc28j60_tmpIpAddr+0
0x0B20	0x01E02000  	_SPI_Ethernet_macAddr+0
0x0B24	0x02302000  	__Lib_EthEnc28j60_tmpNetMask+0
0x0B28	0x02342000  	__Lib_EthEnc28j60_tmpGW+0
0x0B2C	0x02382000  	__Lib_EthEnc28j60_tmpDNS+0
0x0B30	0x023C2000  	__Lib_EthEnc28j60_DHCPServerID+0
; end of _SPI_Ethernet_DHCPReceive
_memcmp:
;__Lib_CString.c, 30 :: 		
; n start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x0334	0xB081    SUB	SP, SP, #4
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; n start address is: 8 (R2)
0x0336	0xF8AD2000  STRH	R2, [SP, #0]
; s1 end address is: 0 (R0)
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x033A	0x4602    MOV	R2, R0
0x033C	0xF9BD0000  LDRSH	R0, [SP, #0]
;__Lib_CString.c, 31 :: 		
L_memcmp4:
; n start address is: 0 (R0)
; n start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x0340	0xB204    SXTH	R4, R0
0x0342	0x1E43    SUBS	R3, R0, #1
0x0344	0xB218    SXTH	R0, R3
; n end address is: 0 (R0)
0x0346	0xB15C    CBZ	R4, L_memcmp5
; n end address is: 0 (R0)
;__Lib_CString.c, 32 :: 		
; n start address is: 0 (R0)
0x0348	0x7814    LDRB	R4, [R2, #0]
0x034A	0x780B    LDRB	R3, [R1, #0]
0x034C	0x429C    CMP	R4, R3
0x034E	0xD004    BEQ	L_memcmp6
; n end address is: 0 (R0)
;__Lib_CString.c, 33 :: 		
0x0350	0x7814    LDRB	R4, [R2, #0]
; s1 end address is: 8 (R2)
0x0352	0x780B    LDRB	R3, [R1, #0]
; s2 end address is: 4 (R1)
0x0354	0x1AE3    SUB	R3, R4, R3
0x0356	0xB218    SXTH	R0, R3
0x0358	0xE004    B	L_end_memcmp
L_memcmp6:
;__Lib_CString.c, 37 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; n start address is: 0 (R0)
0x035A	0x1C52    ADDS	R2, R2, #1
;__Lib_CString.c, 38 :: 		
0x035C	0x1C49    ADDS	R1, R1, #1
;__Lib_CString.c, 39 :: 		
; n end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x035E	0xE7EF    B	L_memcmp4
L_memcmp5:
;__Lib_CString.c, 40 :: 		
0x0360	0x2000    MOVS	R0, #0
0x0362	0xB200    SXTH	R0, R0
;__Lib_CString.c, 41 :: 		
L_end_memcmp:
0x0364	0xB001    ADD	SP, SP, #4
0x0366	0x4770    BX	LR
; end of _memcmp
_SPI_Ethernet_UserUDP:
;RCUHAGER.c, 975 :: 		unsigned int    SPI_Ethernet_UserUDP(unsigned char *remoteHost, unsigned int remotePort, unsigned int destPort, unsigned int reqLength, TEthPktFlags *flags){
; flags start address is: 16 (R4)
0x2308	0xB084    SUB	SP, SP, #16
0x230A	0x9C04    LDR	R4, [SP, #16]
; flags end address is: 16 (R4)
;RCUHAGER.c, 976 :: 		return(0);
0x230C	0x2000    MOVS	R0, #0
;RCUHAGER.c, 977 :: 		}
L_end_SPI_Ethernet_UserUDP:
0x230E	0xB004    ADD	SP, SP, #16
0x2310	0x4770    BX	LR
; end of _SPI_Ethernet_UserUDP
_SPI_Ethernet_doTCP:
;__Lib_EthEnc28j60.c, 1113 :: 		
0x2B40	0xB093    SUB	SP, SP, #76
0x2B42	0xF8CDE000  STR	LR, [SP, #0]
0x2B46	0xF8AD0030  STRH	R0, [SP, #48]
0x2B4A	0xF8AD1034  STRH	R1, [SP, #52]
0x2B4E	0xF8AD2038  STRH	R2, [SP, #56]
;__Lib_EthEnc28j60.c, 1128 :: 		
0x2B52	0xF10D030E  ADD	R3, SP, #14
0x2B56	0x9312    STR	R3, [SP, #72]
0x2B58	0x1C5B    ADDS	R3, R3, #1
0x2B5A	0x9311    STR	R3, [SP, #68]
0x2B5C	0xF8BD0038  LDRH	R0, [SP, #56]
0x2B60	0xF7FEF9A6  BL	_SPI_Ethernet_readMem+0
0x2B64	0x9B11    LDR	R3, [SP, #68]
0x2B66	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1129 :: 		
0x2B68	0x9B12    LDR	R3, [SP, #72]
0x2B6A	0x9311    STR	R3, [SP, #68]
0x2B6C	0xF7FFFE72  BL	_SPI_Ethernet_getByte+0
0x2B70	0x9B11    LDR	R3, [SP, #68]
0x2B72	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1132 :: 		
0x2B74	0xAB03    ADD	R3, SP, #12
0x2B76	0x9312    STR	R3, [SP, #72]
0x2B78	0x1C5B    ADDS	R3, R3, #1
0x2B7A	0x9311    STR	R3, [SP, #68]
0x2B7C	0xF7FFFE6A  BL	_SPI_Ethernet_getByte+0
0x2B80	0x9B11    LDR	R3, [SP, #68]
0x2B82	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1133 :: 		
0x2B84	0x9B12    LDR	R3, [SP, #72]
0x2B86	0x9311    STR	R3, [SP, #68]
0x2B88	0xF7FFFE64  BL	_SPI_Ethernet_getByte+0
0x2B8C	0x9B11    LDR	R3, [SP, #68]
0x2B8E	0x7018    STRB	R0, [R3, #0]
;__Lib_EthEnc28j60.c, 1136 :: 		
0x2B90	0x2300    MOVS	R3, #0
0x2B92	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_EthEnc28j60.c, 1137 :: 		
0x2B96	0x2300    MOVS	R3, #0
0x2B98	0xF8AD301A  STRH	R3, [SP, #26]
;__Lib_EthEnc28j60.c, 1138 :: 		
0x2B9C	0x2301    MOVS	R3, #1
0x2B9E	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_EthEnc28j60.c, 1139 :: 		
0x2BA2	0x2300    MOVS	R3, #0
0x2BA4	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_EthEnc28j60.c, 1142 :: 		
0x2BA8	0xF8BD3038  LDRH	R3, [SP, #56]
0x2BAC	0x330C    ADDS	R3, #12
0x2BAE	0xB298    UXTH	R0, R3
0x2BB0	0xF7FEF97E  BL	_SPI_Ethernet_readMem+0
0x2BB4	0x0884    LSRS	R4, R0, #2
0x2BB6	0xB2E4    UXTB	R4, R4
0x2BB8	0xF64F73FC  MOVW	R3, #65532
0x2BBC	0xEA040303  AND	R3, R4, R3, LSL #0
0x2BC0	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_EthEnc28j60.c, 1145 :: 		
0x2BC4	0xF10D032A  ADD	R3, SP, #42
0x2BC8	0x2204    MOVS	R2, #4
0x2BCA	0xF64111C9  MOVW	R1, #6601
0x2BCE	0x4618    MOV	R0, R3
0x2BD0	0xF7FFFCBE  BL	_SPI_Ethernet_getBytes+0
;__Lib_EthEnc28j60.c, 1148 :: 		
0x2BD4	0xF8BD3038  LDRH	R3, [SP, #56]
0x2BD8	0x330D    ADDS	R3, #13
0x2BDA	0xB298    UXTH	R0, R3
0x2BDC	0xF7FEF968  BL	_SPI_Ethernet_readMem+0
0x2BE0	0xF000033F  AND	R3, R0, #63
0x2BE4	0xB2DB    UXTB	R3, R3
0x2BE6	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 1151 :: 		
0x2BEA	0x4BF9    LDR	R3, [PC, #996]
0x2BEC	0x881B    LDRH	R3, [R3, #0]
0x2BEE	0xF2A3040E  SUBW	R4, R3, #14
0x2BF2	0xB2A4    UXTH	R4, R4
0x2BF4	0xF8BD3034  LDRH	R3, [SP, #52]
0x2BF8	0x1AE4    SUB	R4, R4, R3
0x2BFA	0xB2A4    UXTH	R4, R4
0x2BFC	0xF8BD3012  LDRH	R3, [SP, #18]
0x2C00	0x1AE3    SUB	R3, R4, R3
0x2C02	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_EthEnc28j60.c, 1154 :: 		
0x2C06	0xF8BD3038  LDRH	R3, [SP, #56]
0x2C0A	0x1C9B    ADDS	R3, R3, #2
0x2C0C	0xB298    UXTH	R0, R3
0x2C0E	0xF7FEF94F  BL	_SPI_Ethernet_readMem+0
0x2C12	0xB2C1    UXTB	R1, R0
0x2C14	0xF8BD0038  LDRH	R0, [SP, #56]
0x2C18	0xF7FEF922  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 1155 :: 		
0x2C1C	0xF8BD3038  LDRH	R3, [SP, #56]
0x2C20	0x1CDB    ADDS	R3, R3, #3
0x2C22	0xB298    UXTH	R0, R3
0x2C24	0xF7FEF944  BL	_SPI_Ethernet_readMem+0
0x2C28	0xF7FEFB7C  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1158 :: 		
0x2C2C	0xF8BD000E  LDRH	R0, [SP, #14]
0x2C30	0xF7FDFA7E  BL	_SPI_Ethernet_writeMemory2+0
;__Lib_EthEnc28j60.c, 1161 :: 		
0x2C34	0xF8BD3038  LDRH	R3, [SP, #56]
0x2C38	0x1D1B    ADDS	R3, R3, #4
0x2C3A	0xB298    UXTH	R0, R3
0x2C3C	0xF7FEF938  BL	_SPI_Ethernet_readMem+0
0x2C40	0xF88D0023  STRB	R0, [SP, #35]
;__Lib_EthEnc28j60.c, 1162 :: 		
0x2C44	0xF7FFFE06  BL	_SPI_Ethernet_getByte+0
0x2C48	0xF88D0022  STRB	R0, [SP, #34]
;__Lib_EthEnc28j60.c, 1163 :: 		
0x2C4C	0xF7FFFE02  BL	_SPI_Ethernet_getByte+0
0x2C50	0xF88D0021  STRB	R0, [SP, #33]
;__Lib_EthEnc28j60.c, 1164 :: 		
0x2C54	0xF7FFFDFE  BL	_SPI_Ethernet_getByte+0
0x2C58	0xF88D0020  STRB	R0, [SP, #32]
;__Lib_EthEnc28j60.c, 1167 :: 		
0x2C5C	0xF7FFFDFA  BL	_SPI_Ethernet_getByte+0
0x2C60	0xF88D0027  STRB	R0, [SP, #39]
;__Lib_EthEnc28j60.c, 1168 :: 		
0x2C64	0xF7FFFDF6  BL	_SPI_Ethernet_getByte+0
0x2C68	0xF88D0026  STRB	R0, [SP, #38]
;__Lib_EthEnc28j60.c, 1169 :: 		
0x2C6C	0xF7FFFDF2  BL	_SPI_Ethernet_getByte+0
0x2C70	0xF88D0025  STRB	R0, [SP, #37]
;__Lib_EthEnc28j60.c, 1170 :: 		
0x2C74	0xF7FFFDEE  BL	_SPI_Ethernet_getByte+0
0x2C78	0xF88D0024  STRB	R0, [SP, #36]
;__Lib_EthEnc28j60.c, 1172 :: 		
0x2C7C	0xF8BD3010  LDRH	R3, [SP, #16]
0x2C80	0x2B02    CMP	R3, #2
0x2C82	0xD128    BNE	L_SPI_Ethernet_doTCP72
;__Lib_EthEnc28j60.c, 1175 :: 		
0x2C84	0x9B08    LDR	R3, [SP, #32]
0x2C86	0x1C5B    ADDS	R3, R3, #1
0x2C88	0x9309    STR	R3, [SP, #36]
;__Lib_EthEnc28j60.c, 1176 :: 		
0x2C8A	0x2312    MOVS	R3, #18
0x2C8C	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 1179 :: 		
0x2C90	0x200C    MOVS	R0, #12
0x2C92	0xF7FEFAF9  BL	_SPI_Ethernet_readReg+0
0x2C96	0xF88D0020  STRB	R0, [SP, #32]
;__Lib_EthEnc28j60.c, 1180 :: 		
0x2C9A	0x200D    MOVS	R0, #13
0x2C9C	0xF7FEFAF4  BL	_SPI_Ethernet_readReg+0
0x2CA0	0xF88D0021  STRB	R0, [SP, #33]
;__Lib_EthEnc28j60.c, 1181 :: 		
0x2CA4	0x2000    MOVS	R0, #0
0x2CA6	0xF7FEFAEF  BL	_SPI_Ethernet_readReg+0
0x2CAA	0xF88D0022  STRB	R0, [SP, #34]
;__Lib_EthEnc28j60.c, 1182 :: 		
0x2CAE	0x2001    MOVS	R0, #1
0x2CB0	0xF7FEFAEA  BL	_SPI_Ethernet_readReg+0
0x2CB4	0xF88D0023  STRB	R0, [SP, #35]
;__Lib_EthEnc28j60.c, 1184 :: 		
0x2CB8	0xF8BD3014  LDRH	R3, [SP, #20]
0x2CBC	0x1C5B    ADDS	R3, R3, #1
0x2CBE	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_EthEnc28j60.c, 1186 :: 		
0x2CC2	0x2318    MOVS	R3, #24
0x2CC4	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_EthEnc28j60.c, 1187 :: 		
0x2CC8	0x2300    MOVS	R3, #0
0x2CCA	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_EthEnc28j60.c, 1189 :: 		
0x2CCE	0x2400    MOVS	R4, #0
0x2CD0	0x4BC0    LDR	R3, [PC, #768]
0x2CD2	0x801C    STRH	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 1190 :: 		
0x2CD4	0xE03E    B	L_SPI_Ethernet_doTCP73
L_SPI_Ethernet_doTCP72:
;__Lib_EthEnc28j60.c, 1191 :: 		
0x2CD6	0xF8BD3010  LDRH	R3, [SP, #16]
0x2CDA	0x2B18    CMP	R3, #24
0x2CDC	0xD119    BNE	L_SPI_Ethernet_doTCP74
;__Lib_EthEnc28j60.c, 1196 :: 		
0x2CDE	0x9B08    LDR	R3, [SP, #32]
0x2CE0	0x9301    STR	R3, [SP, #4]
;__Lib_EthEnc28j60.c, 1197 :: 		
0x2CE2	0x9B09    LDR	R3, [SP, #36]
0x2CE4	0x9308    STR	R3, [SP, #32]
;__Lib_EthEnc28j60.c, 1198 :: 		
0x2CE6	0xF8BD4016  LDRH	R4, [SP, #22]
0x2CEA	0x9B01    LDR	R3, [SP, #4]
0x2CEC	0x191B    ADDS	R3, R3, R4
0x2CEE	0x9309    STR	R3, [SP, #36]
;__Lib_EthEnc28j60.c, 1200 :: 		
0x2CF0	0x2310    MOVS	R3, #16
0x2CF2	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 1202 :: 		
0x2CF6	0xF8BD3014  LDRH	R3, [SP, #20]
0x2CFA	0x1C5B    ADDS	R3, R3, #1
0x2CFC	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_EthEnc28j60.c, 1204 :: 		
0x2D00	0x2314    MOVS	R3, #20
0x2D02	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_EthEnc28j60.c, 1205 :: 		
0x2D06	0xF8BD301A  LDRH	R3, [SP, #26]
0x2D0A	0x1C5B    ADDS	R3, R3, #1
0x2D0C	0xF8AD301A  STRH	R3, [SP, #26]
;__Lib_EthEnc28j60.c, 1206 :: 		
0x2D10	0xE020    B	L_SPI_Ethernet_doTCP75
L_SPI_Ethernet_doTCP74:
;__Lib_EthEnc28j60.c, 1207 :: 		
0x2D12	0xF8BD3010  LDRH	R3, [SP, #16]
0x2D16	0x2B11    CMP	R3, #17
0x2D18	0xD11C    BNE	L_SPI_Ethernet_doTCP76
;__Lib_EthEnc28j60.c, 1212 :: 		
; l start address is: 0 (R0)
0x2D1A	0x9808    LDR	R0, [SP, #32]
;__Lib_EthEnc28j60.c, 1213 :: 		
0x2D1C	0x9B09    LDR	R3, [SP, #36]
0x2D1E	0x9308    STR	R3, [SP, #32]
;__Lib_EthEnc28j60.c, 1214 :: 		
0x2D20	0x1C43    ADDS	R3, R0, #1
; l end address is: 0 (R0)
0x2D22	0x9309    STR	R3, [SP, #36]
;__Lib_EthEnc28j60.c, 1215 :: 		
0x2D24	0x2310    MOVS	R3, #16
0x2D26	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 1217 :: 		
0x2D2A	0xF8BD3014  LDRH	R3, [SP, #20]
0x2D2E	0x1C5B    ADDS	R3, R3, #1
0x2D30	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_EthEnc28j60.c, 1219 :: 		
0x2D34	0x2314    MOVS	R3, #20
0x2D36	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_EthEnc28j60.c, 1220 :: 		
0x2D3A	0x2300    MOVS	R3, #0
0x2D3C	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_EthEnc28j60.c, 1223 :: 		
0x2D40	0x4BA5    LDR	R3, [PC, #660]
0x2D42	0x781B    LDRB	R3, [R3, #0]
0x2D44	0xB933    CBNZ	R3, L_SPI_Ethernet_doTCP77
;__Lib_EthEnc28j60.c, 1224 :: 		
0x2D46	0x4CA3    LDR	R4, [PC, #652]
0x2D48	0x8823    LDRH	R3, [R4, #0]
0x2D4A	0x1C5B    ADDS	R3, R3, #1
0x2D4C	0x8023    STRH	R3, [R4, #0]
;__Lib_EthEnc28j60.c, 1225 :: 		
0x2D4E	0x2400    MOVS	R4, #0
0x2D50	0x4BA1    LDR	R3, [PC, #644]
0x2D52	0x701C    STRB	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 1226 :: 		
L_SPI_Ethernet_doTCP77:
;__Lib_EthEnc28j60.c, 1227 :: 		
L_SPI_Ethernet_doTCP76:
L_SPI_Ethernet_doTCP75:
L_SPI_Ethernet_doTCP73:
;__Lib_EthEnc28j60.c, 1228 :: 		
0x2D54	0xF8BD3014  LDRH	R3, [SP, #20]
0x2D58	0x2B00    CMP	R3, #0
0x2D5A	0xF000818B  BEQ	L_SPI_Ethernet_doTCP78
;__Lib_EthEnc28j60.c, 1233 :: 		
___SPI_Ethernet_doTCP_MORE2SEND:
;__Lib_EthEnc28j60.c, 1235 :: 		
0x2D5E	0xF8BD3038  LDRH	R3, [SP, #56]
0x2D62	0x1D1B    ADDS	R3, R3, #4
0x2D64	0xF89D2022  LDRB	R2, [SP, #34]
0x2D68	0xF89D1023  LDRB	R1, [SP, #35]
0x2D6C	0xB298    UXTH	R0, R3
0x2D6E	0xF7FFFE8D  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1236 :: 		
0x2D72	0xF89D0021  LDRB	R0, [SP, #33]
0x2D76	0xF7FEFAD5  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1237 :: 		
0x2D7A	0xF89D0020  LDRB	R0, [SP, #32]
0x2D7E	0xF7FEFAD1  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1241 :: 		
0x2D82	0xF89D0027  LDRB	R0, [SP, #39]
0x2D86	0xF7FEFACD  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1242 :: 		
0x2D8A	0xF89D0026  LDRB	R0, [SP, #38]
0x2D8E	0xF7FEFAC9  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1243 :: 		
0x2D92	0xF89D0025  LDRB	R0, [SP, #37]
0x2D96	0xF7FEFAC5  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1244 :: 		
0x2D9A	0xF89D0024  LDRB	R0, [SP, #36]
0x2D9E	0xF7FEFAC1  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1247 :: 		
0x2DA2	0xF8BD3038  LDRH	R3, [SP, #56]
0x2DA6	0x330C    ADDS	R3, #12
0x2DA8	0xB298    UXTH	R0, R3
0x2DAA	0xF7FEF881  BL	_SPI_Ethernet_readMem+0
0x2DAE	0xF000030F  AND	R3, R0, #15
0x2DB2	0xB2DB    UXTB	R3, R3
0x2DB4	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_EthEnc28j60.c, 1248 :: 		
0x2DB8	0xF8BD3012  LDRH	R3, [SP, #18]
0x2DBC	0x009C    LSLS	R4, R3, #2
0x2DBE	0xB2A4    UXTH	R4, R4
0x2DC0	0xF8BD3028  LDRH	R3, [SP, #40]
0x2DC4	0xEA430404  ORR	R4, R3, R4, LSL #0
0x2DC8	0xF8AD4028  STRH	R4, [SP, #40]
;__Lib_EthEnc28j60.c, 1249 :: 		
0x2DCC	0xF8BD3038  LDRH	R3, [SP, #56]
0x2DD0	0x330C    ADDS	R3, #12
0x2DD2	0xB2E1    UXTB	R1, R4
0x2DD4	0xB298    UXTH	R0, R3
0x2DD6	0xF7FEF843  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 1252 :: 		
0x2DDA	0xF8BD3038  LDRH	R3, [SP, #56]
0x2DDE	0x330D    ADDS	R3, #13
0x2DE0	0xB298    UXTH	R0, R3
0x2DE2	0xF7FEF865  BL	_SPI_Ethernet_readMem+0
0x2DE6	0xF00003C0  AND	R3, R0, #192
0x2DEA	0xB2DB    UXTB	R3, R3
0x2DEC	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_EthEnc28j60.c, 1253 :: 		
0x2DF0	0xF8BD4010  LDRH	R4, [SP, #16]
0x2DF4	0xF8BD3028  LDRH	R3, [SP, #40]
0x2DF8	0xEA430404  ORR	R4, R3, R4, LSL #0
0x2DFC	0xF8AD4028  STRH	R4, [SP, #40]
;__Lib_EthEnc28j60.c, 1254 :: 		
0x2E00	0xF8BD3038  LDRH	R3, [SP, #56]
0x2E04	0x330D    ADDS	R3, #13
0x2E06	0xB2E1    UXTB	R1, R4
0x2E08	0xB298    UXTH	R0, R3
0x2E0A	0xF7FEF829  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 1257 :: 		
0x2E0E	0xF8BD3010  LDRH	R3, [SP, #16]
0x2E12	0x2B12    CMP	R3, #18
0x2E14	0xD115    BNE	L_SPI_Ethernet_doTCP79
;__Lib_EthEnc28j60.c, 1259 :: 		
0x2E16	0xF8BD3038  LDRH	R3, [SP, #56]
0x2E1A	0x330E    ADDS	R3, #14
0x2E1C	0x22EE    MOVS	R2, #238
0x2E1E	0x2105    MOVS	R1, #5
0x2E20	0xB298    UXTH	R0, R3
0x2E22	0xF7FFFE33  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1263 :: 		
0x2E26	0xF8BD3038  LDRH	R3, [SP, #56]
0x2E2A	0x3314    ADDS	R3, #20
0x2E2C	0x2204    MOVS	R2, #4
0x2E2E	0x2102    MOVS	R1, #2
0x2E30	0xB298    UXTH	R0, R3
0x2E32	0xF7FFFE2B  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1264 :: 		
0x2E36	0x2005    MOVS	R0, #5
0x2E38	0xF7FEFA74  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1265 :: 		
0x2E3C	0x2078    MOVS	R0, #120
0x2E3E	0xF7FEFA71  BL	_SPI_Ethernet_putByte+0
;__Lib_EthEnc28j60.c, 1266 :: 		
L_SPI_Ethernet_doTCP79:
;__Lib_EthEnc28j60.c, 1269 :: 		
0x2E42	0xF8BD4034  LDRH	R4, [SP, #52]
0x2E46	0xF8BD3018  LDRH	R3, [SP, #24]
0x2E4A	0x191C    ADDS	R4, R3, R4
0x2E4C	0xB2A4    UXTH	R4, R4
0x2E4E	0xF8BD3012  LDRH	R3, [SP, #18]
0x2E52	0x18E3    ADDS	R3, R4, R3
0x2E54	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_EthEnc28j60.c, 1272 :: 		
0x2E58	0xF8BD301C  LDRH	R3, [SP, #28]
0x2E5C	0xB11B    CBZ	R3, L_SPI_Ethernet_doTCP80
;__Lib_EthEnc28j60.c, 1274 :: 		
0x2E5E	0xF7FEF85F  BL	_SPI_Ethernet_MACswap+0
;__Lib_EthEnc28j60.c, 1275 :: 		
0x2E62	0xF7FFFDA7  BL	_SPI_Ethernet_IPswap+0
;__Lib_EthEnc28j60.c, 1276 :: 		
L_SPI_Ethernet_doTCP80:
;__Lib_EthEnc28j60.c, 1279 :: 		
0x2E66	0xF10D0316  ADD	R3, SP, #22
0x2E6A	0x1C5B    ADDS	R3, R3, #1
0x2E6C	0x781B    LDRB	R3, [R3, #0]
0x2E6E	0xF8BD2016  LDRH	R2, [SP, #22]
0x2E72	0xB2D9    UXTB	R1, R3
0x2E74	0xF64110BF  MOVW	R0, #6591
0x2E78	0xF7FFFE08  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1282 :: 		
0x2E7C	0x2200    MOVS	R2, #0
0x2E7E	0x2100    MOVS	R1, #0
0x2E80	0xF64110C7  MOVW	R0, #6599
0x2E84	0xF7FFFE02  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1283 :: 		
0x2E88	0xF8BD1034  LDRH	R1, [SP, #52]
0x2E8C	0xF64110BD  MOVW	R0, #6589
0x2E90	0xF7FFFCBE  BL	_SPI_Ethernet_checksum+0
;__Lib_EthEnc28j60.c, 1284 :: 		
0x2E94	0x2016    MOVS	R0, #22
0x2E96	0xF7FEF9F7  BL	_SPI_Ethernet_readReg+0
0x2E9A	0xF88D0044  STRB	R0, [SP, #68]
0x2E9E	0x2017    MOVS	R0, #23
0x2EA0	0xF7FEF9F2  BL	_SPI_Ethernet_readReg+0
0x2EA4	0xF89D3044  LDRB	R3, [SP, #68]
0x2EA8	0xB2DA    UXTB	R2, R3
0x2EAA	0xB2C1    UXTB	R1, R0
0x2EAC	0xF64110C7  MOVW	R0, #6599
0x2EB0	0xF7FFFDEC  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1287 :: 		
0x2EB4	0xF8BD4016  LDRH	R4, [SP, #22]
0x2EB8	0xF64113BD  MOVW	R3, #6589
0x2EBC	0x191B    ADDS	R3, R3, R4
0x2EBE	0xF8AD300A  STRH	R3, [SP, #10]
;__Lib_EthEnc28j60.c, 1289 :: 		
0x2EC2	0xF8BD3038  LDRH	R3, [SP, #56]
0x2EC6	0x3310    ADDS	R3, #16
0x2EC8	0x2200    MOVS	R2, #0
0x2ECA	0x2100    MOVS	R1, #0
0x2ECC	0xB298    UXTH	R0, R3
0x2ECE	0xF7FFFDDD  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1292 :: 		
0x2ED2	0xF8BD3016  LDRH	R3, [SP, #22]
0x2ED6	0xF0030301  AND	R3, R3, #1
0x2EDA	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_EthEnc28j60.c, 1293 :: 		
0x2EDE	0x2100    MOVS	R1, #0
0x2EE0	0xF8BD000A  LDRH	R0, [SP, #10]
0x2EE4	0xF7FDFFBC  BL	_SPI_Ethernet_writeMem+0
;__Lib_EthEnc28j60.c, 1296 :: 		
0x2EE8	0xF8BD4008  LDRH	R4, [SP, #8]
0x2EEC	0xF8BD300A  LDRH	R3, [SP, #10]
0x2EF0	0x191B    ADDS	R3, R3, R4
0x2EF2	0xB29A    UXTH	R2, R3
0x2EF4	0x2300    MOVS	R3, #0
0x2EF6	0xF64111D1  MOVW	R1, #6609
0x2EFA	0xF64110C9  MOVW	R0, #6601
0x2EFE	0xF7FFFCCD  BL	_SPI_Ethernet_RAMcopy+0
;__Lib_EthEnc28j60.c, 1298 :: 		
0x2F02	0xF8BD300A  LDRH	R3, [SP, #10]
0x2F06	0xF2030408  ADDW	R4, R3, #8
0x2F0A	0xB2A4    UXTH	R4, R4
0x2F0C	0xF8BD3008  LDRH	R3, [SP, #8]
0x2F10	0x18E3    ADDS	R3, R4, R3
0x2F12	0x2206    MOVS	R2, #6
0x2F14	0x2100    MOVS	R1, #0
0x2F16	0xB298    UXTH	R0, R3
0x2F18	0xF7FFFDB8  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1300 :: 		
0x2F1C	0xF8BD4018  LDRH	R4, [SP, #24]
0x2F20	0xF8BD3012  LDRH	R3, [SP, #18]
0x2F24	0x191E    ADDS	R6, R3, R4
0x2F26	0xB2B6    UXTH	R6, R6
0x2F28	0x0A35    LSRS	R5, R6, #8
0x2F2A	0xF8BD300A  LDRH	R3, [SP, #10]
0x2F2E	0xF203040A  ADDW	R4, R3, #10
0x2F32	0xB2A4    UXTH	R4, R4
0x2F34	0xF8BD3008  LDRH	R3, [SP, #8]
0x2F38	0x18E3    ADDS	R3, R4, R3
0x2F3A	0xB2F2    UXTB	R2, R6
0x2F3C	0xB2E9    UXTB	R1, R5
0x2F3E	0xB298    UXTH	R0, R3
0x2F40	0xF7FFFDA4  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1303 :: 		
0x2F44	0xF8BD4018  LDRH	R4, [SP, #24]
0x2F48	0xF8BD3012  LDRH	R3, [SP, #18]
0x2F4C	0x191B    ADDS	R3, R3, R4
0x2F4E	0xB29B    UXTH	R3, R3
0x2F50	0xF203040C  ADDW	R4, R3, #12
0x2F54	0xB2A4    UXTH	R4, R4
0x2F56	0xF8BD3008  LDRH	R3, [SP, #8]
0x2F5A	0x18E3    ADDS	R3, R4, R3
0x2F5C	0xB299    UXTH	R1, R3
0x2F5E	0xF8BD0038  LDRH	R0, [SP, #56]
0x2F62	0xF7FFFC55  BL	_SPI_Ethernet_checksum+0
;__Lib_EthEnc28j60.c, 1304 :: 		
0x2F66	0x2016    MOVS	R0, #22
0x2F68	0xF7FEF98E  BL	_SPI_Ethernet_readReg+0
0x2F6C	0xF88D0044  STRB	R0, [SP, #68]
0x2F70	0x2017    MOVS	R0, #23
0x2F72	0xF7FEF989  BL	_SPI_Ethernet_readReg+0
0x2F76	0xF8BD3038  LDRH	R3, [SP, #56]
0x2F7A	0xF2030410  ADDW	R4, R3, #16
0x2F7E	0xF89D3044  LDRB	R3, [SP, #68]
0x2F82	0xB2DA    UXTB	R2, R3
0x2F84	0xB2C1    UXTB	R1, R0
0x2F86	0xB2A0    UXTH	R0, R4
0x2F88	0xF7FFFD80  BL	_SPI_Ethernet_writeMemory+0
;__Lib_EthEnc28j60.c, 1306 :: 		
0x2F8C	0xF8BD3016  LDRH	R3, [SP, #22]
0x2F90	0x330E    ADDS	R3, #14
0x2F92	0xB298    UXTH	R0, R3
0x2F94	0xF7FFFA04  BL	_SPI_Ethernet_TXpacket+0
;__Lib_EthEnc28j60.c, 1308 :: 		
0x2F98	0xF8BD301A  LDRH	R3, [SP, #26]
0x2F9C	0x2B00    CMP	R3, #0
0x2F9E	0xD04E    BEQ	L_SPI_Ethernet_doTCP81
;__Lib_EthEnc28j60.c, 1310 :: 		
0x2FA0	0x2310    MOVS	R3, #16
0x2FA2	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 1312 :: 		
0x2FA6	0x2300    MOVS	R3, #0
0x2FA8	0xF8AD301A  STRH	R3, [SP, #26]
;__Lib_EthEnc28j60.c, 1316 :: 		
0x2FAC	0x2300    MOVS	R3, #0
0x2FAE	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_EthEnc28j60.c, 1319 :: 		
0x2FB2	0xF8BD4012  LDRH	R4, [SP, #18]
0x2FB6	0xF8BD3038  LDRH	R3, [SP, #56]
0x2FBA	0x191B    ADDS	R3, R3, R4
0x2FBC	0xB299    UXTH	R1, R3
0x2FBE	0x2002    MOVS	R0, #2
0x2FC0	0xF000F9EA  BL	_SPI_Ethernet_writeAddr+0
;__Lib_EthEnc28j60.c, 1322 :: 		
0x2FC4	0xF8BD3030  LDRH	R3, [SP, #48]
0x2FC8	0xF203040E  ADDW	R4, R3, #14
0x2FCC	0xF000B806  B	#12
0x2FD0	0x01D62000  	_SPI_Ethernet_pktLen+0
0x2FD4	0x00BA2000  	__Lib_EthEnc28j60_closeTCP+0
0x2FD8	0x00B72000  	__Lib_EthEnc28j60_waitTcp4FIN+0
0x2FDC	0xB2A4    UXTH	R4, R4
0x2FDE	0xF8BD3034  LDRH	R3, [SP, #52]
0x2FE2	0x18E4    ADDS	R4, R4, R3
0x2FE4	0xB2A4    UXTH	R4, R4
0x2FE6	0xF8BD3012  LDRH	R3, [SP, #18]
0x2FEA	0x18E3    ADDS	R3, R4, R3
0x2FEC	0xB298    UXTH	R0, R3
0x2FEE	0xF7FEF9DB  BL	_SPI_Ethernet_setRxReadAddress+0
;__Lib_EthEnc28j60.c, 1324 :: 		
0x2FF2	0x4C22    LDR	R4, [PC, #136]
0x2FF4	0x8823    LDRH	R3, [R4, #0]
0x2FF6	0x1C5B    ADDS	R3, R3, #1
0x2FF8	0x8023    STRH	R3, [R4, #0]
;__Lib_EthEnc28j60.c, 1327 :: 		
0x2FFA	0x4D21    LDR	R5, [PC, #132]
0x2FFC	0x4B21    LDR	R3, [PC, #132]
0x2FFE	0x881B    LDRH	R3, [R3, #0]
0x3000	0xF2A3040E  SUBW	R4, R3, #14
0x3004	0xB2A4    UXTH	R4, R4
0x3006	0xF8BD3034  LDRH	R3, [SP, #52]
0x300A	0x1AE4    SUB	R4, R4, R3
0x300C	0xB2A4    UXTH	R4, R4
0x300E	0xF8BD3012  LDRH	R3, [SP, #18]
0x3012	0x1AE4    SUB	R4, R4, R3
0x3014	0xF10D032A  ADD	R3, SP, #42
0x3018	0xF8BD200C  LDRH	R2, [SP, #12]
0x301C	0xF8BD100E  LDRH	R1, [SP, #14]
0x3020	0x4618    MOV	R0, R3
0x3022	0xB2A3    UXTH	R3, R4
0x3024	0xB420    PUSH	(R5)
0x3026	0xF7FEF9D3  BL	_SPI_Ethernet_UserTCP+0
0x302A	0xB001    ADD	SP, SP, #4
0x302C	0xF8AD0018  STRH	R0, [SP, #24]
;__Lib_EthEnc28j60.c, 1329 :: 		
0x3030	0x4C15    LDR	R4, [PC, #84]
0x3032	0x6823    LDR	R3, [R4, #0]
0x3034	0xB913    CBNZ	R3, L_SPI_Ethernet_doTCP82
;__Lib_EthEnc28j60.c, 1330 :: 		
0x3036	0x2400    MOVS	R4, #0
0x3038	0x4B10    LDR	R3, [PC, #64]
0x303A	0x801C    STRH	R4, [R3, #0]
L_SPI_Ethernet_doTCP82:
;__Lib_EthEnc28j60.c, 1332 :: 		
0x303C	0xE68F    B	___SPI_Ethernet_doTCP_MORE2SEND
;__Lib_EthEnc28j60.c, 1333 :: 		
L_SPI_Ethernet_doTCP81:
;__Lib_EthEnc28j60.c, 1334 :: 		
0x303E	0x4B0F    LDR	R3, [PC, #60]
0x3040	0x881B    LDRH	R3, [R3, #0]
0x3042	0xB1BB    CBZ	R3, L_SPI_Ethernet_doTCP83
;__Lib_EthEnc28j60.c, 1336 :: 		
0x3044	0xF8BD4018  LDRH	R4, [SP, #24]
0x3048	0x9B08    LDR	R3, [SP, #32]
0x304A	0x191B    ADDS	R3, R3, R4
0x304C	0x9308    STR	R3, [SP, #32]
;__Lib_EthEnc28j60.c, 1337 :: 		
0x304E	0x2311    MOVS	R3, #17
0x3050	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_EthEnc28j60.c, 1339 :: 		
0x3054	0x2400    MOVS	R4, #0
0x3056	0x4B09    LDR	R3, [PC, #36]
0x3058	0x801C    STRH	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 1340 :: 		
0x305A	0x2300    MOVS	R3, #0
0x305C	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_EthEnc28j60.c, 1342 :: 		
0x3060	0x2314    MOVS	R3, #20
0x3062	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_EthEnc28j60.c, 1343 :: 		
0x3066	0x2300    MOVS	R3, #0
0x3068	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_EthEnc28j60.c, 1345 :: 		
0x306C	0x2401    MOVS	R4, #1
0x306E	0x4B07    LDR	R3, [PC, #28]
0x3070	0x701C    STRB	R4, [R3, #0]
;__Lib_EthEnc28j60.c, 1347 :: 		
0x3072	0xE674    B	___SPI_Ethernet_doTCP_MORE2SEND
;__Lib_EthEnc28j60.c, 1348 :: 		
L_SPI_Ethernet_doTCP83:
;__Lib_EthEnc28j60.c, 1349 :: 		
L_SPI_Ethernet_doTCP78:
;__Lib_EthEnc28j60.c, 1350 :: 		
L_end_SPI_Ethernet_doTCP:
0x3074	0xF8DDE000  LDR	LR, [SP, #0]
0x3078	0xB013    ADD	SP, SP, #76
0x307A	0x4770    BX	LR
0x307C	0x00BA2000  	__Lib_EthEnc28j60_closeTCP+0
0x3080	0x00DB2000  	__Lib_EthEnc28j60_flags+0
0x3084	0x01D62000  	_SPI_Ethernet_pktLen+0
0x3088	0x1B602200  	__Lib_EthEnc28j60_flags+0
0x308C	0x00B72000  	__Lib_EthEnc28j60_waitTcp4FIN+0
; end of _SPI_Ethernet_doTCP
_SPI_Ethernet_UserTCP:
;RCUHAGER.c, 501 :: 		unsigned int SPI_Ethernet_UserTCP(unsigned char *remoteHost, unsigned int remotePort, unsigned int localPort, unsigned int reqLength, TEthPktFlags *flags){
; localPort start address is: 8 (R2)
0x13D0	0xB08A    SUB	SP, SP, #40
0x13D2	0xF8CDE000  STR	LR, [SP, #0]
; localPort end address is: 8 (R2)
; localPort start address is: 8 (R2)
; flags start address is: 16 (R4)
0x13D6	0x9C0A    LDR	R4, [SP, #40]
; flags end address is: 16 (R4)
;RCUHAGER.c, 502 :: 		unsigned int len=0;
;RCUHAGER.c, 503 :: 		unsigned char vt_button=0;
0x13D8	0x2400    MOVS	R4, #0
0x13DA	0xF88D400E  STRB	R4, [SP, #14]
;RCUHAGER.c, 504 :: 		unsigned long shift=1;
0x13DE	0xF04F0401  MOV	R4, #1
0x13E2	0x9404    STR	R4, [SP, #16]
;RCUHAGER.c, 506 :: 		unsigned char locate=0,_locate=0,h=0;
;RCUHAGER.c, 508 :: 		if(localPort != 80)
0x13E4	0x2A50    CMP	R2, #80
0x13E6	0xD002    BEQ	L_SPI_Ethernet_UserTCP71
; localPort end address is: 8 (R2)
;RCUHAGER.c, 510 :: 		return(0);
0x13E8	0x2000    MOVS	R0, #0
0x13EA	0xF000BF63  B	L_end_SPI_Ethernet_UserTCP
;RCUHAGER.c, 511 :: 		}
L_SPI_Ethernet_UserTCP71:
;RCUHAGER.c, 512 :: 		for(len = 0;len <40;len++){
0x13EE	0x2400    MOVS	R4, #0
0x13F0	0xF8AD400C  STRH	R4, [SP, #12]
L_SPI_Ethernet_UserTCP72:
0x13F4	0xF8BD400C  LDRH	R4, [SP, #12]
0x13F8	0x2C28    CMP	R4, #40
0x13FA	0xD20E    BCS	L_SPI_Ethernet_UserTCP73
;RCUHAGER.c, 513 :: 		getRequest[len] = SPI_Ethernet_getByte();
0x13FC	0xF8BD500C  LDRH	R5, [SP, #12]
0x1400	0x4CB4    LDR	R4, [PC, #720]
0x1402	0x1964    ADDS	R4, R4, R5
0x1404	0x9409    STR	R4, [SP, #36]
0x1406	0xF001FA25  BL	_SPI_Ethernet_getByte+0
0x140A	0x9C09    LDR	R4, [SP, #36]
0x140C	0x7020    STRB	R0, [R4, #0]
;RCUHAGER.c, 512 :: 		for(len = 0;len <40;len++){
0x140E	0xF8BD400C  LDRH	R4, [SP, #12]
0x1412	0x1C64    ADDS	R4, R4, #1
0x1414	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 514 :: 		}
0x1418	0xE7EC    B	L_SPI_Ethernet_UserTCP72
L_SPI_Ethernet_UserTCP73:
;RCUHAGER.c, 515 :: 		getRequest[len] = 0;
0x141A	0xF8BD500C  LDRH	R5, [SP, #12]
0x141E	0x4CAD    LDR	R4, [PC, #692]
0x1420	0x1965    ADDS	R5, R4, R5
0x1422	0x2400    MOVS	R4, #0
0x1424	0x702C    STRB	R4, [R5, #0]
;RCUHAGER.c, 516 :: 		len = 0;
0x1426	0x2400    MOVS	R4, #0
0x1428	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 517 :: 		if(memcmp(getRequest, httpMethod, 5))
0x142C	0x2205    MOVS	R2, #5
0x142E	0xB212    SXTH	R2, R2
0x1430	0x49A9    LDR	R1, [PC, #676]
0x1432	0x48A8    LDR	R0, [PC, #672]
0x1434	0xF7FEFF7E  BL	_memcmp+0
0x1438	0xB110    CBZ	R0, L_SPI_Ethernet_UserTCP75
;RCUHAGER.c, 519 :: 		return(0);
0x143A	0x2000    MOVS	R0, #0
0x143C	0xF000BF3A  B	L_end_SPI_Ethernet_UserTCP
;RCUHAGER.c, 520 :: 		}
L_SPI_Ethernet_UserTCP75:
;RCUHAGER.c, 522 :: 		if(getRequest[5]=='t'){                    // GET /t8
0x1440	0x4CA6    LDR	R4, [PC, #664]
0x1442	0x7824    LDRB	R4, [R4, #0]
0x1444	0x2C74    CMP	R4, #116
0x1446	0xF0408067  BNE	L_SPI_Ethernet_UserTCP76
;RCUHAGER.c, 523 :: 		if(isdigit(getRequest[6])){            // getRequest[6] ="8"
0x144A	0x4CA5    LDR	R4, [PC, #660]
0x144C	0x7824    LDRB	R4, [R4, #0]
0x144E	0xB2E0    UXTB	R0, R4
0x1450	0xF7FFFCBC  BL	_isdigit+0
0x1454	0x2800    CMP	R0, #0
0x1456	0xF000805E  BEQ	L_SPI_Ethernet_UserTCP77
;RCUHAGER.c, 524 :: 		index_page=getRequest[6]-'0';
0x145A	0x4CA1    LDR	R4, [PC, #644]
0x145C	0x7824    LDRB	R4, [R4, #0]
0x145E	0xF2A40530  SUBW	R5, R4, #48
0x1462	0x4CA0    LDR	R4, [PC, #640]
0x1464	0x8025    STRH	R5, [R4, #0]
;RCUHAGER.c, 525 :: 		if(index_page==Page_Setting){        // 192.168.1.123/t8?ip1=xxx.xxx.xx.xxx
0x1466	0xB2AC    UXTH	R4, R5
0x1468	0x2C08    CMP	R4, #8
0x146A	0xD14E    BNE	L_SPI_Ethernet_UserTCP78
;RCUHAGER.c, 526 :: 		_locate=10;                       // getRequest[10] ="1"
; _locate start address is: 36 (R9)
0x146C	0xF240090A  MOVW	R9, #10
;RCUHAGER.c, 527 :: 		for(h=0;h<4;h++){
; h start address is: 32 (R8)
0x1470	0xF2400800  MOVW	R8, #0
; h end address is: 32 (R8)
; _locate end address is: 36 (R9)
0x1474	0xFA5FF688  UXTB	R6, R8
0x1478	0xFA5FF889  UXTB	R8, R9
L_SPI_Ethernet_UserTCP79:
; h start address is: 24 (R6)
; _locate start address is: 32 (R8)
0x147C	0x2E04    CMP	R6, #4
0x147E	0xD21C    BCS	L_SPI_Ethernet_UserTCP80
;RCUHAGER.c, 528 :: 		locate=get_point(getRequest,_locate,25);      // lan dau tien h=0  locate=15
0x1480	0x2219    MOVS	R2, #25
0x1482	0xFA5FF188  UXTB	R1, R8
0x1486	0x4893    LDR	R0, [PC, #588]
0x1488	0xF7FFFCAC  BL	_get_point+0
; locate start address is: 28 (R7)
0x148C	0xB2C7    UXTB	R7, R0
;RCUHAGER.c, 529 :: 		_myip[h]=chuoi_so(getRequest,_locate,(locate-1));
0x148E	0xAD01    ADD	R5, SP, #4
0x1490	0x0074    LSLS	R4, R6, #1
0x1492	0x192C    ADDS	R4, R5, R4
0x1494	0x9409    STR	R4, [SP, #36]
0x1496	0x1E44    SUBS	R4, R0, #1
0x1498	0xB2E2    UXTB	R2, R4
0x149A	0xFA5FF188  UXTB	R1, R8
; _locate end address is: 32 (R8)
0x149E	0x488D    LDR	R0, [PC, #564]
0x14A0	0xF7FFFB48  BL	_chuoi_so+0
0x14A4	0x9C09    LDR	R4, [SP, #36]
0x14A6	0x8020    STRH	R0, [R4, #0]
;RCUHAGER.c, 530 :: 		_locate=locate+1;
0x14A8	0x1C7C    ADDS	R4, R7, #1
; locate end address is: 28 (R7)
; _locate start address is: 36 (R9)
0x14AA	0xFA5FF984  UXTB	R9, R4
;RCUHAGER.c, 527 :: 		for(h=0;h<4;h++){
0x14AE	0x1C70    ADDS	R0, R6, #1
0x14B0	0xB2C0    UXTB	R0, R0
; h end address is: 24 (R6)
;RCUHAGER.c, 531 :: 		}
0x14B2	0xFA5FF889  UXTB	R8, R9
; _locate end address is: 36 (R9)
0x14B6	0xB2C6    UXTB	R6, R0
0x14B8	0xE7E0    B	L_SPI_Ethernet_UserTCP79
L_SPI_Ethernet_UserTCP80:
;RCUHAGER.c, 532 :: 		if((_myip[0]<=255)&&(_myip[1]<=255)&&(_myip[2]<=255)&&(_myip[3]<=255)) {
0x14BA	0xAC01    ADD	R4, SP, #4
0x14BC	0x8824    LDRH	R4, [R4, #0]
0x14BE	0xF1B40FFF  CMP	R4, #255
0x14C2	0xD822    BHI	L__SPI_Ethernet_UserTCP509
0x14C4	0xAC01    ADD	R4, SP, #4
0x14C6	0x1CA4    ADDS	R4, R4, #2
0x14C8	0x8824    LDRH	R4, [R4, #0]
0x14CA	0xF1B40FFF  CMP	R4, #255
0x14CE	0xD81C    BHI	L__SPI_Ethernet_UserTCP508
0x14D0	0xAC01    ADD	R4, SP, #4
0x14D2	0x1D24    ADDS	R4, R4, #4
0x14D4	0x8824    LDRH	R4, [R4, #0]
0x14D6	0xF1B40FFF  CMP	R4, #255
0x14DA	0xD816    BHI	L__SPI_Ethernet_UserTCP507
0x14DC	0xAC01    ADD	R4, SP, #4
0x14DE	0x1DA4    ADDS	R4, R4, #6
0x14E0	0x8824    LDRH	R4, [R4, #0]
0x14E2	0xF1B40FFF  CMP	R4, #255
0x14E6	0xD810    BHI	L__SPI_Ethernet_UserTCP506
L__SPI_Ethernet_UserTCP505:
;RCUHAGER.c, 533 :: 		for(h=0;h<4;h++){
0x14E8	0x2000    MOVS	R0, #0
L_SPI_Ethernet_UserTCP85:
0x14EA	0x2804    CMP	R0, #4
0x14EC	0xD20A    BCS	L_SPI_Ethernet_UserTCP86
;RCUHAGER.c, 534 :: 		myIpAddr[h]=_myip[h];
0x14EE	0x4C7E    LDR	R4, [PC, #504]
0x14F0	0x1826    ADDS	R6, R4, R0
0x14F2	0xAD01    ADD	R5, SP, #4
0x14F4	0x0044    LSLS	R4, R0, #1
0x14F6	0x192C    ADDS	R4, R5, R4
0x14F8	0x8824    LDRH	R4, [R4, #0]
0x14FA	0x7034    STRB	R4, [R6, #0]
;RCUHAGER.c, 533 :: 		for(h=0;h<4;h++){
0x14FC	0x1C44    ADDS	R4, R0, #1
; h start address is: 4 (R1)
0x14FE	0xB2E1    UXTB	R1, R4
;RCUHAGER.c, 535 :: 		}
0x1500	0xB2C8    UXTB	R0, R1
; h end address is: 4 (R1)
0x1502	0xE7F2    B	L_SPI_Ethernet_UserTCP85
L_SPI_Ethernet_UserTCP86:
;RCUHAGER.c, 536 :: 		flag_reset_ip=1;
0x1504	0x2501    MOVS	R5, #1
0x1506	0x4C79    LDR	R4, [PC, #484]
0x1508	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 532 :: 		if((_myip[0]<=255)&&(_myip[1]<=255)&&(_myip[2]<=255)&&(_myip[3]<=255)) {
L__SPI_Ethernet_UserTCP509:
L__SPI_Ethernet_UserTCP508:
L__SPI_Ethernet_UserTCP507:
L__SPI_Ethernet_UserTCP506:
;RCUHAGER.c, 538 :: 		}
L_SPI_Ethernet_UserTCP78:
;RCUHAGER.c, 539 :: 		if(index_page==Page_Service){          // 192.168.1.123/t1?ip1=99  when typing"99"
0x150A	0x4C76    LDR	R4, [PC, #472]
0x150C	0x8824    LDRH	R4, [R4, #0]
0x150E	0x2C01    CMP	R4, #1
0x1510	0xD101    BNE	L_SPI_Ethernet_UserTCP88
;RCUHAGER.c, 540 :: 		saveDIMVALUE();
0x1512	0xF7FFFB25  BL	_saveDIMVALUE+0
;RCUHAGER.c, 541 :: 		}
L_SPI_Ethernet_UserTCP88:
;RCUHAGER.c, 542 :: 		}
L_SPI_Ethernet_UserTCP77:
;RCUHAGER.c, 543 :: 		}
0x1516	0xE0C5    B	L_SPI_Ethernet_UserTCP89
L_SPI_Ethernet_UserTCP76:
;RCUHAGER.c, 544 :: 		else if(getRequest[5] == 's'){
0x1518	0x4C70    LDR	R4, [PC, #448]
0x151A	0x7824    LDRB	R4, [R4, #0]
0x151C	0x2C73    CMP	R4, #115
0x151E	0xF04080C1  BNE	L_SPI_Ethernet_UserTCP90
;RCUHAGER.c, 545 :: 		STAT = ~STAT;         // LED INDICATOR HOPTEST
0x1522	0x4D73    LDR	R5, [PC, #460]
0x1524	0x682C    LDR	R4, [R5, #0]
0x1526	0xF0840401  EOR	R4, R4, #1
0x152A	0x602C    STR	R4, [R5, #0]
;RCUHAGER.c, 546 :: 		len =  putConstString(httpHeader);
0x152C	0x4871    LDR	R0, [PC, #452]
0x152E	0xF7FFFC15  BL	_SPI_Ethernet_putConstString+0
0x1532	0xF8AD000C  STRH	R0, [SP, #12]
;RCUHAGER.c, 547 :: 		len += putConstString(httpMimeTypeHTML);
0x1536	0x4870    LDR	R0, [PC, #448]
0x1538	0xF7FFFC10  BL	_SPI_Ethernet_putConstString+0
0x153C	0xF8BD400C  LDRH	R4, [SP, #12]
0x1540	0x1824    ADDS	R4, R4, R0
0x1542	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 548 :: 		switch (index_page) {
0x1546	0xE090    B	L_SPI_Ethernet_UserTCP91
;RCUHAGER.c, 555 :: 		case Page_Lighting:
L_SPI_Ethernet_UserTCP93:
;RCUHAGER.c, 556 :: 		len += putConstString("r");
0x1548	0x4C6C    LDR	R4, [PC, #432]
0x154A	0x4620    MOV	R0, R4
0x154C	0xF7FFFC06  BL	_SPI_Ethernet_putConstString+0
0x1550	0xF8BD400C  LDRH	R4, [SP, #12]
0x1554	0x1824    ADDS	R4, R4, R0
0x1556	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 557 :: 		LongWordToStr(status_wed_light, dyna);
0x155A	0x4C69    LDR	R4, [PC, #420]
0x155C	0x6824    LDR	R4, [R4, #0]
0x155E	0x4969    LDR	R1, [PC, #420]
0x1560	0x4620    MOV	R0, R4
0x1562	0xF7FFFC57  BL	_LongWordToStr+0
;RCUHAGER.c, 558 :: 		len += putString(dyna);
0x1566	0x4867    LDR	R0, [PC, #412]
0x1568	0xF7FEFF66  BL	_SPI_Ethernet_putString+0
0x156C	0xF8BD400C  LDRH	R4, [SP, #12]
0x1570	0x1824    ADDS	R4, R4, R0
0x1572	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 559 :: 		break;
0x1576	0xE095    B	L_SPI_Ethernet_UserTCP92
;RCUHAGER.c, 560 :: 		case Page_Curtain:
L_SPI_Ethernet_UserTCP94:
;RCUHAGER.c, 561 :: 		len += putConstString("r");
0x1578	0x4C63    LDR	R4, [PC, #396]
0x157A	0x4620    MOV	R0, R4
0x157C	0xF7FFFBEE  BL	_SPI_Ethernet_putConstString+0
0x1580	0xF8BD400C  LDRH	R4, [SP, #12]
0x1584	0x1824    ADDS	R4, R4, R0
0x1586	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 562 :: 		LongWordToStr(status_wed_curtain, dyna);
0x158A	0x4C60    LDR	R4, [PC, #384]
0x158C	0x6824    LDR	R4, [R4, #0]
0x158E	0x495D    LDR	R1, [PC, #372]
0x1590	0x4620    MOV	R0, R4
0x1592	0xF7FFFC3F  BL	_LongWordToStr+0
;RCUHAGER.c, 563 :: 		len += putString(dyna);
0x1596	0x485B    LDR	R0, [PC, #364]
0x1598	0xF7FEFF4E  BL	_SPI_Ethernet_putString+0
0x159C	0xF8BD400C  LDRH	R4, [SP, #12]
0x15A0	0x1824    ADDS	R4, R4, R0
0x15A2	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 564 :: 		break;
0x15A6	0xE07D    B	L_SPI_Ethernet_UserTCP92
;RCUHAGER.c, 565 :: 		case Page_Scenes:
L_SPI_Ethernet_UserTCP95:
;RCUHAGER.c, 566 :: 		len += putConstString("r");
0x15A8	0x4C59    LDR	R4, [PC, #356]
0x15AA	0x4620    MOV	R0, R4
0x15AC	0xF7FFFBD6  BL	_SPI_Ethernet_putConstString+0
0x15B0	0xF8BD400C  LDRH	R4, [SP, #12]
0x15B4	0x1824    ADDS	R4, R4, R0
0x15B6	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 567 :: 		LongWordToStr(status_wed_scenes, dyna);
0x15BA	0x4C56    LDR	R4, [PC, #344]
0x15BC	0x6824    LDR	R4, [R4, #0]
0x15BE	0x4951    LDR	R1, [PC, #324]
0x15C0	0x4620    MOV	R0, R4
0x15C2	0xF7FFFC27  BL	_LongWordToStr+0
;RCUHAGER.c, 568 :: 		len += putString(dyna);
0x15C6	0x484F    LDR	R0, [PC, #316]
0x15C8	0xF7FEFF36  BL	_SPI_Ethernet_putString+0
0x15CC	0xF8BD400C  LDRH	R4, [SP, #12]
0x15D0	0x1824    ADDS	R4, R4, R0
0x15D2	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 569 :: 		break;
0x15D6	0xE065    B	L_SPI_Ethernet_UserTCP92
;RCUHAGER.c, 570 :: 		case Page_Fan_Speed:
L_SPI_Ethernet_UserTCP96:
;RCUHAGER.c, 571 :: 		len += putConstString("r");
0x15D8	0x4C4F    LDR	R4, [PC, #316]
0x15DA	0x4620    MOV	R0, R4
0x15DC	0xF7FFFBBE  BL	_SPI_Ethernet_putConstString+0
0x15E0	0xF8BD400C  LDRH	R4, [SP, #12]
0x15E4	0x1824    ADDS	R4, R4, R0
0x15E6	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 572 :: 		LongWordToStr(status_wed_fan, dyna);
0x15EA	0x4C4C    LDR	R4, [PC, #304]
0x15EC	0x6824    LDR	R4, [R4, #0]
0x15EE	0x4945    LDR	R1, [PC, #276]
0x15F0	0x4620    MOV	R0, R4
0x15F2	0xF7FFFC0F  BL	_LongWordToStr+0
;RCUHAGER.c, 573 :: 		len += putString(dyna);
0x15F6	0x4843    LDR	R0, [PC, #268]
0x15F8	0xF7FEFF1E  BL	_SPI_Ethernet_putString+0
0x15FC	0xF8BD400C  LDRH	R4, [SP, #12]
0x1600	0x1824    ADDS	R4, R4, R0
0x1602	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 574 :: 		break;
0x1606	0xE04D    B	L_SPI_Ethernet_UserTCP92
;RCUHAGER.c, 575 :: 		case Page_Dimer_Extant:
L_SPI_Ethernet_UserTCP97:
;RCUHAGER.c, 576 :: 		len += putConstString("r");
0x1608	0x4C45    LDR	R4, [PC, #276]
0x160A	0x4620    MOV	R0, R4
0x160C	0xF7FFFBA6  BL	_SPI_Ethernet_putConstString+0
0x1610	0xF8BD400C  LDRH	R4, [SP, #12]
0x1614	0x1824    ADDS	R4, R4, R0
0x1616	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 577 :: 		LongWordToStr(status_wed_dimer, dyna);
0x161A	0x4C42    LDR	R4, [PC, #264]
0x161C	0x6824    LDR	R4, [R4, #0]
0x161E	0x4939    LDR	R1, [PC, #228]
0x1620	0x4620    MOV	R0, R4
0x1622	0xF7FFFBF7  BL	_LongWordToStr+0
;RCUHAGER.c, 578 :: 		len += putString(dyna);
0x1626	0x4837    LDR	R0, [PC, #220]
0x1628	0xF7FEFF06  BL	_SPI_Ethernet_putString+0
0x162C	0xF8BD400C  LDRH	R4, [SP, #12]
0x1630	0x1824    ADDS	R4, R4, R0
0x1632	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 579 :: 		break;
0x1636	0xE035    B	L_SPI_Ethernet_UserTCP92
;RCUHAGER.c, 580 :: 		case Page_Device_Extant:
L_SPI_Ethernet_UserTCP98:
;RCUHAGER.c, 581 :: 		len += putConstString("r");
0x1638	0x4C3B    LDR	R4, [PC, #236]
0x163A	0x4620    MOV	R0, R4
0x163C	0xF7FFFB8E  BL	_SPI_Ethernet_putConstString+0
0x1640	0xF8BD400C  LDRH	R4, [SP, #12]
0x1644	0x1824    ADDS	R4, R4, R0
0x1646	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 582 :: 		LongWordToStr(wed_status_button, dyna);
0x164A	0x4C38    LDR	R4, [PC, #224]
0x164C	0x6824    LDR	R4, [R4, #0]
0x164E	0x492D    LDR	R1, [PC, #180]
0x1650	0x4620    MOV	R0, R4
0x1652	0xF7FFFBDF  BL	_LongWordToStr+0
;RCUHAGER.c, 583 :: 		len += putString(dyna);
0x1656	0x482B    LDR	R0, [PC, #172]
0x1658	0xF7FEFEEE  BL	_SPI_Ethernet_putString+0
0x165C	0xF8BD400C  LDRH	R4, [SP, #12]
0x1660	0x1824    ADDS	R4, R4, R0
0x1662	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 584 :: 		break;
0x1666	0xE01D    B	L_SPI_Ethernet_UserTCP92
;RCUHAGER.c, 585 :: 		default:
L_SPI_Ethernet_UserTCP99:
;RCUHAGER.c, 586 :: 		break;
0x1668	0xE01C    B	L_SPI_Ethernet_UserTCP92
;RCUHAGER.c, 587 :: 		}
L_SPI_Ethernet_UserTCP91:
0x166A	0x4C1E    LDR	R4, [PC, #120]
0x166C	0x8824    LDRH	R4, [R4, #0]
0x166E	0x2C02    CMP	R4, #2
0x1670	0xF43FAF6A  BEQ	L_SPI_Ethernet_UserTCP93
0x1674	0x4C1B    LDR	R4, [PC, #108]
0x1676	0x8824    LDRH	R4, [R4, #0]
0x1678	0x2C03    CMP	R4, #3
0x167A	0xF43FAF7D  BEQ	L_SPI_Ethernet_UserTCP94
0x167E	0x4C19    LDR	R4, [PC, #100]
0x1680	0x8824    LDRH	R4, [R4, #0]
0x1682	0x2C04    CMP	R4, #4
0x1684	0xF43FAF90  BEQ	L_SPI_Ethernet_UserTCP95
0x1688	0x4C16    LDR	R4, [PC, #88]
0x168A	0x8824    LDRH	R4, [R4, #0]
0x168C	0x2C05    CMP	R4, #5
0x168E	0xF43FAFA3  BEQ	L_SPI_Ethernet_UserTCP96
0x1692	0x4C14    LDR	R4, [PC, #80]
0x1694	0x8824    LDRH	R4, [R4, #0]
0x1696	0x2C06    CMP	R4, #6
0x1698	0xD0B6    BEQ	L_SPI_Ethernet_UserTCP97
0x169A	0x4C12    LDR	R4, [PC, #72]
0x169C	0x8824    LDRH	R4, [R4, #0]
0x169E	0x2C07    CMP	R4, #7
0x16A0	0xD0CA    BEQ	L_SPI_Ethernet_UserTCP98
0x16A2	0xE7E1    B	L_SPI_Ethernet_UserTCP99
L_SPI_Ethernet_UserTCP92:
;RCUHAGER.c, 588 :: 		}
L_SPI_Ethernet_UserTCP90:
L_SPI_Ethernet_UserTCP89:
;RCUHAGER.c, 589 :: 		switch (index_page) {
0x16A4	0xF000BCE3  B	L_SPI_Ethernet_UserTCP100
;RCUHAGER.c, 590 :: 		case Page_Service:
L_SPI_Ethernet_UserTCP102:
;RCUHAGER.c, 594 :: 		if(getRequest[5] == 'f'){
0x16A8	0x4C0C    LDR	R4, [PC, #48]
0x16AA	0x7824    LDRB	R4, [R4, #0]
0x16AC	0x2C66    CMP	R4, #102
0x16AE	0xD141    BNE	L_SPI_Ethernet_UserTCP103
;RCUHAGER.c, 595 :: 		len += putConstString("r");
0x16B0	0x4C1F    LDR	R4, [PC, #124]
0x16B2	0x4620    MOV	R0, R4
0x16B4	0xF7FFFB52  BL	_SPI_Ethernet_putConstString+0
0x16B8	0xF8BD400C  LDRH	R4, [SP, #12]
0x16BC	0x1824    ADDS	R4, R4, R0
0x16BE	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 596 :: 		len += putString(dyna);
0x16C2	0x4810    LDR	R0, [PC, #64]
0x16C4	0xF7FEFEB8  BL	_SPI_Ethernet_putString+0
0x16C8	0xF8BD400C  LDRH	R4, [SP, #12]
0x16CC	0x1824    ADDS	R4, R4, R0
0x16CE	0xF8AD400C  STRH	R4, [SP, #12]
0x16D2	0xE02F    B	#94
0x16D4	0x00F22000  	_getRequest+0
0x16D8	0x00042000  	_httpMethod+0
0x16DC	0x00F72000  	_getRequest+5
0x16E0	0x00F82000  	_getRequest+6
0x16E4	0x000A2000  	_index_page+0
0x16E8	0x000C2000  	_myIpAddr+0
0x16EC	0x00102000  	_flag_reset_ip+0
0x16F0	0x01B04221  	GPIOA_ODR+0
0x16F4	0x6C9C0000  	_httpHeader+0
0x16F8	0x6CC70000  	_httpMimeTypeHTML+0
0x16FC	0x377E0000  	?lstr_12_RCUHAGER+0
0x1700	0x00142000  	_status_wed_light+0
0x1704	0x01562000  	_dyna+0
0x1708	0x3E1C0000  	?lstr_13_RCUHAGER+0
0x170C	0x00182000  	_status_wed_curtain+0
0x1710	0x3E1E0000  	?lstr_14_RCUHAGER+0
0x1714	0x001C2000  	_status_wed_scenes+0
0x1718	0x2ADA0000  	?lstr_15_RCUHAGER+0
0x171C	0x00202000  	_status_wed_fan+0
0x1720	0x2B260000  	?lstr_16_RCUHAGER+0
0x1724	0x00242000  	_status_wed_dimer+0
0x1728	0x365A0000  	?lstr_17_RCUHAGER+0
0x172C	0x00282000  	_wed_status_button+0
0x1730	0x6CE70000  	?lstr_18_RCUHAGER+0
;RCUHAGER.c, 597 :: 		}
L_SPI_Ethernet_UserTCP103:
;RCUHAGER.c, 598 :: 		break;
0x1734	0xF000BCC3  B	L_SPI_Ethernet_UserTCP101
;RCUHAGER.c, 599 :: 		case Page_Lighting:
L_SPI_Ethernet_UserTCP104:
;RCUHAGER.c, 600 :: 		if(getRequest[5] == 'o'){
0x1738	0x4CBF    LDR	R4, [PC, #764]
0x173A	0x7824    LDRB	R4, [R4, #0]
0x173C	0x2C6F    CMP	R4, #111
0x173E	0xF0408050  BNE	L_SPI_Ethernet_UserTCP105
;RCUHAGER.c, 601 :: 		if(isdigit(getRequest[6])){
0x1742	0x4CBE    LDR	R4, [PC, #760]
0x1744	0x7824    LDRB	R4, [R4, #0]
0x1746	0xB2E0    UXTB	R0, R4
0x1748	0xF7FFFB40  BL	_isdigit+0
0x174C	0x2800    CMP	R0, #0
0x174E	0xD024    BEQ	L_SPI_Ethernet_UserTCP106
;RCUHAGER.c, 602 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x1750	0x4CBB    LDR	R4, [PC, #748]
0x1752	0x7824    LDRB	R4, [R4, #0]
0x1754	0x2C24    CMP	R4, #36
0x1756	0xD104    BNE	L_SPI_Ethernet_UserTCP107
0x1758	0x4CB8    LDR	R4, [PC, #736]
0x175A	0x7824    LDRB	R4, [R4, #0]
0x175C	0x3C30    SUBS	R4, #48
0x175E	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP107:
;RCUHAGER.c, 603 :: 		switch (vt_button) {
0x1762	0xE005    B	L_SPI_Ethernet_UserTCP108
;RCUHAGER.c, 604 :: 		case 0://ENTRANCE
L_SPI_Ethernet_UserTCP110:
;RCUHAGER.c, 605 :: 		break;
0x1764	0xE019    B	L_SPI_Ethernet_UserTCP109
;RCUHAGER.c, 606 :: 		case 1://MASTER
L_SPI_Ethernet_UserTCP111:
;RCUHAGER.c, 607 :: 		break;
0x1766	0xE018    B	L_SPI_Ethernet_UserTCP109
;RCUHAGER.c, 608 :: 		case 2://LIGHT_BATH
L_SPI_Ethernet_UserTCP112:
;RCUHAGER.c, 609 :: 		break;
0x1768	0xE017    B	L_SPI_Ethernet_UserTCP109
;RCUHAGER.c, 610 :: 		case 3://LIGHT_READING
L_SPI_Ethernet_UserTCP113:
;RCUHAGER.c, 611 :: 		break;
0x176A	0xE016    B	L_SPI_Ethernet_UserTCP109
;RCUHAGER.c, 612 :: 		case 4://LIGHT_BEDSIDE
L_SPI_Ethernet_UserTCP114:
;RCUHAGER.c, 613 :: 		break;
0x176C	0xE015    B	L_SPI_Ethernet_UserTCP109
;RCUHAGER.c, 614 :: 		default:
L_SPI_Ethernet_UserTCP115:
;RCUHAGER.c, 615 :: 		break;
0x176E	0xE014    B	L_SPI_Ethernet_UserTCP109
;RCUHAGER.c, 616 :: 		}
L_SPI_Ethernet_UserTCP108:
0x1770	0xF89D400E  LDRB	R4, [SP, #14]
0x1774	0x2C00    CMP	R4, #0
0x1776	0xD0F5    BEQ	L_SPI_Ethernet_UserTCP110
0x1778	0xF89D400E  LDRB	R4, [SP, #14]
0x177C	0x2C01    CMP	R4, #1
0x177E	0xD0F2    BEQ	L_SPI_Ethernet_UserTCP111
0x1780	0xF89D400E  LDRB	R4, [SP, #14]
0x1784	0x2C02    CMP	R4, #2
0x1786	0xD0EF    BEQ	L_SPI_Ethernet_UserTCP112
0x1788	0xF89D400E  LDRB	R4, [SP, #14]
0x178C	0x2C03    CMP	R4, #3
0x178E	0xD0EC    BEQ	L_SPI_Ethernet_UserTCP113
0x1790	0xF89D400E  LDRB	R4, [SP, #14]
0x1794	0x2C04    CMP	R4, #4
0x1796	0xD0E9    BEQ	L_SPI_Ethernet_UserTCP114
0x1798	0xE7E9    B	L_SPI_Ethernet_UserTCP115
L_SPI_Ethernet_UserTCP109:
;RCUHAGER.c, 617 :: 		}
L_SPI_Ethernet_UserTCP106:
;RCUHAGER.c, 618 :: 		len += putConstString("r");
0x179A	0x4CAA    LDR	R4, [PC, #680]
0x179C	0x4620    MOV	R0, R4
0x179E	0xF7FFFADD  BL	_SPI_Ethernet_putConstString+0
0x17A2	0xF8BD400C  LDRH	R4, [SP, #12]
0x17A6	0x1824    ADDS	R4, R4, R0
0x17A8	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 619 :: 		status_wed_light|=(shift<<vt_button);
0x17AC	0xF89D500E  LDRB	R5, [SP, #14]
0x17B0	0x9C04    LDR	R4, [SP, #16]
0x17B2	0xFA04F605  LSL	R6, R4, R5
0x17B6	0x4DA4    LDR	R5, [PC, #656]
0x17B8	0x682C    LDR	R4, [R5, #0]
0x17BA	0x4334    ORRS	R4, R6
0x17BC	0x602C    STR	R4, [R5, #0]
;RCUHAGER.c, 620 :: 		LongWordToStr(status_wed_light, dyna);
0x17BE	0x49A3    LDR	R1, [PC, #652]
0x17C0	0x4620    MOV	R0, R4
0x17C2	0xF7FFFB27  BL	_LongWordToStr+0
;RCUHAGER.c, 621 :: 		len += putString(dyna);
0x17C6	0x48A1    LDR	R0, [PC, #644]
0x17C8	0xF7FEFE36  BL	_SPI_Ethernet_putString+0
0x17CC	0xF8BD400C  LDRH	R4, [SP, #12]
0x17D0	0x1824    ADDS	R4, R4, R0
0x17D2	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 622 :: 		xuat_32bit(out_relay);
0x17D6	0x4C9E    LDR	R4, [PC, #632]
0x17D8	0x6824    LDR	R4, [R4, #0]
0x17DA	0x4620    MOV	R0, R4
0x17DC	0xF002FB20  BL	_xuat_32bit+0
;RCUHAGER.c, 623 :: 		}
0x17E0	0xE051    B	L_SPI_Ethernet_UserTCP116
L_SPI_Ethernet_UserTCP105:
;RCUHAGER.c, 624 :: 		else if(getRequest[5] == 'f'){
0x17E2	0x4C95    LDR	R4, [PC, #596]
0x17E4	0x7824    LDRB	R4, [R4, #0]
0x17E6	0x2C66    CMP	R4, #102
0x17E8	0xF040804D  BNE	L_SPI_Ethernet_UserTCP117
;RCUHAGER.c, 625 :: 		if(isdigit(getRequest[6])){
0x17EC	0x4C93    LDR	R4, [PC, #588]
0x17EE	0x7824    LDRB	R4, [R4, #0]
0x17F0	0xB2E0    UXTB	R0, R4
0x17F2	0xF7FFFAEB  BL	_isdigit+0
0x17F6	0x2800    CMP	R0, #0
0x17F8	0xD024    BEQ	L_SPI_Ethernet_UserTCP118
;RCUHAGER.c, 626 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x17FA	0x4C91    LDR	R4, [PC, #580]
0x17FC	0x7824    LDRB	R4, [R4, #0]
0x17FE	0x2C24    CMP	R4, #36
0x1800	0xD104    BNE	L_SPI_Ethernet_UserTCP119
0x1802	0x4C8E    LDR	R4, [PC, #568]
0x1804	0x7824    LDRB	R4, [R4, #0]
0x1806	0x3C30    SUBS	R4, #48
0x1808	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP119:
;RCUHAGER.c, 627 :: 		switch (vt_button) {
0x180C	0xE005    B	L_SPI_Ethernet_UserTCP120
;RCUHAGER.c, 628 :: 		case 0://ENTRANCE
L_SPI_Ethernet_UserTCP122:
;RCUHAGER.c, 629 :: 		break;
0x180E	0xE019    B	L_SPI_Ethernet_UserTCP121
;RCUHAGER.c, 630 :: 		case 1://MASTER
L_SPI_Ethernet_UserTCP123:
;RCUHAGER.c, 631 :: 		break;
0x1810	0xE018    B	L_SPI_Ethernet_UserTCP121
;RCUHAGER.c, 632 :: 		case 2://LIGHT_BATH
L_SPI_Ethernet_UserTCP124:
;RCUHAGER.c, 633 :: 		break;
0x1812	0xE017    B	L_SPI_Ethernet_UserTCP121
;RCUHAGER.c, 634 :: 		case 3://LIGHT_READING
L_SPI_Ethernet_UserTCP125:
;RCUHAGER.c, 635 :: 		break;
0x1814	0xE016    B	L_SPI_Ethernet_UserTCP121
;RCUHAGER.c, 636 :: 		case 4://LIGHT_BEDSIDE
L_SPI_Ethernet_UserTCP126:
;RCUHAGER.c, 637 :: 		break;
0x1816	0xE015    B	L_SPI_Ethernet_UserTCP121
;RCUHAGER.c, 638 :: 		default:
L_SPI_Ethernet_UserTCP127:
;RCUHAGER.c, 639 :: 		break;
0x1818	0xE014    B	L_SPI_Ethernet_UserTCP121
;RCUHAGER.c, 640 :: 		}
L_SPI_Ethernet_UserTCP120:
0x181A	0xF89D400E  LDRB	R4, [SP, #14]
0x181E	0x2C00    CMP	R4, #0
0x1820	0xD0F5    BEQ	L_SPI_Ethernet_UserTCP122
0x1822	0xF89D400E  LDRB	R4, [SP, #14]
0x1826	0x2C01    CMP	R4, #1
0x1828	0xD0F2    BEQ	L_SPI_Ethernet_UserTCP123
0x182A	0xF89D400E  LDRB	R4, [SP, #14]
0x182E	0x2C02    CMP	R4, #2
0x1830	0xD0EF    BEQ	L_SPI_Ethernet_UserTCP124
0x1832	0xF89D400E  LDRB	R4, [SP, #14]
0x1836	0x2C03    CMP	R4, #3
0x1838	0xD0EC    BEQ	L_SPI_Ethernet_UserTCP125
0x183A	0xF89D400E  LDRB	R4, [SP, #14]
0x183E	0x2C04    CMP	R4, #4
0x1840	0xD0E9    BEQ	L_SPI_Ethernet_UserTCP126
0x1842	0xE7E9    B	L_SPI_Ethernet_UserTCP127
L_SPI_Ethernet_UserTCP121:
;RCUHAGER.c, 641 :: 		}
L_SPI_Ethernet_UserTCP118:
;RCUHAGER.c, 642 :: 		flag_but_dimer=0;
0x1844	0x2500    MOVS	R5, #0
0x1846	0x4C83    LDR	R4, [PC, #524]
0x1848	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 643 :: 		len += putConstString("r");
0x184A	0x4C83    LDR	R4, [PC, #524]
0x184C	0x4620    MOV	R0, R4
0x184E	0xF7FFFA85  BL	_SPI_Ethernet_putConstString+0
0x1852	0xF8BD400C  LDRH	R4, [SP, #12]
0x1856	0x1824    ADDS	R4, R4, R0
0x1858	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 644 :: 		status_wed_light|=(shift<<vt_button);
0x185C	0xF89D500E  LDRB	R5, [SP, #14]
0x1860	0x9C04    LDR	R4, [SP, #16]
0x1862	0xFA04F605  LSL	R6, R4, R5
0x1866	0x4D78    LDR	R5, [PC, #480]
0x1868	0x682C    LDR	R4, [R5, #0]
0x186A	0x4334    ORRS	R4, R6
0x186C	0x602C    STR	R4, [R5, #0]
;RCUHAGER.c, 645 :: 		LongWordToStr(status_wed_light, dyna);
0x186E	0x4977    LDR	R1, [PC, #476]
0x1870	0x4620    MOV	R0, R4
0x1872	0xF7FFFACF  BL	_LongWordToStr+0
;RCUHAGER.c, 646 :: 		len += putString(dyna);
0x1876	0x4875    LDR	R0, [PC, #468]
0x1878	0xF7FEFDDE  BL	_SPI_Ethernet_putString+0
0x187C	0xF8BD400C  LDRH	R4, [SP, #12]
0x1880	0x1824    ADDS	R4, R4, R0
0x1882	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 647 :: 		}
L_SPI_Ethernet_UserTCP117:
L_SPI_Ethernet_UserTCP116:
;RCUHAGER.c, 648 :: 		break;
0x1886	0xF000BC1A  B	L_SPI_Ethernet_UserTCP101
;RCUHAGER.c, 649 :: 		case Page_Curtain:
L_SPI_Ethernet_UserTCP128:
;RCUHAGER.c, 650 :: 		if(getRequest[5] == 'o'){
0x188A	0x4C6B    LDR	R4, [PC, #428]
0x188C	0x7824    LDRB	R4, [R4, #0]
0x188E	0x2C6F    CMP	R4, #111
0x1890	0xD144    BNE	L_SPI_Ethernet_UserTCP129
;RCUHAGER.c, 651 :: 		if(isdigit(getRequest[6])){
0x1892	0x4C6A    LDR	R4, [PC, #424]
0x1894	0x7824    LDRB	R4, [R4, #0]
0x1896	0xB2E0    UXTB	R0, R4
0x1898	0xF7FFFA98  BL	_isdigit+0
0x189C	0xB1F8    CBZ	R0, L_SPI_Ethernet_UserTCP130
;RCUHAGER.c, 652 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x189E	0x4C68    LDR	R4, [PC, #416]
0x18A0	0x7824    LDRB	R4, [R4, #0]
0x18A2	0x2C24    CMP	R4, #36
0x18A4	0xD104    BNE	L_SPI_Ethernet_UserTCP131
0x18A6	0x4C65    LDR	R4, [PC, #404]
0x18A8	0x7824    LDRB	R4, [R4, #0]
0x18AA	0x3C30    SUBS	R4, #48
0x18AC	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP131:
;RCUHAGER.c, 653 :: 		switch (vt_button) {
0x18B0	0xE004    B	L_SPI_Ethernet_UserTCP132
;RCUHAGER.c, 654 :: 		case 0://CURTAIN_O 1   OPEN THEN CLOSE
L_SPI_Ethernet_UserTCP134:
;RCUHAGER.c, 655 :: 		break;
0x18B2	0xE014    B	L_SPI_Ethernet_UserTCP133
;RCUHAGER.c, 656 :: 		case 1://CURTAIN_C 1   OPEN THEN STOP
L_SPI_Ethernet_UserTCP135:
;RCUHAGER.c, 657 :: 		break;
0x18B4	0xE013    B	L_SPI_Ethernet_UserTCP133
;RCUHAGER.c, 658 :: 		case 2://CURTAIN_O 2
L_SPI_Ethernet_UserTCP136:
;RCUHAGER.c, 659 :: 		break;
0x18B6	0xE012    B	L_SPI_Ethernet_UserTCP133
;RCUHAGER.c, 660 :: 		case 3://CURTAIN_C 2
L_SPI_Ethernet_UserTCP137:
;RCUHAGER.c, 661 :: 		break;
0x18B8	0xE011    B	L_SPI_Ethernet_UserTCP133
;RCUHAGER.c, 663 :: 		default:
L_SPI_Ethernet_UserTCP138:
;RCUHAGER.c, 664 :: 		break;
0x18BA	0xE010    B	L_SPI_Ethernet_UserTCP133
;RCUHAGER.c, 665 :: 		}
L_SPI_Ethernet_UserTCP132:
0x18BC	0xF89D400E  LDRB	R4, [SP, #14]
0x18C0	0x2C00    CMP	R4, #0
0x18C2	0xD0F6    BEQ	L_SPI_Ethernet_UserTCP134
0x18C4	0xF89D400E  LDRB	R4, [SP, #14]
0x18C8	0x2C01    CMP	R4, #1
0x18CA	0xD0F3    BEQ	L_SPI_Ethernet_UserTCP135
0x18CC	0xF89D400E  LDRB	R4, [SP, #14]
0x18D0	0x2C02    CMP	R4, #2
0x18D2	0xD0F0    BEQ	L_SPI_Ethernet_UserTCP136
0x18D4	0xF89D400E  LDRB	R4, [SP, #14]
0x18D8	0x2C03    CMP	R4, #3
0x18DA	0xD0ED    BEQ	L_SPI_Ethernet_UserTCP137
0x18DC	0xE7ED    B	L_SPI_Ethernet_UserTCP138
L_SPI_Ethernet_UserTCP133:
;RCUHAGER.c, 666 :: 		}
L_SPI_Ethernet_UserTCP130:
;RCUHAGER.c, 667 :: 		len += putConstString("r");
0x18DE	0x4C5F    LDR	R4, [PC, #380]
0x18E0	0x4620    MOV	R0, R4
0x18E2	0xF7FFFA3B  BL	_SPI_Ethernet_putConstString+0
0x18E6	0xF8BD400C  LDRH	R4, [SP, #12]
0x18EA	0x1824    ADDS	R4, R4, R0
0x18EC	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 668 :: 		status_wed_curtain|=(shift<<vt_button);
0x18F0	0xF89D500E  LDRB	R5, [SP, #14]
0x18F4	0x9C04    LDR	R4, [SP, #16]
0x18F6	0xFA04F605  LSL	R6, R4, R5
0x18FA	0x4D59    LDR	R5, [PC, #356]
0x18FC	0x682C    LDR	R4, [R5, #0]
0x18FE	0x4334    ORRS	R4, R6
0x1900	0x602C    STR	R4, [R5, #0]
;RCUHAGER.c, 669 :: 		LongWordToStr(status_wed_curtain, dyna);
0x1902	0x4952    LDR	R1, [PC, #328]
0x1904	0x4620    MOV	R0, R4
0x1906	0xF7FFFA85  BL	_LongWordToStr+0
;RCUHAGER.c, 670 :: 		len += putString(dyna);
0x190A	0x4850    LDR	R0, [PC, #320]
0x190C	0xF7FEFD94  BL	_SPI_Ethernet_putString+0
0x1910	0xF8BD400C  LDRH	R4, [SP, #12]
0x1914	0x1824    ADDS	R4, R4, R0
0x1916	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 672 :: 		}
0x191A	0xE047    B	L_SPI_Ethernet_UserTCP139
L_SPI_Ethernet_UserTCP129:
;RCUHAGER.c, 673 :: 		else if(getRequest[5] == 'f'){
0x191C	0x4C46    LDR	R4, [PC, #280]
0x191E	0x7824    LDRB	R4, [R4, #0]
0x1920	0x2C66    CMP	R4, #102
0x1922	0xD143    BNE	L_SPI_Ethernet_UserTCP140
;RCUHAGER.c, 674 :: 		if(isdigit(getRequest[6])){
0x1924	0x4C45    LDR	R4, [PC, #276]
0x1926	0x7824    LDRB	R4, [R4, #0]
0x1928	0xB2E0    UXTB	R0, R4
0x192A	0xF7FFFA4F  BL	_isdigit+0
0x192E	0xB1F8    CBZ	R0, L_SPI_Ethernet_UserTCP141
;RCUHAGER.c, 675 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x1930	0x4C43    LDR	R4, [PC, #268]
0x1932	0x7824    LDRB	R4, [R4, #0]
0x1934	0x2C24    CMP	R4, #36
0x1936	0xD104    BNE	L_SPI_Ethernet_UserTCP142
0x1938	0x4C40    LDR	R4, [PC, #256]
0x193A	0x7824    LDRB	R4, [R4, #0]
0x193C	0x3C30    SUBS	R4, #48
0x193E	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP142:
;RCUHAGER.c, 676 :: 		switch (vt_button) {
0x1942	0xE004    B	L_SPI_Ethernet_UserTCP143
;RCUHAGER.c, 677 :: 		case 0://CURTAIN_O 1
L_SPI_Ethernet_UserTCP145:
;RCUHAGER.c, 678 :: 		break;
0x1944	0xE014    B	L_SPI_Ethernet_UserTCP144
;RCUHAGER.c, 679 :: 		case 1://CURTAIN_C 1  OPEN THEN STOP ( TURN ON 8&9)
L_SPI_Ethernet_UserTCP146:
;RCUHAGER.c, 680 :: 		break;
0x1946	0xE013    B	L_SPI_Ethernet_UserTCP144
;RCUHAGER.c, 681 :: 		case 2://CURTAIN_O 2
L_SPI_Ethernet_UserTCP147:
;RCUHAGER.c, 682 :: 		break;
0x1948	0xE012    B	L_SPI_Ethernet_UserTCP144
;RCUHAGER.c, 683 :: 		case 3://CURTAIN_C 2
L_SPI_Ethernet_UserTCP148:
;RCUHAGER.c, 684 :: 		break;
0x194A	0xE011    B	L_SPI_Ethernet_UserTCP144
;RCUHAGER.c, 685 :: 		default:
L_SPI_Ethernet_UserTCP149:
;RCUHAGER.c, 686 :: 		break;
0x194C	0xE010    B	L_SPI_Ethernet_UserTCP144
;RCUHAGER.c, 687 :: 		}
L_SPI_Ethernet_UserTCP143:
0x194E	0xF89D400E  LDRB	R4, [SP, #14]
0x1952	0x2C00    CMP	R4, #0
0x1954	0xD0F6    BEQ	L_SPI_Ethernet_UserTCP145
0x1956	0xF89D400E  LDRB	R4, [SP, #14]
0x195A	0x2C01    CMP	R4, #1
0x195C	0xD0F3    BEQ	L_SPI_Ethernet_UserTCP146
0x195E	0xF89D400E  LDRB	R4, [SP, #14]
0x1962	0x2C02    CMP	R4, #2
0x1964	0xD0F0    BEQ	L_SPI_Ethernet_UserTCP147
0x1966	0xF89D400E  LDRB	R4, [SP, #14]
0x196A	0x2C03    CMP	R4, #3
0x196C	0xD0ED    BEQ	L_SPI_Ethernet_UserTCP148
0x196E	0xE7ED    B	L_SPI_Ethernet_UserTCP149
L_SPI_Ethernet_UserTCP144:
;RCUHAGER.c, 688 :: 		}
L_SPI_Ethernet_UserTCP141:
;RCUHAGER.c, 689 :: 		len += putConstString("r");
0x1970	0x4C3C    LDR	R4, [PC, #240]
0x1972	0x4620    MOV	R0, R4
0x1974	0xF7FFF9F2  BL	_SPI_Ethernet_putConstString+0
0x1978	0xF8BD400C  LDRH	R4, [SP, #12]
0x197C	0x1824    ADDS	R4, R4, R0
0x197E	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 690 :: 		status_wed_curtain&=~(shift<<vt_button);
0x1982	0xF89D500E  LDRB	R5, [SP, #14]
0x1986	0x9C04    LDR	R4, [SP, #16]
0x1988	0x40AC    LSLS	R4, R5
0x198A	0x43E6    MVN	R6, R4
0x198C	0x4D34    LDR	R5, [PC, #208]
0x198E	0x682C    LDR	R4, [R5, #0]
0x1990	0x4034    ANDS	R4, R6
0x1992	0x602C    STR	R4, [R5, #0]
;RCUHAGER.c, 691 :: 		LongWordToStr(status_wed_curtain, dyna);
0x1994	0x492D    LDR	R1, [PC, #180]
0x1996	0x4620    MOV	R0, R4
0x1998	0xF7FFFA3C  BL	_LongWordToStr+0
;RCUHAGER.c, 692 :: 		len += putString(dyna);
0x199C	0x482B    LDR	R0, [PC, #172]
0x199E	0xF7FEFD4B  BL	_SPI_Ethernet_putString+0
0x19A2	0xF8BD400C  LDRH	R4, [SP, #12]
0x19A6	0x1824    ADDS	R4, R4, R0
0x19A8	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 694 :: 		}
L_SPI_Ethernet_UserTCP140:
L_SPI_Ethernet_UserTCP139:
;RCUHAGER.c, 695 :: 		break;
0x19AC	0xF000BB87  B	L_SPI_Ethernet_UserTCP101
;RCUHAGER.c, 696 :: 		case Page_Scenes:
L_SPI_Ethernet_UserTCP150:
;RCUHAGER.c, 697 :: 		if(getRequest[5] == 'o'){
0x19B0	0x4C21    LDR	R4, [PC, #132]
0x19B2	0x7824    LDRB	R4, [R4, #0]
0x19B4	0x2C6F    CMP	R4, #111
0x19B6	0xD161    BNE	L_SPI_Ethernet_UserTCP151
;RCUHAGER.c, 698 :: 		if(isdigit(getRequest[6])){
0x19B8	0x4C20    LDR	R4, [PC, #128]
0x19BA	0x7824    LDRB	R4, [R4, #0]
0x19BC	0xB2E0    UXTB	R0, R4
0x19BE	0xF7FFFA05  BL	_isdigit+0
0x19C2	0xB1D0    CBZ	R0, L_SPI_Ethernet_UserTCP152
;RCUHAGER.c, 699 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x19C4	0x4C1E    LDR	R4, [PC, #120]
0x19C6	0x7824    LDRB	R4, [R4, #0]
0x19C8	0x2C24    CMP	R4, #36
0x19CA	0xD104    BNE	L_SPI_Ethernet_UserTCP153
0x19CC	0x4C1B    LDR	R4, [PC, #108]
0x19CE	0x7824    LDRB	R4, [R4, #0]
0x19D0	0x3C30    SUBS	R4, #48
0x19D2	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP153:
;RCUHAGER.c, 700 :: 		switch (vt_button) {
0x19D6	0xE003    B	L_SPI_Ethernet_UserTCP154
;RCUHAGER.c, 701 :: 		case 0://S_RELAX
L_SPI_Ethernet_UserTCP156:
;RCUHAGER.c, 702 :: 		break;
0x19D8	0xE00F    B	L_SPI_Ethernet_UserTCP155
;RCUHAGER.c, 703 :: 		case 1://S_NIGHT
L_SPI_Ethernet_UserTCP157:
;RCUHAGER.c, 704 :: 		break;
0x19DA	0xE00E    B	L_SPI_Ethernet_UserTCP155
;RCUHAGER.c, 705 :: 		case 2://S_PARTY
L_SPI_Ethernet_UserTCP158:
;RCUHAGER.c, 706 :: 		break;
0x19DC	0xE00D    B	L_SPI_Ethernet_UserTCP155
;RCUHAGER.c, 707 :: 		default:
L_SPI_Ethernet_UserTCP159:
;RCUHAGER.c, 708 :: 		break;
0x19DE	0xE00C    B	L_SPI_Ethernet_UserTCP155
;RCUHAGER.c, 709 :: 		}
L_SPI_Ethernet_UserTCP154:
0x19E0	0xF89D400E  LDRB	R4, [SP, #14]
0x19E4	0x2C00    CMP	R4, #0
0x19E6	0xD0F7    BEQ	L_SPI_Ethernet_UserTCP156
0x19E8	0xF89D400E  LDRB	R4, [SP, #14]
0x19EC	0x2C01    CMP	R4, #1
0x19EE	0xD0F4    BEQ	L_SPI_Ethernet_UserTCP157
0x19F0	0xF89D400E  LDRB	R4, [SP, #14]
0x19F4	0x2C02    CMP	R4, #2
0x19F6	0xD0F1    BEQ	L_SPI_Ethernet_UserTCP158
0x19F8	0xE7F1    B	L_SPI_Ethernet_UserTCP159
L_SPI_Ethernet_UserTCP155:
;RCUHAGER.c, 710 :: 		}
L_SPI_Ethernet_UserTCP152:
;RCUHAGER.c, 711 :: 		len += putConstString("r");
0x19FA	0x4C1B    LDR	R4, [PC, #108]
0x19FC	0x4620    MOV	R0, R4
0x19FE	0xF7FFF9AD  BL	_SPI_Ethernet_putConstString+0
0x1A02	0xF8BD400C  LDRH	R4, [SP, #12]
0x1A06	0x1824    ADDS	R4, R4, R0
0x1A08	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 712 :: 		status_wed_scenes|=(shift<<vt_button);
0x1A0C	0xF89D500E  LDRB	R5, [SP, #14]
0x1A10	0x9C04    LDR	R4, [SP, #16]
0x1A12	0xFA04F605  LSL	R6, R4, R5
0x1A16	0x4D15    LDR	R5, [PC, #84]
0x1A18	0x682C    LDR	R4, [R5, #0]
0x1A1A	0x4334    ORRS	R4, R6
0x1A1C	0x602C    STR	R4, [R5, #0]
;RCUHAGER.c, 713 :: 		LongWordToStr(status_wed_scenes, dyna);
0x1A1E	0x490B    LDR	R1, [PC, #44]
0x1A20	0x4620    MOV	R0, R4
0x1A22	0xF7FFF9F7  BL	_LongWordToStr+0
;RCUHAGER.c, 714 :: 		len += putString(dyna);
0x1A26	0x4809    LDR	R0, [PC, #36]
0x1A28	0xF7FEFD06  BL	_SPI_Ethernet_putString+0
0x1A2C	0xF8BD400C  LDRH	R4, [SP, #12]
0x1A30	0x1824    ADDS	R4, R4, R0
0x1A32	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 715 :: 		xuat_32bit(out_relay);
0x1A36	0xE01B    B	#54
0x1A38	0x00F72000  	_getRequest+5
0x1A3C	0x00F82000  	_getRequest+6
0x1A40	0x00F92000  	_getRequest+7
0x1A44	0x6CE90000  	?lstr_19_RCUHAGER+0
0x1A48	0x00142000  	_status_wed_light+0
0x1A4C	0x01562000  	_dyna+0
0x1A50	0x002C2000  	_out_relay+0
0x1A54	0x00112000  	_flag_but_dimer+0
0x1A58	0x6CEB0000  	?lstr_20_RCUHAGER+0
0x1A5C	0x40CE0000  	?lstr_21_RCUHAGER+0
0x1A60	0x00182000  	_status_wed_curtain+0
0x1A64	0x429E0000  	?lstr_22_RCUHAGER+0
0x1A68	0x6CE50000  	?lstr_23_RCUHAGER+0
0x1A6C	0x001C2000  	_status_wed_scenes+0
0x1A70	0x4CBA    LDR	R4, [PC, #744]
0x1A72	0x6824    LDR	R4, [R4, #0]
0x1A74	0x4620    MOV	R0, R4
0x1A76	0xF002F9D3  BL	_xuat_32bit+0
;RCUHAGER.c, 716 :: 		}
0x1A7A	0xE042    B	L_SPI_Ethernet_UserTCP160
L_SPI_Ethernet_UserTCP151:
;RCUHAGER.c, 717 :: 		else if(getRequest[5] == 'f'){
0x1A7C	0x4CB8    LDR	R4, [PC, #736]
0x1A7E	0x7824    LDRB	R4, [R4, #0]
0x1A80	0x2C66    CMP	R4, #102
0x1A82	0xD13E    BNE	L_SPI_Ethernet_UserTCP161
;RCUHAGER.c, 718 :: 		if(isdigit(getRequest[6])){
0x1A84	0x4CB7    LDR	R4, [PC, #732]
0x1A86	0x7824    LDRB	R4, [R4, #0]
0x1A88	0xB2E0    UXTB	R0, R4
0x1A8A	0xF7FFF99F  BL	_isdigit+0
0x1A8E	0xB1D0    CBZ	R0, L_SPI_Ethernet_UserTCP162
;RCUHAGER.c, 719 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x1A90	0x4CB5    LDR	R4, [PC, #724]
0x1A92	0x7824    LDRB	R4, [R4, #0]
0x1A94	0x2C24    CMP	R4, #36
0x1A96	0xD104    BNE	L_SPI_Ethernet_UserTCP163
0x1A98	0x4CB2    LDR	R4, [PC, #712]
0x1A9A	0x7824    LDRB	R4, [R4, #0]
0x1A9C	0x3C30    SUBS	R4, #48
0x1A9E	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP163:
;RCUHAGER.c, 720 :: 		switch (vt_button) {
0x1AA2	0xE003    B	L_SPI_Ethernet_UserTCP164
;RCUHAGER.c, 721 :: 		case 0://S_RELAX
L_SPI_Ethernet_UserTCP166:
;RCUHAGER.c, 722 :: 		break;
0x1AA4	0xE00F    B	L_SPI_Ethernet_UserTCP165
;RCUHAGER.c, 723 :: 		case 1://S_NIGHT
L_SPI_Ethernet_UserTCP167:
;RCUHAGER.c, 724 :: 		break;
0x1AA6	0xE00E    B	L_SPI_Ethernet_UserTCP165
;RCUHAGER.c, 725 :: 		case 2://S_PARTY
L_SPI_Ethernet_UserTCP168:
;RCUHAGER.c, 726 :: 		break;
0x1AA8	0xE00D    B	L_SPI_Ethernet_UserTCP165
;RCUHAGER.c, 727 :: 		default:
L_SPI_Ethernet_UserTCP169:
;RCUHAGER.c, 728 :: 		break;
0x1AAA	0xE00C    B	L_SPI_Ethernet_UserTCP165
;RCUHAGER.c, 729 :: 		}
L_SPI_Ethernet_UserTCP164:
0x1AAC	0xF89D400E  LDRB	R4, [SP, #14]
0x1AB0	0x2C00    CMP	R4, #0
0x1AB2	0xD0F7    BEQ	L_SPI_Ethernet_UserTCP166
0x1AB4	0xF89D400E  LDRB	R4, [SP, #14]
0x1AB8	0x2C01    CMP	R4, #1
0x1ABA	0xD0F4    BEQ	L_SPI_Ethernet_UserTCP167
0x1ABC	0xF89D400E  LDRB	R4, [SP, #14]
0x1AC0	0x2C02    CMP	R4, #2
0x1AC2	0xD0F1    BEQ	L_SPI_Ethernet_UserTCP168
0x1AC4	0xE7F1    B	L_SPI_Ethernet_UserTCP169
L_SPI_Ethernet_UserTCP165:
;RCUHAGER.c, 730 :: 		}
L_SPI_Ethernet_UserTCP162:
;RCUHAGER.c, 731 :: 		len += putConstString("r");
0x1AC6	0x4CA9    LDR	R4, [PC, #676]
0x1AC8	0x4620    MOV	R0, R4
0x1ACA	0xF7FFF947  BL	_SPI_Ethernet_putConstString+0
0x1ACE	0xF8BD400C  LDRH	R4, [SP, #12]
0x1AD2	0x1824    ADDS	R4, R4, R0
0x1AD4	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 732 :: 		status_wed_scenes|=(shift<<vt_button);
0x1AD8	0xF89D500E  LDRB	R5, [SP, #14]
0x1ADC	0x9C04    LDR	R4, [SP, #16]
0x1ADE	0xFA04F605  LSL	R6, R4, R5
0x1AE2	0x4DA3    LDR	R5, [PC, #652]
0x1AE4	0x682C    LDR	R4, [R5, #0]
0x1AE6	0x4334    ORRS	R4, R6
0x1AE8	0x602C    STR	R4, [R5, #0]
;RCUHAGER.c, 733 :: 		LongWordToStr(status_wed_scenes, dyna);
0x1AEA	0x49A2    LDR	R1, [PC, #648]
0x1AEC	0x4620    MOV	R0, R4
0x1AEE	0xF7FFF991  BL	_LongWordToStr+0
;RCUHAGER.c, 734 :: 		len += putString(dyna);
0x1AF2	0x48A0    LDR	R0, [PC, #640]
0x1AF4	0xF7FEFCA0  BL	_SPI_Ethernet_putString+0
0x1AF8	0xF8BD400C  LDRH	R4, [SP, #12]
0x1AFC	0x1824    ADDS	R4, R4, R0
0x1AFE	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 735 :: 		}
L_SPI_Ethernet_UserTCP161:
L_SPI_Ethernet_UserTCP160:
;RCUHAGER.c, 736 :: 		break;
0x1B02	0xF000BADC  B	L_SPI_Ethernet_UserTCP101
;RCUHAGER.c, 737 :: 		case Page_Fan_Speed:
L_SPI_Ethernet_UserTCP170:
;RCUHAGER.c, 738 :: 		if(getRequest[5] == 'o'){
0x1B06	0x4C96    LDR	R4, [PC, #600]
0x1B08	0x7824    LDRB	R4, [R4, #0]
0x1B0A	0x2C6F    CMP	R4, #111
0x1B0C	0xF0408089  BNE	L_SPI_Ethernet_UserTCP171
;RCUHAGER.c, 739 :: 		if(isdigit(getRequest[6])){
0x1B10	0x4C94    LDR	R4, [PC, #592]
0x1B12	0x7824    LDRB	R4, [R4, #0]
0x1B14	0xB2E0    UXTB	R0, R4
0x1B16	0xF7FFF959  BL	_isdigit+0
0x1B1A	0xB1F8    CBZ	R0, L_SPI_Ethernet_UserTCP172
;RCUHAGER.c, 740 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x1B1C	0x4C92    LDR	R4, [PC, #584]
0x1B1E	0x7824    LDRB	R4, [R4, #0]
0x1B20	0x2C24    CMP	R4, #36
0x1B22	0xD104    BNE	L_SPI_Ethernet_UserTCP173
0x1B24	0x4C8F    LDR	R4, [PC, #572]
0x1B26	0x7824    LDRB	R4, [R4, #0]
0x1B28	0x3C30    SUBS	R4, #48
0x1B2A	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP173:
;RCUHAGER.c, 741 :: 		switch (vt_button) {
0x1B2E	0xE004    B	L_SPI_Ethernet_UserTCP174
;RCUHAGER.c, 742 :: 		case 0://FAN_ON_OFF
L_SPI_Ethernet_UserTCP176:
;RCUHAGER.c, 743 :: 		break;
0x1B30	0xE014    B	L_SPI_Ethernet_UserTCP175
;RCUHAGER.c, 744 :: 		case 1://FAN_LOW
L_SPI_Ethernet_UserTCP177:
;RCUHAGER.c, 745 :: 		break;
0x1B32	0xE013    B	L_SPI_Ethernet_UserTCP175
;RCUHAGER.c, 746 :: 		case 2://FAN_MEDIUM
L_SPI_Ethernet_UserTCP178:
;RCUHAGER.c, 747 :: 		break;
0x1B34	0xE012    B	L_SPI_Ethernet_UserTCP175
;RCUHAGER.c, 748 :: 		case 3://FAN_HIGHT
L_SPI_Ethernet_UserTCP179:
;RCUHAGER.c, 749 :: 		break;
0x1B36	0xE011    B	L_SPI_Ethernet_UserTCP175
;RCUHAGER.c, 750 :: 		default:
L_SPI_Ethernet_UserTCP180:
;RCUHAGER.c, 751 :: 		break;
0x1B38	0xE010    B	L_SPI_Ethernet_UserTCP175
;RCUHAGER.c, 752 :: 		}
L_SPI_Ethernet_UserTCP174:
0x1B3A	0xF89D400E  LDRB	R4, [SP, #14]
0x1B3E	0x2C00    CMP	R4, #0
0x1B40	0xD0F6    BEQ	L_SPI_Ethernet_UserTCP176
0x1B42	0xF89D400E  LDRB	R4, [SP, #14]
0x1B46	0x2C01    CMP	R4, #1
0x1B48	0xD0F3    BEQ	L_SPI_Ethernet_UserTCP177
0x1B4A	0xF89D400E  LDRB	R4, [SP, #14]
0x1B4E	0x2C02    CMP	R4, #2
0x1B50	0xD0F0    BEQ	L_SPI_Ethernet_UserTCP178
0x1B52	0xF89D400E  LDRB	R4, [SP, #14]
0x1B56	0x2C03    CMP	R4, #3
0x1B58	0xD0ED    BEQ	L_SPI_Ethernet_UserTCP179
0x1B5A	0xE7ED    B	L_SPI_Ethernet_UserTCP180
L_SPI_Ethernet_UserTCP175:
;RCUHAGER.c, 753 :: 		}
L_SPI_Ethernet_UserTCP172:
;RCUHAGER.c, 754 :: 		len += putConstString("r");
0x1B5C	0x4C86    LDR	R4, [PC, #536]
0x1B5E	0x4620    MOV	R0, R4
0x1B60	0xF7FFF8FC  BL	_SPI_Ethernet_putConstString+0
0x1B64	0xF8BD400C  LDRH	R4, [SP, #12]
0x1B68	0x1824    ADDS	R4, R4, R0
0x1B6A	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 755 :: 		if((out_relay&FAN_L)?1:0)status_wed_fan|=(shift<<1);
0x1B6E	0x4C7B    LDR	R4, [PC, #492]
0x1B70	0x6824    LDR	R4, [R4, #0]
0x1B72	0xF4047400  AND	R4, R4, #512
0x1B76	0xB114    CBZ	R4, L_SPI_Ethernet_UserTCP181
0x1B78	0x2001    MOVS	R0, #1
0x1B7A	0xB240    SXTB	R0, R0
0x1B7C	0xE001    B	L_SPI_Ethernet_UserTCP182
L_SPI_Ethernet_UserTCP181:
0x1B7E	0x2000    MOVS	R0, #0
0x1B80	0xB240    SXTB	R0, R0
L_SPI_Ethernet_UserTCP182:
0x1B82	0xB130    CBZ	R0, L_SPI_Ethernet_UserTCP183
0x1B84	0x9C04    LDR	R4, [SP, #16]
0x1B86	0x0066    LSLS	R6, R4, #1
0x1B88	0x4D7C    LDR	R5, [PC, #496]
0x1B8A	0x682C    LDR	R4, [R5, #0]
0x1B8C	0x4334    ORRS	R4, R6
0x1B8E	0x602C    STR	R4, [R5, #0]
0x1B90	0xE006    B	L_SPI_Ethernet_UserTCP184
L_SPI_Ethernet_UserTCP183:
;RCUHAGER.c, 756 :: 		else status_wed_fan&=~(shift<<1);
0x1B92	0x9C04    LDR	R4, [SP, #16]
0x1B94	0x0064    LSLS	R4, R4, #1
0x1B96	0x43E6    MVN	R6, R4
0x1B98	0x4D78    LDR	R5, [PC, #480]
0x1B9A	0x682C    LDR	R4, [R5, #0]
0x1B9C	0x4034    ANDS	R4, R6
0x1B9E	0x602C    STR	R4, [R5, #0]
L_SPI_Ethernet_UserTCP184:
;RCUHAGER.c, 757 :: 		if((out_relay&FAN_M)?1:0)status_wed_fan|=(shift<<2);
0x1BA0	0x4C6E    LDR	R4, [PC, #440]
0x1BA2	0x6824    LDR	R4, [R4, #0]
0x1BA4	0xF4046480  AND	R4, R4, #1024
0x1BA8	0xB114    CBZ	R4, L_SPI_Ethernet_UserTCP185
0x1BAA	0x2001    MOVS	R0, #1
0x1BAC	0xB240    SXTB	R0, R0
0x1BAE	0xE001    B	L_SPI_Ethernet_UserTCP186
L_SPI_Ethernet_UserTCP185:
0x1BB0	0x2000    MOVS	R0, #0
0x1BB2	0xB240    SXTB	R0, R0
L_SPI_Ethernet_UserTCP186:
0x1BB4	0xB130    CBZ	R0, L_SPI_Ethernet_UserTCP187
0x1BB6	0x9C04    LDR	R4, [SP, #16]
0x1BB8	0x00A6    LSLS	R6, R4, #2
0x1BBA	0x4D70    LDR	R5, [PC, #448]
0x1BBC	0x682C    LDR	R4, [R5, #0]
0x1BBE	0x4334    ORRS	R4, R6
0x1BC0	0x602C    STR	R4, [R5, #0]
0x1BC2	0xE006    B	L_SPI_Ethernet_UserTCP188
L_SPI_Ethernet_UserTCP187:
;RCUHAGER.c, 758 :: 		else status_wed_fan&=~(shift<<2);
0x1BC4	0x9C04    LDR	R4, [SP, #16]
0x1BC6	0x00A4    LSLS	R4, R4, #2
0x1BC8	0x43E6    MVN	R6, R4
0x1BCA	0x4D6C    LDR	R5, [PC, #432]
0x1BCC	0x682C    LDR	R4, [R5, #0]
0x1BCE	0x4034    ANDS	R4, R6
0x1BD0	0x602C    STR	R4, [R5, #0]
L_SPI_Ethernet_UserTCP188:
;RCUHAGER.c, 759 :: 		if((out_relay&FAN_H)?1:0)status_wed_fan|=(shift<<3);
0x1BD2	0x4C62    LDR	R4, [PC, #392]
0x1BD4	0x6824    LDR	R4, [R4, #0]
0x1BD6	0xF4046400  AND	R4, R4, #2048
0x1BDA	0xB114    CBZ	R4, L_SPI_Ethernet_UserTCP189
0x1BDC	0x2001    MOVS	R0, #1
0x1BDE	0xB240    SXTB	R0, R0
0x1BE0	0xE001    B	L_SPI_Ethernet_UserTCP190
L_SPI_Ethernet_UserTCP189:
0x1BE2	0x2000    MOVS	R0, #0
0x1BE4	0xB240    SXTB	R0, R0
L_SPI_Ethernet_UserTCP190:
0x1BE6	0xB130    CBZ	R0, L_SPI_Ethernet_UserTCP191
0x1BE8	0x9C04    LDR	R4, [SP, #16]
0x1BEA	0x00E6    LSLS	R6, R4, #3
0x1BEC	0x4D63    LDR	R5, [PC, #396]
0x1BEE	0x682C    LDR	R4, [R5, #0]
0x1BF0	0x4334    ORRS	R4, R6
0x1BF2	0x602C    STR	R4, [R5, #0]
0x1BF4	0xE006    B	L_SPI_Ethernet_UserTCP192
L_SPI_Ethernet_UserTCP191:
;RCUHAGER.c, 760 :: 		else status_wed_fan&=~(shift<<3);
0x1BF6	0x9C04    LDR	R4, [SP, #16]
0x1BF8	0x00E4    LSLS	R4, R4, #3
0x1BFA	0x43E6    MVN	R6, R4
0x1BFC	0x4D5F    LDR	R5, [PC, #380]
0x1BFE	0x682C    LDR	R4, [R5, #0]
0x1C00	0x4034    ANDS	R4, R6
0x1C02	0x602C    STR	R4, [R5, #0]
L_SPI_Ethernet_UserTCP192:
;RCUHAGER.c, 761 :: 		LongWordToStr(status_wed_fan, dyna);
0x1C04	0x4C5D    LDR	R4, [PC, #372]
0x1C06	0x6824    LDR	R4, [R4, #0]
0x1C08	0x495A    LDR	R1, [PC, #360]
0x1C0A	0x4620    MOV	R0, R4
0x1C0C	0xF7FFF902  BL	_LongWordToStr+0
;RCUHAGER.c, 762 :: 		len += putString(dyna);
0x1C10	0x4858    LDR	R0, [PC, #352]
0x1C12	0xF7FEFC11  BL	_SPI_Ethernet_putString+0
0x1C16	0xF8BD400C  LDRH	R4, [SP, #12]
0x1C1A	0x1824    ADDS	R4, R4, R0
0x1C1C	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 763 :: 		}
0x1C20	0xE08C    B	L_SPI_Ethernet_UserTCP193
L_SPI_Ethernet_UserTCP171:
;RCUHAGER.c, 764 :: 		else if(getRequest[5] == 'f'){
0x1C22	0x4C4F    LDR	R4, [PC, #316]
0x1C24	0x7824    LDRB	R4, [R4, #0]
0x1C26	0x2C66    CMP	R4, #102
0x1C28	0xF0408088  BNE	L_SPI_Ethernet_UserTCP194
;RCUHAGER.c, 765 :: 		if(isdigit(getRequest[6])){
0x1C2C	0x4C4D    LDR	R4, [PC, #308]
0x1C2E	0x7824    LDRB	R4, [R4, #0]
0x1C30	0xB2E0    UXTB	R0, R4
0x1C32	0xF7FFF8CB  BL	_isdigit+0
0x1C36	0xB1F8    CBZ	R0, L_SPI_Ethernet_UserTCP195
;RCUHAGER.c, 766 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x1C38	0x4C4B    LDR	R4, [PC, #300]
0x1C3A	0x7824    LDRB	R4, [R4, #0]
0x1C3C	0x2C24    CMP	R4, #36
0x1C3E	0xD104    BNE	L_SPI_Ethernet_UserTCP196
0x1C40	0x4C48    LDR	R4, [PC, #288]
0x1C42	0x7824    LDRB	R4, [R4, #0]
0x1C44	0x3C30    SUBS	R4, #48
0x1C46	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP196:
;RCUHAGER.c, 767 :: 		switch (vt_button) {
0x1C4A	0xE004    B	L_SPI_Ethernet_UserTCP197
;RCUHAGER.c, 768 :: 		case 0://FAN_ON_OFF
L_SPI_Ethernet_UserTCP199:
;RCUHAGER.c, 769 :: 		break;
0x1C4C	0xE014    B	L_SPI_Ethernet_UserTCP198
;RCUHAGER.c, 770 :: 		case 1://FAN_LOW
L_SPI_Ethernet_UserTCP200:
;RCUHAGER.c, 771 :: 		break;
0x1C4E	0xE013    B	L_SPI_Ethernet_UserTCP198
;RCUHAGER.c, 772 :: 		case 2://FAN_MEDIUM
L_SPI_Ethernet_UserTCP201:
;RCUHAGER.c, 773 :: 		break;
0x1C50	0xE012    B	L_SPI_Ethernet_UserTCP198
;RCUHAGER.c, 774 :: 		case 3://FAN_HIGHT
L_SPI_Ethernet_UserTCP202:
;RCUHAGER.c, 775 :: 		break;
0x1C52	0xE011    B	L_SPI_Ethernet_UserTCP198
;RCUHAGER.c, 776 :: 		default:
L_SPI_Ethernet_UserTCP203:
;RCUHAGER.c, 777 :: 		break;
0x1C54	0xE010    B	L_SPI_Ethernet_UserTCP198
;RCUHAGER.c, 778 :: 		}
L_SPI_Ethernet_UserTCP197:
0x1C56	0xF89D400E  LDRB	R4, [SP, #14]
0x1C5A	0x2C00    CMP	R4, #0
0x1C5C	0xD0F6    BEQ	L_SPI_Ethernet_UserTCP199
0x1C5E	0xF89D400E  LDRB	R4, [SP, #14]
0x1C62	0x2C01    CMP	R4, #1
0x1C64	0xD0F3    BEQ	L_SPI_Ethernet_UserTCP200
0x1C66	0xF89D400E  LDRB	R4, [SP, #14]
0x1C6A	0x2C02    CMP	R4, #2
0x1C6C	0xD0F0    BEQ	L_SPI_Ethernet_UserTCP201
0x1C6E	0xF89D400E  LDRB	R4, [SP, #14]
0x1C72	0x2C03    CMP	R4, #3
0x1C74	0xD0ED    BEQ	L_SPI_Ethernet_UserTCP202
0x1C76	0xE7ED    B	L_SPI_Ethernet_UserTCP203
L_SPI_Ethernet_UserTCP198:
;RCUHAGER.c, 779 :: 		}
L_SPI_Ethernet_UserTCP195:
;RCUHAGER.c, 780 :: 		len += putConstString("r");
0x1C78	0x4C41    LDR	R4, [PC, #260]
0x1C7A	0x4620    MOV	R0, R4
0x1C7C	0xF7FFF86E  BL	_SPI_Ethernet_putConstString+0
0x1C80	0xF8BD400C  LDRH	R4, [SP, #12]
0x1C84	0x1824    ADDS	R4, R4, R0
0x1C86	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 781 :: 		if((out_relay&FAN_L)?1:0)status_wed_fan|=(shift<<1);
0x1C8A	0x4C34    LDR	R4, [PC, #208]
0x1C8C	0x6824    LDR	R4, [R4, #0]
0x1C8E	0xF4047400  AND	R4, R4, #512
0x1C92	0xB114    CBZ	R4, L_SPI_Ethernet_UserTCP204
0x1C94	0x2001    MOVS	R0, #1
0x1C96	0xB240    SXTB	R0, R0
0x1C98	0xE001    B	L_SPI_Ethernet_UserTCP205
L_SPI_Ethernet_UserTCP204:
0x1C9A	0x2000    MOVS	R0, #0
0x1C9C	0xB240    SXTB	R0, R0
L_SPI_Ethernet_UserTCP205:
0x1C9E	0xB130    CBZ	R0, L_SPI_Ethernet_UserTCP206
0x1CA0	0x9C04    LDR	R4, [SP, #16]
0x1CA2	0x0066    LSLS	R6, R4, #1
0x1CA4	0x4D35    LDR	R5, [PC, #212]
0x1CA6	0x682C    LDR	R4, [R5, #0]
0x1CA8	0x4334    ORRS	R4, R6
0x1CAA	0x602C    STR	R4, [R5, #0]
0x1CAC	0xE006    B	L_SPI_Ethernet_UserTCP207
L_SPI_Ethernet_UserTCP206:
;RCUHAGER.c, 782 :: 		else status_wed_fan&=~(shift<<1);
0x1CAE	0x9C04    LDR	R4, [SP, #16]
0x1CB0	0x0064    LSLS	R4, R4, #1
0x1CB2	0x43E6    MVN	R6, R4
0x1CB4	0x4D31    LDR	R5, [PC, #196]
0x1CB6	0x682C    LDR	R4, [R5, #0]
0x1CB8	0x4034    ANDS	R4, R6
0x1CBA	0x602C    STR	R4, [R5, #0]
L_SPI_Ethernet_UserTCP207:
;RCUHAGER.c, 783 :: 		if((out_relay&FAN_M)?1:0)status_wed_fan|=(shift<<2);
0x1CBC	0x4C27    LDR	R4, [PC, #156]
0x1CBE	0x6824    LDR	R4, [R4, #0]
0x1CC0	0xF4046480  AND	R4, R4, #1024
0x1CC4	0xB114    CBZ	R4, L_SPI_Ethernet_UserTCP208
0x1CC6	0x2001    MOVS	R0, #1
0x1CC8	0xB240    SXTB	R0, R0
0x1CCA	0xE001    B	L_SPI_Ethernet_UserTCP209
L_SPI_Ethernet_UserTCP208:
0x1CCC	0x2000    MOVS	R0, #0
0x1CCE	0xB240    SXTB	R0, R0
L_SPI_Ethernet_UserTCP209:
0x1CD0	0xB130    CBZ	R0, L_SPI_Ethernet_UserTCP210
0x1CD2	0x9C04    LDR	R4, [SP, #16]
0x1CD4	0x00A6    LSLS	R6, R4, #2
0x1CD6	0x4D29    LDR	R5, [PC, #164]
0x1CD8	0x682C    LDR	R4, [R5, #0]
0x1CDA	0x4334    ORRS	R4, R6
0x1CDC	0x602C    STR	R4, [R5, #0]
0x1CDE	0xE006    B	L_SPI_Ethernet_UserTCP211
L_SPI_Ethernet_UserTCP210:
;RCUHAGER.c, 784 :: 		else status_wed_fan&=~(shift<<2);
0x1CE0	0x9C04    LDR	R4, [SP, #16]
0x1CE2	0x00A4    LSLS	R4, R4, #2
0x1CE4	0x43E6    MVN	R6, R4
0x1CE6	0x4D25    LDR	R5, [PC, #148]
0x1CE8	0x682C    LDR	R4, [R5, #0]
0x1CEA	0x4034    ANDS	R4, R6
0x1CEC	0x602C    STR	R4, [R5, #0]
L_SPI_Ethernet_UserTCP211:
;RCUHAGER.c, 785 :: 		if((out_relay&FAN_H)?1:0)status_wed_fan|=(shift<<3);
0x1CEE	0x4C1B    LDR	R4, [PC, #108]
0x1CF0	0x6824    LDR	R4, [R4, #0]
0x1CF2	0xF4046400  AND	R4, R4, #2048
0x1CF6	0xB114    CBZ	R4, L_SPI_Ethernet_UserTCP212
0x1CF8	0x2001    MOVS	R0, #1
0x1CFA	0xB240    SXTB	R0, R0
0x1CFC	0xE001    B	L_SPI_Ethernet_UserTCP213
L_SPI_Ethernet_UserTCP212:
0x1CFE	0x2000    MOVS	R0, #0
0x1D00	0xB240    SXTB	R0, R0
L_SPI_Ethernet_UserTCP213:
0x1D02	0xB130    CBZ	R0, L_SPI_Ethernet_UserTCP214
0x1D04	0x9C04    LDR	R4, [SP, #16]
0x1D06	0x00E6    LSLS	R6, R4, #3
0x1D08	0x4D1C    LDR	R5, [PC, #112]
0x1D0A	0x682C    LDR	R4, [R5, #0]
0x1D0C	0x4334    ORRS	R4, R6
0x1D0E	0x602C    STR	R4, [R5, #0]
0x1D10	0xE006    B	L_SPI_Ethernet_UserTCP215
L_SPI_Ethernet_UserTCP214:
;RCUHAGER.c, 786 :: 		else status_wed_fan&=~(shift<<3);
0x1D12	0x9C04    LDR	R4, [SP, #16]
0x1D14	0x00E4    LSLS	R4, R4, #3
0x1D16	0x43E6    MVN	R6, R4
0x1D18	0x4D18    LDR	R5, [PC, #96]
0x1D1A	0x682C    LDR	R4, [R5, #0]
0x1D1C	0x4034    ANDS	R4, R6
0x1D1E	0x602C    STR	R4, [R5, #0]
L_SPI_Ethernet_UserTCP215:
;RCUHAGER.c, 787 :: 		LongWordToStr(status_wed_fan, dyna);
0x1D20	0x4C16    LDR	R4, [PC, #88]
0x1D22	0x6824    LDR	R4, [R4, #0]
0x1D24	0x4913    LDR	R1, [PC, #76]
0x1D26	0x4620    MOV	R0, R4
0x1D28	0xF7FFF874  BL	_LongWordToStr+0
;RCUHAGER.c, 788 :: 		len += putString(dyna);
0x1D2C	0x4811    LDR	R0, [PC, #68]
0x1D2E	0xF7FEFB83  BL	_SPI_Ethernet_putString+0
0x1D32	0xF8BD400C  LDRH	R4, [SP, #12]
0x1D36	0x1824    ADDS	R4, R4, R0
0x1D38	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 789 :: 		}
L_SPI_Ethernet_UserTCP194:
L_SPI_Ethernet_UserTCP193:
;RCUHAGER.c, 790 :: 		break;
0x1D3C	0xE1BF    B	L_SPI_Ethernet_UserTCP101
;RCUHAGER.c, 791 :: 		case Page_Dimer_Extant:
L_SPI_Ethernet_UserTCP216:
;RCUHAGER.c, 792 :: 		if(getRequest[5] == 'o'){
0x1D3E	0x4C08    LDR	R4, [PC, #32]
0x1D40	0x7824    LDRB	R4, [R4, #0]
0x1D42	0x2C6F    CMP	R4, #111
0x1D44	0xF0408065  BNE	L_SPI_Ethernet_UserTCP217
;RCUHAGER.c, 793 :: 		if(isdigit(getRequest[6])){
0x1D48	0x4C06    LDR	R4, [PC, #24]
0x1D4A	0x7824    LDRB	R4, [R4, #0]
0x1D4C	0xB2E0    UXTB	R0, R4
0x1D4E	0xF7FFF83D  BL	_isdigit+0
0x1D52	0x2800    CMP	R0, #0
0x1D54	0xD03E    BEQ	L_SPI_Ethernet_UserTCP218
;RCUHAGER.c, 794 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x1D56	0x4C04    LDR	R4, [PC, #16]
0x1D58	0x7824    LDRB	R4, [R4, #0]
0x1D5A	0xE013    B	#38
0x1D5C	0x002C2000  	_out_relay+0
0x1D60	0x00F72000  	_getRequest+5
0x1D64	0x00F82000  	_getRequest+6
0x1D68	0x00F92000  	_getRequest+7
0x1D6C	0x2AAA0000  	?lstr_24_RCUHAGER+0
0x1D70	0x001C2000  	_status_wed_scenes+0
0x1D74	0x01562000  	_dyna+0
0x1D78	0x0E120000  	?lstr_25_RCUHAGER+0
0x1D7C	0x00202000  	_status_wed_fan+0
0x1D80	0x0DE20000  	?lstr_26_RCUHAGER+0
0x1D84	0x2C24    CMP	R4, #36
0x1D86	0xD104    BNE	L_SPI_Ethernet_UserTCP219
0x1D88	0x4C8F    LDR	R4, [PC, #572]
0x1D8A	0x7824    LDRB	R4, [R4, #0]
0x1D8C	0x3C30    SUBS	R4, #48
0x1D8E	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP219:
;RCUHAGER.c, 795 :: 		switch (vt_button) {
0x1D92	0xE006    B	L_SPI_Ethernet_UserTCP220
;RCUHAGER.c, 796 :: 		case 0:
L_SPI_Ethernet_UserTCP222:
;RCUHAGER.c, 797 :: 		break;
0x1D94	0xE01E    B	L_SPI_Ethernet_UserTCP221
;RCUHAGER.c, 798 :: 		case 1:
L_SPI_Ethernet_UserTCP223:
;RCUHAGER.c, 799 :: 		break;
0x1D96	0xE01D    B	L_SPI_Ethernet_UserTCP221
;RCUHAGER.c, 800 :: 		case 2:
L_SPI_Ethernet_UserTCP224:
;RCUHAGER.c, 801 :: 		break;
0x1D98	0xE01C    B	L_SPI_Ethernet_UserTCP221
;RCUHAGER.c, 802 :: 		case 3:
L_SPI_Ethernet_UserTCP225:
;RCUHAGER.c, 803 :: 		break;
0x1D9A	0xE01B    B	L_SPI_Ethernet_UserTCP221
;RCUHAGER.c, 804 :: 		case 4:
L_SPI_Ethernet_UserTCP226:
;RCUHAGER.c, 805 :: 		break;
0x1D9C	0xE01A    B	L_SPI_Ethernet_UserTCP221
;RCUHAGER.c, 806 :: 		case 5:
L_SPI_Ethernet_UserTCP227:
;RCUHAGER.c, 807 :: 		break;
0x1D9E	0xE019    B	L_SPI_Ethernet_UserTCP221
;RCUHAGER.c, 808 :: 		default:
L_SPI_Ethernet_UserTCP228:
;RCUHAGER.c, 809 :: 		break;
0x1DA0	0xE018    B	L_SPI_Ethernet_UserTCP221
;RCUHAGER.c, 810 :: 		}
L_SPI_Ethernet_UserTCP220:
0x1DA2	0xF89D400E  LDRB	R4, [SP, #14]
0x1DA6	0x2C00    CMP	R4, #0
0x1DA8	0xD0F4    BEQ	L_SPI_Ethernet_UserTCP222
0x1DAA	0xF89D400E  LDRB	R4, [SP, #14]
0x1DAE	0x2C01    CMP	R4, #1
0x1DB0	0xD0F1    BEQ	L_SPI_Ethernet_UserTCP223
0x1DB2	0xF89D400E  LDRB	R4, [SP, #14]
0x1DB6	0x2C02    CMP	R4, #2
0x1DB8	0xD0EE    BEQ	L_SPI_Ethernet_UserTCP224
0x1DBA	0xF89D400E  LDRB	R4, [SP, #14]
0x1DBE	0x2C03    CMP	R4, #3
0x1DC0	0xD0EB    BEQ	L_SPI_Ethernet_UserTCP225
0x1DC2	0xF89D400E  LDRB	R4, [SP, #14]
0x1DC6	0x2C04    CMP	R4, #4
0x1DC8	0xD0E8    BEQ	L_SPI_Ethernet_UserTCP226
0x1DCA	0xF89D400E  LDRB	R4, [SP, #14]
0x1DCE	0x2C05    CMP	R4, #5
0x1DD0	0xD0E5    BEQ	L_SPI_Ethernet_UserTCP227
0x1DD2	0xE7E5    B	L_SPI_Ethernet_UserTCP228
L_SPI_Ethernet_UserTCP221:
;RCUHAGER.c, 811 :: 		}
L_SPI_Ethernet_UserTCP218:
;RCUHAGER.c, 812 :: 		len += putConstString("r");
0x1DD4	0x4C7D    LDR	R4, [PC, #500]
0x1DD6	0x4620    MOV	R0, R4
0x1DD8	0xF7FEFFC0  BL	_SPI_Ethernet_putConstString+0
0x1DDC	0xF8BD400C  LDRH	R4, [SP, #12]
0x1DE0	0x1824    ADDS	R4, R4, R0
0x1DE2	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 813 :: 		status_wed_dimer|=(shift<<vt_button);
0x1DE6	0xF89D500E  LDRB	R5, [SP, #14]
0x1DEA	0x9C04    LDR	R4, [SP, #16]
0x1DEC	0xFA04F605  LSL	R6, R4, R5
0x1DF0	0x4D77    LDR	R5, [PC, #476]
0x1DF2	0x682C    LDR	R4, [R5, #0]
0x1DF4	0x4334    ORRS	R4, R6
0x1DF6	0x602C    STR	R4, [R5, #0]
;RCUHAGER.c, 814 :: 		LongWordToStr(status_wed_dimer, dyna);
0x1DF8	0x4976    LDR	R1, [PC, #472]
0x1DFA	0x4620    MOV	R0, R4
0x1DFC	0xF7FFF80A  BL	_LongWordToStr+0
;RCUHAGER.c, 815 :: 		len += putString(dyna);
0x1E00	0x4874    LDR	R0, [PC, #464]
0x1E02	0xF7FEFB19  BL	_SPI_Ethernet_putString+0
0x1E06	0xF8BD400C  LDRH	R4, [SP, #12]
0x1E0A	0x1824    ADDS	R4, R4, R0
0x1E0C	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 816 :: 		}
0x1E10	0xE077    B	L_SPI_Ethernet_UserTCP229
L_SPI_Ethernet_UserTCP217:
;RCUHAGER.c, 817 :: 		else if(getRequest[5] == 'f'){
0x1E12	0x4C71    LDR	R4, [PC, #452]
0x1E14	0x7824    LDRB	R4, [R4, #0]
0x1E16	0x2C66    CMP	R4, #102
0x1E18	0xF0408073  BNE	L_SPI_Ethernet_UserTCP230
;RCUHAGER.c, 818 :: 		if(isdigit(getRequest[6])){
0x1E1C	0x4C6A    LDR	R4, [PC, #424]
0x1E1E	0x7824    LDRB	R4, [R4, #0]
0x1E20	0xB2E0    UXTB	R0, R4
0x1E22	0xF7FEFFD3  BL	_isdigit+0
0x1E26	0x2800    CMP	R0, #0
0x1E28	0xF000804D  BEQ	L_SPI_Ethernet_UserTCP231
;RCUHAGER.c, 819 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x1E2C	0x4C6B    LDR	R4, [PC, #428]
0x1E2E	0x7824    LDRB	R4, [R4, #0]
0x1E30	0x2C24    CMP	R4, #36
0x1E32	0xD104    BNE	L_SPI_Ethernet_UserTCP232
0x1E34	0x4C64    LDR	R4, [PC, #400]
0x1E36	0x7824    LDRB	R4, [R4, #0]
0x1E38	0x3C30    SUBS	R4, #48
0x1E3A	0xF88D400E  STRB	R4, [SP, #14]
L_SPI_Ethernet_UserTCP232:
;RCUHAGER.c, 820 :: 		switch (vt_button) {
0x1E3E	0xE029    B	L_SPI_Ethernet_UserTCP233
;RCUHAGER.c, 821 :: 		case 0://up1
L_SPI_Ethernet_UserTCP235:
;RCUHAGER.c, 822 :: 		flag_dimer_ex[1]=0;
0x1E40	0x2500    MOVS	R5, #0
0x1E42	0x4C67    LDR	R4, [PC, #412]
0x1E44	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 823 :: 		count_time_dimer_ex[1]=0;
0x1E46	0x2500    MOVS	R5, #0
0x1E48	0x4C66    LDR	R4, [PC, #408]
0x1E4A	0x6025    STR	R5, [R4, #0]
;RCUHAGER.c, 824 :: 		DIM2_EVERGREEN = 0;
0x1E4C	0x2500    MOVS	R5, #0
0x1E4E	0x4C66    LDR	R4, [PC, #408]
0x1E50	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 825 :: 		break;
0x1E52	0xE038    B	L_SPI_Ethernet_UserTCP234
;RCUHAGER.c, 826 :: 		case 1://dow1
L_SPI_Ethernet_UserTCP236:
;RCUHAGER.c, 827 :: 		flag_dimer_ex[1]=0;
0x1E54	0x2500    MOVS	R5, #0
0x1E56	0x4C62    LDR	R4, [PC, #392]
0x1E58	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 828 :: 		count_time_dimer_ex[1]=0;
0x1E5A	0x2500    MOVS	R5, #0
0x1E5C	0x4C61    LDR	R4, [PC, #388]
0x1E5E	0x6025    STR	R5, [R4, #0]
;RCUHAGER.c, 829 :: 		DIM2_EVERGREEN = 0;
0x1E60	0x2500    MOVS	R5, #0
0x1E62	0x4C61    LDR	R4, [PC, #388]
0x1E64	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 830 :: 		break;
0x1E66	0xE02E    B	L_SPI_Ethernet_UserTCP234
;RCUHAGER.c, 831 :: 		case 2://up34
L_SPI_Ethernet_UserTCP237:
;RCUHAGER.c, 835 :: 		flag_dimer_ex[2]=0;
0x1E68	0x2500    MOVS	R5, #0
0x1E6A	0x4C60    LDR	R4, [PC, #384]
0x1E6C	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 836 :: 		count_time_dimer_ex[2]=0;
0x1E6E	0x2500    MOVS	R5, #0
0x1E70	0x4C5F    LDR	R4, [PC, #380]
0x1E72	0x6025    STR	R5, [R4, #0]
;RCUHAGER.c, 837 :: 		DIM4_EVERGREEN = 0;
0x1E74	0x2500    MOVS	R5, #0
0x1E76	0x4C5F    LDR	R4, [PC, #380]
0x1E78	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 838 :: 		break;
0x1E7A	0xE024    B	L_SPI_Ethernet_UserTCP234
;RCUHAGER.c, 839 :: 		case 3://down34
L_SPI_Ethernet_UserTCP238:
;RCUHAGER.c, 842 :: 		flag_dimer_ex[2]=0;
0x1E7C	0x2500    MOVS	R5, #0
0x1E7E	0x4C5B    LDR	R4, [PC, #364]
0x1E80	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 843 :: 		count_time_dimer_ex[2]=0;
0x1E82	0x2500    MOVS	R5, #0
0x1E84	0x4C5A    LDR	R4, [PC, #360]
0x1E86	0x6025    STR	R5, [R4, #0]
;RCUHAGER.c, 844 :: 		DIM4_EVERGREEN = 0;
0x1E88	0x2500    MOVS	R5, #0
0x1E8A	0x4C5A    LDR	R4, [PC, #360]
0x1E8C	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 845 :: 		break;
0x1E8E	0xE01A    B	L_SPI_Ethernet_UserTCP234
;RCUHAGER.c, 846 :: 		case 4://up3
L_SPI_Ethernet_UserTCP239:
;RCUHAGER.c, 849 :: 		break;
0x1E90	0xE019    B	L_SPI_Ethernet_UserTCP234
;RCUHAGER.c, 850 :: 		case 5://down3
L_SPI_Ethernet_UserTCP240:
;RCUHAGER.c, 853 :: 		default:
L_SPI_Ethernet_UserTCP241:
;RCUHAGER.c, 854 :: 		break;
0x1E92	0xE018    B	L_SPI_Ethernet_UserTCP234
;RCUHAGER.c, 855 :: 		}
L_SPI_Ethernet_UserTCP233:
0x1E94	0xF89D400E  LDRB	R4, [SP, #14]
0x1E98	0x2C00    CMP	R4, #0
0x1E9A	0xD0D1    BEQ	L_SPI_Ethernet_UserTCP235
0x1E9C	0xF89D400E  LDRB	R4, [SP, #14]
0x1EA0	0x2C01    CMP	R4, #1
0x1EA2	0xD0D7    BEQ	L_SPI_Ethernet_UserTCP236
0x1EA4	0xF89D400E  LDRB	R4, [SP, #14]
0x1EA8	0x2C02    CMP	R4, #2
0x1EAA	0xD0DD    BEQ	L_SPI_Ethernet_UserTCP237
0x1EAC	0xF89D400E  LDRB	R4, [SP, #14]
0x1EB0	0x2C03    CMP	R4, #3
0x1EB2	0xD0E3    BEQ	L_SPI_Ethernet_UserTCP238
0x1EB4	0xF89D400E  LDRB	R4, [SP, #14]
0x1EB8	0x2C04    CMP	R4, #4
0x1EBA	0xD0E9    BEQ	L_SPI_Ethernet_UserTCP239
0x1EBC	0xF89D400E  LDRB	R4, [SP, #14]
0x1EC0	0x2C05    CMP	R4, #5
0x1EC2	0xD0E6    BEQ	L_SPI_Ethernet_UserTCP240
0x1EC4	0xE7E5    B	L_SPI_Ethernet_UserTCP241
L_SPI_Ethernet_UserTCP234:
;RCUHAGER.c, 856 :: 		}
L_SPI_Ethernet_UserTCP231:
;RCUHAGER.c, 857 :: 		len += putConstString("r");
0x1EC6	0x4C4C    LDR	R4, [PC, #304]
0x1EC8	0x4620    MOV	R0, R4
0x1ECA	0xF7FEFF47  BL	_SPI_Ethernet_putConstString+0
0x1ECE	0xF8BD400C  LDRH	R4, [SP, #12]
0x1ED2	0x1824    ADDS	R4, R4, R0
0x1ED4	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 858 :: 		status_wed_dimer&=~(shift<<vt_button);
0x1ED8	0xF89D500E  LDRB	R5, [SP, #14]
0x1EDC	0x9C04    LDR	R4, [SP, #16]
0x1EDE	0x40AC    LSLS	R4, R5
0x1EE0	0x43E6    MVN	R6, R4
0x1EE2	0x4D3B    LDR	R5, [PC, #236]
0x1EE4	0x682C    LDR	R4, [R5, #0]
0x1EE6	0x4034    ANDS	R4, R6
0x1EE8	0x602C    STR	R4, [R5, #0]
;RCUHAGER.c, 859 :: 		LongWordToStr(status_wed_dimer, dyna);
0x1EEA	0x493A    LDR	R1, [PC, #232]
0x1EEC	0x4620    MOV	R0, R4
0x1EEE	0xF7FEFF91  BL	_LongWordToStr+0
;RCUHAGER.c, 860 :: 		len += putString(dyna);
0x1EF2	0x4838    LDR	R0, [PC, #224]
0x1EF4	0xF7FEFAA0  BL	_SPI_Ethernet_putString+0
0x1EF8	0xF8BD400C  LDRH	R4, [SP, #12]
0x1EFC	0x1824    ADDS	R4, R4, R0
0x1EFE	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 861 :: 		}
L_SPI_Ethernet_UserTCP230:
L_SPI_Ethernet_UserTCP229:
;RCUHAGER.c, 862 :: 		break;
0x1F02	0xE0DC    B	L_SPI_Ethernet_UserTCP101
;RCUHAGER.c, 863 :: 		case Page_Device_Extant:
L_SPI_Ethernet_UserTCP242:
;RCUHAGER.c, 864 :: 		if(getRequest[5] == 'd'){
0x1F04	0x4C34    LDR	R4, [PC, #208]
0x1F06	0x7824    LDRB	R4, [R4, #0]
0x1F08	0x2C64    CMP	R4, #100
0x1F0A	0xF040805A  BNE	L_SPI_Ethernet_UserTCP243
;RCUHAGER.c, 865 :: 		if(isdigit(getRequest[6])){
0x1F0E	0x4C2E    LDR	R4, [PC, #184]
0x1F10	0x7824    LDRB	R4, [R4, #0]
0x1F12	0xB2E0    UXTB	R0, R4
0x1F14	0xF7FEFF5A  BL	_isdigit+0
0x1F18	0x2800    CMP	R0, #0
0x1F1A	0xF0008049  BEQ	L_SPI_Ethernet_UserTCP244
;RCUHAGER.c, 866 :: 		if(getRequest[7]=='$')vt_button=getRequest[6]-'0';
0x1F1E	0x4C2F    LDR	R4, [PC, #188]
0x1F20	0x7824    LDRB	R4, [R4, #0]
0x1F22	0x2C24    CMP	R4, #36
0x1F24	0xD100    BNE	L_SPI_Ethernet_UserTCP245
0x1F26	0xE008    B	L_SPI_Ethernet_UserTCP246
L_SPI_Ethernet_UserTCP245:
;RCUHAGER.c, 867 :: 		else if(getRequest[8]=='$')vt_button=chuoi_so(getRequest,6,7);
0x1F28	0x4C34    LDR	R4, [PC, #208]
0x1F2A	0x7824    LDRB	R4, [R4, #0]
0x1F2C	0x2C24    CMP	R4, #36
0x1F2E	0xD104    BNE	L_SPI_Ethernet_UserTCP247
0x1F30	0x2207    MOVS	R2, #7
0x1F32	0x2106    MOVS	R1, #6
0x1F34	0x4832    LDR	R0, [PC, #200]
0x1F36	0xF7FEFDFD  BL	_chuoi_so+0
L_SPI_Ethernet_UserTCP247:
L_SPI_Ethernet_UserTCP246:
;RCUHAGER.c, 872 :: 		if(getRequest[6]=='0'){
0x1F3A	0x4C23    LDR	R4, [PC, #140]
0x1F3C	0x7824    LDRB	R4, [R4, #0]
0x1F3E	0x2C30    CMP	R4, #48
0x1F40	0xD106    BNE	L_SPI_Ethernet_UserTCP248
;RCUHAGER.c, 873 :: 		ETHERNET_BUTTON_DEVICE_0=1;
0x1F42	0x2501    MOVS	R5, #1
0x1F44	0x4C2F    LDR	R4, [PC, #188]
0x1F46	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 874 :: 		ETHERNET_BUTTON_DIM0++;   // ADD PLUS VALUE4CHANNEL
0x1F48	0x4D2F    LDR	R5, [PC, #188]
0x1F4A	0x782C    LDRB	R4, [R5, #0]
0x1F4C	0x1C64    ADDS	R4, R4, #1
0x1F4E	0x702C    STRB	R4, [R5, #0]
;RCUHAGER.c, 875 :: 		}
L_SPI_Ethernet_UserTCP248:
;RCUHAGER.c, 876 :: 		if(getRequest[6]=='1'){
0x1F50	0x4C1D    LDR	R4, [PC, #116]
0x1F52	0x7824    LDRB	R4, [R4, #0]
0x1F54	0x2C31    CMP	R4, #49
0x1F56	0xD107    BNE	L_SPI_Ethernet_UserTCP249
;RCUHAGER.c, 877 :: 		ETHERNET_BUTTON_DEVICE_1=1;
0x1F58	0x2501    MOVS	R5, #1
0x1F5A	0x4C2C    LDR	R4, [PC, #176]
0x1F5C	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 878 :: 		ETHERNET_BUTTON_DIM1^=1;
0x1F5E	0x4D2C    LDR	R5, [PC, #176]
0x1F60	0x782C    LDRB	R4, [R5, #0]
0x1F62	0xF0840401  EOR	R4, R4, #1
0x1F66	0x702C    STRB	R4, [R5, #0]
;RCUHAGER.c, 879 :: 		}
L_SPI_Ethernet_UserTCP249:
;RCUHAGER.c, 880 :: 		if(getRequest[6]=='2'){
0x1F68	0x4C17    LDR	R4, [PC, #92]
0x1F6A	0x7824    LDRB	R4, [R4, #0]
0x1F6C	0x2C32    CMP	R4, #50
0x1F6E	0xD107    BNE	L_SPI_Ethernet_UserTCP250
;RCUHAGER.c, 881 :: 		ETHERNET_BUTTON_DEVICE_2=1;
0x1F70	0x2501    MOVS	R5, #1
0x1F72	0x4C28    LDR	R4, [PC, #160]
0x1F74	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 882 :: 		ETHERNET_BUTTON_DIM2^=1;
0x1F76	0x4D28    LDR	R5, [PC, #160]
0x1F78	0x782C    LDRB	R4, [R5, #0]
0x1F7A	0xF0840401  EOR	R4, R4, #1
0x1F7E	0x702C    STRB	R4, [R5, #0]
;RCUHAGER.c, 883 :: 		}
L_SPI_Ethernet_UserTCP250:
;RCUHAGER.c, 884 :: 		if(getRequest[6]=='3'){
0x1F80	0x4C11    LDR	R4, [PC, #68]
0x1F82	0x7824    LDRB	R4, [R4, #0]
0x1F84	0x2C33    CMP	R4, #51
0x1F86	0xD107    BNE	L_SPI_Ethernet_UserTCP251
;RCUHAGER.c, 885 :: 		ETHERNET_BUTTON_DEVICE_3=1;
0x1F88	0x2501    MOVS	R5, #1
0x1F8A	0x4C24    LDR	R4, [PC, #144]
0x1F8C	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 886 :: 		ETHERNET_BUTTON_DIM3^=1;
0x1F8E	0x4D24    LDR	R5, [PC, #144]
0x1F90	0x782C    LDRB	R4, [R5, #0]
0x1F92	0xF0840401  EOR	R4, R4, #1
0x1F96	0x702C    STRB	R4, [R5, #0]
;RCUHAGER.c, 887 :: 		}
L_SPI_Ethernet_UserTCP251:
;RCUHAGER.c, 888 :: 		if(getRequest[6]=='4'){
0x1F98	0x4C0B    LDR	R4, [PC, #44]
0x1F9A	0x7824    LDRB	R4, [R4, #0]
0x1F9C	0x2C34    CMP	R4, #52
0x1F9E	0xD107    BNE	L_SPI_Ethernet_UserTCP252
;RCUHAGER.c, 889 :: 		ETHERNET_BUTTON_DEVICE_4=1;
0x1FA0	0x2501    MOVS	R5, #1
0x1FA2	0x4C20    LDR	R4, [PC, #128]
0x1FA4	0x7025    STRB	R5, [R4, #0]
;RCUHAGER.c, 890 :: 		ETHERNET_BUTTON_DIM4^=1;
0x1FA6	0x4D20    LDR	R5, [PC, #128]
0x1FA8	0x782C    LDRB	R4, [R5, #0]
0x1FAA	0xF0840401  EOR	R4, R4, #1
0x1FAE	0x702C    STRB	R4, [R5, #0]
;RCUHAGER.c, 891 :: 		}
L_SPI_Ethernet_UserTCP252:
;RCUHAGER.c, 892 :: 		}
L_SPI_Ethernet_UserTCP244:
;RCUHAGER.c, 895 :: 		len += putConstString("r");
0x1FB0	0x4C1E    LDR	R4, [PC, #120]
0x1FB2	0x4620    MOV	R0, R4
0x1FB4	0xF7FEFED2  BL	_SPI_Ethernet_putConstString+0
0x1FB8	0xF8BD400C  LDRH	R4, [SP, #12]
0x1FBC	0x1824    ADDS	R4, R4, R0
0x1FBE	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 901 :: 		}
L_SPI_Ethernet_UserTCP243:
;RCUHAGER.c, 902 :: 		break;
0x1FC2	0xE07C    B	L_SPI_Ethernet_UserTCP101
0x1FC4	0xF000B834  B	#104
0x1FC8	0x00F82000  	_getRequest+6
0x1FCC	0x0B5E0000  	?lstr_27_RCUHAGER+0
0x1FD0	0x00242000  	_status_wed_dimer+0
0x1FD4	0x01562000  	_dyna+0
0x1FD8	0x00F72000  	_getRequest+5
0x1FDC	0x00F92000  	_getRequest+7
0x1FE0	0x00312000  	_flag_dimer_ex+1
0x1FE4	0x00382000  	_count_time_dimer_ex+4
0x1FE8	0x00122000  	_DIM2_EVERGREEN+0
0x1FEC	0x00322000  	_flag_dimer_ex+2
0x1FF0	0x003C2000  	_count_time_dimer_ex+8
0x1FF4	0x00132000  	_DIM4_EVERGREEN+0
0x1FF8	0x29B20000  	?lstr_28_RCUHAGER+0
0x1FFC	0x00FA2000  	_getRequest+8
0x2000	0x00F22000  	_getRequest+0
0x2004	0x00442000  	_ETHERNET_BUTTON_DEVICE_0+0
0x2008	0x00452000  	_ETHERNET_BUTTON_DIM0+0
0x200C	0x00462000  	_ETHERNET_BUTTON_DEVICE_1+0
0x2010	0x00472000  	_ETHERNET_BUTTON_DIM1+0
0x2014	0x00482000  	_ETHERNET_BUTTON_DEVICE_2+0
0x2018	0x00492000  	_ETHERNET_BUTTON_DIM2+0
0x201C	0x004A2000  	_ETHERNET_BUTTON_DEVICE_3+0
0x2020	0x004B2000  	_ETHERNET_BUTTON_DIM3+0
0x2024	0x004C2000  	_ETHERNET_BUTTON_DEVICE_4+0
0x2028	0x004D2000  	_ETHERNET_BUTTON_DIM4+0
0x202C	0x23120000  	?lstr_29_RCUHAGER+0
;RCUHAGER.c, 903 :: 		case Page_Setting:
L_SPI_Ethernet_UserTCP253:
;RCUHAGER.c, 905 :: 		copyBuf(getRequest,buf,40);   // WHY ? = 40
0x2030	0x2228    MOVS	R2, #40
0x2032	0x49A2    LDR	R1, [PC, #648]
0x2034	0x48A2    LDR	R0, [PC, #648]
0x2036	0xF7FEFA37  BL	_copyBuf+0
;RCUHAGER.c, 918 :: 		saveIP(buf);
0x203A	0x48A0    LDR	R0, [PC, #640]
0x203C	0xF7FEFB32  BL	_saveIP+0
;RCUHAGER.c, 919 :: 		if(getRequest[5] == 'f'){
0x2040	0x4CA0    LDR	R4, [PC, #640]
0x2042	0x7824    LDRB	R4, [R4, #0]
0x2044	0x2C66    CMP	R4, #102
0x2046	0xD110    BNE	L_SPI_Ethernet_UserTCP254
;RCUHAGER.c, 920 :: 		len += putConstString("r");
0x2048	0x4C9F    LDR	R4, [PC, #636]
0x204A	0x4620    MOV	R0, R4
0x204C	0xF7FEFE86  BL	_SPI_Ethernet_putConstString+0
0x2050	0xF8BD400C  LDRH	R4, [SP, #12]
0x2054	0x1824    ADDS	R4, R4, R0
0x2056	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 921 :: 		len += putString(dyna);
0x205A	0x489C    LDR	R0, [PC, #624]
0x205C	0xF7FEF9EC  BL	_SPI_Ethernet_putString+0
0x2060	0xF8BD400C  LDRH	R4, [SP, #12]
0x2064	0x1824    ADDS	R4, R4, R0
0x2066	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 922 :: 		}
L_SPI_Ethernet_UserTCP254:
;RCUHAGER.c, 923 :: 		break;
0x206A	0xE028    B	L_SPI_Ethernet_UserTCP101
;RCUHAGER.c, 924 :: 		default:
L_SPI_Ethernet_UserTCP255:
;RCUHAGER.c, 925 :: 		break;
0x206C	0xE027    B	L_SPI_Ethernet_UserTCP101
;RCUHAGER.c, 926 :: 		}
L_SPI_Ethernet_UserTCP100:
0x206E	0x4C98    LDR	R4, [PC, #608]
0x2070	0x8824    LDRH	R4, [R4, #0]
0x2072	0x2C01    CMP	R4, #1
0x2074	0xF43FAB18  BEQ	L_SPI_Ethernet_UserTCP102
0x2078	0x4C95    LDR	R4, [PC, #596]
0x207A	0x8824    LDRH	R4, [R4, #0]
0x207C	0x2C02    CMP	R4, #2
0x207E	0xF43FAB5B  BEQ	L_SPI_Ethernet_UserTCP104
0x2082	0x4C93    LDR	R4, [PC, #588]
0x2084	0x8824    LDRH	R4, [R4, #0]
0x2086	0x2C03    CMP	R4, #3
0x2088	0xF43FABFF  BEQ	L_SPI_Ethernet_UserTCP128
0x208C	0x4C90    LDR	R4, [PC, #576]
0x208E	0x8824    LDRH	R4, [R4, #0]
0x2090	0x2C04    CMP	R4, #4
0x2092	0xF43FAC8D  BEQ	L_SPI_Ethernet_UserTCP150
0x2096	0x4C8E    LDR	R4, [PC, #568]
0x2098	0x8824    LDRH	R4, [R4, #0]
0x209A	0x2C05    CMP	R4, #5
0x209C	0xF43FAD33  BEQ	L_SPI_Ethernet_UserTCP170
0x20A0	0x4C8B    LDR	R4, [PC, #556]
0x20A2	0x8824    LDRH	R4, [R4, #0]
0x20A4	0x2C06    CMP	R4, #6
0x20A6	0xF43FAE4A  BEQ	L_SPI_Ethernet_UserTCP216
0x20AA	0x4C89    LDR	R4, [PC, #548]
0x20AC	0x8824    LDRH	R4, [R4, #0]
0x20AE	0x2C07    CMP	R4, #7
0x20B0	0xF43FAF28  BEQ	L_SPI_Ethernet_UserTCP242
0x20B4	0x4C86    LDR	R4, [PC, #536]
0x20B6	0x8824    LDRH	R4, [R4, #0]
0x20B8	0x2C08    CMP	R4, #8
0x20BA	0xD0B9    BEQ	L_SPI_Ethernet_UserTCP253
0x20BC	0xE7D6    B	L_SPI_Ethernet_UserTCP255
L_SPI_Ethernet_UserTCP101:
;RCUHAGER.c, 927 :: 		if(len == 0){
0x20BE	0xF8BD400C  LDRH	R4, [SP, #12]
0x20C2	0x2C00    CMP	R4, #0
0x20C4	0xF04080F4  BNE	L_SPI_Ethernet_UserTCP256
;RCUHAGER.c, 928 :: 		len =  putConstString(httpHeader);
0x20C8	0x4882    LDR	R0, [PC, #520]
0x20CA	0xF7FEFE47  BL	_SPI_Ethernet_putConstString+0
0x20CE	0xF8AD000C  STRH	R0, [SP, #12]
;RCUHAGER.c, 929 :: 		len += putConstString(httpMimeTypeHTML);
0x20D2	0x4881    LDR	R0, [PC, #516]
0x20D4	0xF7FEFE42  BL	_SPI_Ethernet_putConstString+0
0x20D8	0xF8BD400C  LDRH	R4, [SP, #12]
0x20DC	0x1824    ADDS	R4, R4, R0
0x20DE	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 930 :: 		switch (index_page) {
0x20E2	0xE0B4    B	L_SPI_Ethernet_UserTCP257
;RCUHAGER.c, 931 :: 		case Page_Login:
L_SPI_Ethernet_UserTCP259:
;RCUHAGER.c, 932 :: 		len += putConstString(LoginPage);
0x20E4	0x4C7D    LDR	R4, [PC, #500]
0x20E6	0x6824    LDR	R4, [R4, #0]
0x20E8	0x4620    MOV	R0, R4
0x20EA	0xF7FEFE37  BL	_SPI_Ethernet_putConstString+0
0x20EE	0xF8BD400C  LDRH	R4, [SP, #12]
0x20F2	0x1824    ADDS	R4, R4, R0
0x20F4	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 933 :: 		break;
0x20F8	0xE0DA    B	L_SPI_Ethernet_UserTCP258
;RCUHAGER.c, 934 :: 		case Page_Service:
L_SPI_Ethernet_UserTCP260:
;RCUHAGER.c, 936 :: 		len += putConstString(ServicePage);
0x20FA	0x4C79    LDR	R4, [PC, #484]
0x20FC	0x6824    LDR	R4, [R4, #0]
0x20FE	0x4620    MOV	R0, R4
0x2100	0xF7FEFE2C  BL	_SPI_Ethernet_putConstString+0
0x2104	0xF8BD400C  LDRH	R4, [SP, #12]
0x2108	0x1824    ADDS	R4, R4, R0
0x210A	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 937 :: 		break;
0x210E	0xE0CF    B	L_SPI_Ethernet_UserTCP258
;RCUHAGER.c, 938 :: 		case Page_Lighting:
L_SPI_Ethernet_UserTCP261:
;RCUHAGER.c, 939 :: 		len += putConstString(indexPage);
0x2110	0x4C74    LDR	R4, [PC, #464]
0x2112	0x6824    LDR	R4, [R4, #0]
0x2114	0x4620    MOV	R0, R4
0x2116	0xF7FEFE21  BL	_SPI_Ethernet_putConstString+0
0x211A	0xF8BD400C  LDRH	R4, [SP, #12]
0x211E	0x1824    ADDS	R4, R4, R0
0x2120	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 940 :: 		len += putConstString(LightingPage);
0x2124	0x4C70    LDR	R4, [PC, #448]
0x2126	0x6824    LDR	R4, [R4, #0]
0x2128	0x4620    MOV	R0, R4
0x212A	0xF7FEFE17  BL	_SPI_Ethernet_putConstString+0
0x212E	0xF8BD400C  LDRH	R4, [SP, #12]
0x2132	0x1824    ADDS	R4, R4, R0
0x2134	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 941 :: 		break;
0x2138	0xE0BA    B	L_SPI_Ethernet_UserTCP258
;RCUHAGER.c, 942 :: 		case Page_Curtain:
L_SPI_Ethernet_UserTCP262:
;RCUHAGER.c, 943 :: 		len += putConstString(indexPage);
0x213A	0x4C6A    LDR	R4, [PC, #424]
0x213C	0x6824    LDR	R4, [R4, #0]
0x213E	0x4620    MOV	R0, R4
0x2140	0xF7FEFE0C  BL	_SPI_Ethernet_putConstString+0
0x2144	0xF8BD400C  LDRH	R4, [SP, #12]
0x2148	0x1824    ADDS	R4, R4, R0
0x214A	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 944 :: 		len += putConstString(CurtainPage);
0x214E	0x4C67    LDR	R4, [PC, #412]
0x2150	0x6824    LDR	R4, [R4, #0]
0x2152	0x4620    MOV	R0, R4
0x2154	0xF7FEFE02  BL	_SPI_Ethernet_putConstString+0
0x2158	0xF8BD400C  LDRH	R4, [SP, #12]
0x215C	0x1824    ADDS	R4, R4, R0
0x215E	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 945 :: 		break;
0x2162	0xE0A5    B	L_SPI_Ethernet_UserTCP258
;RCUHAGER.c, 946 :: 		case Page_Scenes:
L_SPI_Ethernet_UserTCP263:
;RCUHAGER.c, 947 :: 		len += putConstString(indexPage);
0x2164	0x4C5F    LDR	R4, [PC, #380]
0x2166	0x6824    LDR	R4, [R4, #0]
0x2168	0x4620    MOV	R0, R4
0x216A	0xF7FEFDF7  BL	_SPI_Ethernet_putConstString+0
0x216E	0xF8BD400C  LDRH	R4, [SP, #12]
0x2172	0x1824    ADDS	R4, R4, R0
0x2174	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 948 :: 		len += putConstString(ScenesPage);
0x2178	0x4C5D    LDR	R4, [PC, #372]
0x217A	0x6824    LDR	R4, [R4, #0]
0x217C	0x4620    MOV	R0, R4
0x217E	0xF7FEFDED  BL	_SPI_Ethernet_putConstString+0
0x2182	0xF8BD400C  LDRH	R4, [SP, #12]
0x2186	0x1824    ADDS	R4, R4, R0
0x2188	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 949 :: 		break;
0x218C	0xE090    B	L_SPI_Ethernet_UserTCP258
;RCUHAGER.c, 950 :: 		case Page_Fan_Speed:
L_SPI_Ethernet_UserTCP264:
;RCUHAGER.c, 951 :: 		len += putConstString(indexPage);
0x218E	0x4C55    LDR	R4, [PC, #340]
0x2190	0x6824    LDR	R4, [R4, #0]
0x2192	0x4620    MOV	R0, R4
0x2194	0xF7FEFDE2  BL	_SPI_Ethernet_putConstString+0
0x2198	0xF8BD400C  LDRH	R4, [SP, #12]
0x219C	0x1824    ADDS	R4, R4, R0
0x219E	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 952 :: 		len += putConstString(Fan_SpeedPage);
0x21A2	0x4C54    LDR	R4, [PC, #336]
0x21A4	0x6824    LDR	R4, [R4, #0]
0x21A6	0x4620    MOV	R0, R4
0x21A8	0xF7FEFDD8  BL	_SPI_Ethernet_putConstString+0
0x21AC	0xF8BD400C  LDRH	R4, [SP, #12]
0x21B0	0x1824    ADDS	R4, R4, R0
0x21B2	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 953 :: 		break;
0x21B6	0xE07B    B	L_SPI_Ethernet_UserTCP258
;RCUHAGER.c, 954 :: 		case Page_Dimer_Extant:
L_SPI_Ethernet_UserTCP265:
;RCUHAGER.c, 955 :: 		len += putConstString(indexPage);
0x21B8	0x4C4A    LDR	R4, [PC, #296]
0x21BA	0x6824    LDR	R4, [R4, #0]
0x21BC	0x4620    MOV	R0, R4
0x21BE	0xF7FEFDCD  BL	_SPI_Ethernet_putConstString+0
0x21C2	0xF8BD400C  LDRH	R4, [SP, #12]
0x21C6	0x1824    ADDS	R4, R4, R0
0x21C8	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 956 :: 		len += putConstString(Dimer_ExtantPage);
0x21CC	0x4C4A    LDR	R4, [PC, #296]
0x21CE	0x6824    LDR	R4, [R4, #0]
0x21D0	0x4620    MOV	R0, R4
0x21D2	0xF7FEFDC3  BL	_SPI_Ethernet_putConstString+0
0x21D6	0xF8BD400C  LDRH	R4, [SP, #12]
0x21DA	0x1824    ADDS	R4, R4, R0
0x21DC	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 957 :: 		break;
0x21E0	0xE066    B	L_SPI_Ethernet_UserTCP258
;RCUHAGER.c, 958 :: 		case Page_Device_Extant:
L_SPI_Ethernet_UserTCP266:
;RCUHAGER.c, 959 :: 		len += putConstString(Device_ExtantPage);
0x21E2	0x4C46    LDR	R4, [PC, #280]
0x21E4	0x6824    LDR	R4, [R4, #0]
0x21E6	0x4620    MOV	R0, R4
0x21E8	0xF7FEFDB8  BL	_SPI_Ethernet_putConstString+0
0x21EC	0xF8BD400C  LDRH	R4, [SP, #12]
0x21F0	0x1824    ADDS	R4, R4, R0
0x21F2	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 960 :: 		break;
0x21F6	0xE05B    B	L_SPI_Ethernet_UserTCP258
;RCUHAGER.c, 961 :: 		case Page_Setting:
L_SPI_Ethernet_UserTCP267:
;RCUHAGER.c, 962 :: 		len += putConstString(SettingPage);
0x21F8	0x4C41    LDR	R4, [PC, #260]
0x21FA	0x6824    LDR	R4, [R4, #0]
0x21FC	0x4620    MOV	R0, R4
0x21FE	0xF7FEFDAD  BL	_SPI_Ethernet_putConstString+0
0x2202	0xF8BD400C  LDRH	R4, [SP, #12]
0x2206	0x1824    ADDS	R4, R4, R0
0x2208	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 963 :: 		break;
0x220C	0xE050    B	L_SPI_Ethernet_UserTCP258
;RCUHAGER.c, 964 :: 		case Page_Home:
L_SPI_Ethernet_UserTCP268:
;RCUHAGER.c, 965 :: 		len += putConstString(HomePage);
0x220E	0x4C3D    LDR	R4, [PC, #244]
0x2210	0x6824    LDR	R4, [R4, #0]
0x2212	0x4620    MOV	R0, R4
0x2214	0xF7FEFDA2  BL	_SPI_Ethernet_putConstString+0
0x2218	0xF8BD400C  LDRH	R4, [SP, #12]
0x221C	0x1824    ADDS	R4, R4, R0
0x221E	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 966 :: 		break;
0x2222	0xE045    B	L_SPI_Ethernet_UserTCP258
;RCUHAGER.c, 967 :: 		default:
L_SPI_Ethernet_UserTCP269:
;RCUHAGER.c, 968 :: 		len += putConstString(indexPage);
0x2224	0x4C2F    LDR	R4, [PC, #188]
0x2226	0x6824    LDR	R4, [R4, #0]
0x2228	0x4620    MOV	R0, R4
0x222A	0xF7FEFD97  BL	_SPI_Ethernet_putConstString+0
0x222E	0xF8BD400C  LDRH	R4, [SP, #12]
0x2232	0x1824    ADDS	R4, R4, R0
0x2234	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 969 :: 		len += putConstString(Device_ExtantPage);
0x2238	0x4C30    LDR	R4, [PC, #192]
0x223A	0x6824    LDR	R4, [R4, #0]
0x223C	0x4620    MOV	R0, R4
0x223E	0xF7FEFD8D  BL	_SPI_Ethernet_putConstString+0
0x2242	0xF8BD400C  LDRH	R4, [SP, #12]
0x2246	0x1824    ADDS	R4, R4, R0
0x2248	0xF8AD400C  STRH	R4, [SP, #12]
;RCUHAGER.c, 970 :: 		break;
0x224C	0xE030    B	L_SPI_Ethernet_UserTCP258
;RCUHAGER.c, 971 :: 		}
L_SPI_Ethernet_UserTCP257:
0x224E	0x4C20    LDR	R4, [PC, #128]
0x2250	0x8824    LDRH	R4, [R4, #0]
0x2252	0x2C00    CMP	R4, #0
0x2254	0xF43FAF46  BEQ	L_SPI_Ethernet_UserTCP259
0x2258	0x4C1D    LDR	R4, [PC, #116]
0x225A	0x8824    LDRH	R4, [R4, #0]
0x225C	0x2C01    CMP	R4, #1
0x225E	0xF43FAF4C  BEQ	L_SPI_Ethernet_UserTCP260
0x2262	0x4C1B    LDR	R4, [PC, #108]
0x2264	0x8824    LDRH	R4, [R4, #0]
0x2266	0x2C02    CMP	R4, #2
0x2268	0xF43FAF52  BEQ	L_SPI_Ethernet_UserTCP261
0x226C	0x4C18    LDR	R4, [PC, #96]
0x226E	0x8824    LDRH	R4, [R4, #0]
0x2270	0x2C03    CMP	R4, #3
0x2272	0xF43FAF62  BEQ	L_SPI_Ethernet_UserTCP262
0x2276	0x4C16    LDR	R4, [PC, #88]
0x2278	0x8824    LDRH	R4, [R4, #0]
0x227A	0x2C04    CMP	R4, #4
0x227C	0xF43FAF72  BEQ	L_SPI_Ethernet_UserTCP263
0x2280	0x4C13    LDR	R4, [PC, #76]
0x2282	0x8824    LDRH	R4, [R4, #0]
0x2284	0x2C05    CMP	R4, #5
0x2286	0xF43FAF82  BEQ	L_SPI_Ethernet_UserTCP264
0x228A	0x4C11    LDR	R4, [PC, #68]
0x228C	0x8824    LDRH	R4, [R4, #0]
0x228E	0x2C06    CMP	R4, #6
0x2290	0xF43FAF92  BEQ	L_SPI_Ethernet_UserTCP265
0x2294	0x4C0E    LDR	R4, [PC, #56]
0x2296	0x8824    LDRH	R4, [R4, #0]
0x2298	0x2C07    CMP	R4, #7
0x229A	0xF43FAFA2  BEQ	L_SPI_Ethernet_UserTCP266
0x229E	0x4C0C    LDR	R4, [PC, #48]
0x22A0	0x8824    LDRH	R4, [R4, #0]
0x22A2	0x2C08    CMP	R4, #8
0x22A4	0xD0A8    BEQ	L_SPI_Ethernet_UserTCP267
0x22A6	0x4C0A    LDR	R4, [PC, #40]
0x22A8	0x8824    LDRH	R4, [R4, #0]
0x22AA	0x2C09    CMP	R4, #9
0x22AC	0xD0AF    BEQ	L_SPI_Ethernet_UserTCP268
0x22AE	0xE7B9    B	L_SPI_Ethernet_UserTCP269
L_SPI_Ethernet_UserTCP258:
;RCUHAGER.c, 972 :: 		}
L_SPI_Ethernet_UserTCP256:
;RCUHAGER.c, 973 :: 		return(len);
0x22B0	0xF8BD000C  LDRH	R0, [SP, #12]
;RCUHAGER.c, 974 :: 		}
L_end_SPI_Ethernet_UserTCP:
0x22B4	0xF8DDE000  LDR	LR, [SP, #0]
0x22B8	0xB00A    ADD	SP, SP, #40
0x22BA	0x4770    BX	LR
0x22BC	0x017E2000  	_buf+0
0x22C0	0x00F22000  	_getRequest+0
0x22C4	0x00F72000  	_getRequest+5
0x22C8	0x0F1E0000  	?lstr_30_RCUHAGER+0
0x22CC	0x01562000  	_dyna+0
0x22D0	0x000A2000  	_index_page+0
0x22D4	0x6C9C0000  	_httpHeader+0
0x22D8	0x6CC70000  	_httpMimeTypeHTML+0
0x22DC	0x00502000  	_LoginPage+0
0x22E0	0x00542000  	_ServicePage+0
0x22E4	0x00582000  	_indexPage+0
0x22E8	0x005C2000  	_LightingPage+0
0x22EC	0x00602000  	_CurtainPage+0
0x22F0	0x00642000  	_ScenesPage+0
0x22F4	0x00682000  	_Fan_SpeedPage+0
0x22F8	0x006C2000  	_Dimer_ExtantPage+0
0x22FC	0x00702000  	_Device_ExtantPage+0
0x2300	0x00742000  	_SettingPage+0
0x2304	0x00782000  	_HomePage+0
; end of _SPI_Ethernet_UserTCP
_isdigit:
;__Lib_CType.c, 23 :: 		
; character start address is: 0 (R0)
0x0DCC	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 24 :: 		
0x0DCE	0x2839    CMP	R0, #57
0x0DD0	0xD803    BHI	L_isdigit9
0x0DD2	0x2830    CMP	R0, #48
0x0DD4	0xD301    BCC	L_isdigit9
; character end address is: 0 (R0)
0x0DD6	0x2101    MOVS	R1, #1
0x0DD8	0xE000    B	L_isdigit8
L_isdigit9:
0x0DDA	0x2100    MOVS	R1, #0
L_isdigit8:
0x0DDC	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 25 :: 		
L_end_isdigit:
0x0DDE	0xB001    ADD	SP, SP, #4
0x0DE0	0x4770    BX	LR
; end of _isdigit
_get_point:
;init.c, 186 :: 		unsigned char get_point(unsigned char *s,unsigned char start,unsigned char end){
; end start address is: 8 (R2)
; start start address is: 4 (R1)
0x0DE4	0xB2D3    UXTB	R3, R2
0x0DE6	0xB2CA    UXTB	R2, R1
; end end address is: 8 (R2)
; start end address is: 4 (R1)
; start start address is: 8 (R2)
; end start address is: 12 (R3)
;init.c, 187 :: 		unsigned char locate_point=0;
;init.c, 188 :: 		for(locate_point=start;locate_point<end;locate_point++){
; locate_point start address is: 4 (R1)
0x0DE8	0xB2D1    UXTB	R1, R2
; end end address is: 12 (R3)
; locate_point end address is: 4 (R1)
0x0DEA	0x4604    MOV	R4, R0
0x0DEC	0xB2D8    UXTB	R0, R3
L_get_point30:
; locate_point start address is: 4 (R1)
; start start address is: 8 (R2)
; start end address is: 8 (R2)
; s start address is: 16 (R4)
0x0DEE	0x4281    CMP	R1, R0
0x0DF0	0xD20D    BCS	L_get_point31
; start end address is: 8 (R2)
;init.c, 189 :: 		if((*(s+start)=='.')||(*(s+start)==' ')){
; start start address is: 8 (R2)
0x0DF2	0x18A3    ADDS	R3, R4, R2
0x0DF4	0x781B    LDRB	R3, [R3, #0]
0x0DF6	0x2B2E    CMP	R3, #46
0x0DF8	0xD004    BEQ	L__get_point473
0x0DFA	0x18A3    ADDS	R3, R4, R2
0x0DFC	0x781B    LDRB	R3, [R3, #0]
0x0DFE	0x2B20    CMP	R3, #32
0x0E00	0xD000    BEQ	L__get_point472
0x0E02	0xE000    B	L_get_point35
; start end address is: 8 (R2)
; s end address is: 16 (R4)
L__get_point473:
L__get_point472:
;init.c, 190 :: 		break;
0x0E04	0xE003    B	L_get_point31
;init.c, 191 :: 		}
L_get_point35:
;init.c, 192 :: 		s++;
; s start address is: 16 (R4)
; start start address is: 8 (R2)
0x0E06	0x1C64    ADDS	R4, R4, #1
;init.c, 188 :: 		for(locate_point=start;locate_point<end;locate_point++){
0x0E08	0x1C49    ADDS	R1, R1, #1
0x0E0A	0xB2C9    UXTB	R1, R1
;init.c, 193 :: 		}
; start end address is: 8 (R2)
; s end address is: 16 (R4)
0x0E0C	0xE7EF    B	L_get_point30
L_get_point31:
;init.c, 194 :: 		return locate_point;
0x0E0E	0xB2C8    UXTB	R0, R1
; locate_point end address is: 4 (R1)
;init.c, 195 :: 		}
L_end_get_point:
0x0E10	0x4770    BX	LR
; end of _get_point
_chuoi_so:
;init.c, 176 :: 		unsigned long chuoi_so(unsigned char *so,unsigned char vt_bd,unsigned char vt_kt){
; vt_kt start address is: 8 (R2)
; vt_bd start address is: 4 (R1)
0x0B34	0xB2D3    UXTB	R3, R2
; vt_kt end address is: 8 (R2)
; vt_bd end address is: 4 (R1)
; vt_bd start address is: 4 (R1)
; vt_kt start address is: 12 (R3)
;init.c, 179 :: 		gt_so=0;
; gt_so start address is: 20 (R5)
0x0B36	0x2500    MOVS	R5, #0
;init.c, 180 :: 		for(sb=vt_bd;sb<=vt_kt;sb++){
; sb start address is: 8 (R2)
0x0B38	0xB2CA    UXTB	R2, R1
; vt_bd end address is: 4 (R1)
; vt_kt end address is: 12 (R3)
; gt_so end address is: 20 (R5)
; sb end address is: 8 (R2)
0x0B3A	0x4601    MOV	R1, R0
0x0B3C	0xB2D8    UXTB	R0, R3
L_chuoi_so27:
; sb start address is: 8 (R2)
; so start address is: 4 (R1)
; gt_so start address is: 20 (R5)
; so start address is: 4 (R1)
; so end address is: 4 (R1)
0x0B3E	0x4282    CMP	R2, R0
0x0B40	0xD80B    BHI	L_chuoi_so28
; so end address is: 4 (R1)
;init.c, 181 :: 		gt_so*=10;
; so start address is: 4 (R1)
0x0B42	0x230A    MOVS	R3, #10
0x0B44	0xFB05F403  MUL	R4, R5, R3
; gt_so end address is: 20 (R5)
;init.c, 182 :: 		gt_so+=(*(so+sb)-0x30);
0x0B48	0x188B    ADDS	R3, R1, R2
0x0B4A	0x781B    LDRB	R3, [R3, #0]
0x0B4C	0x3B30    SUBS	R3, #48
0x0B4E	0xB21B    SXTH	R3, R3
0x0B50	0x18E3    ADDS	R3, R4, R3
; gt_so start address is: 20 (R5)
0x0B52	0x461D    MOV	R5, R3
;init.c, 180 :: 		for(sb=vt_bd;sb<=vt_kt;sb++){
0x0B54	0x1C52    ADDS	R2, R2, #1
0x0B56	0xB2D2    UXTB	R2, R2
;init.c, 183 :: 		}
; so end address is: 4 (R1)
; sb end address is: 8 (R2)
0x0B58	0xE7F1    B	L_chuoi_so27
L_chuoi_so28:
;init.c, 184 :: 		return gt_so;
0x0B5A	0x4628    MOV	R0, R5
; gt_so end address is: 20 (R5)
;init.c, 185 :: 		}
L_end_chuoi_so:
0x0B5C	0x4770    BX	LR
; end of _chuoi_so
_saveDIMVALUE:
;RCUHAGER.c, 424 :: 		void saveDIMVALUE(){
0x0B60	0xB081    SUB	SP, SP, #4
0x0B62	0xF8CDE000  STR	LR, [SP, #0]
;RCUHAGER.c, 425 :: 		unsigned char i=11;
; i start address is: 24 (R6)
0x0B66	0x260B    MOVS	R6, #11
;RCUHAGER.c, 443 :: 		DIM_VAR[0]=getRequest[i]  ;
0x0B68	0x4866    LDR	R0, [PC, #408]
0x0B6A	0x1980    ADDS	R0, R0, R6
0x0B6C	0x7800    LDRB	R0, [R0, #0]
0x0B6E	0x4D66    LDR	R5, [PC, #408]
0x0B70	0x7028    STRB	R0, [R5, #0]
;RCUHAGER.c, 444 :: 		DIM_VAR[1]=getRequest[i+1];
0x0B72	0x1C71    ADDS	R1, R6, #1
0x0B74	0xB209    SXTH	R1, R1
0x0B76	0x4863    LDR	R0, [PC, #396]
0x0B78	0x1840    ADDS	R0, R0, R1
0x0B7A	0x7800    LDRB	R0, [R0, #0]
0x0B7C	0x4C63    LDR	R4, [PC, #396]
0x0B7E	0x7020    STRB	R0, [R4, #0]
;RCUHAGER.c, 445 :: 		DIM_VAR[2]=getRequest[i+2];
0x0B80	0x1CB1    ADDS	R1, R6, #2
0x0B82	0xB209    SXTH	R1, R1
0x0B84	0x485F    LDR	R0, [PC, #380]
0x0B86	0x1840    ADDS	R0, R0, R1
0x0B88	0x7800    LDRB	R0, [R0, #0]
0x0B8A	0x4B61    LDR	R3, [PC, #388]
0x0B8C	0x7018    STRB	R0, [R3, #0]
;RCUHAGER.c, 446 :: 		DIM_VAR[3]=getRequest[i+3];
0x0B8E	0x1CF1    ADDS	R1, R6, #3
0x0B90	0xB209    SXTH	R1, R1
0x0B92	0x485C    LDR	R0, [PC, #368]
0x0B94	0x1840    ADDS	R0, R0, R1
0x0B96	0x7800    LDRB	R0, [R0, #0]
0x0B98	0x4A5E    LDR	R2, [PC, #376]
0x0B9A	0x7010    STRB	R0, [R2, #0]
;RCUHAGER.c, 447 :: 		DIM_VAR[4]=getRequest[i+4];
0x0B9C	0x1D31    ADDS	R1, R6, #4
0x0B9E	0xB209    SXTH	R1, R1
0x0BA0	0x4858    LDR	R0, [PC, #352]
0x0BA2	0x1840    ADDS	R0, R0, R1
0x0BA4	0x7801    LDRB	R1, [R0, #0]
0x0BA6	0x485C    LDR	R0, [PC, #368]
0x0BA8	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 448 :: 		DIM_VAR[5]=getRequest[i+5];
0x0BAA	0x1D71    ADDS	R1, R6, #5
0x0BAC	0xB209    SXTH	R1, R1
0x0BAE	0x4855    LDR	R0, [PC, #340]
0x0BB0	0x1840    ADDS	R0, R0, R1
0x0BB2	0x7801    LDRB	R1, [R0, #0]
0x0BB4	0x4859    LDR	R0, [PC, #356]
0x0BB6	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 449 :: 		DIM_VAR[6]=getRequest[i+6];
0x0BB8	0x1DB1    ADDS	R1, R6, #6
0x0BBA	0xB209    SXTH	R1, R1
0x0BBC	0x4851    LDR	R0, [PC, #324]
0x0BBE	0x1840    ADDS	R0, R0, R1
0x0BC0	0x7801    LDRB	R1, [R0, #0]
0x0BC2	0x4857    LDR	R0, [PC, #348]
0x0BC4	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 450 :: 		DIM_VAR[7]=getRequest[i+7];
0x0BC6	0x1DF1    ADDS	R1, R6, #7
0x0BC8	0xB209    SXTH	R1, R1
0x0BCA	0x484E    LDR	R0, [PC, #312]
0x0BCC	0x1840    ADDS	R0, R0, R1
0x0BCE	0x7801    LDRB	R1, [R0, #0]
0x0BD0	0x4854    LDR	R0, [PC, #336]
0x0BD2	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 451 :: 		DIM_VAR[8]=getRequest[i+8];
0x0BD4	0xF2060108  ADDW	R1, R6, #8
0x0BD8	0xB209    SXTH	R1, R1
0x0BDA	0x484A    LDR	R0, [PC, #296]
0x0BDC	0x1840    ADDS	R0, R0, R1
0x0BDE	0x7801    LDRB	R1, [R0, #0]
0x0BE0	0x4851    LDR	R0, [PC, #324]
0x0BE2	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 452 :: 		DIM_VAR[9]=getRequest[i+9];
0x0BE4	0xF2060109  ADDW	R1, R6, #9
0x0BE8	0xB209    SXTH	R1, R1
0x0BEA	0x4846    LDR	R0, [PC, #280]
0x0BEC	0x1840    ADDS	R0, R0, R1
0x0BEE	0x7801    LDRB	R1, [R0, #0]
0x0BF0	0x484E    LDR	R0, [PC, #312]
0x0BF2	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 453 :: 		DIM_VAR[10]=getRequest[i+10];
0x0BF4	0xF206010A  ADDW	R1, R6, #10
0x0BF8	0xB209    SXTH	R1, R1
0x0BFA	0x4842    LDR	R0, [PC, #264]
0x0BFC	0x1840    ADDS	R0, R0, R1
0x0BFE	0x7801    LDRB	R1, [R0, #0]
0x0C00	0x484B    LDR	R0, [PC, #300]
0x0C02	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 454 :: 		DIM_VAR[11]=getRequest[i+11];
0x0C04	0xF206010B  ADDW	R1, R6, #11
0x0C08	0xB209    SXTH	R1, R1
0x0C0A	0x483E    LDR	R0, [PC, #248]
0x0C0C	0x1840    ADDS	R0, R0, R1
0x0C0E	0x7801    LDRB	R1, [R0, #0]
0x0C10	0x4848    LDR	R0, [PC, #288]
0x0C12	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 455 :: 		DIM_VAR[12]=getRequest[i+12];
0x0C14	0xF206010C  ADDW	R1, R6, #12
0x0C18	0xB209    SXTH	R1, R1
0x0C1A	0x483A    LDR	R0, [PC, #232]
0x0C1C	0x1840    ADDS	R0, R0, R1
0x0C1E	0x7801    LDRB	R1, [R0, #0]
0x0C20	0x4845    LDR	R0, [PC, #276]
0x0C22	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 456 :: 		DIM_VAR[13]=getRequest[i+13];
0x0C24	0xF206010D  ADDW	R1, R6, #13
0x0C28	0xB209    SXTH	R1, R1
0x0C2A	0x4836    LDR	R0, [PC, #216]
0x0C2C	0x1840    ADDS	R0, R0, R1
0x0C2E	0x7801    LDRB	R1, [R0, #0]
0x0C30	0x4842    LDR	R0, [PC, #264]
0x0C32	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 457 :: 		DIM_VAR[14]=getRequest[i+14];
0x0C34	0xF206010E  ADDW	R1, R6, #14
0x0C38	0xB209    SXTH	R1, R1
0x0C3A	0x4832    LDR	R0, [PC, #200]
0x0C3C	0x1840    ADDS	R0, R0, R1
0x0C3E	0x7801    LDRB	R1, [R0, #0]
0x0C40	0x483F    LDR	R0, [PC, #252]
0x0C42	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 458 :: 		DIM_VAR[15]=getRequest[i+15];
0x0C44	0xF206010F  ADDW	R1, R6, #15
0x0C48	0xB209    SXTH	R1, R1
; i end address is: 24 (R6)
0x0C4A	0x482E    LDR	R0, [PC, #184]
0x0C4C	0x1840    ADDS	R0, R0, R1
0x0C4E	0x7801    LDRB	R1, [R0, #0]
0x0C50	0x483C    LDR	R0, [PC, #240]
0x0C52	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 459 :: 		SAVE_VALUE_DIM=(((unsigned long)DIM_VAR[3])<<24)|(((unsigned long)DIM_VAR[2])<<16)|(((unsigned long)DIM_VAR[1])<<8)|(((unsigned long)DIM_VAR[0]));
0x0C54	0x4610    MOV	R0, R2
0x0C56	0x7800    LDRB	R0, [R0, #0]
0x0C58	0x0601    LSLS	R1, R0, #24
0x0C5A	0x4618    MOV	R0, R3
0x0C5C	0x7800    LDRB	R0, [R0, #0]
0x0C5E	0x0400    LSLS	R0, R0, #16
0x0C60	0x4301    ORRS	R1, R0
0x0C62	0x4620    MOV	R0, R4
0x0C64	0x7800    LDRB	R0, [R0, #0]
0x0C66	0x0200    LSLS	R0, R0, #8
0x0C68	0x4301    ORRS	R1, R0
0x0C6A	0x4628    MOV	R0, R5
0x0C6C	0x7800    LDRB	R0, [R0, #0]
0x0C6E	0x4301    ORRS	R1, R0
0x0C70	0x4835    LDR	R0, [PC, #212]
0x0C72	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 460 :: 		FLASH_Write_Word(0x08007F80,SAVE_VALUE_DIM); //AddressDIMVALUE = 0x08007F80
0x0C74	0x4608    MOV	R0, R1
0x0C76	0x4601    MOV	R1, R0
0x0C78	0x4834    LDR	R0, [PC, #208]
0x0C7A	0xF002FD1F  BL	_FLASH_Write_Word+0
;RCUHAGER.c, 461 :: 		SAVE_VALUE_DIM=(((unsigned long)DIM_VAR[7])<<24)|(((unsigned long)DIM_VAR[6])<<16)|(((unsigned long)DIM_VAR[5])<<8)|(((unsigned long)DIM_VAR[4]));
0x0C7E	0x4829    LDR	R0, [PC, #164]
0x0C80	0x7800    LDRB	R0, [R0, #0]
0x0C82	0x0601    LSLS	R1, R0, #24
0x0C84	0x4826    LDR	R0, [PC, #152]
0x0C86	0x7800    LDRB	R0, [R0, #0]
0x0C88	0x0400    LSLS	R0, R0, #16
0x0C8A	0x4301    ORRS	R1, R0
0x0C8C	0x4823    LDR	R0, [PC, #140]
0x0C8E	0x7800    LDRB	R0, [R0, #0]
0x0C90	0x0200    LSLS	R0, R0, #8
0x0C92	0x4301    ORRS	R1, R0
0x0C94	0x4820    LDR	R0, [PC, #128]
0x0C96	0x7800    LDRB	R0, [R0, #0]
0x0C98	0x4301    ORRS	R1, R0
0x0C9A	0x482B    LDR	R0, [PC, #172]
0x0C9C	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 462 :: 		FLASH_Write_Word(0x08007F90,SAVE_VALUE_DIM); //AddressDIMVALUE = 0x08007F90
0x0C9E	0x4608    MOV	R0, R1
0x0CA0	0x4601    MOV	R1, R0
0x0CA2	0x482B    LDR	R0, [PC, #172]
0x0CA4	0xF002FD0A  BL	_FLASH_Write_Word+0
;RCUHAGER.c, 463 :: 		SAVE_VALUE_DIM=(((unsigned long)DIM_VAR[11])<<24)|(((unsigned long)DIM_VAR[10])<<16)|(((unsigned long)DIM_VAR[9])<<8)|(((unsigned long)DIM_VAR[8]));
0x0CA8	0x4822    LDR	R0, [PC, #136]
0x0CAA	0x7800    LDRB	R0, [R0, #0]
0x0CAC	0x0601    LSLS	R1, R0, #24
0x0CAE	0x4820    LDR	R0, [PC, #128]
0x0CB0	0x7800    LDRB	R0, [R0, #0]
0x0CB2	0x0400    LSLS	R0, R0, #16
0x0CB4	0x4301    ORRS	R1, R0
0x0CB6	0x481D    LDR	R0, [PC, #116]
0x0CB8	0x7800    LDRB	R0, [R0, #0]
0x0CBA	0x0200    LSLS	R0, R0, #8
0x0CBC	0x4301    ORRS	R1, R0
0x0CBE	0x481A    LDR	R0, [PC, #104]
0x0CC0	0x7800    LDRB	R0, [R0, #0]
0x0CC2	0x4301    ORRS	R1, R0
0x0CC4	0x4820    LDR	R0, [PC, #128]
0x0CC6	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 464 :: 		FLASH_Write_Word(0x08007FA0,SAVE_VALUE_DIM); //AddressDIMVALUE = 0x08007Fa0
0x0CC8	0x4608    MOV	R0, R1
0x0CCA	0x4601    MOV	R1, R0
0x0CCC	0x4821    LDR	R0, [PC, #132]
0x0CCE	0xF002FCF5  BL	_FLASH_Write_Word+0
;RCUHAGER.c, 465 :: 		SAVE_VALUE_DIM=(((unsigned long)DIM_VAR[15])<<24)|(((unsigned long)DIM_VAR[14])<<16)|(((unsigned long)DIM_VAR[13])<<8)|(((unsigned long)DIM_VAR[12]));
0x0CD2	0x481C    LDR	R0, [PC, #112]
0x0CD4	0x7800    LDRB	R0, [R0, #0]
0x0CD6	0x0601    LSLS	R1, R0, #24
0x0CD8	0x4819    LDR	R0, [PC, #100]
0x0CDA	0x7800    LDRB	R0, [R0, #0]
0x0CDC	0x0400    LSLS	R0, R0, #16
0x0CDE	0x4301    ORRS	R1, R0
0x0CE0	0x4816    LDR	R0, [PC, #88]
0x0CE2	0x7800    LDRB	R0, [R0, #0]
0x0CE4	0x0200    LSLS	R0, R0, #8
0x0CE6	0x4301    ORRS	R1, R0
0x0CE8	0x4813    LDR	R0, [PC, #76]
0x0CEA	0x7800    LDRB	R0, [R0, #0]
0x0CEC	0x4301    ORRS	R1, R0
0x0CEE	0x4816    LDR	R0, [PC, #88]
0x0CF0	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 466 :: 		FLASH_Write_Word(0x08007FB0,SAVE_VALUE_DIM); //AddressDIMVALUE = 0x08007Fb0
0x0CF2	0x4608    MOV	R0, R1
0x0CF4	0x4601    MOV	R1, R0
0x0CF6	0x4818    LDR	R0, [PC, #96]
0x0CF8	0xF002FCE0  BL	_FLASH_Write_Word+0
;RCUHAGER.c, 467 :: 		}
L_end_saveDIMVALUE:
0x0CFC	0xF8DDE000  LDR	LR, [SP, #0]
0x0D00	0xB001    ADD	SP, SP, #4
0x0D02	0x4770    BX	LR
0x0D04	0x00F22000  	_getRequest+0
0x0D08	0x00E22000  	_DIM_VAR+0
0x0D0C	0x00E32000  	_DIM_VAR+1
0x0D10	0x00E42000  	_DIM_VAR+2
0x0D14	0x00E52000  	_DIM_VAR+3
0x0D18	0x00E62000  	_DIM_VAR+4
0x0D1C	0x00E72000  	_DIM_VAR+5
0x0D20	0x00E82000  	_DIM_VAR+6
0x0D24	0x00E92000  	_DIM_VAR+7
0x0D28	0x00EA2000  	_DIM_VAR+8
0x0D2C	0x00EB2000  	_DIM_VAR+9
0x0D30	0x00EC2000  	_DIM_VAR+10
0x0D34	0x00ED2000  	_DIM_VAR+11
0x0D38	0x00EE2000  	_DIM_VAR+12
0x0D3C	0x00EF2000  	_DIM_VAR+13
0x0D40	0x00F02000  	_DIM_VAR+14
0x0D44	0x00F12000  	_DIM_VAR+15
0x0D48	0x00002000  	_SAVE_VALUE_DIM+0
0x0D4C	0x7F800800  	#134250368
0x0D50	0x7F900800  	#134250384
0x0D54	0x7FA00800  	#134250400
0x0D58	0x7FB00800  	#134250416
; end of _saveDIMVALUE
_SPI_Ethernet_putConstString:
;__Lib_EthEnc28j60.c, 2759 :: 		
0x0D5C	0xB084    SUB	SP, SP, #16
0x0D5E	0xF8CDE000  STR	LR, [SP, #0]
0x0D62	0x9003    STR	R0, [SP, #12]
;__Lib_EthEnc28j60.c, 2762 :: 		
0x0D64	0xF2400100  MOVW	R1, #0
0x0D68	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2763 :: 		
0x0D6C	0x2200    MOVS	R2, #0
0x0D6E	0xB252    SXTB	R2, R2
0x0D70	0x4914    LDR	R1, [PC, #80]
0x0D72	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2764 :: 		
0x0D74	0x207A    MOVS	R0, #122
0x0D76	0x4C14    LDR	R4, [PC, #80]
0x0D78	0x6824    LDR	R4, [R4, #0]
0x0D7A	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2765 :: 		
L_SPI_Ethernet_putConstString264:
0x0D7C	0x9A03    LDR	R2, [SP, #12]
0x0D7E	0x9903    LDR	R1, [SP, #12]
0x0D80	0x1C49    ADDS	R1, R1, #1
0x0D82	0x9103    STR	R1, [SP, #12]
0x0D84	0x7811    LDRB	R1, [R2, #0]
; temp start address is: 0 (R0)
0x0D86	0xB2C8    UXTB	R0, R1
0x0D88	0xB160    CBZ	R0, L_SPI_Ethernet_putConstString265
;__Lib_EthEnc28j60.c, 2767 :: 		
0x0D8A	0xF8AD0004  STRH	R0, [SP, #4]
0x0D8E	0x4C0E    LDR	R4, [PC, #56]
0x0D90	0x6824    LDR	R4, [R4, #0]
0x0D92	0x47A0    BLX	R4
0x0D94	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2768 :: 		
0x0D98	0xF8BD1008  LDRH	R1, [SP, #8]
0x0D9C	0x1C49    ADDS	R1, R1, #1
0x0D9E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2769 :: 		
0x0DA2	0xE7EB    B	L_SPI_Ethernet_putConstString264
; temp end address is: 0 (R0)
L_SPI_Ethernet_putConstString265:
;__Lib_EthEnc28j60.c, 2770 :: 		
0x0DA4	0xF001FEC0  BL	_Delay_1us+0
0x0DA8	0xF001FEBE  BL	_Delay_1us+0
0x0DAC	0xF001FEBC  BL	_Delay_1us+0
0x0DB0	0x2201    MOVS	R2, #1
0x0DB2	0xB252    SXTB	R2, R2
0x0DB4	0x4903    LDR	R1, [PC, #12]
0x0DB6	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2771 :: 		
0x0DB8	0xF8BD0008  LDRH	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 2772 :: 		
L_end_SPI_Ethernet_putConstString:
0x0DBC	0xF8DDE000  LDR	LR, [SP, #0]
0x0DC0	0xB004    ADD	SP, SP, #16
0x0DC2	0x4770    BX	LR
0x0DC4	0x01904221  	SPI_Ethernet_CS+0
0x0DC8	0x01D82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_putConstString
_LongWordToStr:
;__Lib_Conversions.c, 274 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0E14	0xB081    SUB	SP, SP, #4
0x0E16	0x460A    MOV	R2, R1
0x0E18	0x4601    MOV	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 277 :: 		
; len start address is: 0 (R0)
0x0E1A	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x0E1C	0x460D    MOV	R5, R1
0x0E1E	0x4611    MOV	R1, R2
L_LongWordToStr52:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x0E20	0x280A    CMP	R0, #10
0x0E22	0xD205    BCS	L_LongWordToStr53
;__Lib_Conversions.c, 278 :: 		
0x0E24	0x180B    ADDS	R3, R1, R0
0x0E26	0x2220    MOVS	R2, #32
0x0E28	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 277 :: 		
0x0E2A	0x1C40    ADDS	R0, R0, #1
0x0E2C	0xB280    UXTH	R0, R0
;__Lib_Conversions.c, 278 :: 		
0x0E2E	0xE7F7    B	L_LongWordToStr52
L_LongWordToStr53:
;__Lib_Conversions.c, 279 :: 		
0x0E30	0x180B    ADDS	R3, R1, R0
0x0E32	0x2200    MOVS	R2, #0
0x0E34	0x701A    STRB	R2, [R3, #0]
0x0E36	0x1E40    SUBS	R0, R0, #1
0x0E38	0xB280    UXTH	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 281 :: 		
L_LongWordToStr55:
;__Lib_Conversions.c, 282 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0E3A	0x180C    ADDS	R4, R1, R0
0x0E3C	0x230A    MOVS	R3, #10
0x0E3E	0xFBB5F2F3  UDIV	R2, R5, R3
0x0E42	0xFB035212  MLS	R2, R3, R2, R5
0x0E46	0x3230    ADDS	R2, #48
0x0E48	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 283 :: 		
0x0E4A	0x220A    MOVS	R2, #10
0x0E4C	0xFBB5F2F2  UDIV	R2, R5, R2
0x0E50	0x4615    MOV	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 284 :: 		
0x0E52	0xB902    CBNZ	R2, L_LongWordToStr57
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 285 :: 		
0x0E54	0xE002    B	L_LongWordToStr56
L_LongWordToStr57:
;__Lib_Conversions.c, 286 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0E56	0x1E40    SUBS	R0, R0, #1
0x0E58	0xB280    UXTH	R0, R0
;__Lib_Conversions.c, 287 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x0E5A	0xE7EE    B	L_LongWordToStr55
L_LongWordToStr56:
;__Lib_Conversions.c, 288 :: 		
L_end_LongWordToStr:
0x0E5C	0xB001    ADD	SP, SP, #4
0x0E5E	0x4770    BX	LR
; end of _LongWordToStr
_SPI_Ethernet_putString:
;__Lib_EthEnc28j60.c, 2734 :: 		
0x0438	0xB084    SUB	SP, SP, #16
0x043A	0xF8CDE000  STR	LR, [SP, #0]
0x043E	0x9003    STR	R0, [SP, #12]
;__Lib_EthEnc28j60.c, 2737 :: 		
0x0440	0xF2400100  MOVW	R1, #0
0x0444	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2738 :: 		
0x0448	0x2200    MOVS	R2, #0
0x044A	0xB252    SXTB	R2, R2
0x044C	0x4914    LDR	R1, [PC, #80]
0x044E	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2739 :: 		
0x0450	0x207A    MOVS	R0, #122
0x0452	0x4C14    LDR	R4, [PC, #80]
0x0454	0x6824    LDR	R4, [R4, #0]
0x0456	0x47A0    BLX	R4
;__Lib_EthEnc28j60.c, 2740 :: 		
L_SPI_Ethernet_putString262:
0x0458	0x9A03    LDR	R2, [SP, #12]
0x045A	0x9903    LDR	R1, [SP, #12]
0x045C	0x1C49    ADDS	R1, R1, #1
0x045E	0x9103    STR	R1, [SP, #12]
0x0460	0x7811    LDRB	R1, [R2, #0]
; temp start address is: 0 (R0)
0x0462	0xB2C8    UXTB	R0, R1
0x0464	0xB160    CBZ	R0, L_SPI_Ethernet_putString263
;__Lib_EthEnc28j60.c, 2742 :: 		
0x0466	0xF8AD0004  STRH	R0, [SP, #4]
0x046A	0x4C0E    LDR	R4, [PC, #56]
0x046C	0x6824    LDR	R4, [R4, #0]
0x046E	0x47A0    BLX	R4
0x0470	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_EthEnc28j60.c, 2743 :: 		
0x0474	0xF8BD1008  LDRH	R1, [SP, #8]
0x0478	0x1C49    ADDS	R1, R1, #1
0x047A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_EthEnc28j60.c, 2744 :: 		
0x047E	0xE7EB    B	L_SPI_Ethernet_putString262
; temp end address is: 0 (R0)
L_SPI_Ethernet_putString263:
;__Lib_EthEnc28j60.c, 2745 :: 		
0x0480	0xF002FB52  BL	_Delay_1us+0
0x0484	0xF002FB50  BL	_Delay_1us+0
0x0488	0xF002FB4E  BL	_Delay_1us+0
0x048C	0x2201    MOVS	R2, #1
0x048E	0xB252    SXTB	R2, R2
0x0490	0x4903    LDR	R1, [PC, #12]
0x0492	0x600A    STR	R2, [R1, #0]
;__Lib_EthEnc28j60.c, 2746 :: 		
0x0494	0xF8BD0008  LDRH	R0, [SP, #8]
;__Lib_EthEnc28j60.c, 2747 :: 		
L_end_SPI_Ethernet_putString:
0x0498	0xF8DDE000  LDR	LR, [SP, #0]
0x049C	0xB004    ADD	SP, SP, #16
0x049E	0x4770    BX	LR
0x04A0	0x01904221  	SPI_Ethernet_CS+0
0x04A4	0x01D82000  	_SPI_Rd_Ptr+0
; end of _SPI_Ethernet_putString
_copyBuf:
;RCUHAGER.c, 495 :: 		void copyBuf(unsigned char a[],unsigned char b[],unsigned char size){
; size start address is: 8 (R2)
; b start address is: 4 (R1)
0x04A8	0xB081    SUB	SP, SP, #4
; size end address is: 8 (R2)
; b end address is: 4 (R1)
; b start address is: 4 (R1)
; size start address is: 8 (R2)
;RCUHAGER.c, 497 :: 		for(index=0;index<size;index++){
; index start address is: 20 (R5)
0x04AA	0x2500    MOVS	R5, #0
; size end address is: 8 (R2)
; index end address is: 20 (R5)
0x04AC	0xF88D2000  STRB	R2, [SP, #0]
0x04B0	0x4602    MOV	R2, R0
0x04B2	0xF89D0000  LDRB	R0, [SP, #0]
L_copyBuf68:
; index start address is: 20 (R5)
; a start address is: 8 (R2)
; b start address is: 4 (R1)
; b end address is: 4 (R1)
; a start address is: 8 (R2)
; a end address is: 8 (R2)
0x04B6	0x4285    CMP	R5, R0
0x04B8	0xD206    BCS	L_copyBuf69
; b end address is: 4 (R1)
; a end address is: 8 (R2)
;RCUHAGER.c, 498 :: 		b[index]=a[index];
; a start address is: 8 (R2)
; b start address is: 4 (R1)
0x04BA	0x194C    ADDS	R4, R1, R5
0x04BC	0x1953    ADDS	R3, R2, R5
0x04BE	0x781B    LDRB	R3, [R3, #0]
0x04C0	0x7023    STRB	R3, [R4, #0]
;RCUHAGER.c, 497 :: 		for(index=0;index<size;index++){
0x04C2	0x1C6D    ADDS	R5, R5, #1
0x04C4	0xB2ED    UXTB	R5, R5
;RCUHAGER.c, 499 :: 		}
; b end address is: 4 (R1)
; a end address is: 8 (R2)
; index end address is: 20 (R5)
0x04C6	0xE7F6    B	L_copyBuf68
L_copyBuf69:
;RCUHAGER.c, 500 :: 		}
L_end_copyBuf:
0x04C8	0xB001    ADD	SP, SP, #4
0x04CA	0x4770    BX	LR
; end of _copyBuf
_saveIP:
;RCUHAGER.c, 468 :: 		void saveIP(unsigned char buf[]){
0x06A4	0xB084    SUB	SP, SP, #16
0x06A6	0xF8CDE000  STR	LR, [SP, #0]
;RCUHAGER.c, 470 :: 		unsigned char i=0,j,pos=0;
; i start address is: 8 (R2)
0x06AA	0x2200    MOVS	R2, #0
; i end address is: 8 (R2)
;RCUHAGER.c, 471 :: 		while(i<39){
L_saveIP39:
; i start address is: 8 (R2)
0x06AC	0x2A27    CMP	R2, #39
0x06AE	0xF0808105  BCS	L_saveIP40
;RCUHAGER.c, 472 :: 		if(buf[i]=='i'&&buf[i+1]=='p'){
0x06B2	0x1881    ADDS	R1, R0, R2
0x06B4	0x7809    LDRB	R1, [R1, #0]
0x06B6	0x2969    CMP	R1, #105
0x06B8	0xF04080F8  BNE	L__saveIP503
0x06BC	0x1C51    ADDS	R1, R2, #1
0x06BE	0xB209    SXTH	R1, R1
0x06C0	0x1841    ADDS	R1, R0, R1
0x06C2	0x7809    LDRB	R1, [R1, #0]
0x06C4	0x2970    CMP	R1, #112
0x06C6	0xF04080F6  BNE	L__saveIP504
L__saveIP482:
;RCUHAGER.c, 473 :: 		for(j=0;j<4;j++){
0x06CA	0x2100    MOVS	R1, #0
0x06CC	0xF88D100C  STRB	R1, [SP, #12]
; i end address is: 8 (R2)
0x06D0	0xB2D5    UXTB	R5, R2
L_saveIP44:
; i start address is: 20 (R5)
0x06D2	0xF89D100C  LDRB	R1, [SP, #12]
0x06D6	0x2904    CMP	R1, #4
0x06D8	0xF08080C2  BCS	L_saveIP45
;RCUHAGER.c, 474 :: 		if(buf[i+4]>=48&&buf[i+4]<=57&&(buf[i+5]<48||buf[i+5]>57)){       // 48= "0"; 57="9"
0x06DC	0x1D29    ADDS	R1, R5, #4
0x06DE	0xB209    SXTH	R1, R1
0x06E0	0x1841    ADDS	R1, R0, R1
0x06E2	0x7809    LDRB	R1, [R1, #0]
0x06E4	0x2930    CMP	R1, #48
0x06E6	0xD31F    BCC	L__saveIP486
0x06E8	0x1D29    ADDS	R1, R5, #4
0x06EA	0xB209    SXTH	R1, R1
0x06EC	0x1841    ADDS	R1, R0, R1
0x06EE	0x7809    LDRB	R1, [R1, #0]
0x06F0	0x2939    CMP	R1, #57
0x06F2	0xD819    BHI	L__saveIP485
0x06F4	0x1D69    ADDS	R1, R5, #5
0x06F6	0xB209    SXTH	R1, R1
0x06F8	0x1841    ADDS	R1, R0, R1
0x06FA	0x7809    LDRB	R1, [R1, #0]
0x06FC	0x2930    CMP	R1, #48
0x06FE	0xD306    BCC	L__saveIP484
0x0700	0x1D69    ADDS	R1, R5, #5
0x0702	0xB209    SXTH	R1, R1
0x0704	0x1841    ADDS	R1, R0, R1
0x0706	0x7809    LDRB	R1, [R1, #0]
0x0708	0x2939    CMP	R1, #57
0x070A	0xD800    BHI	L__saveIP483
0x070C	0xE00C    B	L_saveIP51
L__saveIP484:
L__saveIP483:
L__saveIP480:
;RCUHAGER.c, 475 :: 		ipAddress[j]=buf[i+4]-48;
0x070E	0xF89D200C  LDRB	R2, [SP, #12]
0x0712	0x496C    LDR	R1, [PC, #432]
0x0714	0x188A    ADDS	R2, R1, R2
0x0716	0x1D29    ADDS	R1, R5, #4
0x0718	0xB209    SXTH	R1, R1
0x071A	0x1841    ADDS	R1, R0, R1
0x071C	0x7809    LDRB	R1, [R1, #0]
0x071E	0x3930    SUBS	R1, #48
0x0720	0x7011    STRB	R1, [R2, #0]
;RCUHAGER.c, 476 :: 		i+=2;
0x0722	0x1CA9    ADDS	R1, R5, #2
0x0724	0xB2CD    UXTB	R5, R1
;RCUHAGER.c, 477 :: 		}
0x0726	0xE095    B	L_saveIP52
L_saveIP51:
;RCUHAGER.c, 474 :: 		if(buf[i+4]>=48&&buf[i+4]<=57&&(buf[i+5]<48||buf[i+5]>57)){       // 48= "0"; 57="9"
L__saveIP486:
L__saveIP485:
;RCUHAGER.c, 478 :: 		else if(buf[i+4]>=48&&buf[i+4]<=57&&(buf[i+5]>=48||buf[i+5]<=57)&&(buf[i+6]<48||buf[i+6]>57)){
0x0728	0x1D29    ADDS	R1, R5, #4
0x072A	0xB209    SXTH	R1, R1
0x072C	0x1841    ADDS	R1, R0, R1
0x072E	0x7809    LDRB	R1, [R1, #0]
0x0730	0x2930    CMP	R1, #48
0x0732	0xD33A    BCC	L__saveIP492
0x0734	0x1D29    ADDS	R1, R5, #4
0x0736	0xB209    SXTH	R1, R1
0x0738	0x1841    ADDS	R1, R0, R1
0x073A	0x7809    LDRB	R1, [R1, #0]
0x073C	0x2939    CMP	R1, #57
0x073E	0xD834    BHI	L__saveIP491
0x0740	0x1D69    ADDS	R1, R5, #5
0x0742	0xB209    SXTH	R1, R1
0x0744	0x1841    ADDS	R1, R0, R1
0x0746	0x7809    LDRB	R1, [R1, #0]
0x0748	0x2930    CMP	R1, #48
0x074A	0xD206    BCS	L__saveIP488
0x074C	0x1D69    ADDS	R1, R5, #5
0x074E	0xB209    SXTH	R1, R1
0x0750	0x1841    ADDS	R1, R0, R1
0x0752	0x7809    LDRB	R1, [R1, #0]
0x0754	0x2939    CMP	R1, #57
0x0756	0xD900    BLS	L__saveIP487
0x0758	0xE027    B	L_saveIP59
L__saveIP488:
L__saveIP487:
0x075A	0x1DA9    ADDS	R1, R5, #6
0x075C	0xB209    SXTH	R1, R1
0x075E	0x1841    ADDS	R1, R0, R1
0x0760	0x7809    LDRB	R1, [R1, #0]
0x0762	0x2930    CMP	R1, #48
0x0764	0xD306    BCC	L__saveIP490
0x0766	0x1DA9    ADDS	R1, R5, #6
0x0768	0xB209    SXTH	R1, R1
0x076A	0x1841    ADDS	R1, R0, R1
0x076C	0x7809    LDRB	R1, [R1, #0]
0x076E	0x2939    CMP	R1, #57
0x0770	0xD800    BHI	L__saveIP489
0x0772	0xE01A    B	L_saveIP59
L__saveIP490:
L__saveIP489:
L__saveIP477:
;RCUHAGER.c, 479 :: 		ipAddress[j]=10*(buf[i+4]-48)+(buf[i+5]-48);
0x0774	0xF89D200C  LDRB	R2, [SP, #12]
0x0778	0x4952    LDR	R1, [PC, #328]
0x077A	0x188B    ADDS	R3, R1, R2
0x077C	0x1D29    ADDS	R1, R5, #4
0x077E	0xB209    SXTH	R1, R1
0x0780	0x1841    ADDS	R1, R0, R1
0x0782	0x7809    LDRB	R1, [R1, #0]
0x0784	0xF2A10230  SUBW	R2, R1, #48
0x0788	0xB212    SXTH	R2, R2
0x078A	0x210A    MOVS	R1, #10
0x078C	0xB209    SXTH	R1, R1
0x078E	0x434A    MULS	R2, R1, R2
0x0790	0xB212    SXTH	R2, R2
0x0792	0x1D69    ADDS	R1, R5, #5
0x0794	0xB209    SXTH	R1, R1
0x0796	0x1841    ADDS	R1, R0, R1
0x0798	0x7809    LDRB	R1, [R1, #0]
0x079A	0x3930    SUBS	R1, #48
0x079C	0xB209    SXTH	R1, R1
0x079E	0x1851    ADDS	R1, R2, R1
0x07A0	0x7019    STRB	R1, [R3, #0]
;RCUHAGER.c, 480 :: 		i+=3;
0x07A2	0x1CE9    ADDS	R1, R5, #3
; i end address is: 20 (R5)
; i start address is: 4 (R1)
0x07A4	0xB2C9    UXTB	R1, R1
;RCUHAGER.c, 481 :: 		}
0x07A6	0xB2CD    UXTB	R5, R1
; i end address is: 4 (R1)
0x07A8	0xE054    B	L_saveIP60
L_saveIP59:
;RCUHAGER.c, 478 :: 		else if(buf[i+4]>=48&&buf[i+4]<=57&&(buf[i+5]>=48||buf[i+5]<=57)&&(buf[i+6]<48||buf[i+6]>57)){
; i start address is: 20 (R5)
L__saveIP492:
L__saveIP491:
;RCUHAGER.c, 482 :: 		else if(buf[i+4]>=48&&buf[i+4]<=57&&(buf[i+5]>=48||buf[i+5]<=57)&&(buf[i+6]>=48||buf[i+6]<=57)){
0x07AA	0x1D29    ADDS	R1, R5, #4
0x07AC	0xB209    SXTH	R1, R1
0x07AE	0x1841    ADDS	R1, R0, R1
0x07B0	0x7809    LDRB	R1, [R1, #0]
0x07B2	0x2930    CMP	R1, #48
0x07B4	0xD34A    BCC	L__saveIP501
0x07B6	0x1D29    ADDS	R1, R5, #4
0x07B8	0xB209    SXTH	R1, R1
0x07BA	0x1841    ADDS	R1, R0, R1
0x07BC	0x7809    LDRB	R1, [R1, #0]
0x07BE	0x2939    CMP	R1, #57
0x07C0	0xD846    BHI	L__saveIP502
0x07C2	0x1D69    ADDS	R1, R5, #5
0x07C4	0xB209    SXTH	R1, R1
0x07C6	0x1841    ADDS	R1, R0, R1
0x07C8	0x7809    LDRB	R1, [R1, #0]
0x07CA	0x2930    CMP	R1, #48
0x07CC	0xD207    BCS	L__saveIP494
0x07CE	0x1D69    ADDS	R1, R5, #5
0x07D0	0xB209    SXTH	R1, R1
0x07D2	0x1841    ADDS	R1, R0, R1
0x07D4	0x7809    LDRB	R1, [R1, #0]
0x07D6	0x2939    CMP	R1, #57
0x07D8	0xD901    BLS	L__saveIP493
0x07DA	0xB2E9    UXTB	R1, R5
0x07DC	0xE035    B	L_saveIP67
L__saveIP494:
L__saveIP493:
0x07DE	0x1DA9    ADDS	R1, R5, #6
0x07E0	0xB209    SXTH	R1, R1
0x07E2	0x1841    ADDS	R1, R0, R1
0x07E4	0x7809    LDRB	R1, [R1, #0]
0x07E6	0x2930    CMP	R1, #48
0x07E8	0xD207    BCS	L__saveIP496
0x07EA	0x1DA9    ADDS	R1, R5, #6
0x07EC	0xB209    SXTH	R1, R1
0x07EE	0x1841    ADDS	R1, R0, R1
0x07F0	0x7809    LDRB	R1, [R1, #0]
0x07F2	0x2939    CMP	R1, #57
0x07F4	0xD901    BLS	L__saveIP495
0x07F6	0xB2E9    UXTB	R1, R5
0x07F8	0xE027    B	L_saveIP67
L__saveIP496:
L__saveIP495:
L__saveIP474:
;RCUHAGER.c, 483 :: 		ipAddress[j]=100*(buf[i+4]-48)+10*(buf[i+5]-48)+(buf[i+6]-48);
0x07FA	0xF89D200C  LDRB	R2, [SP, #12]
0x07FE	0x4931    LDR	R1, [PC, #196]
0x0800	0x188C    ADDS	R4, R1, R2
0x0802	0x1D29    ADDS	R1, R5, #4
0x0804	0xB209    SXTH	R1, R1
0x0806	0x1841    ADDS	R1, R0, R1
0x0808	0x7809    LDRB	R1, [R1, #0]
0x080A	0xF2A10230  SUBW	R2, R1, #48
0x080E	0xB212    SXTH	R2, R2
0x0810	0x2164    MOVS	R1, #100
0x0812	0xB209    SXTH	R1, R1
0x0814	0xFB01F302  MUL	R3, R1, R2
0x0818	0xB21B    SXTH	R3, R3
0x081A	0x1D69    ADDS	R1, R5, #5
0x081C	0xB209    SXTH	R1, R1
0x081E	0x1841    ADDS	R1, R0, R1
0x0820	0x7809    LDRB	R1, [R1, #0]
0x0822	0xF2A10230  SUBW	R2, R1, #48
0x0826	0xB212    SXTH	R2, R2
0x0828	0x210A    MOVS	R1, #10
0x082A	0xB209    SXTH	R1, R1
0x082C	0x4351    MULS	R1, R2, R1
0x082E	0xB209    SXTH	R1, R1
0x0830	0x185A    ADDS	R2, R3, R1
0x0832	0xB212    SXTH	R2, R2
0x0834	0x1DA9    ADDS	R1, R5, #6
0x0836	0xB209    SXTH	R1, R1
0x0838	0x1841    ADDS	R1, R0, R1
0x083A	0x7809    LDRB	R1, [R1, #0]
0x083C	0x3930    SUBS	R1, #48
0x083E	0xB209    SXTH	R1, R1
0x0840	0x1851    ADDS	R1, R2, R1
0x0842	0x7021    STRB	R1, [R4, #0]
;RCUHAGER.c, 484 :: 		i+=4;
0x0844	0x1D29    ADDS	R1, R5, #4
; i end address is: 20 (R5)
; i start address is: 8 (R2)
0x0846	0xB2CA    UXTB	R2, R1
; i end address is: 8 (R2)
0x0848	0xB2D1    UXTB	R1, R2
;RCUHAGER.c, 485 :: 		}
L_saveIP67:
;RCUHAGER.c, 482 :: 		else if(buf[i+4]>=48&&buf[i+4]<=57&&(buf[i+5]>=48||buf[i+5]<=57)&&(buf[i+6]>=48||buf[i+6]<=57)){
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x084A	0xE000    B	L__saveIP498
L__saveIP501:
0x084C	0xB2E9    UXTB	R1, R5
L__saveIP498:
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x084E	0xE000    B	L__saveIP497
L__saveIP502:
0x0850	0xB2E9    UXTB	R1, R5
L__saveIP497:
;RCUHAGER.c, 485 :: 		}
; i start address is: 4 (R1)
0x0852	0xB2CD    UXTB	R5, R1
; i end address is: 4 (R1)
L_saveIP60:
; i start address is: 20 (R5)
; i end address is: 20 (R5)
L_saveIP52:
;RCUHAGER.c, 473 :: 		for(j=0;j<4;j++){
; i start address is: 20 (R5)
0x0854	0xF89D100C  LDRB	R1, [SP, #12]
0x0858	0x1C49    ADDS	R1, R1, #1
0x085A	0xF88D100C  STRB	R1, [SP, #12]
;RCUHAGER.c, 486 :: 		}
0x085E	0xE738    B	L_saveIP44
L_saveIP45:
;RCUHAGER.c, 487 :: 		FLASH_ErasePage(Address);
0x0860	0x4919    LDR	R1, [PC, #100]
0x0862	0x6809    LDR	R1, [R1, #0]
0x0864	0x9001    STR	R0, [SP, #4]
0x0866	0x4608    MOV	R0, R1
0x0868	0xF002FEF8  BL	_FLASH_ErasePage+0
;RCUHAGER.c, 488 :: 		ipword=(((unsigned long)ipAddress[0])<<24)|(((unsigned long)ipAddress[1])<<16)|(((unsigned long)ipAddress[2])<<8)|(((unsigned long)ipAddress[3]));
0x086C	0x4915    LDR	R1, [PC, #84]
0x086E	0x7809    LDRB	R1, [R1, #0]
0x0870	0x060A    LSLS	R2, R1, #24
0x0872	0x4916    LDR	R1, [PC, #88]
0x0874	0x7809    LDRB	R1, [R1, #0]
0x0876	0x0409    LSLS	R1, R1, #16
0x0878	0x430A    ORRS	R2, R1
0x087A	0x4915    LDR	R1, [PC, #84]
0x087C	0x7809    LDRB	R1, [R1, #0]
0x087E	0x0209    LSLS	R1, R1, #8
0x0880	0x430A    ORRS	R2, R1
0x0882	0x4914    LDR	R1, [PC, #80]
0x0884	0x7809    LDRB	R1, [R1, #0]
0x0886	0x430A    ORRS	R2, R1
;RCUHAGER.c, 489 :: 		FLASH_Write_Word(Address,ipWord);
0x0888	0x490F    LDR	R1, [PC, #60]
0x088A	0x6809    LDR	R1, [R1, #0]
0x088C	0x4608    MOV	R0, R1
0x088E	0x4611    MOV	R1, R2
0x0890	0xF002FF14  BL	_FLASH_Write_Word+0
0x0894	0x9801    LDR	R0, [SP, #4]
;RCUHAGER.c, 490 :: 		settingEthenet();
0x0896	0xF88D5004  STRB	R5, [SP, #4]
; i end address is: 20 (R5)
0x089A	0x9002    STR	R0, [SP, #8]
0x089C	0xF003FC78  BL	_settingEthenet+0
0x08A0	0x9802    LDR	R0, [SP, #8]
0x08A2	0xF89D5004  LDRB	R5, [SP, #4]
0x08A6	0x4601    MOV	R1, R0
0x08A8	0xB2E8    UXTB	R0, R5
;RCUHAGER.c, 472 :: 		if(buf[i]=='i'&&buf[i+1]=='p'){
0x08AA	0xE001    B	L__saveIP500
L__saveIP503:
0x08AC	0x4601    MOV	R1, R0
0x08AE	0xB2D0    UXTB	R0, R2
L__saveIP500:
; buf start address is: 4 (R1)
0x08B0	0xB2C2    UXTB	R2, R0
; buf end address is: 4 (R1)
0x08B2	0x4608    MOV	R0, R1
0x08B4	0xE7FF    B	L__saveIP499
L__saveIP504:
L__saveIP499:
;RCUHAGER.c, 492 :: 		i++;
; i start address is: 8 (R2)
0x08B6	0x1C52    ADDS	R2, R2, #1
0x08B8	0xB2D2    UXTB	R2, R2
;RCUHAGER.c, 493 :: 		}
; i end address is: 8 (R2)
0x08BA	0xE6F7    B	L_saveIP39
L_saveIP40:
;RCUHAGER.c, 494 :: 		}
L_end_saveIP:
0x08BC	0xF8DDE000  LDR	LR, [SP, #0]
0x08C0	0xB004    ADD	SP, SP, #16
0x08C2	0x4770    BX	LR
0x08C4	0x01B42000  	_ipAddress+0
0x08C8	0x007C2000  	_Address+0
0x08CC	0x01B52000  	_ipAddress+1
0x08D0	0x01B62000  	_ipAddress+2
0x08D4	0x01B72000  	_ipAddress+3
; end of _saveIP
___CC2DW:
;__Lib_System_101_102_103.c, 21 :: 		
0x40D0	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 23 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 24 :: 		
0x40D2	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 25 :: 		
0x40D6	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 26 :: 		
0x40DA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 27 :: 		
0x40DE	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 29 :: 		
L_end___CC2DW:
0x40E0	0xB001    ADD	SP, SP, #4
0x40E2	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 63 :: 		
0x4094	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 65 :: 		
0x4096	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 66 :: 		
0x409A	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 67 :: 		
0x409E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 68 :: 		
0x40A2	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 69 :: 		
0x40A4	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 70 :: 		
0x40A8	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 71 :: 		
0x40AA	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 72 :: 		
0x40AC	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 73 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 74 :: 		
0x40AE	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 75 :: 		
0x40B2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x40B6	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x40B8	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 78 :: 		
0x40BC	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 79 :: 		
0x40BE	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 80 :: 		
0x40C0	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 81 :: 		
0x40C4	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 82 :: 		
0x40C8	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
L_norep:
;__Lib_System_101_102_103.c, 85 :: 		
L_end___FillZeros:
0x40CA	0xB001    ADD	SP, SP, #4
0x40CC	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 333 :: 		
0x4E98	0xB082    SUB	SP, SP, #8
0x4E9A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 336 :: 		
; ulRCC_CR start address is: 8 (R2)
0x4E9E	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 337 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x4EA0	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 338 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4EA2	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 345 :: 		
0x4EA4	0xF64B3080  MOVW	R0, #48000
0x4EA8	0x4281    CMP	R1, R0
0x4EAA	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC228
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 346 :: 		
0x4EAC	0x4832    LDR	R0, [PC, #200]
0x4EAE	0x6800    LDR	R0, [R0, #0]
0x4EB0	0xF0400102  ORR	R1, R0, #2
0x4EB4	0x4830    LDR	R0, [PC, #192]
0x4EB6	0x6001    STR	R1, [R0, #0]
0x4EB8	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC229
L___Lib_System_101_102_103_InitialSetUpRCCRCC228:
;__Lib_System_101_102_103.c, 347 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4EBA	0xF64550C0  MOVW	R0, #24000
0x4EBE	0x4281    CMP	R1, R0
0x4EC0	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC230
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 348 :: 		
0x4EC2	0x482D    LDR	R0, [PC, #180]
0x4EC4	0x6800    LDR	R0, [R0, #0]
0x4EC6	0xF0400101  ORR	R1, R0, #1
0x4ECA	0x482B    LDR	R0, [PC, #172]
0x4ECC	0x6001    STR	R1, [R0, #0]
0x4ECE	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
L___Lib_System_101_102_103_InitialSetUpRCCRCC230:
;__Lib_System_101_102_103.c, 350 :: 		
0x4ED0	0x4829    LDR	R0, [PC, #164]
0x4ED2	0x6801    LDR	R1, [R0, #0]
0x4ED4	0xF06F0007  MVN	R0, #7
0x4ED8	0x4001    ANDS	R1, R0
0x4EDA	0x4827    LDR	R0, [PC, #156]
0x4EDC	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
L___Lib_System_101_102_103_InitialSetUpRCCRCC229:
;__Lib_System_101_102_103.c, 352 :: 		
0x4EDE	0xF7FFF901  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 354 :: 		
0x4EE2	0x4826    LDR	R0, [PC, #152]
0x4EE4	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 355 :: 		
0x4EE6	0x4826    LDR	R0, [PC, #152]
0x4EE8	0xEA020100  AND	R1, R2, R0, LSL #0
0x4EEC	0x4825    LDR	R0, [PC, #148]
0x4EEE	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x4EF0	0xF0020001  AND	R0, R2, #1
0x4EF4	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x4EF6	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 358 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x4EF8	0x4822    LDR	R0, [PC, #136]
0x4EFA	0x6800    LDR	R0, [R0, #0]
0x4EFC	0xF0000002  AND	R0, R0, #2
0x4F00	0x2800    CMP	R0, #0
0x4F02	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
;__Lib_System_101_102_103.c, 359 :: 		
0x4F04	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 360 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x4F06	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 357 :: 		
0x4F08	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 360 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 362 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x4F0A	0xF4023080  AND	R0, R2, #65536
0x4F0E	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC244
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 363 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x4F10	0x481C    LDR	R0, [PC, #112]
0x4F12	0x6800    LDR	R0, [R0, #0]
0x4F14	0xF4003000  AND	R0, R0, #131072
0x4F18	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 364 :: 		
0x4F1A	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 365 :: 		
0x4F1C	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x4F1E	0x460A    MOV	R2, R1
0x4F20	0x9901    LDR	R1, [SP, #4]
0x4F22	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 362 :: 		
0x4F24	0x9101    STR	R1, [SP, #4]
0x4F26	0x4611    MOV	R1, R2
0x4F28	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 365 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 367 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x4F2A	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x4F2E	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 368 :: 		
0x4F30	0x4814    LDR	R0, [PC, #80]
0x4F32	0x6800    LDR	R0, [R0, #0]
0x4F34	0xF0407180  ORR	R1, R0, #16777216
0x4F38	0x4812    LDR	R0, [PC, #72]
0x4F3A	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x4F3C	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 369 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
0x4F3E	0x4811    LDR	R0, [PC, #68]
0x4F40	0x6800    LDR	R0, [R0, #0]
0x4F42	0xF0007000  AND	R0, R0, #33554432
0x4F46	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 370 :: 		
0x4F48	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 371 :: 		
0x4F4A	0x460A    MOV	R2, R1
0x4F4C	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 367 :: 		
;__Lib_System_101_102_103.c, 371 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 374 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
; ulRCC_CFGR start address is: 8 (R2)
0x4F4E	0x480B    LDR	R0, [PC, #44]
0x4F50	0x6800    LDR	R0, [R0, #0]
0x4F52	0xF000010C  AND	R1, R0, #12
0x4F56	0x0090    LSLS	R0, R2, #2
0x4F58	0xF000000C  AND	R0, R0, #12
0x4F5C	0x4281    CMP	R1, R0
0x4F5E	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
;__Lib_System_101_102_103.c, 375 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x4F60	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
;__Lib_System_101_102_103.c, 377 :: 		
L_end_InitialSetUpRCCRCC2:
0x4F62	0xF8DDE000  LDR	LR, [SP, #0]
0x4F66	0xB002    ADD	SP, SP, #8
0x4F68	0x4770    BX	LR
0x4F6A	0xBF00    NOP
0x4F6C	0x00810101  	#16842881
0x4F70	0x0002001D  	#1900546
0x4F74	0x19400001  	#72000
0x4F78	0x20004002  	FLASH_ACR+0
0x4F7C	0x10044002  	RCC_CFGR+0
0x4F80	0xFFFF000F  	#1048575
0x4F84	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 312 :: 		
0x40E4	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 315 :: 		
0x40E6	0x480F    LDR	R0, [PC, #60]
0x40E8	0x6800    LDR	R0, [R0, #0]
0x40EA	0xF0400101  ORR	R1, R0, #1
0x40EE	0x480D    LDR	R0, [PC, #52]
0x40F0	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 318 :: 		
0x40F2	0x490D    LDR	R1, [PC, #52]
0x40F4	0x480D    LDR	R0, [PC, #52]
0x40F6	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 321 :: 		
0x40F8	0x480A    LDR	R0, [PC, #40]
0x40FA	0x6801    LDR	R1, [R0, #0]
0x40FC	0x480C    LDR	R0, [PC, #48]
0x40FE	0x4001    ANDS	R1, R0
0x4100	0x4808    LDR	R0, [PC, #32]
0x4102	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 324 :: 		
0x4104	0x4807    LDR	R0, [PC, #28]
0x4106	0x6801    LDR	R1, [R0, #0]
0x4108	0xF46F2080  MVN	R0, #262144
0x410C	0x4001    ANDS	R1, R0
0x410E	0x4805    LDR	R0, [PC, #20]
0x4110	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 327 :: 		
0x4112	0x4806    LDR	R0, [PC, #24]
0x4114	0x6801    LDR	R1, [R0, #0]
0x4116	0xF46F00FE  MVN	R0, #8323072
0x411A	0x4001    ANDS	R1, R0
0x411C	0x4803    LDR	R0, [PC, #12]
0x411E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 331 :: 		
L_end_SystemClockSetDefault:
0x4120	0xB001    ADD	SP, SP, #4
0x4122	0x4770    BX	LR
0x4124	0x10004002  	RCC_CR+0
0x4128	0x0000F8FF  	#-117506048
0x412C	0x10044002  	RCC_CFGR+0
0x4130	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 379 :: 		
0x5674	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 380 :: 		
0x5676	0x4902    LDR	R1, [PC, #8]
0x5678	0x4802    LDR	R0, [PC, #8]
0x567A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 381 :: 		
L_end_InitialSetUpFosc:
0x567C	0xB001    ADD	SP, SP, #4
0x567E	0x4770    BX	LR
0x5680	0x19400001  	#72000
0x5684	0x025C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 262 :: 		
0x445C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 263 :: 		
L___GenExcept24:
0x445E	0xE7FE    B	L___GenExcept24
;__Lib_System_101_102_103.c, 264 :: 		
L_end___GenExcept:
0x4460	0xB001    ADD	SP, SP, #4
0x4462	0x4770    BX	LR
; end of ___GenExcept
0x6CF0	0xB500    PUSH	(R14)
0x6CF2	0xF8DFB024  LDR	R11, [PC, #36]
0x6CF6	0xF8DFA024  LDR	R10, [PC, #36]
0x6CFA	0xF8DFC024  LDR	R12, [PC, #36]
0x6CFE	0xF7FDF9E7  BL	16592
0x6D02	0xF8DFB020  LDR	R11, [PC, #32]
0x6D06	0xF8DFA020  LDR	R10, [PC, #32]
0x6D0A	0xF8DFC020  LDR	R12, [PC, #32]
0x6D0E	0xF7FDF9DF  BL	16592
0x6D12	0xBD00    POP	(R15)
0x6D14	0x4770    BX	LR
0x6D16	0xBF00    NOP
0x6D18	0x00002000  	#536870912
0x6D1C	0x00DB2000  	#536871131
0x6D20	0x67EC0000  	#26604
0x6D24	0x00DC2000  	#536871132
0x6D28	0x00E22000  	#536871138
0x6D2C	0x6CD40000  	#27860
0x6D8C	0xB500    PUSH	(R14)
0x6D8E	0xF8DFB010  LDR	R11, [PC, #16]
0x6D92	0xF8DFA010  LDR	R10, [PC, #16]
0x6D96	0xF7FDF97D  BL	16532
0x6D9A	0xBD00    POP	(R15)
0x6D9C	0x4770    BX	LR
0x6D9E	0xBF00    NOP
0x6DA0	0x00002000  	#536870912
0x6DA4	0x02C42000  	#536871620
_uart4_rx:
;RCUHAGER.c, 1342 :: 		void uart4_rx() iv IVT_INT_UART4 ics ICS_AUTO {
;RCUHAGER.c, 1345 :: 		if(UART4_SRbits.RXNE){   // RXNE: Read data register not empty
0x4464	0x4915    LDR	R1, [PC, #84]
0x4466	0x6808    LDR	R0, [R1, #0]
0x4468	0x2800    CMP	R0, #0
0x446A	0xD026    BEQ	L_uart4_rx407
;RCUHAGER.c, 1346 :: 		UART4_SRbits.RXNE=0;
0x446C	0x2100    MOVS	R1, #0
0x446E	0xB249    SXTB	R1, R1
0x4470	0x4812    LDR	R0, [PC, #72]
0x4472	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1347 :: 		data_rc=UART4_DRbits.DR;
0x4474	0x4812    LDR	R0, [PC, #72]
0x4476	0x8800    LDRH	R0, [R0, #0]
0x4478	0xF3C00008  UBFX	R0, R0, #0, #9
; data_rc start address is: 12 (R3)
0x447C	0xB2C3    UXTB	R3, R0
;RCUHAGER.c, 1351 :: 		if(DATA_TRUE){
0x447E	0x4811    LDR	R0, [PC, #68]
0x4480	0x7800    LDRB	R0, [R0, #0]
0x4482	0xB140    CBZ	R0, L_uart4_rx408
;RCUHAGER.c, 1352 :: 		buf_rc_u4[count_buf_rc_4++]=data_rc;
0x4484	0x4A10    LDR	R2, [PC, #64]
0x4486	0x7811    LDRB	R1, [R2, #0]
0x4488	0x4810    LDR	R0, [PC, #64]
0x448A	0x1840    ADDS	R0, R0, R1
0x448C	0x7003    STRB	R3, [R0, #0]
0x448E	0x4610    MOV	R0, R2
0x4490	0x7800    LDRB	R0, [R0, #0]
0x4492	0x1C40    ADDS	R0, R0, #1
0x4494	0x7010    STRB	R0, [R2, #0]
;RCUHAGER.c, 1353 :: 		}
L_uart4_rx408:
;RCUHAGER.c, 1354 :: 		if(count_buf_rc_4==0){    // received header
0x4496	0x480C    LDR	R0, [PC, #48]
0x4498	0x7800    LDRB	R0, [R0, #0]
0x449A	0xB920    CBNZ	R0, L_uart4_rx409
;RCUHAGER.c, 1355 :: 		if(data_rc==0x4B){    // header is "K"
0x449C	0x2B4B    CMP	R3, #75
0x449E	0xD102    BNE	L_uart4_rx410
; data_rc end address is: 12 (R3)
;RCUHAGER.c, 1357 :: 		DATA_TRUE=1;
0x44A0	0x2101    MOVS	R1, #1
0x44A2	0x4808    LDR	R0, [PC, #32]
0x44A4	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1359 :: 		}
L_uart4_rx410:
;RCUHAGER.c, 1360 :: 		}
L_uart4_rx409:
;RCUHAGER.c, 1362 :: 		if(count_buf_rc_4>=6){
0x44A6	0x4808    LDR	R0, [PC, #32]
0x44A8	0x7800    LDRB	R0, [R0, #0]
0x44AA	0x2806    CMP	R0, #6
0x44AC	0xD305    BCC	L_uart4_rx411
;RCUHAGER.c, 1364 :: 		DATA_TRUE=0;
0x44AE	0x2100    MOVS	R1, #0
0x44B0	0x4804    LDR	R0, [PC, #16]
0x44B2	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1366 :: 		PROCESSING_RS485=1;
0x44B4	0x2101    MOVS	R1, #1
0x44B6	0x4806    LDR	R0, [PC, #24]
0x44B8	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1371 :: 		}
L_uart4_rx411:
;RCUHAGER.c, 1378 :: 		}
L_uart4_rx407:
;RCUHAGER.c, 1380 :: 		}
L_end_uart4_rx:
0x44BA	0x4770    BX	LR
0x44BC	0x80144209  	UART4_SRbits+0
0x44C0	0x4C044000  	UART4_DRbits+0
0x44C4	0x01E62000  	_DATA_TRUE+0
0x44C8	0x00D22000  	_count_buf_rc_4+0
0x44CC	0x01B82000  	_buf_rc_u4+0
0x44D0	0x01E72000  	_PROCESSING_RS485+0
; end of _uart4_rx
_timer1_isr:
;RCUHAGER.c, 979 :: 		void timer1_isr() iv IVT_INT_TIM1_UP ics ICS_AUTO { //20 ms
0x44D4	0xB490    PUSH	(R4, R7)
0x44D6	0xB081    SUB	SP, SP, #4
0x44D8	0xF8CDE000  STR	LR, [SP, #0]
;RCUHAGER.c, 980 :: 		unsigned char i_isr=0,but_isr=0;
;RCUHAGER.c, 981 :: 		unsigned long shift=1;
;RCUHAGER.c, 983 :: 		if(TIM1_SRbits.UIF==1)
0x44DC	0x4991    LDR	R1, [PC, #580]
0x44DE	0x6808    LDR	R0, [R1, #0]
0x44E0	0x2800    CMP	R0, #0
0x44E2	0xF00084B0  BEQ	L_timer1_isr270
;RCUHAGER.c, 985 :: 		TIM1_SRbits.UIF=0;
0x44E6	0x2100    MOVS	R1, #0
0x44E8	0xB249    SXTB	R1, R1
0x44EA	0x488E    LDR	R0, [PC, #568]
0x44EC	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 988 :: 		but_sample[0][SAMPLE-1]=!BUT1_0;
0x44EE	0x498E    LDR	R1, [PC, #568]
0x44F0	0x6808    LDR	R0, [R1, #0]
0x44F2	0xF0800101  EOR	R1, R0, #1
0x44F6	0x488D    LDR	R0, [PC, #564]
0x44F8	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 989 :: 		but_sample[1][SAMPLE-1]=!BUT1_1;
0x44FA	0x498D    LDR	R1, [PC, #564]
0x44FC	0x6808    LDR	R0, [R1, #0]
0x44FE	0xF0800101  EOR	R1, R0, #1
0x4502	0x488C    LDR	R0, [PC, #560]
0x4504	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 990 :: 		but_sample[2][SAMPLE-1]=!BUT1_2;
0x4506	0x498C    LDR	R1, [PC, #560]
0x4508	0x6808    LDR	R0, [R1, #0]
0x450A	0xF0800101  EOR	R1, R0, #1
0x450E	0x488B    LDR	R0, [PC, #556]
0x4510	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 992 :: 		but_sample[3][SAMPLE-1]=!BUT2_0;
0x4512	0x498B    LDR	R1, [PC, #556]
0x4514	0x6808    LDR	R0, [R1, #0]
0x4516	0xF0800101  EOR	R1, R0, #1
0x451A	0x488A    LDR	R0, [PC, #552]
0x451C	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 993 :: 		but_sample[4][SAMPLE-1]=!BUT2_1;
0x451E	0x498A    LDR	R1, [PC, #552]
0x4520	0x6808    LDR	R0, [R1, #0]
0x4522	0xF0800101  EOR	R1, R0, #1
0x4526	0x4889    LDR	R0, [PC, #548]
0x4528	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 994 :: 		but_sample[5][SAMPLE-1]=!BUT2_2;
0x452A	0x4989    LDR	R1, [PC, #548]
0x452C	0x6808    LDR	R0, [R1, #0]
0x452E	0xF0800101  EOR	R1, R0, #1
0x4532	0x4888    LDR	R0, [PC, #544]
0x4534	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 996 :: 		but_sample[6][SAMPLE-1]=!BUT3_0;
0x4536	0x4988    LDR	R1, [PC, #544]
0x4538	0x6808    LDR	R0, [R1, #0]
0x453A	0xF0800101  EOR	R1, R0, #1
0x453E	0x4887    LDR	R0, [PC, #540]
0x4540	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 997 :: 		but_sample[7][SAMPLE-1]=!BUT3_1;
0x4542	0x4987    LDR	R1, [PC, #540]
0x4544	0x6808    LDR	R0, [R1, #0]
0x4546	0xF0800101  EOR	R1, R0, #1
0x454A	0x4886    LDR	R0, [PC, #536]
0x454C	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 998 :: 		but_sample[8][SAMPLE-1]=!BUT3_2;
0x454E	0x4986    LDR	R1, [PC, #536]
0x4550	0x6808    LDR	R0, [R1, #0]
0x4552	0xF0800101  EOR	R1, R0, #1
0x4556	0x4885    LDR	R0, [PC, #532]
0x4558	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1000 :: 		but_sample[9][SAMPLE-1]=!BUT4_0;
0x455A	0x4985    LDR	R1, [PC, #532]
0x455C	0x6808    LDR	R0, [R1, #0]
0x455E	0xF0800101  EOR	R1, R0, #1
0x4562	0x4884    LDR	R0, [PC, #528]
0x4564	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1001 :: 		but_sample[10][SAMPLE-1]=!BUT4_1;
0x4566	0x4984    LDR	R1, [PC, #528]
0x4568	0x6808    LDR	R0, [R1, #0]
0x456A	0xF0800101  EOR	R1, R0, #1
0x456E	0x4883    LDR	R0, [PC, #524]
0x4570	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1003 :: 		but_sample[11][SAMPLE-1]=!BUT5_0;
0x4572	0x4983    LDR	R1, [PC, #524]
0x4574	0x6808    LDR	R0, [R1, #0]
0x4576	0xF0800101  EOR	R1, R0, #1
0x457A	0x4882    LDR	R0, [PC, #520]
0x457C	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1004 :: 		but_sample[12][SAMPLE-1]=!BUT5_1;
0x457E	0x4982    LDR	R1, [PC, #520]
0x4580	0x6808    LDR	R0, [R1, #0]
0x4582	0xF0800101  EOR	R1, R0, #1
0x4586	0x4881    LDR	R0, [PC, #516]
0x4588	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1006 :: 		but_sample[13][SAMPLE-1]=!BUT6_0;
0x458A	0x4981    LDR	R1, [PC, #516]
0x458C	0x6808    LDR	R0, [R1, #0]
0x458E	0xF0800101  EOR	R1, R0, #1
0x4592	0x4880    LDR	R0, [PC, #512]
0x4594	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1008 :: 		but_sample[14][SAMPLE-1]=!BUT7_0;
0x4596	0x4980    LDR	R1, [PC, #512]
0x4598	0x6808    LDR	R0, [R1, #0]
0x459A	0xF0800101  EOR	R1, R0, #1
0x459E	0x487F    LDR	R0, [PC, #508]
0x45A0	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1010 :: 		but_sample[15][SAMPLE-1]=!BUT8_0;
0x45A2	0x497F    LDR	R1, [PC, #508]
0x45A4	0x6808    LDR	R0, [R1, #0]
0x45A6	0xF0800101  EOR	R1, R0, #1
0x45AA	0x487E    LDR	R0, [PC, #504]
0x45AC	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1011 :: 		but_sample[16][SAMPLE-1]=!BUT8_1;
0x45AE	0x497E    LDR	R1, [PC, #504]
0x45B0	0x6808    LDR	R0, [R1, #0]
0x45B2	0xF0800101  EOR	R1, R0, #1
0x45B6	0x487D    LDR	R0, [PC, #500]
0x45B8	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1013 :: 		but_sample[17][SAMPLE-1]=!BUT9_0;
0x45BA	0x497D    LDR	R1, [PC, #500]
0x45BC	0x6808    LDR	R0, [R1, #0]
0x45BE	0xF0800101  EOR	R1, R0, #1
0x45C2	0x487C    LDR	R0, [PC, #496]
0x45C4	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1014 :: 		but_sample[18][SAMPLE-1]=!BUT9_1;
0x45C6	0x497C    LDR	R1, [PC, #496]
0x45C8	0x6808    LDR	R0, [R1, #0]
0x45CA	0xF0800101  EOR	R1, R0, #1
0x45CE	0x487B    LDR	R0, [PC, #492]
0x45D0	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1016 :: 		but_sample[19][SAMPLE-1]=!BUT10_0;
0x45D2	0x497B    LDR	R1, [PC, #492]
0x45D4	0x6808    LDR	R0, [R1, #0]
0x45D6	0xF0800101  EOR	R1, R0, #1
0x45DA	0x487A    LDR	R0, [PC, #488]
0x45DC	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1017 :: 		but_sample[20][SAMPLE-1]=!BUT10_1;
0x45DE	0x497A    LDR	R1, [PC, #488]
0x45E0	0x6808    LDR	R0, [R1, #0]
0x45E2	0xF0800101  EOR	R1, R0, #1
0x45E6	0x4879    LDR	R0, [PC, #484]
0x45E8	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1019 :: 		but_sample[21][SAMPLE-1]=!BUT11_0;
0x45EA	0x4979    LDR	R1, [PC, #484]
0x45EC	0x6808    LDR	R0, [R1, #0]
0x45EE	0xF0800101  EOR	R1, R0, #1
0x45F2	0x4878    LDR	R0, [PC, #480]
0x45F4	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1020 :: 		but_sample[22][SAMPLE-1]=!BUT11_1;
0x45F6	0x4978    LDR	R1, [PC, #480]
0x45F8	0x6808    LDR	R0, [R1, #0]
0x45FA	0xF0800101  EOR	R1, R0, #1
0x45FE	0x4877    LDR	R0, [PC, #476]
0x4600	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1022 :: 		but_sample[23][SAMPLE-1]=!BUT12_0;
0x4602	0x4977    LDR	R1, [PC, #476]
0x4604	0x6808    LDR	R0, [R1, #0]
0x4606	0xF0800101  EOR	R1, R0, #1
0x460A	0x4876    LDR	R0, [PC, #472]
0x460C	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1024 :: 		for(but_isr=0;but_isr<SUM_BUT;but_isr++){
; but_isr start address is: 12 (R3)
0x460E	0x2300    MOVS	R3, #0
; but_isr end address is: 12 (R3)
L_timer1_isr271:
; but_isr start address is: 12 (R3)
0x4610	0x2B18    CMP	R3, #24
0x4612	0xF0808081  BCS	L_timer1_isr272
;RCUHAGER.c, 1025 :: 		for(i_isr=0;i_isr<SAMPLE-1;i_isr++){
; i_isr start address is: 16 (R4)
0x4616	0x2400    MOVS	R4, #0
; i_isr end address is: 16 (R4)
; but_isr end address is: 12 (R3)
L_timer1_isr274:
; i_isr start address is: 16 (R4)
; but_isr start address is: 12 (R3)
0x4618	0x2C01    CMP	R4, #1
0x461A	0xD20B    BCS	L_timer1_isr275
;RCUHAGER.c, 1026 :: 		but_sample[but_isr][i_isr]=but_sample[but_isr][i_isr+1];
0x461C	0x0059    LSLS	R1, R3, #1
0x461E	0x4872    LDR	R0, [PC, #456]
0x4620	0x1842    ADDS	R2, R0, R1
0x4622	0x1911    ADDS	R1, R2, R4
0x4624	0x1C60    ADDS	R0, R4, #1
0x4626	0xB200    SXTH	R0, R0
0x4628	0x1810    ADDS	R0, R2, R0
0x462A	0x7800    LDRB	R0, [R0, #0]
0x462C	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 1025 :: 		for(i_isr=0;i_isr<SAMPLE-1;i_isr++){
0x462E	0x1C64    ADDS	R4, R4, #1
0x4630	0xB2E4    UXTB	R4, R4
;RCUHAGER.c, 1027 :: 		}
; i_isr end address is: 16 (R4)
0x4632	0xE7F1    B	L_timer1_isr274
L_timer1_isr275:
;RCUHAGER.c, 1028 :: 		but_sum_sample[but_isr]=0;
0x4634	0x486D    LDR	R0, [PC, #436]
0x4636	0x18C1    ADDS	R1, R0, R3
0x4638	0x2000    MOVS	R0, #0
0x463A	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 1029 :: 		for(i_isr=0;i_isr<SAMPLE;i_isr++){
; i_isr start address is: 16 (R4)
0x463C	0x2400    MOVS	R4, #0
; i_isr end address is: 16 (R4)
; but_isr end address is: 12 (R3)
L_timer1_isr277:
; i_isr start address is: 16 (R4)
; but_isr start address is: 12 (R3)
0x463E	0x2C02    CMP	R4, #2
0x4640	0xD20C    BCS	L_timer1_isr278
;RCUHAGER.c, 1030 :: 		but_sum_sample[but_isr]+=but_sample[but_isr][i_isr];
0x4642	0x486A    LDR	R0, [PC, #424]
0x4644	0x18C2    ADDS	R2, R0, R3
0x4646	0x0059    LSLS	R1, R3, #1
0x4648	0x4867    LDR	R0, [PC, #412]
0x464A	0x1840    ADDS	R0, R0, R1
0x464C	0x1900    ADDS	R0, R0, R4
0x464E	0x7801    LDRB	R1, [R0, #0]
0x4650	0x7810    LDRB	R0, [R2, #0]
0x4652	0x1840    ADDS	R0, R0, R1
0x4654	0x7010    STRB	R0, [R2, #0]
;RCUHAGER.c, 1029 :: 		for(i_isr=0;i_isr<SAMPLE;i_isr++){
0x4656	0x1C64    ADDS	R4, R4, #1
0x4658	0xB2E4    UXTB	R4, R4
;RCUHAGER.c, 1031 :: 		}
; i_isr end address is: 16 (R4)
0x465A	0xE7F0    B	L_timer1_isr277
L_timer1_isr278:
;RCUHAGER.c, 1032 :: 		if(but_sum_sample[but_isr]>=PRESS){
0x465C	0x4863    LDR	R0, [PC, #396]
0x465E	0x18C0    ADDS	R0, R0, R3
0x4660	0x7800    LDRB	R0, [R0, #0]
0x4662	0x2802    CMP	R0, #2
0x4664	0xD304    BCC	L_timer1_isr280
;RCUHAGER.c, 1033 :: 		but_state[but_isr]=PRESS;
0x4666	0x4862    LDR	R0, [PC, #392]
0x4668	0x18C1    ADDS	R1, R0, R3
0x466A	0x2002    MOVS	R0, #2
0x466C	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 1034 :: 		}
0x466E	0xE007    B	L_timer1_isr281
L_timer1_isr280:
;RCUHAGER.c, 1035 :: 		else if(but_sum_sample[but_isr]==UNPRESS){
0x4670	0x485E    LDR	R0, [PC, #376]
0x4672	0x18C0    ADDS	R0, R0, R3
0x4674	0x7800    LDRB	R0, [R0, #0]
0x4676	0xB918    CBNZ	R0, L_timer1_isr282
;RCUHAGER.c, 1036 :: 		but_state[but_isr]=UNPRESS;
0x4678	0x485D    LDR	R0, [PC, #372]
0x467A	0x18C1    ADDS	R1, R0, R3
0x467C	0x2000    MOVS	R0, #0
0x467E	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 1037 :: 		}
L_timer1_isr282:
L_timer1_isr281:
;RCUHAGER.c, 1038 :: 		if(but_state[but_isr]==PRESS){
0x4680	0x485B    LDR	R0, [PC, #364]
0x4682	0x18C0    ADDS	R0, R0, R3
0x4684	0x7800    LDRB	R0, [R0, #0]
0x4686	0x2802    CMP	R0, #2
0x4688	0xD11C    BNE	L_timer1_isr283
;RCUHAGER.c, 1039 :: 		if(but_status[but_isr]==UNPRESS){
0x468A	0x485A    LDR	R0, [PC, #360]
0x468C	0x18C0    ADDS	R0, R0, R3
0x468E	0x7800    LDRB	R0, [R0, #0]
0x4690	0xB920    CBNZ	R0, L_timer1_isr284
;RCUHAGER.c, 1040 :: 		but_status[but_isr]=PRES_DOW;
0x4692	0x4858    LDR	R0, [PC, #352]
0x4694	0x18C1    ADDS	R1, R0, R3
0x4696	0x2005    MOVS	R0, #5
0x4698	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 1041 :: 		}
0x469A	0xE012    B	L_timer1_isr285
L_timer1_isr284:
;RCUHAGER.c, 1042 :: 		else if(but_status[but_isr]==PRES_DOW){
0x469C	0x4855    LDR	R0, [PC, #340]
0x469E	0x18C0    ADDS	R0, R0, R3
0x46A0	0x7800    LDRB	R0, [R0, #0]
0x46A2	0x2805    CMP	R0, #5
0x46A4	0xD104    BNE	L_timer1_isr286
;RCUHAGER.c, 1043 :: 		but_status[but_isr]=PRESSING;
0x46A6	0x4853    LDR	R0, [PC, #332]
0x46A8	0x18C1    ADDS	R1, R0, R3
0x46AA	0x2006    MOVS	R0, #6
0x46AC	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 1044 :: 		}
0x46AE	0xE008    B	L_timer1_isr287
L_timer1_isr286:
;RCUHAGER.c, 1045 :: 		else if(but_status[but_isr]==PRESSING){
0x46B0	0x4850    LDR	R0, [PC, #320]
0x46B2	0x18C0    ADDS	R0, R0, R3
0x46B4	0x7800    LDRB	R0, [R0, #0]
0x46B6	0x2806    CMP	R0, #6
0x46B8	0xD103    BNE	L_timer1_isr288
;RCUHAGER.c, 1046 :: 		but_status[but_isr]=PRESSING;
0x46BA	0x484E    LDR	R0, [PC, #312]
0x46BC	0x18C1    ADDS	R1, R0, R3
0x46BE	0x2006    MOVS	R0, #6
0x46C0	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 1047 :: 		}
L_timer1_isr288:
L_timer1_isr287:
L_timer1_isr285:
;RCUHAGER.c, 1048 :: 		}
0x46C2	0xE026    B	L_timer1_isr289
L_timer1_isr283:
;RCUHAGER.c, 1049 :: 		else if(but_state[but_isr]==UNPRESS){
0x46C4	0x484A    LDR	R0, [PC, #296]
0x46C6	0x18C0    ADDS	R0, R0, R3
0x46C8	0x7800    LDRB	R0, [R0, #0]
0x46CA	0x2800    CMP	R0, #0
0x46CC	0xD121    BNE	L_timer1_isr290
;RCUHAGER.c, 1050 :: 		if ((but_status[but_isr]==PRESSING)||(but_status[but_isr]==PRES_DOW)){
0x46CE	0x4849    LDR	R0, [PC, #292]
0x46D0	0x18C0    ADDS	R0, R0, R3
0x46D2	0x7800    LDRB	R0, [R0, #0]
0x46D4	0x2806    CMP	R0, #6
0x46D6	0xD005    BEQ	L__timer1_isr512
0x46D8	0x4846    LDR	R0, [PC, #280]
0x46DA	0x18C0    ADDS	R0, R0, R3
0x46DC	0x7800    LDRB	R0, [R0, #0]
0x46DE	0x2805    CMP	R0, #5
0x46E0	0xD000    BEQ	L__timer1_isr511
0x46E2	0xE004    B	L_timer1_isr293
L__timer1_isr512:
L__timer1_isr511:
;RCUHAGER.c, 1051 :: 		but_status[but_isr]=PRES_UP;
0x46E4	0x4843    LDR	R0, [PC, #268]
0x46E6	0x18C1    ADDS	R1, R0, R3
0x46E8	0x2004    MOVS	R0, #4
0x46EA	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 1052 :: 		}
0x46EC	0xE011    B	L_timer1_isr294
L_timer1_isr293:
;RCUHAGER.c, 1053 :: 		else if(but_status[but_isr]==PRES_UP){
0x46EE	0x4841    LDR	R0, [PC, #260]
0x46F0	0x18C0    ADDS	R0, R0, R3
0x46F2	0x7800    LDRB	R0, [R0, #0]
0x46F4	0x2804    CMP	R0, #4
0x46F6	0xD104    BNE	L_timer1_isr295
;RCUHAGER.c, 1054 :: 		but_status[but_isr]=UNPRESS;
0x46F8	0x483E    LDR	R0, [PC, #248]
0x46FA	0x18C1    ADDS	R1, R0, R3
0x46FC	0x2000    MOVS	R0, #0
0x46FE	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 1055 :: 		}
0x4700	0xE007    B	L_timer1_isr296
L_timer1_isr295:
;RCUHAGER.c, 1056 :: 		else if(but_status[but_isr]==UNPRESS){
0x4702	0x483C    LDR	R0, [PC, #240]
0x4704	0x18C0    ADDS	R0, R0, R3
0x4706	0x7800    LDRB	R0, [R0, #0]
0x4708	0xB918    CBNZ	R0, L_timer1_isr297
;RCUHAGER.c, 1057 :: 		but_status[but_isr]=UNPRESS;
0x470A	0x483A    LDR	R0, [PC, #232]
0x470C	0x18C1    ADDS	R1, R0, R3
0x470E	0x2000    MOVS	R0, #0
0x4710	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 1058 :: 		}
L_timer1_isr297:
L_timer1_isr296:
L_timer1_isr294:
;RCUHAGER.c, 1059 :: 		}
L_timer1_isr290:
L_timer1_isr289:
;RCUHAGER.c, 1024 :: 		for(but_isr=0;but_isr<SUM_BUT;but_isr++){
0x4712	0x1C5B    ADDS	R3, R3, #1
0x4714	0xB2DB    UXTB	R3, R3
;RCUHAGER.c, 1060 :: 		}
; but_isr end address is: 12 (R3)
0x4716	0xE77B    B	L_timer1_isr271
L_timer1_isr272:
;RCUHAGER.c, 1073 :: 		duphong67_A8=~duphong67_A8;             // LED INDICAROR QUET BAN PHIM
0x4718	0x4937    LDR	R1, [PC, #220]
0x471A	0x6808    LDR	R0, [R1, #0]
0x471C	0xF0800001  EOR	R0, R0, #1
0x4720	0xF000B86C  B	#216
0x4724	0x82004225  	TIM1_SRbits+0
0x4728	0x01084223  	GPIOE_IDR+0
0x472C	0x02612000  	_but_sample+1
0x4730	0x01104223  	GPIOE_IDR+0
0x4734	0x02632000  	_but_sample+3
0x4738	0x01184223  	GPIOE_IDR+0
0x473C	0x02652000  	_but_sample+5
0x4740	0x01004222  	GPIOC_IDR+0
0x4744	0x02672000  	_but_sample+7
0x4748	0x01084222  	GPIOC_IDR+0
0x474C	0x02692000  	_but_sample+9
0x4750	0x01004221  	GPIOA_IDR+0
0x4754	0x026B2000  	_but_sample+11
0x4758	0x01144222  	GPIOC_IDR+0
0x475C	0x026D2000  	_but_sample+13
0x4760	0x81044221  	GPIOB_IDR+0
0x4764	0x026F2000  	_but_sample+15
0x4768	0x011C4223  	GPIOE_IDR+0
0x476C	0x02712000  	_but_sample+17
0x4770	0x01244223  	GPIOE_IDR+0
0x4774	0x02732000  	_but_sample+19
0x4778	0x012C4223  	GPIOE_IDR+0
0x477C	0x02752000  	_but_sample+21
0x4780	0x01344223  	GPIOE_IDR+0
0x4784	0x02772000  	_but_sample+23
0x4788	0x013C4223  	GPIOE_IDR+0
0x478C	0x02792000  	_but_sample+25
0x4790	0x812C4221  	GPIOB_IDR+0
0x4794	0x027B2000  	_but_sample+27
0x4798	0x81344221  	GPIOB_IDR+0
0x479C	0x027D2000  	_but_sample+29
0x47A0	0x813C4221  	GPIOB_IDR+0
0x47A4	0x027F2000  	_but_sample+31
0x47A8	0x81244222  	GPIOD_IDR+0
0x47AC	0x02812000  	_but_sample+33
0x47B0	0x812C4222  	GPIOD_IDR+0
0x47B4	0x02832000  	_but_sample+35
0x47B8	0x81344222  	GPIOD_IDR+0
0x47BC	0x02852000  	_but_sample+37
0x47C0	0x813C4222  	GPIOD_IDR+0
0x47C4	0x02872000  	_but_sample+39
0x47C8	0x011C4222  	GPIOC_IDR+0
0x47CC	0x02892000  	_but_sample+41
0x47D0	0x81184221  	GPIOB_IDR+0
0x47D4	0x028B2000  	_but_sample+43
0x47D8	0x81204221  	GPIOB_IDR+0
0x47DC	0x028D2000  	_but_sample+45
0x47E0	0x01004223  	GPIOE_IDR+0
0x47E4	0x028F2000  	_but_sample+47
0x47E8	0x02602000  	_but_sample+0
0x47EC	0x02902000  	_but_sum_sample+0
0x47F0	0x01BE2000  	_but_state+0
0x47F4	0x02A82000  	_but_status+0
0x47F8	0x01A04221  	GPIOA_ODR+0
0x47FC	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1077 :: 		if(but_status[0]==PRES_DOW){
0x47FE	0x4882    LDR	R0, [PC, #520]
0x4800	0x7800    LDRB	R0, [R0, #0]
0x4802	0x2805    CMP	R0, #5
0x4804	0xD106    BNE	L_timer1_isr298
;RCUHAGER.c, 1078 :: 		LED_1_0^=1;
0x4806	0x4981    LDR	R1, [PC, #516]
0x4808	0x6808    LDR	R0, [R1, #0]
0x480A	0xF0800101  EOR	R1, R0, #1
0x480E	0x487F    LDR	R0, [PC, #508]
0x4810	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1079 :: 		}
0x4812	0xE003    B	L_timer1_isr299
L_timer1_isr298:
;RCUHAGER.c, 1080 :: 		else if(but_status[0]==PRES_UP){
0x4814	0x487C    LDR	R0, [PC, #496]
0x4816	0x7800    LDRB	R0, [R0, #0]
0x4818	0x2804    CMP	R0, #4
0x481A	0xD1FF    BNE	L_timer1_isr300
;RCUHAGER.c, 1082 :: 		}
L_timer1_isr300:
L_timer1_isr299:
;RCUHAGER.c, 1085 :: 		if(but_status[1]==PRES_DOW){
0x481C	0x487C    LDR	R0, [PC, #496]
0x481E	0x7800    LDRB	R0, [R0, #0]
0x4820	0x2805    CMP	R0, #5
0x4822	0xD11C    BNE	L_timer1_isr301
;RCUHAGER.c, 1086 :: 		LED_1_1=1;
0x4824	0x2101    MOVS	R1, #1
0x4826	0xB249    SXTB	R1, R1
0x4828	0x487A    LDR	R0, [PC, #488]
0x482A	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1087 :: 		if(!flag_button_dim1){
0x482C	0x487A    LDR	R0, [PC, #488]
0x482E	0x7800    LDRB	R0, [R0, #0]
0x4830	0xB9A0    CBNZ	R0, L_timer1_isr302
;RCUHAGER.c, 1088 :: 		flag_button_dim1=1;
0x4832	0x2101    MOVS	R1, #1
0x4834	0x4878    LDR	R0, [PC, #480]
0x4836	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1089 :: 		if(BUTTON_DIM_CHANNEL1<=4){BUTTON_DIM_CHANNEL1++;}
0x4838	0x4878    LDR	R0, [PC, #480]
0x483A	0x7800    LDRB	R0, [R0, #0]
0x483C	0x2804    CMP	R0, #4
0x483E	0xD803    BHI	L_timer1_isr303
0x4840	0x4976    LDR	R1, [PC, #472]
0x4842	0x7808    LDRB	R0, [R1, #0]
0x4844	0x1C40    ADDS	R0, R0, #1
0x4846	0x7008    STRB	R0, [R1, #0]
L_timer1_isr303:
;RCUHAGER.c, 1090 :: 		if(BUTTON_DIM_CHANNEL1>=5){BUTTON_DIM_CHANNEL1=0;}
0x4848	0x4874    LDR	R0, [PC, #464]
0x484A	0x7800    LDRB	R0, [R0, #0]
0x484C	0x2805    CMP	R0, #5
0x484E	0xD302    BCC	L_timer1_isr304
0x4850	0x2100    MOVS	R1, #0
0x4852	0x4872    LDR	R0, [PC, #456]
0x4854	0x7001    STRB	R1, [R0, #0]
L_timer1_isr304:
;RCUHAGER.c, 1091 :: 		flag_setdimmer1=1;
0x4856	0x2101    MOVS	R1, #1
0x4858	0x4871    LDR	R0, [PC, #452]
0x485A	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1092 :: 		}
L_timer1_isr302:
;RCUHAGER.c, 1093 :: 		}
0x485C	0xE00A    B	L_timer1_isr305
L_timer1_isr301:
;RCUHAGER.c, 1094 :: 		else if(but_status[1]==PRES_UP){
0x485E	0x486C    LDR	R0, [PC, #432]
0x4860	0x7800    LDRB	R0, [R0, #0]
0x4862	0x2804    CMP	R0, #4
0x4864	0xD106    BNE	L_timer1_isr306
;RCUHAGER.c, 1095 :: 		LED_1_1=0;
0x4866	0x2100    MOVS	R1, #0
0x4868	0xB249    SXTB	R1, R1
0x486A	0x486A    LDR	R0, [PC, #424]
0x486C	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1096 :: 		flag_button_dim1=0;
0x486E	0x2100    MOVS	R1, #0
0x4870	0x4869    LDR	R0, [PC, #420]
0x4872	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1097 :: 		}
L_timer1_isr306:
L_timer1_isr305:
;RCUHAGER.c, 1099 :: 		if(but_status[2]==PRES_DOW){
0x4874	0x486B    LDR	R0, [PC, #428]
0x4876	0x7800    LDRB	R0, [R0, #0]
0x4878	0x2805    CMP	R0, #5
0x487A	0xD11C    BNE	L_timer1_isr307
;RCUHAGER.c, 1100 :: 		LED_1_2=1;
0x487C	0x2101    MOVS	R1, #1
0x487E	0xB249    SXTB	R1, R1
0x4880	0x4869    LDR	R0, [PC, #420]
0x4882	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1101 :: 		if(!flag_button_dim2){
0x4884	0x4869    LDR	R0, [PC, #420]
0x4886	0x7800    LDRB	R0, [R0, #0]
0x4888	0xB9A0    CBNZ	R0, L_timer1_isr308
;RCUHAGER.c, 1102 :: 		flag_button_dim2=1;
0x488A	0x2101    MOVS	R1, #1
0x488C	0x4867    LDR	R0, [PC, #412]
0x488E	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1103 :: 		if(BUTTON_DIM_CHANNEL2<=4){BUTTON_DIM_CHANNEL2++;}
0x4890	0x4867    LDR	R0, [PC, #412]
0x4892	0x7800    LDRB	R0, [R0, #0]
0x4894	0x2804    CMP	R0, #4
0x4896	0xD803    BHI	L_timer1_isr309
0x4898	0x4965    LDR	R1, [PC, #404]
0x489A	0x7808    LDRB	R0, [R1, #0]
0x489C	0x1C40    ADDS	R0, R0, #1
0x489E	0x7008    STRB	R0, [R1, #0]
L_timer1_isr309:
;RCUHAGER.c, 1104 :: 		if(BUTTON_DIM_CHANNEL2>=5){BUTTON_DIM_CHANNEL2=0;}
0x48A0	0x4863    LDR	R0, [PC, #396]
0x48A2	0x7800    LDRB	R0, [R0, #0]
0x48A4	0x2805    CMP	R0, #5
0x48A6	0xD302    BCC	L_timer1_isr310
0x48A8	0x2100    MOVS	R1, #0
0x48AA	0x4861    LDR	R0, [PC, #388]
0x48AC	0x7001    STRB	R1, [R0, #0]
L_timer1_isr310:
;RCUHAGER.c, 1105 :: 		flag_setdimmer2=1;
0x48AE	0x2101    MOVS	R1, #1
0x48B0	0x4860    LDR	R0, [PC, #384]
0x48B2	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1106 :: 		}
L_timer1_isr308:
;RCUHAGER.c, 1107 :: 		}
0x48B4	0xE00A    B	L_timer1_isr311
L_timer1_isr307:
;RCUHAGER.c, 1108 :: 		else if(but_status[2]==PRES_UP){
0x48B6	0x485B    LDR	R0, [PC, #364]
0x48B8	0x7800    LDRB	R0, [R0, #0]
0x48BA	0x2804    CMP	R0, #4
0x48BC	0xD106    BNE	L_timer1_isr312
;RCUHAGER.c, 1109 :: 		LED_1_2=0;
0x48BE	0x2100    MOVS	R1, #0
0x48C0	0xB249    SXTB	R1, R1
0x48C2	0x4859    LDR	R0, [PC, #356]
0x48C4	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1110 :: 		flag_button_dim2=0;
0x48C6	0x2100    MOVS	R1, #0
0x48C8	0x4858    LDR	R0, [PC, #352]
0x48CA	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1111 :: 		}
L_timer1_isr312:
L_timer1_isr311:
;RCUHAGER.c, 1114 :: 		if(but_status[3]==PRES_DOW){
0x48CC	0x485A    LDR	R0, [PC, #360]
0x48CE	0x7800    LDRB	R0, [R0, #0]
0x48D0	0x2805    CMP	R0, #5
0x48D2	0xD106    BNE	L_timer1_isr313
;RCUHAGER.c, 1115 :: 		LED_2_0^=1;
0x48D4	0x4959    LDR	R1, [PC, #356]
0x48D6	0x6808    LDR	R0, [R1, #0]
0x48D8	0xF0800101  EOR	R1, R0, #1
0x48DC	0x4857    LDR	R0, [PC, #348]
0x48DE	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1116 :: 		}
0x48E0	0xE003    B	L_timer1_isr314
L_timer1_isr313:
;RCUHAGER.c, 1117 :: 		else if(but_status[3]==PRES_UP){
0x48E2	0x4855    LDR	R0, [PC, #340]
0x48E4	0x7800    LDRB	R0, [R0, #0]
0x48E6	0x2804    CMP	R0, #4
0x48E8	0xD1FF    BNE	L_timer1_isr315
;RCUHAGER.c, 1119 :: 		}
L_timer1_isr315:
L_timer1_isr314:
;RCUHAGER.c, 1122 :: 		if(but_status[4]==PRES_DOW){
0x48EA	0x4855    LDR	R0, [PC, #340]
0x48EC	0x7800    LDRB	R0, [R0, #0]
0x48EE	0x2805    CMP	R0, #5
0x48F0	0xD11C    BNE	L_timer1_isr316
;RCUHAGER.c, 1123 :: 		LED_2_1=1;
0x48F2	0x2101    MOVS	R1, #1
0x48F4	0xB249    SXTB	R1, R1
0x48F6	0x4853    LDR	R0, [PC, #332]
0x48F8	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1124 :: 		if(!flag_button_dim2){
0x48FA	0x484C    LDR	R0, [PC, #304]
0x48FC	0x7800    LDRB	R0, [R0, #0]
0x48FE	0xB9A0    CBNZ	R0, L_timer1_isr317
;RCUHAGER.c, 1125 :: 		flag_button_dim3=1;
0x4900	0x2101    MOVS	R1, #1
0x4902	0x4851    LDR	R0, [PC, #324]
0x4904	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1126 :: 		if(BUTTON_DIM_CHANNEL3<=4){BUTTON_DIM_CHANNEL3++;}
0x4906	0x4851    LDR	R0, [PC, #324]
0x4908	0x7800    LDRB	R0, [R0, #0]
0x490A	0x2804    CMP	R0, #4
0x490C	0xD803    BHI	L_timer1_isr318
0x490E	0x494F    LDR	R1, [PC, #316]
0x4910	0x7808    LDRB	R0, [R1, #0]
0x4912	0x1C40    ADDS	R0, R0, #1
0x4914	0x7008    STRB	R0, [R1, #0]
L_timer1_isr318:
;RCUHAGER.c, 1127 :: 		if(BUTTON_DIM_CHANNEL3>=5){BUTTON_DIM_CHANNEL3=0;}
0x4916	0x484D    LDR	R0, [PC, #308]
0x4918	0x7800    LDRB	R0, [R0, #0]
0x491A	0x2805    CMP	R0, #5
0x491C	0xD302    BCC	L_timer1_isr319
0x491E	0x2100    MOVS	R1, #0
0x4920	0x484A    LDR	R0, [PC, #296]
0x4922	0x7001    STRB	R1, [R0, #0]
L_timer1_isr319:
;RCUHAGER.c, 1128 :: 		flag_setdimmer3=1;
0x4924	0x2101    MOVS	R1, #1
0x4926	0x484A    LDR	R0, [PC, #296]
0x4928	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1129 :: 		}
L_timer1_isr317:
;RCUHAGER.c, 1130 :: 		}
0x492A	0xE00A    B	L_timer1_isr320
L_timer1_isr316:
;RCUHAGER.c, 1131 :: 		else if(but_status[4]==PRES_UP){
0x492C	0x4844    LDR	R0, [PC, #272]
0x492E	0x7800    LDRB	R0, [R0, #0]
0x4930	0x2804    CMP	R0, #4
0x4932	0xD106    BNE	L_timer1_isr321
;RCUHAGER.c, 1132 :: 		LED_2_1=0;
0x4934	0x2100    MOVS	R1, #0
0x4936	0xB249    SXTB	R1, R1
0x4938	0x4842    LDR	R0, [PC, #264]
0x493A	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1133 :: 		flag_button_dim3=0;
0x493C	0x2100    MOVS	R1, #0
0x493E	0x4842    LDR	R0, [PC, #264]
0x4940	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1134 :: 		}
L_timer1_isr321:
L_timer1_isr320:
;RCUHAGER.c, 1137 :: 		if(but_status[5]==PRES_DOW){
0x4942	0x4844    LDR	R0, [PC, #272]
0x4944	0x7800    LDRB	R0, [R0, #0]
0x4946	0x2805    CMP	R0, #5
0x4948	0xD11C    BNE	L_timer1_isr322
;RCUHAGER.c, 1138 :: 		LED_2_2=1;
0x494A	0x2101    MOVS	R1, #1
0x494C	0xB249    SXTB	R1, R1
0x494E	0x4842    LDR	R0, [PC, #264]
0x4950	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1139 :: 		if(!flag_button_dim4){
0x4952	0x4842    LDR	R0, [PC, #264]
0x4954	0x7800    LDRB	R0, [R0, #0]
0x4956	0xB9A0    CBNZ	R0, L_timer1_isr323
;RCUHAGER.c, 1140 :: 		flag_button_dim4=1;
0x4958	0x2101    MOVS	R1, #1
0x495A	0x4840    LDR	R0, [PC, #256]
0x495C	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1141 :: 		if(BUTTON_DIM_CHANNEL4<=4){BUTTON_DIM_CHANNEL4++;}
0x495E	0x4840    LDR	R0, [PC, #256]
0x4960	0x7800    LDRB	R0, [R0, #0]
0x4962	0x2804    CMP	R0, #4
0x4964	0xD803    BHI	L_timer1_isr324
0x4966	0x493E    LDR	R1, [PC, #248]
0x4968	0x7808    LDRB	R0, [R1, #0]
0x496A	0x1C40    ADDS	R0, R0, #1
0x496C	0x7008    STRB	R0, [R1, #0]
L_timer1_isr324:
;RCUHAGER.c, 1142 :: 		if(BUTTON_DIM_CHANNEL4>=5){BUTTON_DIM_CHANNEL4=0;}
0x496E	0x483C    LDR	R0, [PC, #240]
0x4970	0x7800    LDRB	R0, [R0, #0]
0x4972	0x2805    CMP	R0, #5
0x4974	0xD302    BCC	L_timer1_isr325
0x4976	0x2100    MOVS	R1, #0
0x4978	0x4839    LDR	R0, [PC, #228]
0x497A	0x7001    STRB	R1, [R0, #0]
L_timer1_isr325:
;RCUHAGER.c, 1143 :: 		flag_setdimmer4=1;
0x497C	0x2101    MOVS	R1, #1
0x497E	0x4839    LDR	R0, [PC, #228]
0x4980	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1144 :: 		}
L_timer1_isr323:
;RCUHAGER.c, 1145 :: 		}
0x4982	0xE00A    B	L_timer1_isr326
L_timer1_isr322:
;RCUHAGER.c, 1146 :: 		else if(but_status[5]==PRES_UP){
0x4984	0x4833    LDR	R0, [PC, #204]
0x4986	0x7800    LDRB	R0, [R0, #0]
0x4988	0x2804    CMP	R0, #4
0x498A	0xD106    BNE	L_timer1_isr327
;RCUHAGER.c, 1147 :: 		LED_2_2=0;
0x498C	0x2100    MOVS	R1, #0
0x498E	0xB249    SXTB	R1, R1
0x4990	0x4831    LDR	R0, [PC, #196]
0x4992	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1148 :: 		flag_button_dim4=0;
0x4994	0x2100    MOVS	R1, #0
0x4996	0x4831    LDR	R0, [PC, #196]
0x4998	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1149 :: 		}
L_timer1_isr327:
L_timer1_isr326:
;RCUHAGER.c, 1153 :: 		if(but_status[6]==PRES_DOW){
0x499A	0x4833    LDR	R0, [PC, #204]
0x499C	0x7800    LDRB	R0, [R0, #0]
0x499E	0x2805    CMP	R0, #5
0x49A0	0xD11C    BNE	L_timer1_isr328
;RCUHAGER.c, 1154 :: 		LED_3_0=1;
0x49A2	0x2101    MOVS	R1, #1
0x49A4	0xB249    SXTB	R1, R1
0x49A6	0x4831    LDR	R0, [PC, #196]
0x49A8	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1155 :: 		if(!flag_button_dimmaster){
0x49AA	0x4831    LDR	R0, [PC, #196]
0x49AC	0x7800    LDRB	R0, [R0, #0]
0x49AE	0xB9A0    CBNZ	R0, L_timer1_isr329
;RCUHAGER.c, 1156 :: 		flag_button_dimmaster=1;
0x49B0	0x2101    MOVS	R1, #1
0x49B2	0x482F    LDR	R0, [PC, #188]
0x49B4	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1157 :: 		if(BUTTON_DIM_MASTER<=4){BUTTON_DIM_MASTER++;}
0x49B6	0x482F    LDR	R0, [PC, #188]
0x49B8	0x7800    LDRB	R0, [R0, #0]
0x49BA	0x2804    CMP	R0, #4
0x49BC	0xD803    BHI	L_timer1_isr330
0x49BE	0x492D    LDR	R1, [PC, #180]
0x49C0	0x7808    LDRB	R0, [R1, #0]
0x49C2	0x1C40    ADDS	R0, R0, #1
0x49C4	0x7008    STRB	R0, [R1, #0]
L_timer1_isr330:
;RCUHAGER.c, 1158 :: 		if(BUTTON_DIM_MASTER>=5){BUTTON_DIM_MASTER=0;}
0x49C6	0x482B    LDR	R0, [PC, #172]
0x49C8	0x7800    LDRB	R0, [R0, #0]
0x49CA	0x2805    CMP	R0, #5
0x49CC	0xD302    BCC	L_timer1_isr331
0x49CE	0x2100    MOVS	R1, #0
0x49D0	0x4828    LDR	R0, [PC, #160]
0x49D2	0x7001    STRB	R1, [R0, #0]
L_timer1_isr331:
;RCUHAGER.c, 1159 :: 		flag_setdimmaster=1;
0x49D4	0x2101    MOVS	R1, #1
0x49D6	0x4828    LDR	R0, [PC, #160]
0x49D8	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1160 :: 		}
L_timer1_isr329:
;RCUHAGER.c, 1161 :: 		}
0x49DA	0xE00A    B	L_timer1_isr332
L_timer1_isr328:
;RCUHAGER.c, 1162 :: 		else if(but_status[6]==PRES_UP){
0x49DC	0x4822    LDR	R0, [PC, #136]
0x49DE	0x7800    LDRB	R0, [R0, #0]
0x49E0	0x2804    CMP	R0, #4
0x49E2	0xD106    BNE	L_timer1_isr333
;RCUHAGER.c, 1163 :: 		LED_3_0=0;
0x49E4	0x2100    MOVS	R1, #0
0x49E6	0xB249    SXTB	R1, R1
0x49E8	0x4820    LDR	R0, [PC, #128]
0x49EA	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1164 :: 		flag_button_dimmaster=0;
0x49EC	0x2100    MOVS	R1, #0
0x49EE	0x4820    LDR	R0, [PC, #128]
0x49F0	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1165 :: 		}
L_timer1_isr333:
L_timer1_isr332:
;RCUHAGER.c, 1167 :: 		if(but_status[7]==PRES_DOW){
0x49F2	0x4822    LDR	R0, [PC, #136]
0x49F4	0x7800    LDRB	R0, [R0, #0]
0x49F6	0x2805    CMP	R0, #5
0x49F8	0xD159    BNE	L_timer1_isr334
;RCUHAGER.c, 1168 :: 		LED_3_0=1;
0x49FA	0x2101    MOVS	R1, #1
0x49FC	0xB249    SXTB	R1, R1
0x49FE	0x481B    LDR	R0, [PC, #108]
0x4A00	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1169 :: 		if(!flag_button_dimmaster){
0x4A02	0x481B    LDR	R0, [PC, #108]
0x4A04	0x7800    LDRB	R0, [R0, #0]
0x4A06	0xE03B    B	#118
0x4A08	0x02A82000  	_but_status+0
0x4A0C	0x018C4223  	GPIOE_ODR+0
0x4A10	0x02A92000  	_but_status+1
0x4A14	0x01944223  	GPIOE_ODR+0
0x4A18	0x008E2000  	_flag_button_dim1+0
0x4A1C	0x00942000  	_BUTTON_DIM_CHANNEL1+0
0x4A20	0x004E2000  	_flag_setdimmer1+0
0x4A24	0x02AA2000  	_but_status+2
0x4A28	0x01B44222  	GPIOC_ODR+0
0x4A2C	0x008F2000  	_flag_button_dim2+0
0x4A30	0x00952000  	_BUTTON_DIM_CHANNEL2+0
0x4A34	0x004F2000  	_flag_setdimmer2+0
0x4A38	0x02AB2000  	_but_status+3
0x4A3C	0x01844222  	GPIOC_ODR+0
0x4A40	0x02AC2000  	_but_status+4
0x4A44	0x018C4222  	GPIOC_ODR+0
0x4A48	0x00D32000  	_flag_button_dim3+0
0x4A4C	0x00B22000  	_BUTTON_DIM_CHANNEL3+0
0x4A50	0x00B12000  	_flag_setdimmer3+0
0x4A54	0x02AD2000  	_but_status+5
0x4A58	0x01844221  	GPIOA_ODR+0
0x4A5C	0x00D42000  	_flag_button_dim4+0
0x4A60	0x00B02000  	_BUTTON_DIM_CHANNEL4+0
0x4A64	0x00A32000  	_flag_setdimmer4+0
0x4A68	0x02AE2000  	_but_status+6
0x4A6C	0x81804221  	GPIOB_ODR+0
0x4A70	0x00D52000  	_flag_button_dimmaster+0
0x4A74	0x00B42000  	_BUTTON_DIM_MASTER+0
0x4A78	0x00B32000  	_flag_setdimmaster+0
0x4A7C	0x02AF2000  	_but_status+7
0x4A80	0xB9A0    CBNZ	R0, L_timer1_isr335
;RCUHAGER.c, 1170 :: 		flag_button_dimmaster=1;
0x4A82	0x2101    MOVS	R1, #1
0x4A84	0x4897    LDR	R0, [PC, #604]
0x4A86	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1171 :: 		if(BUTTON_DIM_MASTER<=4){BUTTON_DIM_MASTER++;}
0x4A88	0x4897    LDR	R0, [PC, #604]
0x4A8A	0x7800    LDRB	R0, [R0, #0]
0x4A8C	0x2804    CMP	R0, #4
0x4A8E	0xD803    BHI	L_timer1_isr336
0x4A90	0x4995    LDR	R1, [PC, #596]
0x4A92	0x7808    LDRB	R0, [R1, #0]
0x4A94	0x1C40    ADDS	R0, R0, #1
0x4A96	0x7008    STRB	R0, [R1, #0]
L_timer1_isr336:
;RCUHAGER.c, 1172 :: 		if(BUTTON_DIM_MASTER>=5){BUTTON_DIM_MASTER=0;}
0x4A98	0x4893    LDR	R0, [PC, #588]
0x4A9A	0x7800    LDRB	R0, [R0, #0]
0x4A9C	0x2805    CMP	R0, #5
0x4A9E	0xD302    BCC	L_timer1_isr337
0x4AA0	0x2100    MOVS	R1, #0
0x4AA2	0x4891    LDR	R0, [PC, #580]
0x4AA4	0x7001    STRB	R1, [R0, #0]
L_timer1_isr337:
;RCUHAGER.c, 1173 :: 		flag_setdimmaster=1;
0x4AA6	0x2101    MOVS	R1, #1
0x4AA8	0x4890    LDR	R0, [PC, #576]
0x4AAA	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1174 :: 		}
L_timer1_isr335:
;RCUHAGER.c, 1175 :: 		}
0x4AAC	0xE00A    B	L_timer1_isr338
L_timer1_isr334:
;RCUHAGER.c, 1176 :: 		else if(but_status[7]==PRES_UP){
0x4AAE	0x4890    LDR	R0, [PC, #576]
0x4AB0	0x7800    LDRB	R0, [R0, #0]
0x4AB2	0x2804    CMP	R0, #4
0x4AB4	0xD106    BNE	L_timer1_isr339
;RCUHAGER.c, 1177 :: 		LED_3_0=0;
0x4AB6	0x2100    MOVS	R1, #0
0x4AB8	0xB249    SXTB	R1, R1
0x4ABA	0x488E    LDR	R0, [PC, #568]
0x4ABC	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1178 :: 		flag_button_dimmaster=0;
0x4ABE	0x2100    MOVS	R1, #0
0x4AC0	0x4888    LDR	R0, [PC, #544]
0x4AC2	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1179 :: 		}
L_timer1_isr339:
L_timer1_isr338:
;RCUHAGER.c, 1181 :: 		if(but_status[8]==PRES_DOW){
0x4AC4	0x488C    LDR	R0, [PC, #560]
0x4AC6	0x7800    LDRB	R0, [R0, #0]
0x4AC8	0x2805    CMP	R0, #5
0x4ACA	0xD11C    BNE	L_timer1_isr340
;RCUHAGER.c, 1182 :: 		LED_3_2=1;
0x4ACC	0x2101    MOVS	R1, #1
0x4ACE	0xB249    SXTB	R1, R1
0x4AD0	0x488A    LDR	R0, [PC, #552]
0x4AD2	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1183 :: 		if(!flag_button_dimmaster){
0x4AD4	0x4883    LDR	R0, [PC, #524]
0x4AD6	0x7800    LDRB	R0, [R0, #0]
0x4AD8	0xB9A0    CBNZ	R0, L_timer1_isr341
;RCUHAGER.c, 1184 :: 		flag_button_dimmaster=1;
0x4ADA	0x2101    MOVS	R1, #1
0x4ADC	0x4881    LDR	R0, [PC, #516]
0x4ADE	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1185 :: 		if(BUTTON_DIM_MASTER<=4){BUTTON_DIM_MASTER++;}
0x4AE0	0x4881    LDR	R0, [PC, #516]
0x4AE2	0x7800    LDRB	R0, [R0, #0]
0x4AE4	0x2804    CMP	R0, #4
0x4AE6	0xD803    BHI	L_timer1_isr342
0x4AE8	0x497F    LDR	R1, [PC, #508]
0x4AEA	0x7808    LDRB	R0, [R1, #0]
0x4AEC	0x1C40    ADDS	R0, R0, #1
0x4AEE	0x7008    STRB	R0, [R1, #0]
L_timer1_isr342:
;RCUHAGER.c, 1186 :: 		if(BUTTON_DIM_MASTER>=5){BUTTON_DIM_MASTER=0;}
0x4AF0	0x487D    LDR	R0, [PC, #500]
0x4AF2	0x7800    LDRB	R0, [R0, #0]
0x4AF4	0x2805    CMP	R0, #5
0x4AF6	0xD302    BCC	L_timer1_isr343
0x4AF8	0x2100    MOVS	R1, #0
0x4AFA	0x487B    LDR	R0, [PC, #492]
0x4AFC	0x7001    STRB	R1, [R0, #0]
L_timer1_isr343:
;RCUHAGER.c, 1187 :: 		flag_setdimmaster=1;
0x4AFE	0x2101    MOVS	R1, #1
0x4B00	0x487A    LDR	R0, [PC, #488]
0x4B02	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1188 :: 		}
L_timer1_isr341:
;RCUHAGER.c, 1189 :: 		}
0x4B04	0xE00A    B	L_timer1_isr344
L_timer1_isr340:
;RCUHAGER.c, 1190 :: 		else if(but_status[8]==PRES_UP){
0x4B06	0x487C    LDR	R0, [PC, #496]
0x4B08	0x7800    LDRB	R0, [R0, #0]
0x4B0A	0x2804    CMP	R0, #4
0x4B0C	0xD106    BNE	L_timer1_isr345
;RCUHAGER.c, 1191 :: 		LED_3_2=0;
0x4B0E	0x2100    MOVS	R1, #0
0x4B10	0xB249    SXTB	R1, R1
0x4B12	0x487A    LDR	R0, [PC, #488]
0x4B14	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1192 :: 		flag_button_dimmaster=0;
0x4B16	0x2100    MOVS	R1, #0
0x4B18	0x4872    LDR	R0, [PC, #456]
0x4B1A	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1193 :: 		}
L_timer1_isr345:
L_timer1_isr344:
;RCUHAGER.c, 1196 :: 		if(but_status[9]==PRES_DOW){
0x4B1C	0x4878    LDR	R0, [PC, #480]
0x4B1E	0x7800    LDRB	R0, [R0, #0]
0x4B20	0x2805    CMP	R0, #5
0x4B22	0xD109    BNE	L_timer1_isr346
;RCUHAGER.c, 1197 :: 		LED_4_0=1;
0x4B24	0x2101    MOVS	R1, #1
0x4B26	0xB249    SXTB	R1, R1
0x4B28	0x4876    LDR	R0, [PC, #472]
0x4B2A	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1198 :: 		out_relay^=RELAY_1;
0x4B2C	0x4976    LDR	R1, [PC, #472]
0x4B2E	0x6808    LDR	R0, [R1, #0]
0x4B30	0xF0800001  EOR	R0, R0, #1
0x4B34	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1199 :: 		}
0x4B36	0xE00F    B	L_timer1_isr347
L_timer1_isr346:
;RCUHAGER.c, 1200 :: 		else if(but_status[9]==PRES_UP){
0x4B38	0x4871    LDR	R0, [PC, #452]
0x4B3A	0x7800    LDRB	R0, [R0, #0]
0x4B3C	0x2804    CMP	R0, #4
0x4B3E	0xD10B    BNE	L_timer1_isr348
;RCUHAGER.c, 1201 :: 		LED_4_0=(out_relay&RELAY_1)?1:0;
0x4B40	0x4871    LDR	R0, [PC, #452]
0x4B42	0x6800    LDR	R0, [R0, #0]
0x4B44	0xF0000001  AND	R0, R0, #1
0x4B48	0xB110    CBZ	R0, L_timer1_isr349
; ?FLOC___timer1_isr?T1333 start address is: 4 (R1)
0x4B4A	0x2101    MOVS	R1, #1
0x4B4C	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1333 end address is: 4 (R1)
0x4B4E	0xE001    B	L_timer1_isr350
L_timer1_isr349:
; ?FLOC___timer1_isr?T1333 start address is: 4 (R1)
0x4B50	0x2100    MOVS	R1, #0
0x4B52	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1333 end address is: 4 (R1)
L_timer1_isr350:
; ?FLOC___timer1_isr?T1333 start address is: 4 (R1)
0x4B54	0x486B    LDR	R0, [PC, #428]
0x4B56	0x6001    STR	R1, [R0, #0]
; ?FLOC___timer1_isr?T1333 end address is: 4 (R1)
;RCUHAGER.c, 1202 :: 		}
L_timer1_isr348:
L_timer1_isr347:
;RCUHAGER.c, 1204 :: 		if(but_status[10]==PRES_DOW){
0x4B58	0x486C    LDR	R0, [PC, #432]
0x4B5A	0x7800    LDRB	R0, [R0, #0]
0x4B5C	0x2805    CMP	R0, #5
0x4B5E	0xD109    BNE	L_timer1_isr351
;RCUHAGER.c, 1205 :: 		LED_4_1=1;
0x4B60	0x2101    MOVS	R1, #1
0x4B62	0xB249    SXTB	R1, R1
0x4B64	0x486A    LDR	R0, [PC, #424]
0x4B66	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1206 :: 		out_relay^=RELAY_16;
0x4B68	0x4967    LDR	R1, [PC, #412]
0x4B6A	0x6808    LDR	R0, [R1, #0]
0x4B6C	0xF4804000  EOR	R0, R0, #32768
0x4B70	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1207 :: 		}
0x4B72	0xE00F    B	L_timer1_isr352
L_timer1_isr351:
;RCUHAGER.c, 1208 :: 		else if(but_status[10]==PRES_UP){
0x4B74	0x4865    LDR	R0, [PC, #404]
0x4B76	0x7800    LDRB	R0, [R0, #0]
0x4B78	0x2804    CMP	R0, #4
0x4B7A	0xD10B    BNE	L_timer1_isr353
;RCUHAGER.c, 1209 :: 		LED_4_1=(out_relay&RELAY_16)?1:0;
0x4B7C	0x4862    LDR	R0, [PC, #392]
0x4B7E	0x6800    LDR	R0, [R0, #0]
0x4B80	0xF4004000  AND	R0, R0, #32768
0x4B84	0xB110    CBZ	R0, L_timer1_isr354
; ?FLOC___timer1_isr?T1344 start address is: 4 (R1)
0x4B86	0x2101    MOVS	R1, #1
0x4B88	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1344 end address is: 4 (R1)
0x4B8A	0xE001    B	L_timer1_isr355
L_timer1_isr354:
; ?FLOC___timer1_isr?T1344 start address is: 4 (R1)
0x4B8C	0x2100    MOVS	R1, #0
0x4B8E	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1344 end address is: 4 (R1)
L_timer1_isr355:
; ?FLOC___timer1_isr?T1344 start address is: 4 (R1)
0x4B90	0x485F    LDR	R0, [PC, #380]
0x4B92	0x6001    STR	R1, [R0, #0]
; ?FLOC___timer1_isr?T1344 end address is: 4 (R1)
;RCUHAGER.c, 1210 :: 		}
L_timer1_isr353:
L_timer1_isr352:
;RCUHAGER.c, 1214 :: 		if(but_status[11]==PRES_DOW){
0x4B94	0x485F    LDR	R0, [PC, #380]
0x4B96	0x7800    LDRB	R0, [R0, #0]
0x4B98	0x2805    CMP	R0, #5
0x4B9A	0xD109    BNE	L_timer1_isr356
;RCUHAGER.c, 1215 :: 		LED_5_0=1;
0x4B9C	0x2101    MOVS	R1, #1
0x4B9E	0xB249    SXTB	R1, R1
0x4BA0	0x485D    LDR	R0, [PC, #372]
0x4BA2	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1216 :: 		out_relay^=RELAY_6;
0x4BA4	0x4958    LDR	R1, [PC, #352]
0x4BA6	0x6808    LDR	R0, [R1, #0]
0x4BA8	0xF0800020  EOR	R0, R0, #32
0x4BAC	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1217 :: 		}
0x4BAE	0xE00F    B	L_timer1_isr357
L_timer1_isr356:
;RCUHAGER.c, 1218 :: 		else if(but_status[11]==PRES_UP){
0x4BB0	0x4858    LDR	R0, [PC, #352]
0x4BB2	0x7800    LDRB	R0, [R0, #0]
0x4BB4	0x2804    CMP	R0, #4
0x4BB6	0xD10B    BNE	L_timer1_isr358
;RCUHAGER.c, 1219 :: 		LED_5_0=(out_relay&RELAY_6)?1:0;
0x4BB8	0x4853    LDR	R0, [PC, #332]
0x4BBA	0x6800    LDR	R0, [R0, #0]
0x4BBC	0xF0000020  AND	R0, R0, #32
0x4BC0	0xB110    CBZ	R0, L_timer1_isr359
; ?FLOC___timer1_isr?T1355 start address is: 4 (R1)
0x4BC2	0x2101    MOVS	R1, #1
0x4BC4	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1355 end address is: 4 (R1)
0x4BC6	0xE001    B	L_timer1_isr360
L_timer1_isr359:
; ?FLOC___timer1_isr?T1355 start address is: 4 (R1)
0x4BC8	0x2100    MOVS	R1, #0
0x4BCA	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1355 end address is: 4 (R1)
L_timer1_isr360:
; ?FLOC___timer1_isr?T1355 start address is: 4 (R1)
0x4BCC	0x4852    LDR	R0, [PC, #328]
0x4BCE	0x6001    STR	R1, [R0, #0]
; ?FLOC___timer1_isr?T1355 end address is: 4 (R1)
;RCUHAGER.c, 1221 :: 		}
L_timer1_isr358:
L_timer1_isr357:
;RCUHAGER.c, 1223 :: 		if(but_status[12]==PRES_DOW){
0x4BD0	0x4852    LDR	R0, [PC, #328]
0x4BD2	0x7800    LDRB	R0, [R0, #0]
0x4BD4	0x2805    CMP	R0, #5
0x4BD6	0xD109    BNE	L_timer1_isr361
;RCUHAGER.c, 1224 :: 		LED_5_1=1;
0x4BD8	0x2101    MOVS	R1, #1
0x4BDA	0xB249    SXTB	R1, R1
0x4BDC	0x4850    LDR	R0, [PC, #320]
0x4BDE	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1225 :: 		out_relay^=RELAY_14;
0x4BE0	0x4949    LDR	R1, [PC, #292]
0x4BE2	0x6808    LDR	R0, [R1, #0]
0x4BE4	0xF4805000  EOR	R0, R0, #8192
0x4BE8	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1228 :: 		}
0x4BEA	0xE00F    B	L_timer1_isr362
L_timer1_isr361:
;RCUHAGER.c, 1229 :: 		else if(but_status[12]==PRES_UP){
0x4BEC	0x484B    LDR	R0, [PC, #300]
0x4BEE	0x7800    LDRB	R0, [R0, #0]
0x4BF0	0x2804    CMP	R0, #4
0x4BF2	0xD10B    BNE	L_timer1_isr363
;RCUHAGER.c, 1230 :: 		LED_5_1=(out_relay&RELAY_14)?1:0;
0x4BF4	0x4844    LDR	R0, [PC, #272]
0x4BF6	0x6800    LDR	R0, [R0, #0]
0x4BF8	0xF4005000  AND	R0, R0, #8192
0x4BFC	0xB110    CBZ	R0, L_timer1_isr364
; ?FLOC___timer1_isr?T1366 start address is: 4 (R1)
0x4BFE	0x2101    MOVS	R1, #1
0x4C00	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1366 end address is: 4 (R1)
0x4C02	0xE001    B	L_timer1_isr365
L_timer1_isr364:
; ?FLOC___timer1_isr?T1366 start address is: 4 (R1)
0x4C04	0x2100    MOVS	R1, #0
0x4C06	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1366 end address is: 4 (R1)
L_timer1_isr365:
; ?FLOC___timer1_isr?T1366 start address is: 4 (R1)
0x4C08	0x4845    LDR	R0, [PC, #276]
0x4C0A	0x6001    STR	R1, [R0, #0]
; ?FLOC___timer1_isr?T1366 end address is: 4 (R1)
;RCUHAGER.c, 1231 :: 		}
L_timer1_isr363:
L_timer1_isr362:
;RCUHAGER.c, 1235 :: 		if(but_status[13]==PRES_DOW){
0x4C0C	0x4845    LDR	R0, [PC, #276]
0x4C0E	0x7800    LDRB	R0, [R0, #0]
0x4C10	0x2805    CMP	R0, #5
0x4C12	0xD109    BNE	L_timer1_isr366
;RCUHAGER.c, 1236 :: 		LED_6_0=1;
0x4C14	0x2101    MOVS	R1, #1
0x4C16	0xB249    SXTB	R1, R1
0x4C18	0x4843    LDR	R0, [PC, #268]
0x4C1A	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1237 :: 		out_relay^=RELAY_8;
0x4C1C	0x493A    LDR	R1, [PC, #232]
0x4C1E	0x6808    LDR	R0, [R1, #0]
0x4C20	0xF0800080  EOR	R0, R0, #128
0x4C24	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1238 :: 		}
0x4C26	0xE00F    B	L_timer1_isr367
L_timer1_isr366:
;RCUHAGER.c, 1239 :: 		else if(but_status[13]==PRES_UP){
0x4C28	0x483E    LDR	R0, [PC, #248]
0x4C2A	0x7800    LDRB	R0, [R0, #0]
0x4C2C	0x2804    CMP	R0, #4
0x4C2E	0xD10B    BNE	L_timer1_isr368
;RCUHAGER.c, 1240 :: 		LED_6_0=(out_relay&RELAY_8)?1:0;
0x4C30	0x4835    LDR	R0, [PC, #212]
0x4C32	0x6800    LDR	R0, [R0, #0]
0x4C34	0xF0000080  AND	R0, R0, #128
0x4C38	0xB110    CBZ	R0, L_timer1_isr369
; ?FLOC___timer1_isr?T1377 start address is: 4 (R1)
0x4C3A	0x2101    MOVS	R1, #1
0x4C3C	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1377 end address is: 4 (R1)
0x4C3E	0xE001    B	L_timer1_isr370
L_timer1_isr369:
; ?FLOC___timer1_isr?T1377 start address is: 4 (R1)
0x4C40	0x2100    MOVS	R1, #0
0x4C42	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1377 end address is: 4 (R1)
L_timer1_isr370:
; ?FLOC___timer1_isr?T1377 start address is: 4 (R1)
0x4C44	0x4838    LDR	R0, [PC, #224]
0x4C46	0x6001    STR	R1, [R0, #0]
; ?FLOC___timer1_isr?T1377 end address is: 4 (R1)
;RCUHAGER.c, 1241 :: 		}
L_timer1_isr368:
L_timer1_isr367:
;RCUHAGER.c, 1244 :: 		if(but_status[14]==PRES_DOW){
0x4C48	0x4838    LDR	R0, [PC, #224]
0x4C4A	0x7800    LDRB	R0, [R0, #0]
0x4C4C	0x2805    CMP	R0, #5
0x4C4E	0xD10C    BNE	L_timer1_isr371
;RCUHAGER.c, 1245 :: 		LED_7_0=1;
0x4C50	0x2101    MOVS	R1, #1
0x4C52	0xB249    SXTB	R1, R1
0x4C54	0x4836    LDR	R0, [PC, #216]
0x4C56	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1246 :: 		MASTER_SWITCH_ALL=1;
0x4C58	0x2101    MOVS	R1, #1
0x4C5A	0x4836    LDR	R0, [PC, #216]
0x4C5C	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1247 :: 		MASTER_SWITCH_TOGGLE^=1;
0x4C5E	0x4936    LDR	R1, [PC, #216]
0x4C60	0x7808    LDRB	R0, [R1, #0]
0x4C62	0xF0800001  EOR	R0, R0, #1
0x4C66	0x7008    STRB	R0, [R1, #0]
;RCUHAGER.c, 1248 :: 		}
0x4C68	0xE00A    B	L_timer1_isr372
L_timer1_isr371:
;RCUHAGER.c, 1249 :: 		else if(but_status[14]==PRES_UP){
0x4C6A	0x4830    LDR	R0, [PC, #192]
0x4C6C	0x7800    LDRB	R0, [R0, #0]
0x4C6E	0x2804    CMP	R0, #4
0x4C70	0xD106    BNE	L_timer1_isr373
;RCUHAGER.c, 1250 :: 		LED_7_0=MASTER_SWITCH_TOGGLE;
0x4C72	0x4831    LDR	R0, [PC, #196]
0x4C74	0x7801    LDRB	R1, [R0, #0]
0x4C76	0x482E    LDR	R0, [PC, #184]
0x4C78	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1251 :: 		MASTER_SWITCH_ALL=0;
0x4C7A	0x2100    MOVS	R1, #0
0x4C7C	0x482D    LDR	R0, [PC, #180]
0x4C7E	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1252 :: 		}
L_timer1_isr373:
L_timer1_isr372:
;RCUHAGER.c, 1255 :: 		if(but_status[15]==PRES_DOW){
0x4C80	0x482E    LDR	R0, [PC, #184]
0x4C82	0x7800    LDRB	R0, [R0, #0]
0x4C84	0x2805    CMP	R0, #5
0x4C86	0xD109    BNE	L_timer1_isr374
;RCUHAGER.c, 1256 :: 		LED_8_0=1;
0x4C88	0x2101    MOVS	R1, #1
0x4C8A	0xB249    SXTB	R1, R1
0x4C8C	0x482C    LDR	R0, [PC, #176]
0x4C8E	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1257 :: 		out_relay^=RELAY_5;
0x4C90	0x491D    LDR	R1, [PC, #116]
0x4C92	0x6808    LDR	R0, [R1, #0]
0x4C94	0xF0800010  EOR	R0, R0, #16
0x4C98	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1258 :: 		}
0x4C9A	0xE00F    B	L_timer1_isr375
L_timer1_isr374:
;RCUHAGER.c, 1259 :: 		else if(but_status[15]==PRES_UP){
0x4C9C	0x4827    LDR	R0, [PC, #156]
0x4C9E	0x7800    LDRB	R0, [R0, #0]
0x4CA0	0x2804    CMP	R0, #4
0x4CA2	0xD10B    BNE	L_timer1_isr376
;RCUHAGER.c, 1260 :: 		LED_8_0=(out_relay&RELAY_5)?1:0;
0x4CA4	0x4818    LDR	R0, [PC, #96]
0x4CA6	0x6800    LDR	R0, [R0, #0]
0x4CA8	0xF0000010  AND	R0, R0, #16
0x4CAC	0xB110    CBZ	R0, L_timer1_isr377
; ?FLOC___timer1_isr?T1397 start address is: 4 (R1)
0x4CAE	0x2101    MOVS	R1, #1
0x4CB0	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1397 end address is: 4 (R1)
0x4CB2	0xE001    B	L_timer1_isr378
L_timer1_isr377:
; ?FLOC___timer1_isr?T1397 start address is: 4 (R1)
0x4CB4	0x2100    MOVS	R1, #0
0x4CB6	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1397 end address is: 4 (R1)
L_timer1_isr378:
; ?FLOC___timer1_isr?T1397 start address is: 4 (R1)
0x4CB8	0x4821    LDR	R0, [PC, #132]
0x4CBA	0x6001    STR	R1, [R0, #0]
; ?FLOC___timer1_isr?T1397 end address is: 4 (R1)
;RCUHAGER.c, 1261 :: 		}
L_timer1_isr376:
L_timer1_isr375:
;RCUHAGER.c, 1264 :: 		if(but_status[16]==PRES_DOW){
0x4CBC	0x4821    LDR	R0, [PC, #132]
0x4CBE	0x7800    LDRB	R0, [R0, #0]
0x4CC0	0x2805    CMP	R0, #5
0x4CC2	0xD109    BNE	L_timer1_isr379
;RCUHAGER.c, 1265 :: 		LED_8_1=1;
0x4CC4	0x2101    MOVS	R1, #1
0x4CC6	0xB249    SXTB	R1, R1
0x4CC8	0x481F    LDR	R0, [PC, #124]
0x4CCA	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1266 :: 		out_relay^=RELAY_4;
0x4CCC	0x490E    LDR	R1, [PC, #56]
0x4CCE	0x6808    LDR	R0, [R1, #0]
0x4CD0	0xF0800008  EOR	R0, R0, #8
0x4CD4	0x6008    STR	R0, [R1, #0]
;RCUHAGER.c, 1267 :: 		}
0x4CD6	0xE045    B	L_timer1_isr380
L_timer1_isr379:
;RCUHAGER.c, 1268 :: 		else if(but_status[16]==PRES_UP){
0x4CD8	0x481A    LDR	R0, [PC, #104]
0x4CDA	0x7800    LDRB	R0, [R0, #0]
0x4CDC	0x2804    CMP	R0, #4
0x4CDE	0xD141    BNE	L_timer1_isr381
;RCUHAGER.c, 1269 :: 		LED_8_1=(out_relay&RELAY_4)?1:0;
0x4CE0	0xF000B834  B	#104
0x4CE4	0x00D52000  	_flag_button_dimmaster+0
0x4CE8	0x00B42000  	_BUTTON_DIM_MASTER+0
0x4CEC	0x00B32000  	_flag_setdimmaster+0
0x4CF0	0x02AF2000  	_but_status+7
0x4CF4	0x81804221  	GPIOB_ODR+0
0x4CF8	0x02B02000  	_but_status+8
0x4CFC	0x81884221  	GPIOB_ODR+0
0x4D00	0x02B12000  	_but_status+9
0x4D04	0x01A04223  	GPIOE_ODR+0
0x4D08	0x002C2000  	_out_relay+0
0x4D0C	0x02B22000  	_but_status+10
0x4D10	0x01A84223  	GPIOE_ODR+0
0x4D14	0x02B32000  	_but_status+11
0x4D18	0x01B84223  	GPIOE_ODR+0
0x4D1C	0x02B42000  	_but_status+12
0x4D20	0x81A84221  	GPIOB_ODR+0
0x4D24	0x02B52000  	_but_status+13
0x4D28	0x81B04221  	GPIOB_ODR+0
0x4D2C	0x02B62000  	_but_status+14
0x4D30	0x81B84221  	GPIOB_ODR+0
0x4D34	0x00D62000  	_MASTER_SWITCH_ALL+0
0x4D38	0x00D72000  	_MASTER_SWITCH_TOGGLE+0
0x4D3C	0x02B72000  	_but_status+15
0x4D40	0x81A04222  	GPIOD_ODR+0
0x4D44	0x02B82000  	_but_status+16
0x4D48	0x81A84222  	GPIOD_ODR+0
0x4D4C	0x4840    LDR	R0, [PC, #256]
0x4D4E	0x6800    LDR	R0, [R0, #0]
0x4D50	0xF0000008  AND	R0, R0, #8
0x4D54	0xB110    CBZ	R0, L_timer1_isr382
; ?FLOC___timer1_isr?T1408 start address is: 4 (R1)
0x4D56	0x2101    MOVS	R1, #1
0x4D58	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1408 end address is: 4 (R1)
0x4D5A	0xE001    B	L_timer1_isr383
L_timer1_isr382:
; ?FLOC___timer1_isr?T1408 start address is: 4 (R1)
0x4D5C	0x2100    MOVS	R1, #0
0x4D5E	0xB249    SXTB	R1, R1
; ?FLOC___timer1_isr?T1408 end address is: 4 (R1)
L_timer1_isr383:
; ?FLOC___timer1_isr?T1408 start address is: 4 (R1)
0x4D60	0x483C    LDR	R0, [PC, #240]
0x4D62	0x6001    STR	R1, [R0, #0]
; ?FLOC___timer1_isr?T1408 end address is: 4 (R1)
;RCUHAGER.c, 1270 :: 		}
L_timer1_isr381:
L_timer1_isr380:
;RCUHAGER.c, 1273 :: 		if(but_status[17]==PRES_DOW){
0x4D64	0x483C    LDR	R0, [PC, #240]
0x4D66	0x7800    LDRB	R0, [R0, #0]
0x4D68	0x2805    CMP	R0, #5
0x4D6A	0xD104    BNE	L_timer1_isr384
;RCUHAGER.c, 1274 :: 		LED_9_0=1;
0x4D6C	0x2101    MOVS	R1, #1
0x4D6E	0xB249    SXTB	R1, R1
0x4D70	0x483A    LDR	R0, [PC, #232]
0x4D72	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1275 :: 		}
0x4D74	0xE007    B	L_timer1_isr385
L_timer1_isr384:
;RCUHAGER.c, 1276 :: 		else if(but_status[17]==PRES_UP){
0x4D76	0x4838    LDR	R0, [PC, #224]
0x4D78	0x7800    LDRB	R0, [R0, #0]
0x4D7A	0x2804    CMP	R0, #4
0x4D7C	0xD103    BNE	L_timer1_isr386
;RCUHAGER.c, 1277 :: 		LED_9_0=0;
0x4D7E	0x2100    MOVS	R1, #0
0x4D80	0xB249    SXTB	R1, R1
0x4D82	0x4836    LDR	R0, [PC, #216]
0x4D84	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1278 :: 		}
L_timer1_isr386:
L_timer1_isr385:
;RCUHAGER.c, 1280 :: 		if(but_status[18]==PRES_DOW){
0x4D86	0x4836    LDR	R0, [PC, #216]
0x4D88	0x7800    LDRB	R0, [R0, #0]
0x4D8A	0x2805    CMP	R0, #5
0x4D8C	0xD106    BNE	L_timer1_isr387
;RCUHAGER.c, 1281 :: 		LED_9_1^=1;
0x4D8E	0x4935    LDR	R1, [PC, #212]
0x4D90	0x6808    LDR	R0, [R1, #0]
0x4D92	0xF0800101  EOR	R1, R0, #1
0x4D96	0x4833    LDR	R0, [PC, #204]
0x4D98	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1282 :: 		}
0x4D9A	0xE003    B	L_timer1_isr388
L_timer1_isr387:
;RCUHAGER.c, 1283 :: 		else if(but_status[18]==PRES_UP){
0x4D9C	0x4830    LDR	R0, [PC, #192]
0x4D9E	0x7800    LDRB	R0, [R0, #0]
0x4DA0	0x2804    CMP	R0, #4
0x4DA2	0xD1FF    BNE	L_timer1_isr389
;RCUHAGER.c, 1285 :: 		}
L_timer1_isr389:
L_timer1_isr388:
;RCUHAGER.c, 1288 :: 		if(but_status[19]==PRES_DOW){
0x4DA4	0x4830    LDR	R0, [PC, #192]
0x4DA6	0x7800    LDRB	R0, [R0, #0]
0x4DA8	0x2805    CMP	R0, #5
0x4DAA	0xD10F    BNE	L_timer1_isr390
;RCUHAGER.c, 1289 :: 		if(!DO_NOT_DISTURB)  {
0x4DAC	0x482F    LDR	R0, [PC, #188]
0x4DAE	0x7800    LDRB	R0, [R0, #0]
0x4DB0	0xB958    CBNZ	R0, L_timer1_isr391
;RCUHAGER.c, 1290 :: 		LED_10_0^=1; // LED MUR port10
0x4DB2	0x492F    LDR	R1, [PC, #188]
0x4DB4	0x6808    LDR	R0, [R1, #0]
0x4DB6	0xF0800101  EOR	R1, R0, #1
0x4DBA	0x482D    LDR	R0, [PC, #180]
0x4DBC	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1291 :: 		LED_11_0^=1;  // LED MUR port11
0x4DBE	0x492D    LDR	R1, [PC, #180]
0x4DC0	0x6808    LDR	R0, [R1, #0]
0x4DC2	0xF0800101  EOR	R1, R0, #1
0x4DC6	0x482B    LDR	R0, [PC, #172]
0x4DC8	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1292 :: 		}
L_timer1_isr391:
;RCUHAGER.c, 1293 :: 		}
0x4DCA	0xE003    B	L_timer1_isr392
L_timer1_isr390:
;RCUHAGER.c, 1294 :: 		else if(but_status[19]==PRES_UP){
0x4DCC	0x4826    LDR	R0, [PC, #152]
0x4DCE	0x7800    LDRB	R0, [R0, #0]
0x4DD0	0x2804    CMP	R0, #4
0x4DD2	0xD1FF    BNE	L_timer1_isr393
;RCUHAGER.c, 1296 :: 		}
L_timer1_isr393:
L_timer1_isr392:
;RCUHAGER.c, 1298 :: 		if(but_status[20]==PRES_DOW){
0x4DD4	0x4828    LDR	R0, [PC, #160]
0x4DD6	0x7800    LDRB	R0, [R0, #0]
0x4DD8	0x2805    CMP	R0, #5
0x4DDA	0xD106    BNE	L_timer1_isr394
;RCUHAGER.c, 1299 :: 		LED_10_1^=1; // LED DND port10
0x4DDC	0x4927    LDR	R1, [PC, #156]
0x4DDE	0x6808    LDR	R0, [R1, #0]
0x4DE0	0xF0800101  EOR	R1, R0, #1
0x4DE4	0x4825    LDR	R0, [PC, #148]
0x4DE6	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1300 :: 		}
0x4DE8	0xE003    B	L_timer1_isr395
L_timer1_isr394:
;RCUHAGER.c, 1301 :: 		else if(but_status[20]==PRES_UP){
0x4DEA	0x4823    LDR	R0, [PC, #140]
0x4DEC	0x7800    LDRB	R0, [R0, #0]
0x4DEE	0x2804    CMP	R0, #4
0x4DF0	0xD1FF    BNE	L_timer1_isr396
;RCUHAGER.c, 1302 :: 		}
L_timer1_isr396:
L_timer1_isr395:
;RCUHAGER.c, 1305 :: 		if(but_status[21]==PRES_DOW){
0x4DF2	0x4823    LDR	R0, [PC, #140]
0x4DF4	0x7800    LDRB	R0, [R0, #0]
0x4DF6	0x2805    CMP	R0, #5
0x4DF8	0xD100    BNE	L_timer1_isr397
;RCUHAGER.c, 1306 :: 		}
0x4DFA	0xE003    B	L_timer1_isr398
L_timer1_isr397:
;RCUHAGER.c, 1307 :: 		else if(but_status[21]==PRES_UP){
0x4DFC	0x4820    LDR	R0, [PC, #128]
0x4DFE	0x7800    LDRB	R0, [R0, #0]
0x4E00	0x2804    CMP	R0, #4
0x4E02	0xD1FF    BNE	L_timer1_isr399
;RCUHAGER.c, 1308 :: 		}
L_timer1_isr399:
L_timer1_isr398:
;RCUHAGER.c, 1310 :: 		if(but_status[22]==PRES_DOW){
0x4E04	0x481F    LDR	R0, [PC, #124]
0x4E06	0x7800    LDRB	R0, [R0, #0]
0x4E08	0x2805    CMP	R0, #5
0x4E0A	0xD100    BNE	L_timer1_isr400
;RCUHAGER.c, 1311 :: 		}
0x4E0C	0xE003    B	L_timer1_isr401
L_timer1_isr400:
;RCUHAGER.c, 1312 :: 		else if(but_status[22]==PRES_UP){
0x4E0E	0x481D    LDR	R0, [PC, #116]
0x4E10	0x7800    LDRB	R0, [R0, #0]
0x4E12	0x2804    CMP	R0, #4
0x4E14	0xD1FF    BNE	L_timer1_isr402
;RCUHAGER.c, 1313 :: 		}
L_timer1_isr402:
L_timer1_isr401:
;RCUHAGER.c, 1317 :: 		if(but_status[23]==PRES_DOW){
0x4E16	0x481C    LDR	R0, [PC, #112]
0x4E18	0x7800    LDRB	R0, [R0, #0]
0x4E1A	0x2805    CMP	R0, #5
0x4E1C	0xD106    BNE	L_timer1_isr403
;RCUHAGER.c, 1319 :: 		KEYCARD_COUNTER_CLOSE=0;
0x4E1E	0x2100    MOVS	R1, #0
0x4E20	0x481A    LDR	R0, [PC, #104]
0x4E22	0x6001    STR	R1, [R0, #0]
;RCUHAGER.c, 1320 :: 		KEYCARD_INSERT=1;
0x4E24	0x2101    MOVS	R1, #1
0x4E26	0x481A    LDR	R0, [PC, #104]
0x4E28	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1321 :: 		}
0x4E2A	0xE006    B	L_timer1_isr404
L_timer1_isr403:
;RCUHAGER.c, 1322 :: 		else if(but_status[23]==PRES_UP){
0x4E2C	0x4816    LDR	R0, [PC, #88]
0x4E2E	0x7800    LDRB	R0, [R0, #0]
0x4E30	0x2804    CMP	R0, #4
0x4E32	0xD102    BNE	L_timer1_isr405
;RCUHAGER.c, 1324 :: 		KEYCARD_INSERT=0;
0x4E34	0x2100    MOVS	R1, #0
0x4E36	0x4816    LDR	R0, [PC, #88]
0x4E38	0x7001    STRB	R1, [R0, #0]
;RCUHAGER.c, 1325 :: 		}
L_timer1_isr405:
L_timer1_isr404:
;RCUHAGER.c, 1328 :: 		if(MASTER_SWITCH){
0x4E3A	0x4816    LDR	R0, [PC, #88]
0x4E3C	0x7800    LDRB	R0, [R0, #0]
;RCUHAGER.c, 1329 :: 		}
L_timer1_isr406:
;RCUHAGER.c, 1332 :: 		xuat_32bit(out_relay);
0x4E3E	0x4804    LDR	R0, [PC, #16]
0x4E40	0x6800    LDR	R0, [R0, #0]
0x4E42	0xF7FEFFED  BL	_xuat_32bit+0
;RCUHAGER.c, 1339 :: 		}
L_timer1_isr270:
;RCUHAGER.c, 1340 :: 		}
L_end_timer1_isr:
0x4E46	0xF8DDE000  LDR	LR, [SP, #0]
0x4E4A	0xB001    ADD	SP, SP, #4
0x4E4C	0xBC90    POP	(R4, R7)
0x4E4E	0x4770    BX	LR
0x4E50	0x002C2000  	_out_relay+0
0x4E54	0x81A84222  	GPIOD_ODR+0
0x4E58	0x02B92000  	_but_status+17
0x4E5C	0x81B04222  	GPIOD_ODR+0
0x4E60	0x02BA2000  	_but_status+18
0x4E64	0x81B84222  	GPIOD_ODR+0
0x4E68	0x02BB2000  	_but_status+19
0x4E6C	0x00D82000  	_DO_NOT_DISTURB+0
0x4E70	0x01984222  	GPIOC_ODR+0
0x4E74	0x819C4221  	GPIOB_ODR+0
0x4E78	0x02BC2000  	_but_status+20
0x4E7C	0x01A04222  	GPIOC_ODR+0
0x4E80	0x02BD2000  	_but_status+21
0x4E84	0x02BE2000  	_but_status+22
0x4E88	0x02BF2000  	_but_status+23
0x4E8C	0x00DC2000  	_KEYCARD_COUNTER_CLOSE+0
0x4E90	0x00D92000  	_KEYCARD_INSERT+0
0x4E94	0x00DA2000  	_MASTER_SWITCH+0
; end of _timer1_isr
;RCUHAGER.c,0 :: ?lstr_27_RCUHAGER [2]
0x0B5E	0x0072 ;?lstr_27_RCUHAGER+0
; end of ?lstr_27_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_26_RCUHAGER [2]
0x0DE2	0x0072 ;?lstr_26_RCUHAGER+0
; end of ?lstr_26_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_25_RCUHAGER [2]
0x0E12	0x0072 ;?lstr_25_RCUHAGER+0
; end of ?lstr_25_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_30_RCUHAGER [2]
0x0F1E	0x0072 ;?lstr_30_RCUHAGER+0
; end of ?lstr_30_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_29_RCUHAGER [2]
0x2312	0x0072 ;?lstr_29_RCUHAGER+0
; end of ?lstr_29_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_28_RCUHAGER [2]
0x29B2	0x0072 ;?lstr_28_RCUHAGER+0
; end of ?lstr_28_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_24_RCUHAGER [2]
0x2AAA	0x0072 ;?lstr_24_RCUHAGER+0
; end of ?lstr_24_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_15_RCUHAGER [2]
0x2ADA	0x0072 ;?lstr_15_RCUHAGER+0
; end of ?lstr_15_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_16_RCUHAGER [2]
0x2B26	0x0072 ;?lstr_16_RCUHAGER+0
; end of ?lstr_16_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_17_RCUHAGER [2]
0x365A	0x0072 ;?lstr_17_RCUHAGER+0
; end of ?lstr_17_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_12_RCUHAGER [2]
0x377E	0x0072 ;?lstr_12_RCUHAGER+0
; end of ?lstr_12_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_13_RCUHAGER [2]
0x3E1C	0x0072 ;?lstr_13_RCUHAGER+0
; end of ?lstr_13_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_14_RCUHAGER [2]
0x3E1E	0x0072 ;?lstr_14_RCUHAGER+0
; end of ?lstr_14_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_21_RCUHAGER [2]
0x40CE	0x0072 ;?lstr_21_RCUHAGER+0
; end of ?lstr_21_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_22_RCUHAGER [2]
0x429E	0x0072 ;?lstr_22_RCUHAGER+0
; end of ?lstr_22_RCUHAGER
;RCUHAGER.c,0 :: ?lstr_10_RCUHAGER [1312]
0x5688	0x6165683C ;?lstr_10_RCUHAGER+0
0x568C	0x743C3E64 ;?lstr_10_RCUHAGER+4
0x5690	0x656C7469 ;?lstr_10_RCUHAGER+8
0x5694	0x6F6F523E ;?lstr_10_RCUHAGER+12
0x5698	0x742F3C6D ;?lstr_10_RCUHAGER+16
0x569C	0x656C7469 ;?lstr_10_RCUHAGER+20
0x56A0	0x63733C3E ;?lstr_10_RCUHAGER+24
0x56A4	0x74706972 ;?lstr_10_RCUHAGER+28
0x56A8	0x7261763E ;?lstr_10_RCUHAGER+32
0x56AC	0x725F7420 ;?lstr_10_RCUHAGER+36
0x56B0	0x6E75663B ;?lstr_10_RCUHAGER+40
0x56B4	0x6F697463 ;?lstr_10_RCUHAGER+44
0x56B8	0x685F206E ;?lstr_10_RCUHAGER+48
0x56BC	0x28707474 ;?lstr_10_RCUHAGER+52
0x56C0	0x7B297464 ;?lstr_10_RCUHAGER+56
0x56C4	0x20726176 ;?lstr_10_RCUHAGER+60
0x56C8	0x74643D74 ;?lstr_10_RCUHAGER+64
0x56CC	0x74614D2B ;?lstr_10_RCUHAGER+68
0x56D0	0x61722E68 ;?lstr_10_RCUHAGER+72
0x56D4	0x6D6F646E ;?lstr_10_RCUHAGER+76
0x56D8	0x763B2928 ;?lstr_10_RCUHAGER+80
0x56DC	0x68207261 ;?lstr_10_RCUHAGER+84
0x56E0	0x656E3D74 ;?lstr_10_RCUHAGER+88
0x56E4	0x4D582077 ;?lstr_10_RCUHAGER+92
0x56E8	0x7474484C ;?lstr_10_RCUHAGER+96
0x56EC	0x71655270 ;?lstr_10_RCUHAGER+100
0x56F0	0x74736575 ;?lstr_10_RCUHAGER+104
0x56F4	0x683B2928 ;?lstr_10_RCUHAGER+108
0x56F8	0x6E6F2E74 ;?lstr_10_RCUHAGER+112
0x56FC	0x64616572 ;?lstr_10_RCUHAGER+116
0x5700	0x61747379 ;?lstr_10_RCUHAGER+120
0x5704	0x68636574 ;?lstr_10_RCUHAGER+124
0x5708	0x65676E61 ;?lstr_10_RCUHAGER+128
0x570C	0x6365723D ;?lstr_10_RCUHAGER+132
0x5710	0x6E75663B ;?lstr_10_RCUHAGER+136
0x5714	0x6F697463 ;?lstr_10_RCUHAGER+140
0x5718	0x6572206E ;?lstr_10_RCUHAGER+144
0x571C	0x7B292863 ;?lstr_10_RCUHAGER+148
0x5720	0x68286669 ;?lstr_10_RCUHAGER+152
0x5724	0x65722E74 ;?lstr_10_RCUHAGER+156
0x5728	0x6E6F7073 ;?lstr_10_RCUHAGER+160
0x572C	0x65546573 ;?lstr_10_RCUHAGER+164
0x5730	0x3D217478 ;?lstr_10_RCUHAGER+168
0x5734	0x6C6C756E ;?lstr_10_RCUHAGER+172
0x5738	0x61767B29 ;?lstr_10_RCUHAGER+176
0x573C	0x74732072 ;?lstr_10_RCUHAGER+180
0x5740	0x2E74683D ;?lstr_10_RCUHAGER+184
0x5744	0x70736572 ;?lstr_10_RCUHAGER+188
0x5748	0x65736E6F ;?lstr_10_RCUHAGER+192
0x574C	0x74786554 ;?lstr_10_RCUHAGER+196
0x5750	0x725F743B ;?lstr_10_RCUHAGER+200
0x5754	0x7261703D ;?lstr_10_RCUHAGER+204
0x5758	0x6E496573 ;?lstr_10_RCUHAGER+208
0x575C	0x74732874 ;?lstr_10_RCUHAGER+212
0x5760	0x6275732E ;?lstr_10_RCUHAGER+216
0x5764	0x28727473 ;?lstr_10_RCUHAGER+220
0x5768	0x74732C31 ;?lstr_10_RCUHAGER+224
0x576C	0x6E656C2E ;?lstr_10_RCUHAGER+228
0x5770	0x29687467 ;?lstr_10_RCUHAGER+232
0x5774	0x2930312C ;?lstr_10_RCUHAGER+236
0x5778	0x687D7D3B ;?lstr_10_RCUHAGER+240
0x577C	0x706F2E74 ;?lstr_10_RCUHAGER+244
0x5780	0x22286E65 ;?lstr_10_RCUHAGER+248
0x5784	0x22544547 ;?lstr_10_RCUHAGER+252
0x5788	0x662C742C ;?lstr_10_RCUHAGER+256
0x578C	0x65736C61 ;?lstr_10_RCUHAGER+260
0x5790	0x74683B29 ;?lstr_10_RCUHAGER+264
0x5794	0x6E65732E ;?lstr_10_RCUHAGER+268
0x5798	0x756E2864 ;?lstr_10_RCUHAGER+272
0x579C	0x3B296C6C ;?lstr_10_RCUHAGER+276
0x57A0	0x2868635F ;?lstr_10_RCUHAGER+280
0x57A4	0x667D3B29 ;?lstr_10_RCUHAGER+284
0x57A8	0x74636E75 ;?lstr_10_RCUHAGER+288
0x57AC	0x206E6F69 ;?lstr_10_RCUHAGER+292
0x57B0	0x2868635F ;?lstr_10_RCUHAGER+296
0x57B4	0x6F667B29 ;?lstr_10_RCUHAGER+300
0x57B8	0x61762872 ;?lstr_10_RCUHAGER+304
0x57BC	0x3D6C2072 ;?lstr_10_RCUHAGER+308
0x57C0	0x3C6C3B30 ;?lstr_10_RCUHAGER+312
0x57C4	0x6C3B3233 ;?lstr_10_RCUHAGER+316
0x57C8	0x7B292B2B ;?lstr_10_RCUHAGER+320
0x57CC	0x20726176 ;?lstr_10_RCUHAGER+324
0x57D0	0x3D64695F ;?lstr_10_RCUHAGER+328
0x57D4	0x2B227422 ;?lstr_10_RCUHAGER+332
0x57D8	0x24222B6C ;?lstr_10_RCUHAGER+336
0x57DC	0x66693B22 ;?lstr_10_RCUHAGER+340
0x57E0	0x5F742828 ;?lstr_10_RCUHAGER+344
0x57E4	0x6C3E3E72 ;?lstr_10_RCUHAGER+348
0x57E8	0x29312629 ;?lstr_10_RCUHAGER+352
0x57EC	0x636F647B ;?lstr_10_RCUHAGER+356
0x57F0	0x6E656D75 ;?lstr_10_RCUHAGER+360
0x57F4	0x65672E74 ;?lstr_10_RCUHAGER+364
0x57F8	0x656C4574 ;?lstr_10_RCUHAGER+368
0x57FC	0x746E656D ;?lstr_10_RCUHAGER+372
0x5800	0x64497942 ;?lstr_10_RCUHAGER+376
0x5804	0x64695F28 ;?lstr_10_RCUHAGER+380
0x5808	0x61762E29 ;?lstr_10_RCUHAGER+384
0x580C	0x3D65756C ;?lstr_10_RCUHAGER+388
0x5810	0x206E4F22 ;?lstr_10_RCUHAGER+392
0x5814	0x3B6C2B22 ;?lstr_10_RCUHAGER+396
0x5818	0x75636F64 ;?lstr_10_RCUHAGER+400
0x581C	0x746E656D ;?lstr_10_RCUHAGER+404
0x5820	0x7465672E ;?lstr_10_RCUHAGER+408
0x5824	0x6D656C45 ;?lstr_10_RCUHAGER+412
0x5828	0x42746E65 ;?lstr_10_RCUHAGER+416
0x582C	0x28644979 ;?lstr_10_RCUHAGER+420
0x5830	0x2964695F ;?lstr_10_RCUHAGER+424
0x5834	0x7974732E ;?lstr_10_RCUHAGER+428
0x5838	0x622E656C ;?lstr_10_RCUHAGER+432
0x583C	0x676B6361 ;?lstr_10_RCUHAGER+436
0x5840	0x6E756F72 ;?lstr_10_RCUHAGER+440
0x5844	0x23223D64 ;?lstr_10_RCUHAGER+444
0x5848	0x46463032 ;?lstr_10_RCUHAGER+448
0x584C	0x3B223030 ;?lstr_10_RCUHAGER+452
0x5850	0x736C657D ;?lstr_10_RCUHAGER+456
0x5854	0x6F647B65 ;?lstr_10_RCUHAGER+460
0x5858	0x656D7563 ;?lstr_10_RCUHAGER+464
0x585C	0x672E746E ;?lstr_10_RCUHAGER+468
0x5860	0x6C457465 ;?lstr_10_RCUHAGER+472
0x5864	0x6E656D65 ;?lstr_10_RCUHAGER+476
0x5868	0x49794274 ;?lstr_10_RCUHAGER+480
0x586C	0x695F2864 ;?lstr_10_RCUHAGER+484
0x5870	0x762E2964 ;?lstr_10_RCUHAGER+488
0x5874	0x65756C61 ;?lstr_10_RCUHAGER+492
0x5878	0x664F223D ;?lstr_10_RCUHAGER+496
0x587C	0x2B222066 ;?lstr_10_RCUHAGER+500
0x5880	0x6F643B6C ;?lstr_10_RCUHAGER+504
0x5884	0x656D7563 ;?lstr_10_RCUHAGER+508
0x5888	0x672E746E ;?lstr_10_RCUHAGER+512
0x588C	0x6C457465 ;?lstr_10_RCUHAGER+516
0x5890	0x6E656D65 ;?lstr_10_RCUHAGER+520
0x5894	0x49794274 ;?lstr_10_RCUHAGER+524
0x5898	0x695F2864 ;?lstr_10_RCUHAGER+528
0x589C	0x732E2964 ;?lstr_10_RCUHAGER+532
0x58A0	0x656C7974 ;?lstr_10_RCUHAGER+536
0x58A4	0x6361622E ;?lstr_10_RCUHAGER+540
0x58A8	0x6F72676B ;?lstr_10_RCUHAGER+544
0x58AC	0x3D646E75 ;?lstr_10_RCUHAGER+548
0x58B0	0x46462322 ;?lstr_10_RCUHAGER+552
0x58B4	0x30303034 ;?lstr_10_RCUHAGER+556
0x58B8	0x7D7D3B22 ;?lstr_10_RCUHAGER+560
0x58BC	0x6E75667D ;?lstr_10_RCUHAGER+564
0x58C0	0x6F697463 ;?lstr_10_RCUHAGER+568
0x58C4	0x695F206E ;?lstr_10_RCUHAGER+572
0x58C8	0x2874696E ;?lstr_10_RCUHAGER+576
0x58CC	0x767B2966 ;?lstr_10_RCUHAGER+580
0x58D0	0x73207261 ;?lstr_10_RCUHAGER+584
0x58D4	0x692C7274 ;?lstr_10_RCUHAGER+588
0x58D8	0x7274733B ;?lstr_10_RCUHAGER+592
0x58DC	0x3B22223D ;?lstr_10_RCUHAGER+596
0x58E0	0x2B727473 ;?lstr_10_RCUHAGER+600
0x58E4	0x743C223D ;?lstr_10_RCUHAGER+604
0x58E8	0x743C3E72 ;?lstr_10_RCUHAGER+608
0x58EC	0x6F632068 ;?lstr_10_RCUHAGER+612
0x58F0	0x6170736C ;?lstr_10_RCUHAGER+616
0x58F4	0x3E333D6E ;?lstr_10_RCUHAGER+620
0x58F8	0x65696854 ;?lstr_10_RCUHAGER+624
0x58FC	0x69622074 ;?lstr_10_RCUHAGER+628
0x5900	0x68742F3C ;?lstr_10_RCUHAGER+632
0x5904	0x742F3C3E ;?lstr_10_RCUHAGER+636
0x5908	0x3B223E72 ;?lstr_10_RCUHAGER+640
0x590C	0x28726F66 ;?lstr_10_RCUHAGER+644
0x5910	0x3B303D69 ;?lstr_10_RCUHAGER+648
0x5914	0x32333C69 ;?lstr_10_RCUHAGER+652
0x5918	0x2B2B693B ;?lstr_10_RCUHAGER+656
0x591C	0x74737B29 ;?lstr_10_RCUHAGER+660
0x5920	0x223D2B72 ;?lstr_10_RCUHAGER+664
0x5924	0x3E72743C ;?lstr_10_RCUHAGER+668
0x5928	0x3E64743C ;?lstr_10_RCUHAGER+672
0x592C	0x65696854 ;?lstr_10_RCUHAGER+676
0x5930	0x69622074 ;?lstr_10_RCUHAGER+680
0x5934	0x692B2220 ;?lstr_10_RCUHAGER+684
0x5938	0x2F3C222B ;?lstr_10_RCUHAGER+688
0x593C	0x223E6474 ;?lstr_10_RCUHAGER+692
0x5940	0x7274733B ;?lstr_10_RCUHAGER+696
0x5944	0x3C223D2B ;?lstr_10_RCUHAGER+700
0x5948	0x3E64742F ;?lstr_10_RCUHAGER+704
0x594C	0x3E64743C ;?lstr_10_RCUHAGER+708
0x5950	0x706E693C ;?lstr_10_RCUHAGER+712
0x5954	0x73207475 ;?lstr_10_RCUHAGER+716
0x5958	0x656C7974 ;?lstr_10_RCUHAGER+720
0x595C	0x6568273D ;?lstr_10_RCUHAGER+724
0x5960	0x74686769 ;?lstr_10_RCUHAGER+728
0x5964	0x7030333A ;?lstr_10_RCUHAGER+732
0x5968	0x69773B78 ;?lstr_10_RCUHAGER+736
0x596C	0x3A687464 ;?lstr_10_RCUHAGER+740
0x5970	0x70303031 ;?lstr_10_RCUHAGER+744
0x5974	0x74202778 ;?lstr_10_RCUHAGER+748
0x5978	0x3D657079 ;?lstr_10_RCUHAGER+752
0x597C	0x74756227 ;?lstr_10_RCUHAGER+756
0x5980	0x276E6F74 ;?lstr_10_RCUHAGER+760
0x5984	0x3D646920 ;?lstr_10_RCUHAGER+764
0x5988	0x2B227427 ;?lstr_10_RCUHAGER+768
0x598C	0x24222B69 ;?lstr_10_RCUHAGER+772
0x5990	0x636E6F27 ;?lstr_10_RCUHAGER+776
0x5994	0x6B63696C ;?lstr_10_RCUHAGER+780
0x5998	0x222B223D ;?lstr_10_RCUHAGER+784
0x599C	0x7474685F ;?lstr_10_RCUHAGER+788
0x59A0	0x64272870 ;?lstr_10_RCUHAGER+792
0x59A4	0x2B692B22 ;?lstr_10_RCUHAGER+796
0x59A8	0x29272422 ;?lstr_10_RCUHAGER+800
0x59AC	0x3E222B22 ;?lstr_10_RCUHAGER+804
0x59B0	0x64742F3C ;?lstr_10_RCUHAGER+808
0x59B4	0x742F3C3E ;?lstr_10_RCUHAGER+812
0x59B8	0x3B223E72 ;?lstr_10_RCUHAGER+816
0x59BC	0x636F647D ;?lstr_10_RCUHAGER+820
0x59C0	0x6E656D75 ;?lstr_10_RCUHAGER+824
0x59C4	0x72772E74 ;?lstr_10_RCUHAGER+828
0x59C8	0x28657469 ;?lstr_10_RCUHAGER+832
0x59CC	0x29727473 ;?lstr_10_RCUHAGER+836
0x59D0	0x2F3C7D3B ;?lstr_10_RCUHAGER+840
0x59D4	0x69726373 ;?lstr_10_RCUHAGER+844
0x59D8	0x3C3E7470 ;?lstr_10_RCUHAGER+848
0x59DC	0x6165682F ;?lstr_10_RCUHAGER+852
0x59E0	0x633C3E64 ;?lstr_10_RCUHAGER+856
0x59E4	0x65746E65 ;?lstr_10_RCUHAGER+860
0x59E8	0x623C3E72 ;?lstr_10_RCUHAGER+864
0x59EC	0x2079646F ;?lstr_10_RCUHAGER+868
0x59F0	0x6F6C6E6F ;?lstr_10_RCUHAGER+872
0x59F4	0x223D6461 ;?lstr_10_RCUHAGER+876
0x59F8	0x49746573 ;?lstr_10_RCUHAGER+880
0x59FC	0x7265746E ;?lstr_10_RCUHAGER+884
0x5A00	0x286C6176 ;?lstr_10_RCUHAGER+888
0x5A04	0x636E7566 ;?lstr_10_RCUHAGER+892
0x5A08	0x6E6F6974 ;?lstr_10_RCUHAGER+896
0x5A0C	0x5F7B2928 ;?lstr_10_RCUHAGER+900
0x5A10	0x70747468 ;?lstr_10_RCUHAGER+904
0x5A14	0x27732728 ;?lstr_10_RCUHAGER+908
0x5A18	0x332C7D29 ;?lstr_10_RCUHAGER+912
0x5A1C	0x29303030 ;?lstr_10_RCUHAGER+916
0x5A20	0x74685F3B ;?lstr_10_RCUHAGER+920
0x5A24	0x27287074 ;?lstr_10_RCUHAGER+924
0x5A28	0x3B292773 ;?lstr_10_RCUHAGER+928
0x5A2C	0x743C3E22 ;?lstr_10_RCUHAGER+932
0x5A30	0x656C6261 ;?lstr_10_RCUHAGER+936
0x5A34	0x6C656320 ;?lstr_10_RCUHAGER+940
0x5A38	0x6461706C ;?lstr_10_RCUHAGER+944
0x5A3C	0x676E6964 ;?lstr_10_RCUHAGER+948
0x5A40	0x2234223D ;?lstr_10_RCUHAGER+952
0x5A44	0x72743C3E ;?lstr_10_RCUHAGER+956
0x5A48	0x63676220 ;?lstr_10_RCUHAGER+960
0x5A4C	0x726F6C6F ;?lstr_10_RCUHAGER+964
0x5A50	0x4623223D ;?lstr_10_RCUHAGER+968
0x5A54	0x36344134 ;?lstr_10_RCUHAGER+972
0x5A58	0x3C3E2230 ;?lstr_10_RCUHAGER+976
0x5A5C	0x69726373 ;?lstr_10_RCUHAGER+980
0x5A60	0x763E7470 ;?lstr_10_RCUHAGER+984
0x5A64	0x68207261 ;?lstr_10_RCUHAGER+988
0x5A68	0x7261763B ;?lstr_10_RCUHAGER+992
0x5A6C	0x223D7320 ;?lstr_10_RCUHAGER+996
0x5A70	0x61763B22 ;?lstr_10_RCUHAGER+1000
0x5A74	0x72612072 ;?lstr_10_RCUHAGER+1004
0x5A78	0x5B3D745F ;?lstr_10_RCUHAGER+1008
0x5A7C	0x2C224C22 ;?lstr_10_RCUHAGER+1012
0x5A80	0x72655322 ;?lstr_10_RCUHAGER+1016
0x5A84	0x65636976 ;?lstr_10_RCUHAGER+1020
0x5A88	0x4C222C22 ;?lstr_10_RCUHAGER+1024
0x5A8C	0x74686769 ;?lstr_10_RCUHAGER+1028
0x5A90	0x22676E69 ;?lstr_10_RCUHAGER+1032
0x5A94	0x7543222C ;?lstr_10_RCUHAGER+1036
0x5A98	0x69617472 ;?lstr_10_RCUHAGER+1040
0x5A9C	0x222C226E ;?lstr_10_RCUHAGER+1044
0x5AA0	0x6E656353 ;?lstr_10_RCUHAGER+1048
0x5AA4	0x2C227365 ;?lstr_10_RCUHAGER+1052
0x5AA8	0x6E614622 ;?lstr_10_RCUHAGER+1056
0x5AAC	0x65705320 ;?lstr_10_RCUHAGER+1060
0x5AB0	0x2C226465 ;?lstr_10_RCUHAGER+1064
0x5AB4	0x6D694422 ;?lstr_10_RCUHAGER+1068
0x5AB8	0x45207265 ;?lstr_10_RCUHAGER+1072
0x5ABC	0x6E617478 ;?lstr_10_RCUHAGER+1076
0x5AC0	0x222C2274 ;?lstr_10_RCUHAGER+1080
0x5AC4	0x69766544 ;?lstr_10_RCUHAGER+1084
0x5AC8	0x45206563 ;?lstr_10_RCUHAGER+1088
0x5ACC	0x6E617478 ;?lstr_10_RCUHAGER+1092
0x5AD0	0x222C2274 ;?lstr_10_RCUHAGER+1096
0x5AD4	0x74746553 ;?lstr_10_RCUHAGER+1100
0x5AD8	0x22676E69 ;?lstr_10_RCUHAGER+1104
0x5ADC	0x6F48222C ;?lstr_10_RCUHAGER+1108
0x5AE0	0x5D22656D ;?lstr_10_RCUHAGER+1112
0x5AE4	0x726F663B ;?lstr_10_RCUHAGER+1116
0x5AE8	0x313D6828 ;?lstr_10_RCUHAGER+1120
0x5AEC	0x313C683B ;?lstr_10_RCUHAGER+1124
0x5AF0	0x2B683B30 ;?lstr_10_RCUHAGER+1128
0x5AF4	0x737B292B ;?lstr_10_RCUHAGER+1132
0x5AF8	0x3C223D2B ;?lstr_10_RCUHAGER+1136
0x5AFC	0x3C3E6474 ;?lstr_10_RCUHAGER+1140
0x5B00	0x72682061 ;?lstr_10_RCUHAGER+1144
0x5B04	0x2F3D6665 ;?lstr_10_RCUHAGER+1148
0x5B08	0x682B2274 ;?lstr_10_RCUHAGER+1152
0x5B0C	0x3C3E222B ;?lstr_10_RCUHAGER+1156
0x5B10	0x2B223E62 ;?lstr_10_RCUHAGER+1160
0x5B14	0x745F7261 ;?lstr_10_RCUHAGER+1164
0x5B18	0x2B5D685B ;?lstr_10_RCUHAGER+1168
0x5B1C	0x622F3C22 ;?lstr_10_RCUHAGER+1172
0x5B20	0x612F3C3E ;?lstr_10_RCUHAGER+1176
0x5B24	0x742F3C3E ;?lstr_10_RCUHAGER+1180
0x5B28	0x3B223E64 ;?lstr_10_RCUHAGER+1184
0x5B2C	0x636F647D ;?lstr_10_RCUHAGER+1188
0x5B30	0x6E656D75 ;?lstr_10_RCUHAGER+1192
0x5B34	0x72772E74 ;?lstr_10_RCUHAGER+1196
0x5B38	0x28657469 ;?lstr_10_RCUHAGER+1200
0x5B3C	0x2F3C2973 ;?lstr_10_RCUHAGER+1204
0x5B40	0x69726373 ;?lstr_10_RCUHAGER+1208
0x5B44	0x3C3E7470 ;?lstr_10_RCUHAGER+1212
0x5B48	0x3E72742F ;?lstr_10_RCUHAGER+1216
0x5B4C	0x61742F3C ;?lstr_10_RCUHAGER+1220
0x5B50	0x3E656C62 ;?lstr_10_RCUHAGER+1224
0x5B54	0x3E72623C ;?lstr_10_RCUHAGER+1228
0x5B58	0x3E72623C ;?lstr_10_RCUHAGER+1232
0x5B5C	0x6261743C ;?lstr_10_RCUHAGER+1236
0x5B60	0x6220656C ;?lstr_10_RCUHAGER+1240
0x5B64	0x6564726F ;?lstr_10_RCUHAGER+1244
0x5B68	0x3E313D72 ;?lstr_10_RCUHAGER+1248
0x5B6C	0x7263733C ;?lstr_10_RCUHAGER+1252
0x5B70	0x3E747069 ;?lstr_10_RCUHAGER+1256
0x5B74	0x696E695F ;?lstr_10_RCUHAGER+1260
0x5B78	0x30322874 ;?lstr_10_RCUHAGER+1264
0x5B7C	0x2F3C3B29 ;?lstr_10_RCUHAGER+1268
0x5B80	0x69726373 ;?lstr_10_RCUHAGER+1272
0x5B84	0x3C3E7470 ;?lstr_10_RCUHAGER+1276
0x5B88	0x3E64742F ;?lstr_10_RCUHAGER+1280
0x5B8C	0x72742F3C ;?lstr_10_RCUHAGER+1284
0x5B90	0x742F3C3E ;?lstr_10_RCUHAGER+1288
0x5B94	0x656C6261 ;?lstr_10_RCUHAGER+1292
0x5B98	0x622F3C3E ;?lstr_10_RCUHAGER+1296
0x5B9C	0x3E79646F ;?lstr_10_RCUHAGER+1300
0x5BA0	0x74682F3C ;?lstr_10_RCUHAGER+1304
0x5BA4	0x003E6C6D ;?lstr_10_RCUHAGER+1308
; end of ?lstr_10_RCUHAGER
;,0 :: _initBlock_16 [1986]
; Containing: ?lstr_2_RCUHAGER [1237]
;             ?lstr_11_RCUHAGER [749]
0x5BA8	0x6D74683C ;_initBlock_16+0 : ?lstr_2_RCUHAGER at 0x5BA8
0x5BAC	0x683C3E6C ;_initBlock_16+4
0x5BB0	0x3E646165 ;_initBlock_16+8
0x5BB4	0x7469743C ;_initBlock_16+12
0x5BB8	0x523E656C ;_initBlock_16+16
0x5BBC	0x3C6D6F6F ;_initBlock_16+20
0x5BC0	0x7469742F ;_initBlock_16+24
0x5BC4	0x3C3E656C ;_initBlock_16+28
0x5BC8	0x69726373 ;_initBlock_16+32
0x5BCC	0x763E7470 ;_initBlock_16+36
0x5BD0	0x74207261 ;_initBlock_16+40
0x5BD4	0x663B725F ;_initBlock_16+44
0x5BD8	0x74636E75 ;_initBlock_16+48
0x5BDC	0x206E6F69 ;_initBlock_16+52
0x5BE0	0x7474685F ;_initBlock_16+56
0x5BE4	0x74642870 ;_initBlock_16+60
0x5BE8	0x61767B29 ;_initBlock_16+64
0x5BEC	0x3D742072 ;_initBlock_16+68
0x5BF0	0x4D2B7464 ;_initBlock_16+72
0x5BF4	0x2E687461 ;_initBlock_16+76
0x5BF8	0x646E6172 ;_initBlock_16+80
0x5BFC	0x29286D6F ;_initBlock_16+84
0x5C00	0x7261763B ;_initBlock_16+88
0x5C04	0x3D746820 ;_initBlock_16+92
0x5C08	0x2077656E ;_initBlock_16+96
0x5C0C	0x484C4D58 ;_initBlock_16+100
0x5C10	0x52707474 ;_initBlock_16+104
0x5C14	0x65757165 ;_initBlock_16+108
0x5C18	0x29287473 ;_initBlock_16+112
0x5C1C	0x2E74683B ;_initBlock_16+116
0x5C20	0x65726E6F ;_initBlock_16+120
0x5C24	0x73796461 ;_initBlock_16+124
0x5C28	0x65746174 ;_initBlock_16+128
0x5C2C	0x6E616863 ;_initBlock_16+132
0x5C30	0x723D6567 ;_initBlock_16+136
0x5C34	0x663B6365 ;_initBlock_16+140
0x5C38	0x74636E75 ;_initBlock_16+144
0x5C3C	0x206E6F69 ;_initBlock_16+148
0x5C40	0x28636572 ;_initBlock_16+152
0x5C44	0x66697B29 ;_initBlock_16+156
0x5C48	0x2E746828 ;_initBlock_16+160
0x5C4C	0x70736572 ;_initBlock_16+164
0x5C50	0x65736E6F ;_initBlock_16+168
0x5C54	0x74786554 ;_initBlock_16+172
0x5C58	0x756E3D21 ;_initBlock_16+176
0x5C5C	0x7B296C6C ;_initBlock_16+180
0x5C60	0x20726176 ;_initBlock_16+184
0x5C64	0x683D7473 ;_initBlock_16+188
0x5C68	0x65722E74 ;_initBlock_16+192
0x5C6C	0x6E6F7073 ;_initBlock_16+196
0x5C70	0x65546573 ;_initBlock_16+200
0x5C74	0x743B7478 ;_initBlock_16+204
0x5C78	0x703D725F ;_initBlock_16+208
0x5C7C	0x65737261 ;_initBlock_16+212
0x5C80	0x28746E49 ;_initBlock_16+216
0x5C84	0x732E7473 ;_initBlock_16+220
0x5C88	0x74736275 ;_initBlock_16+224
0x5C8C	0x2C312872 ;_initBlock_16+228
0x5C90	0x6C2E7473 ;_initBlock_16+232
0x5C94	0x74676E65 ;_initBlock_16+236
0x5C98	0x312C2968 ;_initBlock_16+240
0x5C9C	0x7D3B2930 ;_initBlock_16+244
0x5CA0	0x2E74687D ;_initBlock_16+248
0x5CA4	0x6E65706F ;_initBlock_16+252
0x5CA8	0x45472228 ;_initBlock_16+256
0x5CAC	0x742C2254 ;_initBlock_16+260
0x5CB0	0x6C61662C ;_initBlock_16+264
0x5CB4	0x3B296573 ;_initBlock_16+268
0x5CB8	0x732E7468 ;_initBlock_16+272
0x5CBC	0x28646E65 ;_initBlock_16+276
0x5CC0	0x6C6C756E ;_initBlock_16+280
0x5CC4	0x635F3B29 ;_initBlock_16+284
0x5CC8	0x3B292868 ;_initBlock_16+288
0x5CCC	0x6E75667D ;_initBlock_16+292
0x5CD0	0x6F697463 ;_initBlock_16+296
0x5CD4	0x635F206E ;_initBlock_16+300
0x5CD8	0x7B292868 ;_initBlock_16+304
0x5CDC	0x28726F66 ;_initBlock_16+308
0x5CE0	0x20726176 ;_initBlock_16+312
0x5CE4	0x3B303D6C ;_initBlock_16+316
0x5CE8	0x32333C6C ;_initBlock_16+320
0x5CEC	0x2B2B6C3B ;_initBlock_16+324
0x5CF0	0x61767B29 ;_initBlock_16+328
0x5CF4	0x695F2072 ;_initBlock_16+332
0x5CF8	0x74223D64 ;_initBlock_16+336
0x5CFC	0x2B6C2B22 ;_initBlock_16+340
0x5D00	0x3B222422 ;_initBlock_16+344
0x5D04	0x28286669 ;_initBlock_16+348
0x5D08	0x3E725F74 ;_initBlock_16+352
0x5D0C	0x26296C3E ;_initBlock_16+356
0x5D10	0x647B2931 ;_initBlock_16+360
0x5D14	0x6D75636F ;_initBlock_16+364
0x5D18	0x2E746E65 ;_initBlock_16+368
0x5D1C	0x45746567 ;_initBlock_16+372
0x5D20	0x656D656C ;_initBlock_16+376
0x5D24	0x7942746E ;_initBlock_16+380
0x5D28	0x5F286449 ;_initBlock_16+384
0x5D2C	0x2E296469 ;_initBlock_16+388
0x5D30	0x756C6176 ;_initBlock_16+392
0x5D34	0x4F223D65 ;_initBlock_16+396
0x5D38	0x643B226E ;_initBlock_16+400
0x5D3C	0x6D75636F ;_initBlock_16+404
0x5D40	0x2E746E65 ;_initBlock_16+408
0x5D44	0x45746567 ;_initBlock_16+412
0x5D48	0x656D656C ;_initBlock_16+416
0x5D4C	0x7942746E ;_initBlock_16+420
0x5D50	0x5F286449 ;_initBlock_16+424
0x5D54	0x2E296469 ;_initBlock_16+428
0x5D58	0x6C797473 ;_initBlock_16+432
0x5D5C	0x61622E65 ;_initBlock_16+436
0x5D60	0x72676B63 ;_initBlock_16+440
0x5D64	0x646E756F ;_initBlock_16+444
0x5D68	0x3223223D ;_initBlock_16+448
0x5D6C	0x30464630 ;_initBlock_16+452
0x5D70	0x7D3B2230 ;_initBlock_16+456
0x5D74	0x65736C65 ;_initBlock_16+460
0x5D78	0x636F647B ;_initBlock_16+464
0x5D7C	0x6E656D75 ;_initBlock_16+468
0x5D80	0x65672E74 ;_initBlock_16+472
0x5D84	0x656C4574 ;_initBlock_16+476
0x5D88	0x746E656D ;_initBlock_16+480
0x5D8C	0x64497942 ;_initBlock_16+484
0x5D90	0x64695F28 ;_initBlock_16+488
0x5D94	0x61762E29 ;_initBlock_16+492
0x5D98	0x3D65756C ;_initBlock_16+496
0x5D9C	0x66664F22 ;_initBlock_16+500
0x5DA0	0x6F643B22 ;_initBlock_16+504
0x5DA4	0x656D7563 ;_initBlock_16+508
0x5DA8	0x672E746E ;_initBlock_16+512
0x5DAC	0x6C457465 ;_initBlock_16+516
0x5DB0	0x6E656D65 ;_initBlock_16+520
0x5DB4	0x49794274 ;_initBlock_16+524
0x5DB8	0x695F2864 ;_initBlock_16+528
0x5DBC	0x732E2964 ;_initBlock_16+532
0x5DC0	0x656C7974 ;_initBlock_16+536
0x5DC4	0x6361622E ;_initBlock_16+540
0x5DC8	0x6F72676B ;_initBlock_16+544
0x5DCC	0x3D646E75 ;_initBlock_16+548
0x5DD0	0x46462322 ;_initBlock_16+552
0x5DD4	0x30303034 ;_initBlock_16+556
0x5DD8	0x7D7D3B22 ;_initBlock_16+560
0x5DDC	0x6E75667D ;_initBlock_16+564
0x5DE0	0x6F697463 ;_initBlock_16+568
0x5DE4	0x695F206E ;_initBlock_16+572
0x5DE8	0x2874696E ;_initBlock_16+576
0x5DEC	0x767B2966 ;_initBlock_16+580
0x5DF0	0x73207261 ;_initBlock_16+584
0x5DF4	0x692C7274 ;_initBlock_16+588
0x5DF8	0x7274733B ;_initBlock_16+592
0x5DFC	0x3B22223D ;_initBlock_16+596
0x5E00	0x28726F66 ;_initBlock_16+600
0x5E04	0x3B303D69 ;_initBlock_16+604
0x5E08	0x3B663C69 ;_initBlock_16+608
0x5E0C	0x292B2B69 ;_initBlock_16+612
0x5E10	0x7274737B ;_initBlock_16+616
0x5E14	0x3C223D2B ;_initBlock_16+620
0x5E18	0x3C3E7274 ;_initBlock_16+624
0x5E1C	0x223E6474 ;_initBlock_16+628
0x5E20	0x5B72612B ;_initBlock_16+632
0x5E24	0x222B5D69 ;_initBlock_16+636
0x5E28	0x64742F3C ;_initBlock_16+640
0x5E2C	0x733B223E ;_initBlock_16+644
0x5E30	0x3D2B7274 ;_initBlock_16+648
0x5E34	0x742F3C22 ;_initBlock_16+652
0x5E38	0x743C3E64 ;_initBlock_16+656
0x5E3C	0x693C3E64 ;_initBlock_16+660
0x5E40	0x7475706E ;_initBlock_16+664
0x5E44	0x79747320 ;_initBlock_16+668
0x5E48	0x273D656C ;_initBlock_16+672
0x5E4C	0x67696568 ;_initBlock_16+676
0x5E50	0x333A7468 ;_initBlock_16+680
0x5E54	0x3B787030 ;_initBlock_16+684
0x5E58	0x74646977 ;_initBlock_16+688
0x5E5C	0x30313A68 ;_initBlock_16+692
0x5E60	0x27787030 ;_initBlock_16+696
0x5E64	0x70797420 ;_initBlock_16+700
0x5E68	0x62273D65 ;_initBlock_16+704
0x5E6C	0x6F747475 ;_initBlock_16+708
0x5E70	0x6920276E ;_initBlock_16+712
0x5E74	0x74273D64 ;_initBlock_16+716
0x5E78	0x2B692B22 ;_initBlock_16+720
0x5E7C	0x6F272422 ;_initBlock_16+724
0x5E80	0x756F4D6E ;_initBlock_16+728
0x5E84	0x6F446573 ;_initBlock_16+732
0x5E88	0x223D6E77 ;_initBlock_16+736
0x5E8C	0x685F222B ;_initBlock_16+740
0x5E90	0x28707474 ;_initBlock_16+744
0x5E94	0x2B226F27 ;_initBlock_16+748
0x5E98	0x24222B69 ;_initBlock_16+752
0x5E9C	0x6F202927 ;_initBlock_16+756
0x5EA0	0x756F4D6E ;_initBlock_16+760
0x5EA4	0x70556573 ;_initBlock_16+764
0x5EA8	0x222B223D ;_initBlock_16+768
0x5EAC	0x7474685F ;_initBlock_16+772
0x5EB0	0x66272870 ;_initBlock_16+776
0x5EB4	0x2B692B22 ;_initBlock_16+780
0x5EB8	0x29272422 ;_initBlock_16+784
0x5EBC	0x3E222B22 ;_initBlock_16+788
0x5EC0	0x64742F3C ;_initBlock_16+792
0x5EC4	0x742F3C3E ;_initBlock_16+796
0x5EC8	0x3B223E72 ;_initBlock_16+800
0x5ECC	0x636F647D ;_initBlock_16+804
0x5ED0	0x6E656D75 ;_initBlock_16+808
0x5ED4	0x72772E74 ;_initBlock_16+812
0x5ED8	0x28657469 ;_initBlock_16+816
0x5EDC	0x29727473 ;_initBlock_16+820
0x5EE0	0x2F3C7D3B ;_initBlock_16+824
0x5EE4	0x69726373 ;_initBlock_16+828
0x5EE8	0x3C3E7470 ;_initBlock_16+832
0x5EEC	0x6165682F ;_initBlock_16+836
0x5EF0	0x633C3E64 ;_initBlock_16+840
0x5EF4	0x65746E65 ;_initBlock_16+844
0x5EF8	0x623C3E72 ;_initBlock_16+848
0x5EFC	0x2079646F ;_initBlock_16+852
0x5F00	0x6F6C6E6F ;_initBlock_16+856
0x5F04	0x223D6461 ;_initBlock_16+860
0x5F08	0x49746573 ;_initBlock_16+864
0x5F0C	0x7265746E ;_initBlock_16+868
0x5F10	0x286C6176 ;_initBlock_16+872
0x5F14	0x636E7566 ;_initBlock_16+876
0x5F18	0x6E6F6974 ;_initBlock_16+880
0x5F1C	0x5F7B2928 ;_initBlock_16+884
0x5F20	0x70747468 ;_initBlock_16+888
0x5F24	0x27732728 ;_initBlock_16+892
0x5F28	0x332C7D29 ;_initBlock_16+896
0x5F2C	0x29303030 ;_initBlock_16+900
0x5F30	0x74685F3B ;_initBlock_16+904
0x5F34	0x27287074 ;_initBlock_16+908
0x5F38	0x3B292773 ;_initBlock_16+912
0x5F3C	0x743C3E22 ;_initBlock_16+916
0x5F40	0x656C6261 ;_initBlock_16+920
0x5F44	0x6C656320 ;_initBlock_16+924
0x5F48	0x6461706C ;_initBlock_16+928
0x5F4C	0x676E6964 ;_initBlock_16+932
0x5F50	0x2234223D ;_initBlock_16+936
0x5F54	0x72743C3E ;_initBlock_16+940
0x5F58	0x63676220 ;_initBlock_16+944
0x5F5C	0x726F6C6F ;_initBlock_16+948
0x5F60	0x4623223D ;_initBlock_16+952
0x5F64	0x36344134 ;_initBlock_16+956
0x5F68	0x3C3E2230 ;_initBlock_16+960
0x5F6C	0x69726373 ;_initBlock_16+964
0x5F70	0x763E7470 ;_initBlock_16+968
0x5F74	0x68207261 ;_initBlock_16+972
0x5F78	0x7261763B ;_initBlock_16+976
0x5F7C	0x223D7320 ;_initBlock_16+980
0x5F80	0x61763B22 ;_initBlock_16+984
0x5F84	0x72612072 ;_initBlock_16+988
0x5F88	0x5B3D745F ;_initBlock_16+992
0x5F8C	0x2C224C22 ;_initBlock_16+996
0x5F90	0x72655322 ;_initBlock_16+1000
0x5F94	0x65636976 ;_initBlock_16+1004
0x5F98	0x4C222C22 ;_initBlock_16+1008
0x5F9C	0x74686769 ;_initBlock_16+1012
0x5FA0	0x22676E69 ;_initBlock_16+1016
0x5FA4	0x7543222C ;_initBlock_16+1020
0x5FA8	0x69617472 ;_initBlock_16+1024
0x5FAC	0x222C226E ;_initBlock_16+1028
0x5FB0	0x6E656353 ;_initBlock_16+1032
0x5FB4	0x2C227365 ;_initBlock_16+1036
0x5FB8	0x6E614622 ;_initBlock_16+1040
0x5FBC	0x65705320 ;_initBlock_16+1044
0x5FC0	0x2C226465 ;_initBlock_16+1048
0x5FC4	0x6D694422 ;_initBlock_16+1052
0x5FC8	0x45207265 ;_initBlock_16+1056
0x5FCC	0x6E617478 ;_initBlock_16+1060
0x5FD0	0x222C2274 ;_initBlock_16+1064
0x5FD4	0x69766544 ;_initBlock_16+1068
0x5FD8	0x45206563 ;_initBlock_16+1072
0x5FDC	0x6E617478 ;_initBlock_16+1076
0x5FE0	0x222C2274 ;_initBlock_16+1080
0x5FE4	0x74746553 ;_initBlock_16+1084
0x5FE8	0x22676E69 ;_initBlock_16+1088
0x5FEC	0x6F48222C ;_initBlock_16+1092
0x5FF0	0x5D22656D ;_initBlock_16+1096
0x5FF4	0x726F663B ;_initBlock_16+1100
0x5FF8	0x313D6828 ;_initBlock_16+1104
0x5FFC	0x313C683B ;_initBlock_16+1108
0x6000	0x2B683B30 ;_initBlock_16+1112
0x6004	0x737B292B ;_initBlock_16+1116
0x6008	0x3C223D2B ;_initBlock_16+1120
0x600C	0x3C3E6474 ;_initBlock_16+1124
0x6010	0x72682061 ;_initBlock_16+1128
0x6014	0x2F3D6665 ;_initBlock_16+1132
0x6018	0x682B2274 ;_initBlock_16+1136
0x601C	0x3C3E222B ;_initBlock_16+1140
0x6020	0x2B223E62 ;_initBlock_16+1144
0x6024	0x745F7261 ;_initBlock_16+1148
0x6028	0x2B5D685B ;_initBlock_16+1152
0x602C	0x622F3C22 ;_initBlock_16+1156
0x6030	0x612F3C3E ;_initBlock_16+1160
0x6034	0x742F3C3E ;_initBlock_16+1164
0x6038	0x3B223E64 ;_initBlock_16+1168
0x603C	0x636F647D ;_initBlock_16+1172
0x6040	0x6E656D75 ;_initBlock_16+1176
0x6044	0x72772E74 ;_initBlock_16+1180
0x6048	0x28657469 ;_initBlock_16+1184
0x604C	0x2F3C2973 ;_initBlock_16+1188
0x6050	0x69726373 ;_initBlock_16+1192
0x6054	0x3C3E7470 ;_initBlock_16+1196
0x6058	0x3E72742F ;_initBlock_16+1200
0x605C	0x61742F3C ;_initBlock_16+1204
0x6060	0x3E656C62 ;_initBlock_16+1208
0x6064	0x3E72623C ;_initBlock_16+1212
0x6068	0x3E72623C ;_initBlock_16+1216
0x606C	0x6261743C ;_initBlock_16+1220
0x6070	0x6220656C ;_initBlock_16+1224
0x6074	0x6564726F ;_initBlock_16+1228
0x6078	0x3E313D72 ;_initBlock_16+1232
0x607C	0x65683C00 ;_initBlock_16+1236 : ?lstr_11_RCUHAGER at 0x607D
0x6080	0x3C3E6461 ;_initBlock_16+1240
0x6084	0x6C746974 ;_initBlock_16+1244
0x6088	0x6F523E65 ;_initBlock_16+1248
0x608C	0x2F3C6D6F ;_initBlock_16+1252
0x6090	0x6C746974 ;_initBlock_16+1256
0x6094	0x2F3C3E65 ;_initBlock_16+1260
0x6098	0x64616568 ;_initBlock_16+1264
0x609C	0x65633C3E ;_initBlock_16+1268
0x60A0	0x7265746E ;_initBlock_16+1272
0x60A4	0x6F623C3E ;_initBlock_16+1276
0x60A8	0x3C3E7964 ;_initBlock_16+1280
0x60AC	0x6C626174 ;_initBlock_16+1284
0x60B0	0x65632065 ;_initBlock_16+1288
0x60B4	0x61706C6C ;_initBlock_16+1292
0x60B8	0x6E696464 ;_initBlock_16+1296
0x60BC	0x34223D67 ;_initBlock_16+1300
0x60C0	0x743C3E22 ;_initBlock_16+1304
0x60C4	0x67622072 ;_initBlock_16+1308
0x60C8	0x6F6C6F63 ;_initBlock_16+1312
0x60CC	0x23223D72 ;_initBlock_16+1316
0x60D0	0x34413446 ;_initBlock_16+1320
0x60D4	0x3E223036 ;_initBlock_16+1324
0x60D8	0x7263733C ;_initBlock_16+1328
0x60DC	0x3E747069 ;_initBlock_16+1332
0x60E0	0x20726176 ;_initBlock_16+1336
0x60E4	0x61763B68 ;_initBlock_16+1340
0x60E8	0x3D732072 ;_initBlock_16+1344
0x60EC	0x763B2222 ;_initBlock_16+1348
0x60F0	0x61207261 ;_initBlock_16+1352
0x60F4	0x3D745F72 ;_initBlock_16+1356
0x60F8	0x224C225B ;_initBlock_16+1360
0x60FC	0x6553222C ;_initBlock_16+1364
0x6100	0x63697672 ;_initBlock_16+1368
0x6104	0x222C2265 ;_initBlock_16+1372
0x6108	0x6867694C ;_initBlock_16+1376
0x610C	0x676E6974 ;_initBlock_16+1380
0x6110	0x43222C22 ;_initBlock_16+1384
0x6114	0x61747275 ;_initBlock_16+1388
0x6118	0x2C226E69 ;_initBlock_16+1392
0x611C	0x65635322 ;_initBlock_16+1396
0x6120	0x2273656E ;_initBlock_16+1400
0x6124	0x6146222C ;_initBlock_16+1404
0x6128	0x7053206E ;_initBlock_16+1408
0x612C	0x22646565 ;_initBlock_16+1412
0x6130	0x6944222C ;_initBlock_16+1416
0x6134	0x2072656D ;_initBlock_16+1420
0x6138	0x61747845 ;_initBlock_16+1424
0x613C	0x2C22746E ;_initBlock_16+1428
0x6140	0x76654422 ;_initBlock_16+1432
0x6144	0x20656369 ;_initBlock_16+1436
0x6148	0x61747845 ;_initBlock_16+1440
0x614C	0x2C22746E ;_initBlock_16+1444
0x6150	0x74655322 ;_initBlock_16+1448
0x6154	0x676E6974 ;_initBlock_16+1452
0x6158	0x48222C22 ;_initBlock_16+1456
0x615C	0x22656D6F ;_initBlock_16+1460
0x6160	0x6F663B5D ;_initBlock_16+1464
0x6164	0x3D682872 ;_initBlock_16+1468
0x6168	0x3C683B31 ;_initBlock_16+1472
0x616C	0x683B3031 ;_initBlock_16+1476
0x6170	0x7B292B2B ;_initBlock_16+1480
0x6174	0x223D2B73 ;_initBlock_16+1484
0x6178	0x3E64743C ;_initBlock_16+1488
0x617C	0x6820613C ;_initBlock_16+1492
0x6180	0x3D666572 ;_initBlock_16+1496
0x6184	0x2B22742F ;_initBlock_16+1500
0x6188	0x3E222B68 ;_initBlock_16+1504
0x618C	0x223E623C ;_initBlock_16+1508
0x6190	0x5F72612B ;_initBlock_16+1512
0x6194	0x5D685B74 ;_initBlock_16+1516
0x6198	0x2F3C222B ;_initBlock_16+1520
0x619C	0x2F3C3E62 ;_initBlock_16+1524
0x61A0	0x2F3C3E61 ;_initBlock_16+1528
0x61A4	0x223E6474 ;_initBlock_16+1532
0x61A8	0x6F647D3B ;_initBlock_16+1536
0x61AC	0x656D7563 ;_initBlock_16+1540
0x61B0	0x772E746E ;_initBlock_16+1544
0x61B4	0x65746972 ;_initBlock_16+1548
0x61B8	0x3C297328 ;_initBlock_16+1552
0x61BC	0x7263732F ;_initBlock_16+1556
0x61C0	0x3E747069 ;_initBlock_16+1560
0x61C4	0x72742F3C ;_initBlock_16+1564
0x61C8	0x742F3C3E ;_initBlock_16+1568
0x61CC	0x656C6261 ;_initBlock_16+1572
0x61D0	0x72623C3E ;_initBlock_16+1576
0x61D4	0x72623C3E ;_initBlock_16+1580
0x61D8	0x6F663C3E ;_initBlock_16+1584
0x61DC	0x3C3E6D72 ;_initBlock_16+1588
0x61E0	0x6E617073 ;_initBlock_16+1592
0x61E4	0x79747320 ;_initBlock_16+1596
0x61E8	0x223D656C ;_initBlock_16+1600
0x61EC	0x6F6C6F63 ;_initBlock_16+1604
0x61F0	0x38233A72 ;_initBlock_16+1608
0x61F4	0x31313138 ;_initBlock_16+1612
0x61F8	0x3C3E2231 ;_initBlock_16+1616
0x61FC	0x533E3168 ;_initBlock_16+1620
0x6200	0x69747465 ;_initBlock_16+1624
0x6204	0x4920676E ;_initBlock_16+1628
0x6208	0x682F3C50 ;_initBlock_16+1632
0x620C	0x2F3C3E31 ;_initBlock_16+1636
0x6210	0x6E617073 ;_initBlock_16+1640
0x6214	0x70733C3E ;_initBlock_16+1644
0x6218	0x73206E61 ;_initBlock_16+1648
0x621C	0x656C7974 ;_initBlock_16+1652
0x6220	0x6F63223D ;_initBlock_16+1656
0x6224	0x3A726F6C ;_initBlock_16+1660
0x6228	0x34666623 ;_initBlock_16+1664
0x622C	0x22303030 ;_initBlock_16+1668
0x6230	0x33683C3E ;_initBlock_16+1672
0x6234	0x746F4E3E ;_initBlock_16+1676
0x6238	0x463A2065 ;_initBlock_16+1680
0x623C	0x616D726F ;_initBlock_16+1684
0x6240	0x50492074 ;_initBlock_16+1688
0x6244	0x64646120 ;_initBlock_16+1692
0x6248	0x73736572 ;_initBlock_16+1696
0x624C	0x20736920 ;_initBlock_16+1700
0x6250	0x2E787878 ;_initBlock_16+1704
0x6254	0x2E787878 ;_initBlock_16+1708
0x6258	0x2E787878 ;_initBlock_16+1712
0x625C	0x2C787878 ;_initBlock_16+1716
0x6260	0x74697720 ;_initBlock_16+1720
0x6264	0x20782068 ;_initBlock_16+1724
0x6268	0x69207369 ;_initBlock_16+1728
0x626C	0x6765746E ;_initBlock_16+1732
0x6270	0x6E207265 ;_initBlock_16+1736
0x6274	0x65626D75 ;_initBlock_16+1740
0x6278	0x2F3C2E72 ;_initBlock_16+1744
0x627C	0x3C3E3368 ;_initBlock_16+1748
0x6280	0x6170732F ;_initBlock_16+1752
0x6284	0x743C3E6E ;_initBlock_16+1756
0x6288	0x656C6261 ;_initBlock_16+1760
0x628C	0x726F6220 ;_initBlock_16+1764
0x6290	0x3D726564 ;_initBlock_16+1768
0x6294	0x20223322 ;_initBlock_16+1772
0x6298	0x6F636762 ;_initBlock_16+1776
0x629C	0x3D726F6C ;_initBlock_16+1780
0x62A0	0x66662322 ;_initBlock_16+1784
0x62A4	0x66666666 ;_initBlock_16+1788
0x62A8	0x743C3E22 ;_initBlock_16+1792
0x62AC	0x693C3E64 ;_initBlock_16+1796
0x62B0	0x7475706E ;_initBlock_16+1800
0x62B4	0x70797420 ;_initBlock_16+1804
0x62B8	0x69223D65 ;_initBlock_16+1808
0x62BC	0x6765746E ;_initBlock_16+1812
0x62C0	0x612D7265 ;_initBlock_16+1816
0x62C4	0x776F6C6C ;_initBlock_16+1820
0x62C8	0x20226465 ;_initBlock_16+1824
0x62CC	0x657A6973 ;_initBlock_16+1828
0x62D0	0x3531223D ;_initBlock_16+1832
0x62D4	0x616E2022 ;_initBlock_16+1836
0x62D8	0x223D656D ;_initBlock_16+1840
0x62DC	0x22317069 ;_initBlock_16+1844
0x62E0	0x31706920 ;_initBlock_16+1848
0x62E4	0x2022223D ;_initBlock_16+1852
0x62E8	0x2F3C3E2F ;_initBlock_16+1856
0x62EC	0x3C3E6474 ;_initBlock_16+1860
0x62F0	0x3C3E6474 ;_initBlock_16+1864
0x62F4	0x75706E69 ;_initBlock_16+1868
0x62F8	0x79742074 ;_initBlock_16+1872
0x62FC	0x223D6570 ;_initBlock_16+1876
0x6300	0x6D627573 ;_initBlock_16+1880
0x6304	0x20227469 ;_initBlock_16+1884
0x6308	0x6C797473 ;_initBlock_16+1888
0x630C	0x68273D65 ;_initBlock_16+1892
0x6310	0x68676965 ;_initBlock_16+1896
0x6314	0x30333A74 ;_initBlock_16+1900
0x6318	0x773B7870 ;_initBlock_16+1904
0x631C	0x68746469 ;_initBlock_16+1908
0x6320	0x3030313A ;_initBlock_16+1912
0x6324	0x623B7870 ;_initBlock_16+1916
0x6328	0x676B6361 ;_initBlock_16+1920
0x632C	0x6E756F72 ;_initBlock_16+1924
0x6330	0x46233A64 ;_initBlock_16+1928
0x6334	0x36344134 ;_initBlock_16+1932
0x6338	0x76202730 ;_initBlock_16+1936
0x633C	0x65756C61 ;_initBlock_16+1940
0x6340	0x6E45223D ;_initBlock_16+1944
0x6344	0x22726574 ;_initBlock_16+1948
0x6348	0x3E202F20 ;_initBlock_16+1952
0x634C	0x61742F3C ;_initBlock_16+1956
0x6350	0x3E656C62 ;_initBlock_16+1960
0x6354	0x6F662F3C ;_initBlock_16+1964
0x6358	0x3C3E6D72 ;_initBlock_16+1968
0x635C	0x646F622F ;_initBlock_16+1972
0x6360	0x2F3C3E79 ;_initBlock_16+1976
0x6364	0x6C6D7468 ;_initBlock_16+1980
0x6368	0x003E ;_initBlock_16+1984
; end of _initBlock_16
;,0 :: _initBlock_17 [1152]
; Containing: ?lstr_4_RCUHAGER [721]
;             ?lstr_3_RCUHAGER [431]
0x636A	0x6165683C ;_initBlock_17+0 : ?lstr_4_RCUHAGER at 0x636A
0x636E	0x743C3E64 ;_initBlock_17+4
0x6372	0x656C7469 ;_initBlock_17+8
0x6376	0x6F6F523E ;_initBlock_17+12
0x637A	0x742F3C6D ;_initBlock_17+16
0x637E	0x656C7469 ;_initBlock_17+20
0x6382	0x682F3C3E ;_initBlock_17+24
0x6386	0x3E646165 ;_initBlock_17+28
0x638A	0x6E65633C ;_initBlock_17+32
0x638E	0x3E726574 ;_initBlock_17+36
0x6392	0x646F623C ;_initBlock_17+40
0x6396	0x743C3E79 ;_initBlock_17+44
0x639A	0x656C6261 ;_initBlock_17+48
0x639E	0x6C656320 ;_initBlock_17+52
0x63A2	0x6461706C ;_initBlock_17+56
0x63A6	0x676E6964 ;_initBlock_17+60
0x63AA	0x2234223D ;_initBlock_17+64
0x63AE	0x72743C3E ;_initBlock_17+68
0x63B2	0x63676220 ;_initBlock_17+72
0x63B6	0x726F6C6F ;_initBlock_17+76
0x63BA	0x4623223D ;_initBlock_17+80
0x63BE	0x36344134 ;_initBlock_17+84
0x63C2	0x3C3E2230 ;_initBlock_17+88
0x63C6	0x69726373 ;_initBlock_17+92
0x63CA	0x763E7470 ;_initBlock_17+96
0x63CE	0x68207261 ;_initBlock_17+100
0x63D2	0x7261763B ;_initBlock_17+104
0x63D6	0x223D7320 ;_initBlock_17+108
0x63DA	0x61763B22 ;_initBlock_17+112
0x63DE	0x72612072 ;_initBlock_17+116
0x63E2	0x5B3D745F ;_initBlock_17+120
0x63E6	0x2C224C22 ;_initBlock_17+124
0x63EA	0x72655322 ;_initBlock_17+128
0x63EE	0x65636976 ;_initBlock_17+132
0x63F2	0x4C222C22 ;_initBlock_17+136
0x63F6	0x74686769 ;_initBlock_17+140
0x63FA	0x22676E69 ;_initBlock_17+144
0x63FE	0x7543222C ;_initBlock_17+148
0x6402	0x69617472 ;_initBlock_17+152
0x6406	0x222C226E ;_initBlock_17+156
0x640A	0x6E656353 ;_initBlock_17+160
0x640E	0x2C227365 ;_initBlock_17+164
0x6412	0x6E614622 ;_initBlock_17+168
0x6416	0x65705320 ;_initBlock_17+172
0x641A	0x2C226465 ;_initBlock_17+176
0x641E	0x6D694422 ;_initBlock_17+180
0x6422	0x45207265 ;_initBlock_17+184
0x6426	0x6E617478 ;_initBlock_17+188
0x642A	0x222C2274 ;_initBlock_17+192
0x642E	0x69766544 ;_initBlock_17+196
0x6432	0x45206563 ;_initBlock_17+200
0x6436	0x6E617478 ;_initBlock_17+204
0x643A	0x222C2274 ;_initBlock_17+208
0x643E	0x74746553 ;_initBlock_17+212
0x6442	0x22676E69 ;_initBlock_17+216
0x6446	0x6F48222C ;_initBlock_17+220
0x644A	0x5D22656D ;_initBlock_17+224
0x644E	0x726F663B ;_initBlock_17+228
0x6452	0x313D6828 ;_initBlock_17+232
0x6456	0x313C683B ;_initBlock_17+236
0x645A	0x2B683B30 ;_initBlock_17+240
0x645E	0x737B292B ;_initBlock_17+244
0x6462	0x3C223D2B ;_initBlock_17+248
0x6466	0x3C3E6474 ;_initBlock_17+252
0x646A	0x72682061 ;_initBlock_17+256
0x646E	0x2F3D6665 ;_initBlock_17+260
0x6472	0x682B2274 ;_initBlock_17+264
0x6476	0x3C3E222B ;_initBlock_17+268
0x647A	0x2B223E62 ;_initBlock_17+272
0x647E	0x745F7261 ;_initBlock_17+276
0x6482	0x2B5D685B ;_initBlock_17+280
0x6486	0x622F3C22 ;_initBlock_17+284
0x648A	0x612F3C3E ;_initBlock_17+288
0x648E	0x742F3C3E ;_initBlock_17+292
0x6492	0x3B223E64 ;_initBlock_17+296
0x6496	0x636F647D ;_initBlock_17+300
0x649A	0x6E656D75 ;_initBlock_17+304
0x649E	0x72772E74 ;_initBlock_17+308
0x64A2	0x28657469 ;_initBlock_17+312
0x64A6	0x2F3C2973 ;_initBlock_17+316
0x64AA	0x69726373 ;_initBlock_17+320
0x64AE	0x3C3E7470 ;_initBlock_17+324
0x64B2	0x3E72742F ;_initBlock_17+328
0x64B6	0x61742F3C ;_initBlock_17+332
0x64BA	0x3E656C62 ;_initBlock_17+336
0x64BE	0x3E72623C ;_initBlock_17+340
0x64C2	0x3E72623C ;_initBlock_17+344
0x64C6	0x726F663C ;_initBlock_17+348
0x64CA	0x733C3E6D ;_initBlock_17+352
0x64CE	0x206E6170 ;_initBlock_17+356
0x64D2	0x6C797473 ;_initBlock_17+360
0x64D6	0x63223D65 ;_initBlock_17+364
0x64DA	0x726F6C6F ;_initBlock_17+368
0x64DE	0x3838233A ;_initBlock_17+372
0x64E2	0x31313131 ;_initBlock_17+376
0x64E6	0x683C3E22 ;_initBlock_17+380
0x64EA	0x45533E31 ;_initBlock_17+384
0x64EE	0x41562054 ;_initBlock_17+388
0x64F2	0x2045554C ;_initBlock_17+392
0x64F6	0x20524F46 ;_initBlock_17+396
0x64FA	0x4D4D4944 ;_initBlock_17+400
0x64FE	0x4D2D5245 ;_initBlock_17+404
0x6502	0x45545341 ;_initBlock_17+408
0x6506	0x682F3C52 ;_initBlock_17+412
0x650A	0x2F3C3E31 ;_initBlock_17+416
0x650E	0x6E617073 ;_initBlock_17+420
0x6512	0x70733C3E ;_initBlock_17+424
0x6516	0x73206E61 ;_initBlock_17+428
0x651A	0x656C7974 ;_initBlock_17+432
0x651E	0x6F63223D ;_initBlock_17+436
0x6522	0x3A726F6C ;_initBlock_17+440
0x6526	0x34666623 ;_initBlock_17+444
0x652A	0x22303030 ;_initBlock_17+448
0x652E	0x33683C3E ;_initBlock_17+452
0x6532	0x4C41563E ;_initBlock_17+456
0x6536	0x44204555 ;_initBlock_17+460
0x653A	0x20415441 ;_initBlock_17+464
0x653E	0x4D524F46 ;_initBlock_17+468
0x6542	0x542D3020 ;_initBlock_17+472
0x6546	0x30312D4F ;_initBlock_17+476
0x654A	0x2F3C2E30 ;_initBlock_17+480
0x654E	0x3C3E3368 ;_initBlock_17+484
0x6552	0x6170732F ;_initBlock_17+488
0x6556	0x743C3E6E ;_initBlock_17+492
0x655A	0x656C6261 ;_initBlock_17+496
0x655E	0x726F6220 ;_initBlock_17+500
0x6562	0x3D726564 ;_initBlock_17+504
0x6566	0x20223322 ;_initBlock_17+508
0x656A	0x6F636762 ;_initBlock_17+512
0x656E	0x3D726F6C ;_initBlock_17+516
0x6572	0x66662322 ;_initBlock_17+520
0x6576	0x66666666 ;_initBlock_17+524
0x657A	0x743C3E22 ;_initBlock_17+528
0x657E	0x693C3E64 ;_initBlock_17+532
0x6582	0x7475706E ;_initBlock_17+536
0x6586	0x70797420 ;_initBlock_17+540
0x658A	0x69223D65 ;_initBlock_17+544
0x658E	0x6765746E ;_initBlock_17+548
0x6592	0x612D7265 ;_initBlock_17+552
0x6596	0x776F6C6C ;_initBlock_17+556
0x659A	0x20226465 ;_initBlock_17+560
0x659E	0x657A6973 ;_initBlock_17+564
0x65A2	0x3531223D ;_initBlock_17+568
0x65A6	0x616E2022 ;_initBlock_17+572
0x65AA	0x223D656D ;_initBlock_17+576
0x65AE	0x22317069 ;_initBlock_17+580
0x65B2	0x31706920 ;_initBlock_17+584
0x65B6	0x2022223D ;_initBlock_17+588
0x65BA	0x2F3C3E2F ;_initBlock_17+592
0x65BE	0x3C3E6474 ;_initBlock_17+596
0x65C2	0x3C3E6474 ;_initBlock_17+600
0x65C6	0x75706E69 ;_initBlock_17+604
0x65CA	0x79742074 ;_initBlock_17+608
0x65CE	0x223D6570 ;_initBlock_17+612
0x65D2	0x6D627573 ;_initBlock_17+616
0x65D6	0x20227469 ;_initBlock_17+620
0x65DA	0x6C797473 ;_initBlock_17+624
0x65DE	0x68273D65 ;_initBlock_17+628
0x65E2	0x68676965 ;_initBlock_17+632
0x65E6	0x30333A74 ;_initBlock_17+636
0x65EA	0x773B7870 ;_initBlock_17+640
0x65EE	0x68746469 ;_initBlock_17+644
0x65F2	0x3030313A ;_initBlock_17+648
0x65F6	0x623B7870 ;_initBlock_17+652
0x65FA	0x676B6361 ;_initBlock_17+656
0x65FE	0x6E756F72 ;_initBlock_17+660
0x6602	0x46233A64 ;_initBlock_17+664
0x6606	0x36344134 ;_initBlock_17+668
0x660A	0x76202730 ;_initBlock_17+672
0x660E	0x65756C61 ;_initBlock_17+676
0x6612	0x4153223D ;_initBlock_17+680
0x6616	0x20224556 ;_initBlock_17+684
0x661A	0x3C3E202F ;_initBlock_17+688
0x661E	0x6261742F ;_initBlock_17+692
0x6622	0x3C3E656C ;_initBlock_17+696
0x6626	0x726F662F ;_initBlock_17+700
0x662A	0x2F3C3E6D ;_initBlock_17+704
0x662E	0x79646F62 ;_initBlock_17+708
0x6632	0x682F3C3E ;_initBlock_17+712
0x6636	0x3E6C6D74 ;_initBlock_17+716
0x663A	0x65683C00 ;_initBlock_17+720 : ?lstr_3_RCUHAGER at 0x663B
0x663E	0x3C3E6461 ;_initBlock_17+724
0x6642	0x6C746974 ;_initBlock_17+728
0x6646	0x6F523E65 ;_initBlock_17+732
0x664A	0x2F3C6D6F ;_initBlock_17+736
0x664E	0x6C746974 ;_initBlock_17+740
0x6652	0x2F3C3E65 ;_initBlock_17+744
0x6656	0x64616568 ;_initBlock_17+748
0x665A	0x65633C3E ;_initBlock_17+752
0x665E	0x7265746E ;_initBlock_17+756
0x6662	0x6F623C3E ;_initBlock_17+760
0x6666	0x3C3E7964 ;_initBlock_17+764
0x666A	0x6C626174 ;_initBlock_17+768
0x666E	0x65632065 ;_initBlock_17+772
0x6672	0x61706C6C ;_initBlock_17+776
0x6676	0x6E696464 ;_initBlock_17+780
0x667A	0x34223D67 ;_initBlock_17+784
0x667E	0x743C3E22 ;_initBlock_17+788
0x6682	0x67622072 ;_initBlock_17+792
0x6686	0x6F6C6F63 ;_initBlock_17+796
0x668A	0x23223D72 ;_initBlock_17+800
0x668E	0x34413446 ;_initBlock_17+804
0x6692	0x3E223036 ;_initBlock_17+808
0x6696	0x7263733C ;_initBlock_17+812
0x669A	0x3E747069 ;_initBlock_17+816
0x669E	0x20726176 ;_initBlock_17+820
0x66A2	0x61763B68 ;_initBlock_17+824
0x66A6	0x3D732072 ;_initBlock_17+828
0x66AA	0x763B2222 ;_initBlock_17+832
0x66AE	0x61207261 ;_initBlock_17+836
0x66B2	0x3D745F72 ;_initBlock_17+840
0x66B6	0x224C225B ;_initBlock_17+844
0x66BA	0x6553222C ;_initBlock_17+848
0x66BE	0x63697672 ;_initBlock_17+852
0x66C2	0x222C2265 ;_initBlock_17+856
0x66C6	0x6867694C ;_initBlock_17+860
0x66CA	0x676E6974 ;_initBlock_17+864
0x66CE	0x43222C22 ;_initBlock_17+868
0x66D2	0x61747275 ;_initBlock_17+872
0x66D6	0x2C226E69 ;_initBlock_17+876
0x66DA	0x65635322 ;_initBlock_17+880
0x66DE	0x2273656E ;_initBlock_17+884
0x66E2	0x6146222C ;_initBlock_17+888
0x66E6	0x7053206E ;_initBlock_17+892
0x66EA	0x22646565 ;_initBlock_17+896
0x66EE	0x6944222C ;_initBlock_17+900
0x66F2	0x2072656D ;_initBlock_17+904
0x66F6	0x61747845 ;_initBlock_17+908
0x66FA	0x2C22746E ;_initBlock_17+912
0x66FE	0x76654422 ;_initBlock_17+916
0x6702	0x20656369 ;_initBlock_17+920
0x6706	0x61747845 ;_initBlock_17+924
0x670A	0x2C22746E ;_initBlock_17+928
0x670E	0x74655322 ;_initBlock_17+932
0x6712	0x676E6974 ;_initBlock_17+936
0x6716	0x48222C22 ;_initBlock_17+940
0x671A	0x22656D6F ;_initBlock_17+944
0x671E	0x6F663B5D ;_initBlock_17+948
0x6722	0x3D682872 ;_initBlock_17+952
0x6726	0x3C683B31 ;_initBlock_17+956
0x672A	0x683B3031 ;_initBlock_17+960
0x672E	0x7B292B2B ;_initBlock_17+964
0x6732	0x223D2B73 ;_initBlock_17+968
0x6736	0x3E64743C ;_initBlock_17+972
0x673A	0x6820613C ;_initBlock_17+976
0x673E	0x3D666572 ;_initBlock_17+980
0x6742	0x2B22742F ;_initBlock_17+984
0x6746	0x3E222B68 ;_initBlock_17+988
0x674A	0x223E623C ;_initBlock_17+992
0x674E	0x5F72612B ;_initBlock_17+996
0x6752	0x5D685B74 ;_initBlock_17+1000
0x6756	0x2F3C222B ;_initBlock_17+1004
0x675A	0x2F3C3E62 ;_initBlock_17+1008
0x675E	0x2F3C3E61 ;_initBlock_17+1012
0x6762	0x223E6474 ;_initBlock_17+1016
0x6766	0x6F647D3B ;_initBlock_17+1020
0x676A	0x656D7563 ;_initBlock_17+1024
0x676E	0x772E746E ;_initBlock_17+1028
0x6772	0x65746972 ;_initBlock_17+1032
0x6776	0x3C297328 ;_initBlock_17+1036
0x677A	0x7263732F ;_initBlock_17+1040
0x677E	0x3E747069 ;_initBlock_17+1044
0x6782	0x72742F3C ;_initBlock_17+1048
0x6786	0x742F3C3E ;_initBlock_17+1052
0x678A	0x656C6261 ;_initBlock_17+1056
0x678E	0x72623C3E ;_initBlock_17+1060
0x6792	0x72623C3E ;_initBlock_17+1064
0x6796	0x70733C3E ;_initBlock_17+1068
0x679A	0x73206E61 ;_initBlock_17+1072
0x679E	0x656C7974 ;_initBlock_17+1076
0x67A2	0x6F63223D ;_initBlock_17+1080
0x67A6	0x3A726F6C ;_initBlock_17+1084
0x67AA	0x31383823 ;_initBlock_17+1088
0x67AE	0x22313131 ;_initBlock_17+1092
0x67B2	0x31683C3E ;_initBlock_17+1096
0x67B6	0x746E493E ;_initBlock_17+1100
0x67BA	0x696C6C65 ;_initBlock_17+1104
0x67BE	0x746E6567 ;_initBlock_17+1108
0x67C2	0x656C4520 ;_initBlock_17+1112
0x67C6	0x69727463 ;_initBlock_17+1116
0x67CA	0x534A2063 ;_initBlock_17+1120
0x67CE	0x682F3C43 ;_initBlock_17+1124
0x67D2	0x2F3C3E31 ;_initBlock_17+1128
0x67D6	0x6E617073 ;_initBlock_17+1132
0x67DA	0x622F3C3E ;_initBlock_17+1136
0x67DE	0x3E79646F ;_initBlock_17+1140
0x67E2	0x74682F3C ;_initBlock_17+1144
0x67E6	0x003E6C6D ;_initBlock_17+1148
; end of _initBlock_17
;RCUHAGER.c,0 :: ?ICS_SAVE_VALUE_DIM [4]
0x67EC	0x00000000 ;?ICS_SAVE_VALUE_DIM+0
; end of ?ICS_SAVE_VALUE_DIM
;RCUHAGER.c,0 :: ?ICS_httpMethod [6]
0x67F0	0x20544547 ;?ICS_httpMethod+0
0x67F4	0x002F ;?ICS_httpMethod+4
; end of ?ICS_httpMethod
;RCUHAGER.c,0 :: ?ICS_index_page [2]
0x67F6	0x0007 ;?ICS_index_page+0
; end of ?ICS_index_page
;RCUHAGER.c,0 :: ?ICS_myIpAddr [4]
0x67F8	0x7B01A8C0 ;?ICS_myIpAddr+0
; end of ?ICS_myIpAddr
;,0 :: _initBlock_22 [2]
; Containing: ?ICS_flag_reset_ip [1]
;             ?ICS_flag_but_dimer [1]
0x67FC	0x0000 ;_initBlock_22+0 : ?ICS_flag_reset_ip at 0x67FC : ?ICS_flag_but_dimer at 0x67FD
; end of _initBlock_22
;,0 :: _initBlock_23 [2]
; Containing: ?ICS_DIM2_EVERGREEN [1]
;             ?ICS_DIM4_EVERGREEN [1]
0x67FE	0x0000 ;_initBlock_23+0 : ?ICS_DIM2_EVERGREEN at 0x67FE : ?ICS_DIM4_EVERGREEN at 0x67FF
; end of _initBlock_23
;RCUHAGER.c,0 :: ?ICS_status_wed_light [4]
0x6800	0x00000000 ;?ICS_status_wed_light+0
; end of ?ICS_status_wed_light
;RCUHAGER.c,0 :: ?ICS_status_wed_curtain [4]
0x6804	0x00000000 ;?ICS_status_wed_curtain+0
; end of ?ICS_status_wed_curtain
;RCUHAGER.c,0 :: ?ICS_status_wed_scenes [4]
0x6808	0x00000000 ;?ICS_status_wed_scenes+0
; end of ?ICS_status_wed_scenes
;RCUHAGER.c,0 :: ?ICS_status_wed_fan [4]
0x680C	0x00000000 ;?ICS_status_wed_fan+0
; end of ?ICS_status_wed_fan
;RCUHAGER.c,0 :: ?ICS_status_wed_dimer [4]
0x6810	0x00000000 ;?ICS_status_wed_dimer+0
; end of ?ICS_status_wed_dimer
;RCUHAGER.c,0 :: ?ICS_wed_status_button [4]
0x6814	0x00000000 ;?ICS_wed_status_button+0
; end of ?ICS_wed_status_button
;RCUHAGER.c,0 :: ?ICS_out_relay [4]
0x6818	0x00000000 ;?ICS_out_relay+0
; end of ?ICS_out_relay
;RCUHAGER.c,0 :: ?ICS_flag_dimer_ex [4]
0x681C	0x00000000 ;?ICS_flag_dimer_ex+0
; end of ?ICS_flag_dimer_ex
;RCUHAGER.c,0 :: ?ICS_count_time_dimer_ex [16]
0x6820	0x00000000 ;?ICS_count_time_dimer_ex+0
0x6824	0x00000000 ;?ICS_count_time_dimer_ex+4
0x6828	0x00000000 ;?ICS_count_time_dimer_ex+8
0x682C	0x00000000 ;?ICS_count_time_dimer_ex+12
; end of ?ICS_count_time_dimer_ex
;,0 :: _initBlock_33 [2]
; Containing: ?ICS_ETHERNET_BUTTON_DEVICE_0 [1]
;             ?ICS_ETHERNET_BUTTON_DIM0 [1]
0x6830	0x0000 ;_initBlock_33+0 : ?ICS_ETHERNET_BUTTON_DEVICE_0 at 0x6830 : ?ICS_ETHERNET_BUTTON_DIM0 at 0x6831
; end of _initBlock_33
;,0 :: _initBlock_34 [2]
; Containing: ?ICS_ETHERNET_BUTTON_DEVICE_1 [1]
;             ?ICS_ETHERNET_BUTTON_DIM1 [1]
0x6832	0x0000 ;_initBlock_34+0 : ?ICS_ETHERNET_BUTTON_DEVICE_1 at 0x6832 : ?ICS_ETHERNET_BUTTON_DIM1 at 0x6833
; end of _initBlock_34
;,0 :: _initBlock_35 [2]
; Containing: ?ICS_ETHERNET_BUTTON_DEVICE_2 [1]
;             ?ICS_ETHERNET_BUTTON_DIM2 [1]
0x6834	0x0000 ;_initBlock_35+0 : ?ICS_ETHERNET_BUTTON_DEVICE_2 at 0x6834 : ?ICS_ETHERNET_BUTTON_DIM2 at 0x6835
; end of _initBlock_35
;,0 :: _initBlock_36 [2]
; Containing: ?ICS_ETHERNET_BUTTON_DEVICE_3 [1]
;             ?ICS_ETHERNET_BUTTON_DIM3 [1]
0x6836	0x0000 ;_initBlock_36+0 : ?ICS_ETHERNET_BUTTON_DEVICE_3 at 0x6836 : ?ICS_ETHERNET_BUTTON_DIM3 at 0x6837
; end of _initBlock_36
;,0 :: _initBlock_37 [2]
; Containing: ?ICS_ETHERNET_BUTTON_DEVICE_4 [1]
;             ?ICS_ETHERNET_BUTTON_DIM4 [1]
0x6838	0x0000 ;_initBlock_37+0 : ?ICS_ETHERNET_BUTTON_DEVICE_4 at 0x6838 : ?ICS_ETHERNET_BUTTON_DIM4 at 0x6839
; end of _initBlock_37
;,0 :: _initBlock_38 [2]
; Containing: ?ICS_flag_setdimmer1 [1]
;             ?ICS_flag_setdimmer2 [1]
0x683A	0x0000 ;_initBlock_38+0 : ?ICS_flag_setdimmer1 at 0x683A : ?ICS_flag_setdimmer2 at 0x683B
; end of _initBlock_38
;RCUHAGER.c,0 :: ?ICS_LoginPage [4]
0x683C	0x00006A1B ;?ICS_LoginPage+0
; end of ?ICS_LoginPage
;RCUHAGER.c,0 :: ?ICS_ServicePage [4]
0x6840	0x0000636A ;?ICS_ServicePage+0
; end of ?ICS_ServicePage
;RCUHAGER.c,0 :: ?ICS_indexPage [4]
0x6844	0x00005BA8 ;?ICS_indexPage+0
; end of ?ICS_indexPage
;RCUHAGER.c,0 :: ?ICS_LightingPage [4]
0x6848	0x00006BB3 ;?ICS_LightingPage+0
; end of ?ICS_LightingPage
;RCUHAGER.c,0 :: ?ICS_CurtainPage [4]
0x684C	0x000068C7 ;?ICS_CurtainPage+0
; end of ?ICS_CurtainPage
;RCUHAGER.c,0 :: ?ICS_ScenesPage [4]
0x6850	0x0000697C ;?ICS_ScenesPage+0
; end of ?ICS_ScenesPage
;RCUHAGER.c,0 :: ?ICS_Fan_SpeedPage [4]
0x6854	0x00006AA7 ;?ICS_Fan_SpeedPage+0
; end of ?ICS_Fan_SpeedPage
;RCUHAGER.c,0 :: ?ICS_Dimer_ExtantPage [4]
0x6858	0x00006B2D ;?ICS_Dimer_ExtantPage+0
; end of ?ICS_Dimer_ExtantPage
;RCUHAGER.c,0 :: ?ICS_Device_ExtantPage [4]
0x685C	0x00005688 ;?ICS_Device_ExtantPage+0
; end of ?ICS_Device_ExtantPage
;RCUHAGER.c,0 :: ?ICS_SettingPage [4]
0x6860	0x0000607D ;?ICS_SettingPage+0
; end of ?ICS_SettingPage
;RCUHAGER.c,0 :: ?ICS_HomePage [4]
0x6864	0x0000663B ;?ICS_HomePage+0
; end of ?ICS_HomePage
;RCUHAGER.c,0 :: ?ICS_Address [4]
0x6868	0x08008000 ;?ICS_Address+0
; end of ?ICS_Address
;RCUHAGER.c,0 :: ?ICS_myMacAddr [6]
0x686C	0x76A51400 ;?ICS_myMacAddr+0
0x6870	0x2318 ;?ICS_myMacAddr+4
; end of ?ICS_myMacAddr
;RCUHAGER.c,0 :: ?ICS_ipMask [4]
0x6872	0x00FFFFFF ;?ICS_ipMask+0
; end of ?ICS_ipMask
;RCUHAGER.c,0 :: ?ICS_dnsIpAddr [4]
0x6876	0x0101A8C0 ;?ICS_dnsIpAddr+0
; end of ?ICS_dnsIpAddr
;,0 :: _initBlock_54 [2]
; Containing: ?ICS_flag_button_dim1 [1]
;             ?ICS_flag_button_dim2 [1]
0x687A	0x0000 ;_initBlock_54+0 : ?ICS_flag_button_dim1 at 0x687A : ?ICS_flag_button_dim2 at 0x687B
; end of _initBlock_54
;RCUHAGER.c,0 :: ?ICS_IP_NULL [4]
0x687C	0x00000000 ;?ICS_IP_NULL+0
; end of ?ICS_IP_NULL
;,0 :: _initBlock_56 [2]
; Containing: ?ICS_BUTTON_DIM_CHANNEL1 [1]
;             ?ICS_BUTTON_DIM_CHANNEL2 [1]
0x6880	0x0000 ;_initBlock_56+0 : ?ICS_BUTTON_DIM_CHANNEL1 at 0x6880 : ?ICS_BUTTON_DIM_CHANNEL2 at 0x6881
; end of _initBlock_56
;,0 :: _initBlock_57 [2]
; Containing: ?ICS_DIMMER_ALL_20PERCENT [1]
;             ?ICS_running_right_curtain [1]
0x6882	0x0000 ;_initBlock_57+0 : ?ICS_DIMMER_ALL_20PERCENT at 0x6882 : ?ICS_running_right_curtain at 0x6883
; end of _initBlock_57
;RCUHAGER.c,0 :: ?ICS_status_out_relay [4]
0x6884	0x00000000 ;?ICS_status_out_relay+0
; end of ?ICS_status_out_relay
;,0 :: _initBlock_59 [2]
; Containing: ?ICS_running_left_curtain [1]
;             ?ICS_running_hold_curtain [1]
0x6888	0x0100 ;_initBlock_59+0 : ?ICS_running_left_curtain at 0x6888 : ?ICS_running_hold_curtain at 0x6889
; end of _initBlock_59
;,0 :: _initBlock_60 [2]
; Containing: ?ICS_flag_right_curtain [1]
;             ?ICS_flag_left_curtain [1]
0x688A	0x0000 ;_initBlock_60+0 : ?ICS_flag_right_curtain at 0x688A : ?ICS_flag_left_curtain at 0x688B
; end of _initBlock_60
;,0 :: _initBlock_61 [2]
; Containing: ?ICS_flag_hold_curtain [1]
;             ?ICS_flag_running_right_done [1]
0x688C	0x0000 ;_initBlock_61+0 : ?ICS_flag_hold_curtain at 0x688C : ?ICS_flag_running_right_done at 0x688D
; end of _initBlock_61
;,0 :: _initBlock_62 [2]
; Containing: ?ICS_flag_running_left_done [1]
;             ?ICS_flag_setdimmer4 [1]
0x688E	0x0001 ;_initBlock_62+0 : ?ICS_flag_running_left_done at 0x688E : ?ICS_flag_setdimmer4 at 0x688F
; end of _initBlock_62
;RCUHAGER.c,0 :: ?ICS_counter_running_right [4]
0x6890	0x00000000 ;?ICS_counter_running_right+0
; end of ?ICS_counter_running_right
;RCUHAGER.c,0 :: ?ICS_counter_running_left [4]
0x6894	0x00000000 ;?ICS_counter_running_left+0
; end of ?ICS_counter_running_left
;RCUHAGER.c,0 :: ?ICS_counter_button_curtain [4]
0x6898	0x00000000 ;?ICS_counter_button_curtain+0
; end of ?ICS_counter_button_curtain
;,0 :: _initBlock_66 [2]
; Containing: ?ICS_BUTTON_DIM_CHANNEL4 [1]
;             ?ICS_flag_setdimmer3 [1]
0x689C	0x0000 ;_initBlock_66+0 : ?ICS_BUTTON_DIM_CHANNEL4 at 0x689C : ?ICS_flag_setdimmer3 at 0x689D
; end of _initBlock_66
;,0 :: _initBlock_67 [2]
; Containing: ?ICS_BUTTON_DIM_CHANNEL3 [1]
;             ?ICS_flag_setdimmaster [1]
0x689E	0x0000 ;_initBlock_67+0 : ?ICS_BUTTON_DIM_CHANNEL3 at 0x689E : ?ICS_flag_setdimmaster at 0x689F
; end of _initBlock_67
;,0 :: _initBlock_68 [2]
; Containing: ?ICS_BUTTON_DIM_MASTER [1]
;             ?ICS_BELL_ENABLE [1]
0x68A0	0x0000 ;_initBlock_68+0 : ?ICS_BUTTON_DIM_MASTER at 0x68A0 : ?ICS_BELL_ENABLE at 0x68A1
; end of _initBlock_68
;,0 :: _initBlock_69 [2]
; Containing: ?ICS_VALUE4CHANNEL [1]
;             ?ICS__Lib_EthEnc28j60_waitTcp4FIN [1]
0x68A2	0x0023 ;_initBlock_69+0 : ?ICS_VALUE4CHANNEL at 0x68A2 : ?ICS__Lib_EthEnc28j60_waitTcp4FIN at 0x68A3
; end of _initBlock_69
;__Lib_EthEnc28j60.c,0 :: ?ICS__Lib_EthEnc28j60_freeSlot [2]
0x68A4	0x0000 ;?ICS__Lib_EthEnc28j60_freeSlot+0
; end of ?ICS__Lib_EthEnc28j60_freeSlot
;__Lib_EthEnc28j60.c,0 :: ?ICS__Lib_EthEnc28j60_closeTCP [2]
0x68A6	0x0000 ;?ICS__Lib_EthEnc28j60_closeTCP+0
; end of ?ICS__Lib_EthEnc28j60_closeTCP
;__Lib_EthEnc28j60.c,0 :: ?ICS_SPI_Ethernet_UserTimerSec [4]
0x68A8	0x00000000 ;?ICS_SPI_Ethernet_UserTimerSec+0
; end of ?ICS_SPI_Ethernet_UserTimerSec
;__Lib_EthEnc28j60.c,0 :: ?ICS_SPI_Ethernet_ff [6]
0x68AC	0xFFFFFFFF ;?ICS_SPI_Ethernet_ff+0
0x68B0	0xFFFF ;?ICS_SPI_Ethernet_ff+4
; end of ?ICS_SPI_Ethernet_ff
;__Lib_EthEnc28j60.c,0 :: ?ICS__Lib_EthEnc28j60_smDHCPState [2]
0x68B2	0x0000 ;?ICS__Lib_EthEnc28j60_smDHCPState+0
; end of ?ICS__Lib_EthEnc28j60_smDHCPState
;__Lib_EthEnc28j60.c,0 :: ?ICS__Lib_EthEnc28j60_DHCPrenew [2]
0x68B4	0x0000 ;?ICS__Lib_EthEnc28j60_DHCPrenew+0
; end of ?ICS__Lib_EthEnc28j60_DHCPrenew
;__Lib_EthEnc28j60.c,0 :: ?ICS?lstr1___Lib_EthEnc28j60 [8]
0x68B6	0x00080100 ;?ICS?lstr1___Lib_EthEnc28j60+0
0x68BA	0x00000406 ;?ICS?lstr1___Lib_EthEnc28j60+4
; end of ?ICS?lstr1___Lib_EthEnc28j60
;,0 :: _initBlock_77 [2]
; Containing: ?ICS_count_buf_rc_4 [1]
;             ?ICS_flag_button_dim3 [1]
0x68BE	0x0000 ;_initBlock_77+0 : ?ICS_count_buf_rc_4 at 0x68BE : ?ICS_flag_button_dim3 at 0x68BF
; end of _initBlock_77
;,0 :: _initBlock_78 [2]
; Containing: ?ICS_flag_button_dim4 [1]
;             ?ICS_flag_button_dimmaster [1]
0x68C0	0x0000 ;_initBlock_78+0 : ?ICS_flag_button_dim4 at 0x68C0 : ?ICS_flag_button_dimmaster at 0x68C1
; end of _initBlock_78
;,0 :: _initBlock_79 [2]
; Containing: ?ICS_MASTER_SWITCH_ALL [1]
;             ?ICS_MASTER_SWITCH_TOGGLE [1]
0x68C2	0x0000 ;_initBlock_79+0 : ?ICS_MASTER_SWITCH_ALL at 0x68C2 : ?ICS_MASTER_SWITCH_TOGGLE at 0x68C3
; end of _initBlock_79
;,0 :: _initBlock_80 [2]
; Containing: ?ICS_DO_NOT_DISTURB [1]
;             ?ICS_KEYCARD_INSERT [1]
0x68C4	0x0000 ;_initBlock_80+0 : ?ICS_DO_NOT_DISTURB at 0x68C4 : ?ICS_KEYCARD_INSERT at 0x68C5
; end of _initBlock_80
;,0 :: _initBlock_81 [182]
; Containing: ?ICS_MASTER_SWITCH [1]
;             ?lstr_6_RCUHAGER [181]
0x68C6	0x72743C00 ;_initBlock_81+0 : ?ICS_MASTER_SWITCH at 0x68C6 : ?lstr_6_RCUHAGER at 0x68C7
0x68CA	0x68743C3E ;_initBlock_81+4
0x68CE	0x6C6F6320 ;_initBlock_81+8
0x68D2	0x6E617073 ;_initBlock_81+12
0x68D6	0x433E333D ;_initBlock_81+16
0x68DA	0x61747275 ;_initBlock_81+20
0x68DE	0x2F3C6E69 ;_initBlock_81+24
0x68E2	0x3C3E6874 ;_initBlock_81+28
0x68E6	0x3E72742F ;_initBlock_81+32
0x68EA	0x7263733C ;_initBlock_81+36
0x68EE	0x3E747069 ;_initBlock_81+40
0x68F2	0x20726176 ;_initBlock_81+44
0x68F6	0x5B3D7261 ;_initBlock_81+48
0x68FA	0x65704F22 ;_initBlock_81+52
0x68FE	0x2031206E ;_initBlock_81+56
0x6902	0x6E656874 ;_initBlock_81+60
0x6906	0x6F6C6320 ;_initBlock_81+64
0x690A	0x2C226573 ;_initBlock_81+68
0x690E	0x65704F22 ;_initBlock_81+72
0x6912	0x2031206E ;_initBlock_81+76
0x6916	0x6E656874 ;_initBlock_81+80
0x691A	0x6F747320 ;_initBlock_81+84
0x691E	0x222C2270 ;_initBlock_81+88
0x6922	0x6E65704F ;_initBlock_81+92
0x6926	0x74203220 ;_initBlock_81+96
0x692A	0x206E6568 ;_initBlock_81+100
0x692E	0x736F6C63 ;_initBlock_81+104
0x6932	0x222C2265 ;_initBlock_81+108
0x6936	0x6E65704F ;_initBlock_81+112
0x693A	0x74203220 ;_initBlock_81+116
0x693E	0x206E6568 ;_initBlock_81+120
0x6942	0x706F7473 ;_initBlock_81+124
0x6946	0x5F3B5D22 ;_initBlock_81+128
0x694A	0x74696E69 ;_initBlock_81+132
0x694E	0x3B293428 ;_initBlock_81+136
0x6952	0x63732F3C ;_initBlock_81+140
0x6956	0x74706972 ;_initBlock_81+144
0x695A	0x742F3C3E ;_initBlock_81+148
0x695E	0x2F3C3E64 ;_initBlock_81+152
0x6962	0x3C3E7274 ;_initBlock_81+156
0x6966	0x6261742F ;_initBlock_81+160
0x696A	0x3C3E656C ;_initBlock_81+164
0x696E	0x646F622F ;_initBlock_81+168
0x6972	0x2F3C3E79 ;_initBlock_81+172
0x6976	0x6C6D7468 ;_initBlock_81+176
0x697A	0x003E ;_initBlock_81+180
; end of _initBlock_81
;,0 :: _initBlock_82 [690]
; Containing: ?lstr_7_RCUHAGER [159]
;             ?lstr_1_RCUHAGER [140]
;             ?lstr_8_RCUHAGER [134]
;             ?lstr_9_RCUHAGER [134]
;             ?lstr_5_RCUHAGER [123]
0x697C	0x3E72743C ;_initBlock_82+0 : ?lstr_7_RCUHAGER at 0x697C
0x6980	0x2068743C ;_initBlock_82+4
0x6984	0x736C6F63 ;_initBlock_82+8
0x6988	0x3D6E6170 ;_initBlock_82+12
0x698C	0x63533E36 ;_initBlock_82+16
0x6990	0x73656E65 ;_initBlock_82+20
0x6994	0x68742F3C ;_initBlock_82+24
0x6998	0x742F3C3E ;_initBlock_82+28
0x699C	0x733C3E72 ;_initBlock_82+32
0x69A0	0x70697263 ;_initBlock_82+36
0x69A4	0x61763E74 ;_initBlock_82+40
0x69A8	0x72612072 ;_initBlock_82+44
0x69AC	0x52225B3D ;_initBlock_82+48
0x69B0	0x78616C65 ;_initBlock_82+52
0x69B4	0x4E222C22 ;_initBlock_82+56
0x69B8	0x74686769 ;_initBlock_82+60
0x69BC	0x50222C22 ;_initBlock_82+64
0x69C0	0x79747261 ;_initBlock_82+68
0x69C4	0x4D222C22 ;_initBlock_82+72
0x69C8	0x696E726F ;_initBlock_82+76
0x69CC	0x2C22676E ;_initBlock_82+80
0x69D0	0x74664122 ;_initBlock_82+84
0x69D4	0x6F6E7265 ;_initBlock_82+88
0x69D8	0x2C226E6F ;_initBlock_82+92
0x69DC	0x74615722 ;_initBlock_82+96
0x69E0	0x54206863 ;_initBlock_82+100
0x69E4	0x3B5D2256 ;_initBlock_82+104
0x69E8	0x696E695F ;_initBlock_82+108
0x69EC	0x29362874 ;_initBlock_82+112
0x69F0	0x732F3C3B ;_initBlock_82+116
0x69F4	0x70697263 ;_initBlock_82+120
0x69F8	0x2F3C3E74 ;_initBlock_82+124
0x69FC	0x3C3E6474 ;_initBlock_82+128
0x6A00	0x3E72742F ;_initBlock_82+132
0x6A04	0x61742F3C ;_initBlock_82+136
0x6A08	0x3E656C62 ;_initBlock_82+140
0x6A0C	0x6F622F3C ;_initBlock_82+144
0x6A10	0x3C3E7964 ;_initBlock_82+148
0x6A14	0x6D74682F ;_initBlock_82+152
0x6A18	0x3C003E6C ;_initBlock_82+156 : ?lstr_1_RCUHAGER at 0x6A1B
0x6A1C	0x6C6D7468 ;_initBlock_82+160
0x6A20	0x65683C3E ;_initBlock_82+164
0x6A24	0x3C3E6461 ;_initBlock_82+168
0x6A28	0x6165682F ;_initBlock_82+172
0x6A2C	0x743C3E64 ;_initBlock_82+176
0x6A30	0x656C7469 ;_initBlock_82+180
0x6A34	0x676F4C3E ;_initBlock_82+184
0x6A38	0x50206E69 ;_initBlock_82+188
0x6A3C	0x3C656761 ;_initBlock_82+192
0x6A40	0x7469742F ;_initBlock_82+196
0x6A44	0x3C3E656C ;_initBlock_82+200
0x6A48	0x563E3168 ;_initBlock_82+204
0x6A4C	0x20494C41 ;_initBlock_82+208
0x6A50	0x54534554 ;_initBlock_82+212
0x6A54	0x47414820 ;_initBlock_82+216
0x6A58	0x2D205245 ;_initBlock_82+220
0x6A5C	0x3E72623C ;_initBlock_82+224
0x6A60	0x64205049 ;_initBlock_82+228
0x6A64	0x75616665 ;_initBlock_82+232
0x6A68	0x313A746C ;_initBlock_82+236
0x6A6C	0x312E3239 ;_initBlock_82+240
0x6A70	0x312E3836 ;_initBlock_82+244
0x6A74	0x3332312E ;_initBlock_82+248
0x6A78	0x623C2D20 ;_initBlock_82+252
0x6A7C	0x414D3E72 ;_initBlock_82+256
0x6A80	0x30303A43 ;_initBlock_82+260
0x6A84	0x2D34312D ;_initBlock_82+264
0x6A88	0x372D3541 ;_initBlock_82+268
0x6A8C	0x38312D36 ;_initBlock_82+272
0x6A90	0x3C33322D ;_initBlock_82+276
0x6A94	0x3E31682F ;_initBlock_82+280
0x6A98	0x6F622F3C ;_initBlock_82+284
0x6A9C	0x3C3E7964 ;_initBlock_82+288
0x6AA0	0x6D74682F ;_initBlock_82+292
0x6AA4	0x3C003E6C ;_initBlock_82+296 : ?lstr_8_RCUHAGER at 0x6AA7
0x6AA8	0x3C3E7274 ;_initBlock_82+300
0x6AAC	0x63206874 ;_initBlock_82+304
0x6AB0	0x70736C6F ;_initBlock_82+308
0x6AB4	0x333D6E61 ;_initBlock_82+312
0x6AB8	0x6E61463E ;_initBlock_82+316
0x6ABC	0x65705320 ;_initBlock_82+320
0x6AC0	0x2F3C6465 ;_initBlock_82+324
0x6AC4	0x3C3E6874 ;_initBlock_82+328
0x6AC8	0x3E72742F ;_initBlock_82+332
0x6ACC	0x7263733C ;_initBlock_82+336
0x6AD0	0x3E747069 ;_initBlock_82+340
0x6AD4	0x20726176 ;_initBlock_82+344
0x6AD8	0x5B3D7261 ;_initBlock_82+348
0x6ADC	0x66664F22 ;_initBlock_82+352
0x6AE0	0x4C222C22 ;_initBlock_82+356
0x6AE4	0x2C22776F ;_initBlock_82+360
0x6AE8	0x64654D22 ;_initBlock_82+364
0x6AEC	0x226D7569 ;_initBlock_82+368
0x6AF0	0x6948222C ;_initBlock_82+372
0x6AF4	0x22746867 ;_initBlock_82+376
0x6AF8	0x695F3B5D ;_initBlock_82+380
0x6AFC	0x2874696E ;_initBlock_82+384
0x6B00	0x3C3B2934 ;_initBlock_82+388
0x6B04	0x7263732F ;_initBlock_82+392
0x6B08	0x3E747069 ;_initBlock_82+396
0x6B0C	0x64742F3C ;_initBlock_82+400
0x6B10	0x742F3C3E ;_initBlock_82+404
0x6B14	0x2F3C3E72 ;_initBlock_82+408
0x6B18	0x6C626174 ;_initBlock_82+412
0x6B1C	0x2F3C3E65 ;_initBlock_82+416
0x6B20	0x79646F62 ;_initBlock_82+420
0x6B24	0x682F3C3E ;_initBlock_82+424
0x6B28	0x3E6C6D74 ;_initBlock_82+428
0x6B2C	0x72743C00 ;_initBlock_82+432 : ?lstr_9_RCUHAGER at 0x6B2D
0x6B30	0x68743C3E ;_initBlock_82+436
0x6B34	0x6C6F6320 ;_initBlock_82+440
0x6B38	0x6E617073 ;_initBlock_82+444
0x6B3C	0x443E343D ;_initBlock_82+448
0x6B40	0x72656D69 ;_initBlock_82+452
0x6B44	0x68742F3C ;_initBlock_82+456
0x6B48	0x742F3C3E ;_initBlock_82+460
0x6B4C	0x733C3E72 ;_initBlock_82+464
0x6B50	0x70697263 ;_initBlock_82+468
0x6B54	0x61763E74 ;_initBlock_82+472
0x6B58	0x72612072 ;_initBlock_82+476
0x6B5C	0x55225B3D ;_initBlock_82+480
0x6B60	0x26312070 ;_initBlock_82+484
0x6B64	0x222C2232 ;_initBlock_82+488
0x6B68	0x6E776F44 ;_initBlock_82+492
0x6B6C	0x32263120 ;_initBlock_82+496
0x6B70	0x55222C22 ;_initBlock_82+500
0x6B74	0x26332070 ;_initBlock_82+504
0x6B78	0x222C2234 ;_initBlock_82+508
0x6B7C	0x6E776F44 ;_initBlock_82+512
0x6B80	0x34263320 ;_initBlock_82+516
0x6B84	0x5F3B5D22 ;_initBlock_82+520
0x6B88	0x74696E69 ;_initBlock_82+524
0x6B8C	0x3B293428 ;_initBlock_82+528
0x6B90	0x63732F3C ;_initBlock_82+532
0x6B94	0x74706972 ;_initBlock_82+536
0x6B98	0x742F3C3E ;_initBlock_82+540
0x6B9C	0x2F3C3E64 ;_initBlock_82+544
0x6BA0	0x3C3E7274 ;_initBlock_82+548
0x6BA4	0x6261742F ;_initBlock_82+552
0x6BA8	0x3C3E656C ;_initBlock_82+556
0x6BAC	0x6D74682F ;_initBlock_82+560
0x6BB0	0x3C003E6C ;_initBlock_82+564 : ?lstr_5_RCUHAGER at 0x6BB3
0x6BB4	0x3C3E7274 ;_initBlock_82+568
0x6BB8	0x63206874 ;_initBlock_82+572
0x6BBC	0x70736C6F ;_initBlock_82+576
0x6BC0	0x333D6E61 ;_initBlock_82+580
0x6BC4	0x67694C3E ;_initBlock_82+584
0x6BC8	0x2F3C7468 ;_initBlock_82+588
0x6BCC	0x3C3E6874 ;_initBlock_82+592
0x6BD0	0x3E72742F ;_initBlock_82+596
0x6BD4	0x7263733C ;_initBlock_82+600
0x6BD8	0x3E747069 ;_initBlock_82+604
0x6BDC	0x20726176 ;_initBlock_82+608
0x6BE0	0x5B3D7261 ;_initBlock_82+612
0x6BE4	0x746E4522 ;_initBlock_82+616
0x6BE8	0x636E6172 ;_initBlock_82+620
0x6BEC	0x222C2265 ;_initBlock_82+624
0x6BF0	0x7473614D ;_initBlock_82+628
0x6BF4	0x2C227265 ;_initBlock_82+632
0x6BF8	0x74614222 ;_initBlock_82+636
0x6BFC	0x222C2268 ;_initBlock_82+640
0x6C00	0x64616552 ;_initBlock_82+644
0x6C04	0x22676E69 ;_initBlock_82+648
0x6C08	0x6542222C ;_initBlock_82+652
0x6C0C	0x64697364 ;_initBlock_82+656
0x6C10	0x3B5D2265 ;_initBlock_82+660
0x6C14	0x696E695F ;_initBlock_82+664
0x6C18	0x29352874 ;_initBlock_82+668
0x6C1C	0x732F3C3B ;_initBlock_82+672
0x6C20	0x70697263 ;_initBlock_82+676
0x6C24	0x2F3C3E74 ;_initBlock_82+680
0x6C28	0x6C6D7468 ;_initBlock_82+684
0x6C2C	0x003E ;_initBlock_82+688
; end of _initBlock_82
;__Lib_GPIO_32F10x_Defs.c,655 :: __GPIO_MODULE_SPI1_PA567 [108]
0x6C30	0x00000005 ;__GPIO_MODULE_SPI1_PA567+0
0x6C34	0x00000006 ;__GPIO_MODULE_SPI1_PA567+4
0x6C38	0x00000007 ;__GPIO_MODULE_SPI1_PA567+8
0x6C3C	0xFFFFFFFF ;__GPIO_MODULE_SPI1_PA567+12
0x6C40	0x00000000 ;__GPIO_MODULE_SPI1_PA567+16
0x6C44	0x00000000 ;__GPIO_MODULE_SPI1_PA567+20
0x6C48	0x00000000 ;__GPIO_MODULE_SPI1_PA567+24
0x6C4C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+28
0x6C50	0x00000000 ;__GPIO_MODULE_SPI1_PA567+32
0x6C54	0x00000000 ;__GPIO_MODULE_SPI1_PA567+36
0x6C58	0x00000000 ;__GPIO_MODULE_SPI1_PA567+40
0x6C5C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+44
0x6C60	0x00000000 ;__GPIO_MODULE_SPI1_PA567+48
0x6C64	0x00000818 ;__GPIO_MODULE_SPI1_PA567+52
0x6C68	0x00000818 ;__GPIO_MODULE_SPI1_PA567+56
0x6C6C	0x00000818 ;__GPIO_MODULE_SPI1_PA567+60
0x6C70	0x00000000 ;__GPIO_MODULE_SPI1_PA567+64
0x6C74	0x00000000 ;__GPIO_MODULE_SPI1_PA567+68
0x6C78	0x00000000 ;__GPIO_MODULE_SPI1_PA567+72
0x6C7C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+76
0x6C80	0x00000000 ;__GPIO_MODULE_SPI1_PA567+80
0x6C84	0x00000000 ;__GPIO_MODULE_SPI1_PA567+84
0x6C88	0x00000000 ;__GPIO_MODULE_SPI1_PA567+88
0x6C8C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+92
0x6C90	0x00000000 ;__GPIO_MODULE_SPI1_PA567+96
0x6C94	0x00000000 ;__GPIO_MODULE_SPI1_PA567+100
0x6C98	0x00000001 ;__GPIO_MODULE_SPI1_PA567+104
; end of __GPIO_MODULE_SPI1_PA567
;,0 :: _initBlock_84 [55]
; Containing: httpHeader [31]
;             dhcp_pkt_1 [12]
;             httpMimeTypeHTML [12]
0x6C9C	0x50545448 ;_initBlock_84+0 : httpHeader at 0x6C9C
0x6CA0	0x312E312F ;_initBlock_84+4
0x6CA4	0x30303220 ;_initBlock_84+8
0x6CA8	0x0A4B4F20 ;_initBlock_84+12
0x6CAC	0x746E6F43 ;_initBlock_84+16
0x6CB0	0x2D746E65 ;_initBlock_84+20
0x6CB4	0x65707974 ;_initBlock_84+24
0x6CB8	0x0100203A ;_initBlock_84+28 : dhcp_pkt_1 at 0x6CBB
0x6CBC	0x12000601 ;_initBlock_84+32
0x6CC0	0x00453423 ;_initBlock_84+36
0x6CC4	0x74008000 ;_initBlock_84+40 : httpMimeTypeHTML at 0x6CC7
0x6CC8	0x2F747865 ;_initBlock_84+44
0x6CCC	0x6C6D7468 ;_initBlock_84+48
0x6CD0	0x000A0A ;_initBlock_84+52
; end of _initBlock_84
;RCUHAGER.c,0 :: ?ICS_KEYCARD_COUNTER_CLOSE [4]
0x6CD4	0x00000000 ;?ICS_KEYCARD_COUNTER_CLOSE+0
; end of ?ICS_KEYCARD_COUNTER_CLOSE
;__Lib_EthEnc28j60.c,0 :: ?ICSSPI_Ethernet_readPacket_nextPtr_L0 [2]
0x6CD8	0x0000 ;?ICSSPI_Ethernet_readPacket_nextPtr_L0+0
; end of ?ICSSPI_Ethernet_readPacket_nextPtr_L0
;__Lib_EthEnc28j60.c,1988 :: __Lib_EthEnc28j60_dhcp_pkt_2 [6]
0x6CDA	0x63538263 ;__Lib_EthEnc28j60_dhcp_pkt_2+0
0x6CDE	0x0135 ;__Lib_EthEnc28j60_dhcp_pkt_2+4
; end of __Lib_EthEnc28j60_dhcp_pkt_2
;,0 :: _initBlock_88 [13]
; Containing: dhcp_pkt_3 [5]
;             ?lstr_23_RCUHAGER [2]
;             ?lstr_18_RCUHAGER [2]
;             ?lstr_19_RCUHAGER [2]
;             ?lstr_20_RCUHAGER [2]
0x6CE0	0x03010337 ;_initBlock_88+0 : dhcp_pkt_3 at 0x6CE0
0x6CE4	0x72007206 ;_initBlock_88+4 : ?lstr_23_RCUHAGER at 0x6CE5 : ?lstr_18_RCUHAGER at 0x6CE7
0x6CE8	0x72007200 ;_initBlock_88+8 : ?lstr_19_RCUHAGER at 0x6CE9 : ?lstr_20_RCUHAGER at 0x6CEB
0x6CEC	0x00 ;_initBlock_88+12
; end of _initBlock_88
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130      [92]    _SPI_Ethernet_writeMemory2
0x018C     [424]    _SPI_Ethernet_sendUDP2
0x0334      [52]    _memcmp
0x0368     [104]    _SPI_Ethernet_putConstBytes
0x03D0     [104]    _SPI_Ethernet_putBytes
0x0438     [112]    _SPI_Ethernet_putString
0x04A8      [36]    _copyBuf
0x04CC     [360]    _SPI_Ethernet_DHCPmsg
0x0634     [112]    _SPI_Ethernet_memcpy
0x06A4     [564]    _saveIP
0x08D8     [604]    _SPI_Ethernet_DHCPReceive
0x0B34      [42]    _chuoi_so
0x0B60     [508]    _saveDIMVALUE
0x0D5C     [112]    _SPI_Ethernet_putConstString
0x0DCC      [22]    _isdigit
0x0DE4      [46]    _get_point
0x0E14      [76]    _LongWordToStr
0x0E60      [80]    _SPI_Ethernet_writeMem
0x0EB0      [76]    _SPI_Ethernet_readMem
0x0EFC      [34]    __Lib_SPI_123_SPIx_Read
0x0F20      [48]    _SPI_Ethernet_MACswap
0x0F50      [84]    _SPI_Ethernet_writePHY
0x0FA4     [356]    _SPI_Ethernet_doDNS
0x1108     [304]    _SPI_Ethernet_doDHCP
0x1238      [80]    _SPI_Ethernet_writeReg
0x1288      [68]    _SPI_Ethernet_readReg
0x12CC      [88]    _SPI_Ethernet_readPHY
0x1324      [72]    _SPI_Ethernet_putByte
0x136C      [60]    __Lib_FLASH_32F10x_FLASH_GetBank1Status
0x13A8      [40]    _SPI_Ethernet_setRxReadAddress
0x13D0    [3896]    _SPI_Ethernet_UserTCP
0x2308      [10]    _SPI_Ethernet_UserUDP
0x2314     [140]    _GPIO_Clk_Enable
0x23A0     [408]    _SPI_Ethernet_TXpacket
0x2538      [24]    _Delay_500us
0x2550     [120]    _SPI_Ethernet_getBytes
0x25C8     [292]    _SPI_Ethernet_doARP
0x26EC     [292]    _SPI_Ethernet_doUDP
0x2810      [68]    _SPI_Ethernet_checksum
0x2854      [72]    _SPI_Ethernet_getByte
0x289C     [278]    _SPI_Ethernet_RAMcopy
0x29B4      [48]    _SPI_Ethernet_IPswap
0x29E4     [168]    _SPI_Ethernet_memcmp
0x2A8C      [30]    _SPI_Ethernet_writeMemory
0x2AAC      [46]    __Lib_FLASH_32F10x_FLASH_WaitForLastOperation
0x2ADC      [40]    _FLASH_Unlock
0x2B04      [34]    _SPI_Ethernet_delay
0x2B28      [24]    _Delay_1us
0x2B40    [1360]    _SPI_Ethernet_doTCP
0x3090     [500]    _GPIO_Config
0x3284      [16]    __Lib_FLASH_32F10x_FLASH_ClearFlags
0x3294     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x332C      [28]    _SPI1_Read
0x3348      [80]    _SPI_Ethernet_setBitReg
0x3398      [96]    _SPI_Ethernet_writeAddr
0x33F8      [72]    __Lib_EthEnc28j60_mkSubnetBroadcast
0x3440     [368]    _SPI_Ethernet_Init2
0x35B0      [28]    _SPI3_Read
0x35CC      [28]    _SPI2_Read
0x35E8      [80]    _SPI_Ethernet_clearBitReg
0x3638      [34]    _memcpy
0x365C      [96]    _FLASH_ErasePage
0x36BC     [128]    _FLASH_Write_Word
0x373C      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x3780      [24]    _GPIO_Digital_Input
0x3798     [272]    _GPIO_Alternate_Function_Enable
0x38A8     [312]    _SPI_Ethernet_Init
0x39E0      [24]    _uart2_chr
0x39F8     [984]    _SPI_Ethernet_readPacket
0x3DD0      [76]    _SPI_Ethernet_confNetwork
0x3E20     [116]    _xuat_32bit
0x3E94      [28]    _GPIO_Digital_Output
0x3EB0     [484]    _gpio_init
0x4094      [58]    ___FillZeros
0x40D0      [20]    ___CC2DW
0x40E4      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x4134      [92]    _usart2_init
0x4190     [204]    _settingEthenet
0x425C      [66]    _set_value_dim
0x42A0      [76]    _SPI_Ethernet_doPacket
0x42EC      [84]    _SPI1_Init_Advanced
0x4340     [132]    _timer1_init
0x43C4     [120]    _uart4__init
0x443C      [32]    _memset
0x445C       [8]    ___GenExcept
0x4464     [112]    _uart4_rx
0x44D4    [2500]    _timer1_isr
0x4E98     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x4F88    [1772]    _main
0x5674      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x7FC0      [84]    _IP_FIRST_TIME
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    _SAVE_VALUE_DIM
0x20000004       [6]    _httpMethod
0x2000000A       [2]    _index_page
0x2000000C       [4]    _myIpAddr
0x20000010       [1]    _flag_reset_ip
0x20000011       [1]    _flag_but_dimer
0x20000012       [1]    _DIM2_EVERGREEN
0x20000013       [1]    _DIM4_EVERGREEN
0x20000014       [4]    _status_wed_light
0x20000018       [4]    _status_wed_curtain
0x2000001C       [4]    _status_wed_scenes
0x20000020       [4]    _status_wed_fan
0x20000024       [4]    _status_wed_dimer
0x20000028       [4]    _wed_status_button
0x2000002C       [4]    _out_relay
0x20000030       [4]    _flag_dimer_ex
0x20000034      [16]    _count_time_dimer_ex
0x20000044       [1]    _ETHERNET_BUTTON_DEVICE_0
0x20000045       [1]    _ETHERNET_BUTTON_DIM0
0x20000046       [1]    _ETHERNET_BUTTON_DEVICE_1
0x20000047       [1]    _ETHERNET_BUTTON_DIM1
0x20000048       [1]    _ETHERNET_BUTTON_DEVICE_2
0x20000049       [1]    _ETHERNET_BUTTON_DIM2
0x2000004A       [1]    _ETHERNET_BUTTON_DEVICE_3
0x2000004B       [1]    _ETHERNET_BUTTON_DIM3
0x2000004C       [1]    _ETHERNET_BUTTON_DEVICE_4
0x2000004D       [1]    _ETHERNET_BUTTON_DIM4
0x2000004E       [1]    _flag_setdimmer1
0x2000004F       [1]    _flag_setdimmer2
0x20000050       [4]    _LoginPage
0x20000054       [4]    _ServicePage
0x20000058       [4]    _indexPage
0x2000005C       [4]    _LightingPage
0x20000060       [4]    _CurtainPage
0x20000064       [4]    _ScenesPage
0x20000068       [4]    _Fan_SpeedPage
0x2000006C       [4]    _Dimer_ExtantPage
0x20000070       [4]    _Device_ExtantPage
0x20000074       [4]    _SettingPage
0x20000078       [4]    _HomePage
0x2000007C       [4]    _Address
0x20000080       [6]    _myMacAddr
0x20000086       [4]    _ipMask
0x2000008A       [4]    _dnsIpAddr
0x2000008E       [1]    _flag_button_dim1
0x2000008F       [1]    _flag_button_dim2
0x20000090       [4]    _IP_NULL
0x20000094       [1]    _BUTTON_DIM_CHANNEL1
0x20000095       [1]    _BUTTON_DIM_CHANNEL2
0x20000096       [1]    _DIMMER_ALL_20PERCENT
0x20000097       [1]    _running_right_curtain
0x20000098       [4]    _status_out_relay
0x2000009C       [1]    _running_left_curtain
0x2000009D       [1]    _running_hold_curtain
0x2000009E       [1]    _flag_right_curtain
0x2000009F       [1]    _flag_left_curtain
0x200000A0       [1]    _flag_hold_curtain
0x200000A1       [1]    _flag_running_right_done
0x200000A2       [1]    _flag_running_left_done
0x200000A3       [1]    _flag_setdimmer4
0x200000A4       [4]    _counter_running_right
0x200000A8       [4]    _counter_running_left
0x200000AC       [4]    _counter_button_curtain
0x200000B0       [1]    _BUTTON_DIM_CHANNEL4
0x200000B1       [1]    _flag_setdimmer3
0x200000B2       [1]    _BUTTON_DIM_CHANNEL3
0x200000B3       [1]    _flag_setdimmaster
0x200000B4       [1]    _BUTTON_DIM_MASTER
0x200000B5       [1]    _BELL_ENABLE
0x200000B6       [1]    _VALUE4CHANNEL
0x200000B7       [1]    __Lib_EthEnc28j60_waitTcp4FIN
0x200000B8       [2]    __Lib_EthEnc28j60_freeSlot
0x200000BA       [2]    __Lib_EthEnc28j60_closeTCP
0x200000BC       [4]    _SPI_Ethernet_UserTimerSec
0x200000C0       [6]    _SPI_Ethernet_ff
0x200000C6       [2]    __Lib_EthEnc28j60_smDHCPState
0x200000C8       [2]    __Lib_EthEnc28j60_DHCPrenew
0x200000CA       [8]    ?lstr1___Lib_EthEnc28j60
0x200000D2       [1]    _count_buf_rc_4
0x200000D3       [1]    _flag_button_dim3
0x200000D4       [1]    _flag_button_dim4
0x200000D5       [1]    _flag_button_dimmaster
0x200000D6       [1]    _MASTER_SWITCH_ALL
0x200000D7       [1]    _MASTER_SWITCH_TOGGLE
0x200000D8       [1]    _DO_NOT_DISTURB
0x200000D9       [1]    _KEYCARD_INSERT
0x200000DA       [1]    _MASTER_SWITCH
0x200000DB       [1]    __Lib_EthEnc28j60_flags
0x200000DC       [4]    _KEYCARD_COUNTER_CLOSE
0x200000E0       [2]    SPI_Ethernet_readPacket_nextPtr_L0
0x200000E2      [16]    _DIM_VAR
0x200000F2     [100]    _getRequest
0x20000156      [40]    _dyna
0x2000017E      [40]    _buf
0x200001A6       [2]    __Lib_EthEnc28j60_enc_hwRev
0x200001A8       [4]    _ptr
0x200001AC       [4]    _i
0x200001B0       [4]    _gwIpAddr
0x200001B4       [4]    _ipAddress
0x200001B8       [6]    _buf_rc_u4
0x200001BE      [24]    _but_state
0x200001D6       [2]    _SPI_Ethernet_pktLen
0x200001D8       [4]    _SPI_Rd_Ptr
0x200001DC       [4]    _SPI_Ethernet_ipAddr
0x200001E0       [6]    _SPI_Ethernet_macAddr
0x200001E6       [1]    _DATA_TRUE
0x200001E7       [1]    _PROCESSING_RS485
0x200001E8       [4]    __Lib_EthEnc28j60_ipr
0x200001EC      [60]    _SPI_Ethernet_arpCache
0x20000228       [4]    __Lib_EthEnc28j60_DHCPLeaseTime
0x2000022C       [4]    __Lib_EthEnc28j60_tmpIpAddr
0x20000230       [4]    __Lib_EthEnc28j60_tmpNetMask
0x20000234       [4]    __Lib_EthEnc28j60_tmpGW
0x20000238       [4]    __Lib_EthEnc28j60_tmpDNS
0x2000023C       [4]    __Lib_EthEnc28j60_DHCPServerID
0x20000240       [4]    _SPI_Ethernet_rmtIpAddr
0x20000244       [4]    __Lib_EthEnc28j60_tSec
0x20000248       [4]    _SPI_Ethernet_subNetBroadCast
0x2000024C       [4]    _SPI_Ethernet_ipMask
0x20000250       [4]    _SPI_Ethernet_gwIpAddr
0x20000254       [4]    _SPI_Ethernet_dnsIpAddr
0x20000258       [4]    _SPI_Wr_Ptr
0x2000025C       [4]    ___System_CLOCK_IN_KHZ
0x20000260      [48]    _but_sample
0x20000290      [24]    _but_sum_sample
0x200002A8      [24]    _but_status
0x200002C0       [2]    SPI_Ethernet_sendUDP2_idUniq_L0
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0B5E       [2]    ?lstr_27_RCUHAGER
0x0DE2       [2]    ?lstr_26_RCUHAGER
0x0E12       [2]    ?lstr_25_RCUHAGER
0x0F1E       [2]    ?lstr_30_RCUHAGER
0x2312       [2]    ?lstr_29_RCUHAGER
0x29B2       [2]    ?lstr_28_RCUHAGER
0x2AAA       [2]    ?lstr_24_RCUHAGER
0x2ADA       [2]    ?lstr_15_RCUHAGER
0x2B26       [2]    ?lstr_16_RCUHAGER
0x365A       [2]    ?lstr_17_RCUHAGER
0x377E       [2]    ?lstr_12_RCUHAGER
0x3E1C       [2]    ?lstr_13_RCUHAGER
0x3E1E       [2]    ?lstr_14_RCUHAGER
0x40CE       [2]    ?lstr_21_RCUHAGER
0x429E       [2]    ?lstr_22_RCUHAGER
0x5688    [1312]    ?lstr_10_RCUHAGER
0x5BA8    [1237]    ?lstr_2_RCUHAGER
0x607D     [749]    ?lstr_11_RCUHAGER
0x636A     [721]    ?lstr_4_RCUHAGER
0x663B     [431]    ?lstr_3_RCUHAGER
0x67EC       [4]    ?ICS_SAVE_VALUE_DIM
0x67F0       [6]    ?ICS_httpMethod
0x67F6       [2]    ?ICS_index_page
0x67F8       [4]    ?ICS_myIpAddr
0x67FC       [1]    ?ICS_flag_reset_ip
0x67FD       [1]    ?ICS_flag_but_dimer
0x67FE       [1]    ?ICS_DIM2_EVERGREEN
0x67FF       [1]    ?ICS_DIM4_EVERGREEN
0x6800       [4]    ?ICS_status_wed_light
0x6804       [4]    ?ICS_status_wed_curtain
0x6808       [4]    ?ICS_status_wed_scenes
0x680C       [4]    ?ICS_status_wed_fan
0x6810       [4]    ?ICS_status_wed_dimer
0x6814       [4]    ?ICS_wed_status_button
0x6818       [4]    ?ICS_out_relay
0x681C       [4]    ?ICS_flag_dimer_ex
0x6820      [16]    ?ICS_count_time_dimer_ex
0x6830       [1]    ?ICS_ETHERNET_BUTTON_DEVICE_0
0x6831       [1]    ?ICS_ETHERNET_BUTTON_DIM0
0x6832       [1]    ?ICS_ETHERNET_BUTTON_DEVICE_1
0x6833       [1]    ?ICS_ETHERNET_BUTTON_DIM1
0x6834       [1]    ?ICS_ETHERNET_BUTTON_DEVICE_2
0x6835       [1]    ?ICS_ETHERNET_BUTTON_DIM2
0x6836       [1]    ?ICS_ETHERNET_BUTTON_DEVICE_3
0x6837       [1]    ?ICS_ETHERNET_BUTTON_DIM3
0x6838       [1]    ?ICS_ETHERNET_BUTTON_DEVICE_4
0x6839       [1]    ?ICS_ETHERNET_BUTTON_DIM4
0x683A       [1]    ?ICS_flag_setdimmer1
0x683B       [1]    ?ICS_flag_setdimmer2
0x683C       [4]    ?ICS_LoginPage
0x6840       [4]    ?ICS_ServicePage
0x6844       [4]    ?ICS_indexPage
0x6848       [4]    ?ICS_LightingPage
0x684C       [4]    ?ICS_CurtainPage
0x6850       [4]    ?ICS_ScenesPage
0x6854       [4]    ?ICS_Fan_SpeedPage
0x6858       [4]    ?ICS_Dimer_ExtantPage
0x685C       [4]    ?ICS_Device_ExtantPage
0x6860       [4]    ?ICS_SettingPage
0x6864       [4]    ?ICS_HomePage
0x6868       [4]    ?ICS_Address
0x686C       [6]    ?ICS_myMacAddr
0x6872       [4]    ?ICS_ipMask
0x6876       [4]    ?ICS_dnsIpAddr
0x687A       [1]    ?ICS_flag_button_dim1
0x687B       [1]    ?ICS_flag_button_dim2
0x687C       [4]    ?ICS_IP_NULL
0x6880       [1]    ?ICS_BUTTON_DIM_CHANNEL1
0x6881       [1]    ?ICS_BUTTON_DIM_CHANNEL2
0x6882       [1]    ?ICS_DIMMER_ALL_20PERCENT
0x6883       [1]    ?ICS_running_right_curtain
0x6884       [4]    ?ICS_status_out_relay
0x6888       [1]    ?ICS_running_left_curtain
0x6889       [1]    ?ICS_running_hold_curtain
0x688A       [1]    ?ICS_flag_right_curtain
0x688B       [1]    ?ICS_flag_left_curtain
0x688C       [1]    ?ICS_flag_hold_curtain
0x688D       [1]    ?ICS_flag_running_right_done
0x688E       [1]    ?ICS_flag_running_left_done
0x688F       [1]    ?ICS_flag_setdimmer4
0x6890       [4]    ?ICS_counter_running_right
0x6894       [4]    ?ICS_counter_running_left
0x6898       [4]    ?ICS_counter_button_curtain
0x689C       [1]    ?ICS_BUTTON_DIM_CHANNEL4
0x689D       [1]    ?ICS_flag_setdimmer3
0x689E       [1]    ?ICS_BUTTON_DIM_CHANNEL3
0x689F       [1]    ?ICS_flag_setdimmaster
0x68A0       [1]    ?ICS_BUTTON_DIM_MASTER
0x68A1       [1]    ?ICS_BELL_ENABLE
0x68A2       [1]    ?ICS_VALUE4CHANNEL
0x68A3       [1]    ?ICS__Lib_EthEnc28j60_waitTcp4FIN
0x68A4       [2]    ?ICS__Lib_EthEnc28j60_freeSlot
0x68A6       [2]    ?ICS__Lib_EthEnc28j60_closeTCP
0x68A8       [4]    ?ICS_SPI_Ethernet_UserTimerSec
0x68AC       [6]    ?ICS_SPI_Ethernet_ff
0x68B2       [2]    ?ICS__Lib_EthEnc28j60_smDHCPState
0x68B4       [2]    ?ICS__Lib_EthEnc28j60_DHCPrenew
0x68B6       [8]    ?ICS?lstr1___Lib_EthEnc28j60
0x68BE       [1]    ?ICS_count_buf_rc_4
0x68BF       [1]    ?ICS_flag_button_dim3
0x68C0       [1]    ?ICS_flag_button_dim4
0x68C1       [1]    ?ICS_flag_button_dimmaster
0x68C2       [1]    ?ICS_MASTER_SWITCH_ALL
0x68C3       [1]    ?ICS_MASTER_SWITCH_TOGGLE
0x68C4       [1]    ?ICS_DO_NOT_DISTURB
0x68C5       [1]    ?ICS_KEYCARD_INSERT
0x68C6       [1]    ?ICS_MASTER_SWITCH
0x68C7     [181]    ?lstr_6_RCUHAGER
0x697C     [159]    ?lstr_7_RCUHAGER
0x6A1B     [140]    ?lstr_1_RCUHAGER
0x6AA7     [134]    ?lstr_8_RCUHAGER
0x6B2D     [134]    ?lstr_9_RCUHAGER
0x6BB3     [123]    ?lstr_5_RCUHAGER
0x6C30     [108]    __GPIO_MODULE_SPI1_PA567
0x6C9C      [31]    _httpHeader
0x6CBB      [12]    __Lib_EthEnc28j60_dhcp_pkt_1
0x6CC7      [12]    _httpMimeTypeHTML
0x6CD4       [4]    ?ICS_KEYCARD_COUNTER_CLOSE
0x6CD8       [2]    ?ICSSPI_Ethernet_readPacket_nextPtr_L0
0x6CDA       [6]    __Lib_EthEnc28j60_dhcp_pkt_2
0x6CE0       [5]    __Lib_EthEnc28j60_dhcp_pkt_3
0x6CE5       [2]    ?lstr_23_RCUHAGER
0x6CE7       [2]    ?lstr_18_RCUHAGER
0x6CE9       [2]    ?lstr_19_RCUHAGER
0x6CEB       [2]    ?lstr_20_RCUHAGER
