Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 21 22:47:24 2024
| Host         : supercomputerjr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_main_timing_summary_routed.rpt -pb stopwatch_main_timing_summary_routed.pb -rpx stopwatch_main_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (12)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: c1/divider_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/divider_reg[19]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.712        0.000                      0                   20        0.252        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.712        0.000                      0                   20        0.252        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     5.089    c1/clk
    SLICE_X51Y11         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.480     6.026    c1/divider_reg_n_0_[1]
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.700 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    c1/divider_reg[0]_i_1_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    c1/divider_reg[4]_i_1_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    c1/divider_reg[8]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  c1/divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1/divider_reg[12]_i_1_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.376 r  c1/divider_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.376    c1/divider_reg[16]_i_1_n_6
    SLICE_X51Y15         FDRE                                         r  c1/divider_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.446    14.787    c1/clk
    SLICE_X51Y15         FDRE                                         r  c1/divider_reg[17]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)        0.062    15.088    c1/divider_reg[17]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     5.089    c1/clk
    SLICE_X51Y11         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.480     6.026    c1/divider_reg_n_0_[1]
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.700 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    c1/divider_reg[0]_i_1_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    c1/divider_reg[4]_i_1_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    c1/divider_reg[8]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  c1/divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1/divider_reg[12]_i_1_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.355 r  c1/divider_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.355    c1/divider_reg[16]_i_1_n_4
    SLICE_X51Y15         FDRE                                         r  c1/divider_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.446    14.787    c1/clk
    SLICE_X51Y15         FDRE                                         r  c1/divider_reg[19]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)        0.062    15.088    c1/divider_reg[19]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.807ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     5.089    c1/clk
    SLICE_X51Y11         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.480     6.026    c1/divider_reg_n_0_[1]
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.700 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    c1/divider_reg[0]_i_1_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    c1/divider_reg[4]_i_1_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    c1/divider_reg[8]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  c1/divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1/divider_reg[12]_i_1_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.281 r  c1/divider_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.281    c1/divider_reg[16]_i_1_n_5
    SLICE_X51Y15         FDRE                                         r  c1/divider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.446    14.787    c1/clk
    SLICE_X51Y15         FDRE                                         r  c1/divider_reg[18]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)        0.062    15.088    c1/divider_reg[18]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  7.807    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     5.089    c1/clk
    SLICE_X51Y11         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.480     6.026    c1/divider_reg_n_0_[1]
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.700 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    c1/divider_reg[0]_i_1_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    c1/divider_reg[4]_i_1_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    c1/divider_reg[8]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  c1/divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1/divider_reg[12]_i_1_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.265 r  c1/divider_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.265    c1/divider_reg[16]_i_1_n_7
    SLICE_X51Y15         FDRE                                         r  c1/divider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.446    14.787    c1/clk
    SLICE_X51Y15         FDRE                                         r  c1/divider_reg[16]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X51Y15         FDRE (Setup_fdre_C_D)        0.062    15.088    c1/divider_reg[16]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     5.089    c1/clk
    SLICE_X51Y11         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.480     6.026    c1/divider_reg_n_0_[1]
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.700 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    c1/divider_reg[0]_i_1_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    c1/divider_reg[4]_i_1_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    c1/divider_reg[8]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.262 r  c1/divider_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.262    c1/divider_reg[12]_i_1_n_6
    SLICE_X51Y14         FDRE                                         r  c1/divider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.447    14.788    c1/clk
    SLICE_X51Y14         FDRE                                         r  c1/divider_reg[13]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X51Y14         FDRE (Setup_fdre_C_D)        0.062    15.089    c1/divider_reg[13]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     5.089    c1/clk
    SLICE_X51Y11         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.480     6.026    c1/divider_reg_n_0_[1]
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.700 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    c1/divider_reg[0]_i_1_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    c1/divider_reg[4]_i_1_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    c1/divider_reg[8]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.241 r  c1/divider_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.241    c1/divider_reg[12]_i_1_n_4
    SLICE_X51Y14         FDRE                                         r  c1/divider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.447    14.788    c1/clk
    SLICE_X51Y14         FDRE                                         r  c1/divider_reg[15]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X51Y14         FDRE (Setup_fdre_C_D)        0.062    15.089    c1/divider_reg[15]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.922ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     5.089    c1/clk
    SLICE_X51Y11         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.480     6.026    c1/divider_reg_n_0_[1]
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.700 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    c1/divider_reg[0]_i_1_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    c1/divider_reg[4]_i_1_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    c1/divider_reg[8]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.167 r  c1/divider_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.167    c1/divider_reg[12]_i_1_n_5
    SLICE_X51Y14         FDRE                                         r  c1/divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.447    14.788    c1/clk
    SLICE_X51Y14         FDRE                                         r  c1/divider_reg[14]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X51Y14         FDRE (Setup_fdre_C_D)        0.062    15.089    c1/divider_reg[14]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  7.922    

Slack (MET) :             7.938ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     5.089    c1/clk
    SLICE_X51Y11         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.480     6.026    c1/divider_reg_n_0_[1]
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.700 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    c1/divider_reg[0]_i_1_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    c1/divider_reg[4]_i_1_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    c1/divider_reg[8]_i_1_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.151 r  c1/divider_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.151    c1/divider_reg[12]_i_1_n_7
    SLICE_X51Y14         FDRE                                         r  c1/divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.447    14.788    c1/clk
    SLICE_X51Y14         FDRE                                         r  c1/divider_reg[12]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X51Y14         FDRE (Setup_fdre_C_D)        0.062    15.089    c1/divider_reg[12]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                  7.938    

Slack (MET) :             7.941ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     5.089    c1/clk
    SLICE_X51Y11         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.480     6.026    c1/divider_reg_n_0_[1]
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.700 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    c1/divider_reg[0]_i_1_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    c1/divider_reg[4]_i_1_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.148 r  c1/divider_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.148    c1/divider_reg[8]_i_1_n_6
    SLICE_X51Y13         FDRE                                         r  c1/divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.447    14.788    c1/clk
    SLICE_X51Y13         FDRE                                         r  c1/divider_reg[9]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X51Y13         FDRE (Setup_fdre_C_D)        0.062    15.089    c1/divider_reg[9]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.148    
  -------------------------------------------------------------------
                         slack                                  7.941    

Slack (MET) :             7.962ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     5.089    c1/clk
    SLICE_X51Y11         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.480     6.026    c1/divider_reg_n_0_[1]
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.700 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.700    c1/divider_reg[0]_i_1_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    c1/divider_reg[4]_i_1_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.127 r  c1/divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.127    c1/divider_reg[8]_i_1_n_4
    SLICE_X51Y13         FDRE                                         r  c1/divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.447    14.788    c1/clk
    SLICE_X51Y13         FDRE                                         r  c1/divider_reg[11]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X51Y13         FDRE (Setup_fdre_C_D)        0.062    15.089    c1/divider_reg[11]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  7.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c1/divider_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    c1/clk
    SLICE_X51Y13         FDRE                                         r  c1/divider_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  c1/divider_reg[11]/Q
                         net (fo=1, routed)           0.108     1.694    c1/divider_reg_n_0_[11]
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  c1/divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    c1/divider_reg[8]_i_1_n_4
    SLICE_X51Y13         FDRE                                         r  c1/divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    c1/clk
    SLICE_X51Y13         FDRE                                         r  c1/divider_reg[11]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X51Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    c1/divider_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c1/divider_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    c1/clk
    SLICE_X51Y14         FDRE                                         r  c1/divider_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  c1/divider_reg[15]/Q
                         net (fo=1, routed)           0.108     1.694    c1/divider_reg_n_0_[15]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  c1/divider_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    c1/divider_reg[12]_i_1_n_4
    SLICE_X51Y14         FDRE                                         r  c1/divider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    c1/clk
    SLICE_X51Y14         FDRE                                         r  c1/divider_reg[15]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X51Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    c1/divider_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c1/divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    c1/clk
    SLICE_X51Y11         FDRE                                         r  c1/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  c1/divider_reg[3]/Q
                         net (fo=1, routed)           0.108     1.696    c1/divider_reg_n_0_[3]
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  c1/divider_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    c1/divider_reg[0]_i_1_n_4
    SLICE_X51Y11         FDRE                                         r  c1/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.835     1.962    c1/clk
    SLICE_X51Y11         FDRE                                         r  c1/divider_reg[3]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)         0.105     1.552    c1/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c1/divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    c1/clk
    SLICE_X51Y12         FDRE                                         r  c1/divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c1/divider_reg[7]/Q
                         net (fo=1, routed)           0.108     1.695    c1/divider_reg_n_0_[7]
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  c1/divider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    c1/divider_reg[4]_i_1_n_4
    SLICE_X51Y12         FDRE                                         r  c1/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.960    c1/clk
    SLICE_X51Y12         FDRE                                         r  c1/divider_reg[7]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X51Y12         FDRE (Hold_fdre_C_D)         0.105     1.551    c1/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c1/divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    c1/clk
    SLICE_X51Y14         FDRE                                         r  c1/divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  c1/divider_reg[12]/Q
                         net (fo=1, routed)           0.105     1.691    c1/divider_reg_n_0_[12]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.806 r  c1/divider_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.806    c1/divider_reg[12]_i_1_n_7
    SLICE_X51Y14         FDRE                                         r  c1/divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    c1/clk
    SLICE_X51Y14         FDRE                                         r  c1/divider_reg[12]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X51Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    c1/divider_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c1/divider_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    c1/clk
    SLICE_X51Y13         FDRE                                         r  c1/divider_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  c1/divider_reg[8]/Q
                         net (fo=1, routed)           0.105     1.691    c1/divider_reg_n_0_[8]
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.806 r  c1/divider_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.806    c1/divider_reg[8]_i_1_n_7
    SLICE_X51Y13         FDRE                                         r  c1/divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    c1/clk
    SLICE_X51Y13         FDRE                                         r  c1/divider_reg[8]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X51Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    c1/divider_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c1/divider_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    c1/clk
    SLICE_X51Y15         FDRE                                         r  c1/divider_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  c1/divider_reg[16]/Q
                         net (fo=1, routed)           0.105     1.691    c1/divider_reg_n_0_[16]
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.806 r  c1/divider_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.806    c1/divider_reg[16]_i_1_n_7
    SLICE_X51Y15         FDRE                                         r  c1/divider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.831     1.958    c1/clk
    SLICE_X51Y15         FDRE                                         r  c1/divider_reg[16]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X51Y15         FDRE (Hold_fdre_C_D)         0.105     1.550    c1/divider_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c1/divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    c1/clk
    SLICE_X51Y12         FDRE                                         r  c1/divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c1/divider_reg[4]/Q
                         net (fo=1, routed)           0.105     1.692    c1/divider_reg_n_0_[4]
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  c1/divider_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    c1/divider_reg[4]_i_1_n_7
    SLICE_X51Y12         FDRE                                         r  c1/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.960    c1/clk
    SLICE_X51Y12         FDRE                                         r  c1/divider_reg[4]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X51Y12         FDRE (Hold_fdre_C_D)         0.105     1.551    c1/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c1/divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    c1/clk
    SLICE_X51Y14         FDRE                                         r  c1/divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  c1/divider_reg[14]/Q
                         net (fo=1, routed)           0.109     1.696    c1/divider_reg_n_0_[14]
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.807 r  c1/divider_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.807    c1/divider_reg[12]_i_1_n_5
    SLICE_X51Y14         FDRE                                         r  c1/divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    c1/clk
    SLICE_X51Y14         FDRE                                         r  c1/divider_reg[14]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X51Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    c1/divider_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c1/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.564     1.447    c1/clk
    SLICE_X51Y11         FDRE                                         r  c1/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  c1/divider_reg[2]/Q
                         net (fo=1, routed)           0.109     1.698    c1/divider_reg_n_0_[2]
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.809 r  c1/divider_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.809    c1/divider_reg[0]_i_1_n_5
    SLICE_X51Y11         FDRE                                         r  c1/divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.835     1.962    c1/clk
    SLICE_X51Y11         FDRE                                         r  c1/divider_reg[2]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)         0.105     1.552    c1/divider_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y11   c1/divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y13   c1/divider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y13   c1/divider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y14   c1/divider_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y14   c1/divider_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y14   c1/divider_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y14   c1/divider_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y15   c1/divider_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y15   c1/divider_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y11   c1/divider_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y11   c1/divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   c1/divider_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   c1/divider_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   c1/divider_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   c1/divider_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   c1/divider_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   c1/divider_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   c1/divider_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   c1/divider_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y11   c1/divider_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y11   c1/divider_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   c1/divider_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   c1/divider_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   c1/divider_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   c1/divider_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   c1/divider_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   c1/divider_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   c1/divider_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   c1/divider_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.998ns  (logic 4.301ns (47.799%)  route 4.697ns (52.201%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          1.800     2.318    c6/state[0]
    SLICE_X54Y19         LUT6 (Prop_lut6_I3_O)        0.124     2.442 r  c6/sseg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.810     3.253    c6/sseg_OBUF[4]_inst_i_3_n_0
    SLICE_X54Y20         LUT4 (Prop_lut4_I1_O)        0.124     3.377 r  c6/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.087     5.463    sseg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.998 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.998    sseg[4]
    U8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.909ns  (logic 4.233ns (47.517%)  route 4.675ns (52.483%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE                         0.000     0.000 r  c6/counter_reg[4]/C
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  c6/counter_reg[4]/Q
                         net (fo=17, routed)          1.320     1.776    c6/p_0_in[0]
    SLICE_X56Y20         LUT6 (Prop_lut6_I1_O)        0.124     1.900 r  c6/sseg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.102     3.002    c6/sseg_OBUF[5]_inst_i_4_n_0
    SLICE_X56Y16         LUT4 (Prop_lut4_I2_O)        0.124     3.126 r  c6/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.253     5.379    sseg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.909 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.909    sseg[5]
    W6                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.776ns  (logic 4.277ns (48.731%)  route 4.500ns (51.269%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          1.587     2.105    c6/state[0]
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124     2.229 r  c6/sseg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.800     3.030    c6/sseg_OBUF[6]_inst_i_2_n_0
    SLICE_X57Y19         LUT4 (Prop_lut4_I0_O)        0.124     3.154 r  c6/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.112     5.266    sseg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.776 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.776    sseg[6]
    W7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.756ns  (logic 4.235ns (48.370%)  route 4.521ns (51.630%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE                         0.000     0.000 r  c6/counter_reg[15]/C
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  c6/counter_reg[15]/Q
                         net (fo=15, routed)          1.657     2.113    c6/counter_reg_n_0_[15]
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.237 r  c6/sseg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.607     2.844    c6/sseg_OBUF[0]_inst_i_5_n_0
    SLICE_X56Y18         LUT4 (Prop_lut4_I3_O)        0.124     2.968 r  c6/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.257     5.225    sseg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.756 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.756    sseg[0]
    U7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.752ns  (logic 4.286ns (48.971%)  route 4.466ns (51.029%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          1.584     2.102    c6/state[0]
    SLICE_X55Y19         LUT6 (Prop_lut6_I4_O)        0.124     2.226 r  c6/sseg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.816     3.042    c6/sseg_OBUF[2]_inst_i_4_n_0
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.166 r  c6/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.066     5.232    sseg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.752 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.752    sseg[2]
    U5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.610ns  (logic 4.240ns (49.238%)  route 4.371ns (50.762%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE                         0.000     0.000 r  c6/counter_reg[10]/C
    SLICE_X53Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  c6/counter_reg[10]/Q
                         net (fo=19, routed)          1.525     1.981    c6/counter_reg_n_0_[10]
    SLICE_X57Y18         LUT6 (Prop_lut6_I5_O)        0.124     2.105 r  c6/sseg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.670     2.775    c6/sseg_OBUF[3]_inst_i_2_n_0
    SLICE_X57Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.899 r  c6/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.176     5.075    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.610 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.610    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.587ns  (logic 4.270ns (49.729%)  route 4.317ns (50.271%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE                         0.000     0.000 r  c6/counter_reg[9]/C
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  c6/counter_reg[9]/Q
                         net (fo=19, routed)          1.564     2.082    c6/counter_reg_n_0_[9]
    SLICE_X54Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.206 r  c6/sseg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.809     3.015    c6/sseg_OBUF[1]_inst_i_2_n_0
    SLICE_X54Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.139 r  c6/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.944     5.083    sseg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.587 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.587    sseg[1]
    V5                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.061ns  (logic 4.519ns (56.061%)  route 3.542ns (43.939%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[1]/C
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  c6/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          1.734     2.212    c6/state[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.323     2.535 r  c6/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     4.343    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     8.061 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.061    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.788ns  (logic 4.373ns (56.146%)  route 3.416ns (43.854%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          1.699     2.217    c6/state[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.150     2.367 r  c6/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     4.084    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.788 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.788    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.556ns  (logic 4.296ns (56.857%)  route 3.260ns (43.143%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[1]/C
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  c6/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          1.734     2.212    c6/state[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.295     2.507 r  c6/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     4.033    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.556 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.556    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c6/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.205%)  route 0.151ns (44.795%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE                         0.000     0.000 r  c6/counter_reg[0]/C
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c6/counter_reg[0]/Q
                         net (fo=16, routed)          0.151     0.292    c6/counter_reg_n_0_[0]
    SLICE_X55Y17         LUT5 (Prop_lut5_I1_O)        0.045     0.337 r  c6/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.337    c6/p_1_in[1]
    SLICE_X55Y17         FDRE                                         r  c6/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.041%)  route 0.152ns (44.959%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE                         0.000     0.000 r  c6/counter_reg[0]/C
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c6/counter_reg[0]/Q
                         net (fo=16, routed)          0.152     0.293    c6/counter_reg_n_0_[0]
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.045     0.338 r  c6/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.338    c6/counter[2]_i_1_n_0
    SLICE_X55Y17         FDRE                                         r  c6/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/button_debounce_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/button_debounce_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.209ns (57.861%)  route 0.152ns (42.139%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE                         0.000     0.000 r  c6/button_debounce_reg[0]/C
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  c6/button_debounce_reg[0]/Q
                         net (fo=2, routed)           0.152     0.316    c6/button_debounce[0]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.045     0.361 r  c6/button_debounce[1]_i_1/O
                         net (fo=1, routed)           0.000     0.361    c6/button_debounce[1]_i_1_n_0
    SLICE_X50Y16         FDRE                                         r  c6/button_debounce_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.223%)  route 0.184ns (49.777%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE                         0.000     0.000 r  c6/counter_reg[4]/C
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c6/counter_reg[4]/Q
                         net (fo=17, routed)          0.184     0.325    c6/p_0_in[0]
    SLICE_X54Y18         LUT6 (Prop_lut6_I3_O)        0.045     0.370 r  c6/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.370    c6/p_1_in[5]
    SLICE_X54Y18         FDRE                                         r  c6/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.301%)  route 0.191ns (50.699%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE                         0.000     0.000 r  c6/counter_reg[4]/C
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c6/counter_reg[4]/Q
                         net (fo=17, routed)          0.191     0.332    c6/p_0_in[0]
    SLICE_X55Y18         LUT6 (Prop_lut6_I2_O)        0.045     0.377 r  c6/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.377    c6/counter[6]_i_1_n_0
    SLICE_X55Y18         FDRE                                         r  c6/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/button_debounce_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/button_debounce_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDRE                         0.000     0.000 r  c6/button_debounce_reg[1]/C
    SLICE_X50Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  c6/button_debounce_reg[1]/Q
                         net (fo=3, routed)           0.174     0.338    c6/button_debounce[1]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.043     0.381 r  c6/button_debounce[2]_i_1/O
                         net (fo=1, routed)           0.000     0.381    c6/button_debounce[2]_i_1_n_0
    SLICE_X50Y16         FDRE                                         r  c6/button_debounce_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.199     0.363    c6/state[0]
    SLICE_X56Y15         LUT2 (Prop_lut2_I0_O)        0.043     0.406 r  c6/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.406    c6/next_state[1]
    SLICE_X56Y15         FDRE                                         r  c6/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.199     0.363    c6/state[0]
    SLICE_X56Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.408 r  c6/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.408    c6/next_state[0]
    SLICE_X56Y15         FDRE                                         r  c6/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/start_count_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/start_count_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE                         0.000     0.000 r  c6/start_count_reg/C
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c6/start_count_reg/Q
                         net (fo=2, routed)           0.231     0.372    c6/start_count
    SLICE_X55Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.417 r  c6/start_count_i_1/O
                         net (fo=1, routed)           0.000     0.417    c6/start_count_i_1_n_0
    SLICE_X55Y16         FDRE                                         r  c6/start_count_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.186ns (44.465%)  route 0.232ns (55.535%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE                         0.000     0.000 r  c6/counter_reg[0]/C
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c6/counter_reg[0]/Q
                         net (fo=16, routed)          0.232     0.373    c6/counter_reg_n_0_[0]
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.418 r  c6/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.418    c6/p_1_in[0]
    SLICE_X55Y15         FDRE                                         r  c6/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------





