<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xmlns:media="http://search.yahoo.com/mrss/">

	<title type="text">Twitter @ea4gpz</title>
	<id>http://</id>
	<icon>https://twitter.com//favicon.ico</icon>
	<logo>https://twitter.com//favicon.ico</logo>
	<updated>2023-02-25T08:39:29+00:00</updated>
	<author>
		<name>RSS-Bridge</name>
	</author>
	<link rel="alternate" type="text/html" href="https://twitter.com/ea4gpz" />
	<link rel="self" type="application/atom+xml" href="http://" />

	<entry>
		<title type="html">@coastal8049 @cgbassa What are you using for this? Do you sample ~50 MHz of bandwidth at once?</title>
		<published>2023-02-25T08:31:15+00:00</published>
		<updated>2023-02-25T08:31:15+00:00</updated>
		<id>https://twitter.com/ea4gpz/status/1629398607597129728</id>
		<link rel="alternate" type="text/html" href="https://twitter.com/ea4gpz/status/1629398607597129728"/>
		<author><name>Daniel Estévez (@ea4gpz)</name></author>
		<content type="html">&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;a href="https://twitter.com/ea4gpz"&gt;
&lt;img
	style="align:top; width:75px; border:1px solid black;"
	alt="ea4gpz"
	src="https://pbs.twimg.com/profile_images/1178008371225595905/1gtBHxvG_normal.jpg"
	title="Daniel Estévez" /&gt;
&lt;/a&gt;
&lt;/div&gt;
&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;blockquote&gt;@coastal8049 @cgbassa What are you using for this? Do you sample ~50 MHz of bandwidth at once?&lt;/blockquote&gt;
&lt;/div&gt;
&lt;div style="display: block; vertical-align: top;"&gt;
	&lt;blockquote&gt;&lt;/blockquote&gt;
&lt;/div&gt;</content>
		
		
		
	</entry>

	<entry>
		<title type="html">Just seen that I messed up writing this. I meant normal non-cacheable *buffereable* memory (that's what AWCACHE = 4'b0011 stands for). For non-buffereable memory I'm sure the answer is 'yes' because the BRESP must come from the final destination.</title>
		<published>2023-02-23T06:34:16+00:00</published>
		<updated>2023-02-23T06:34:16+00:00</updated>
		<id>https://twitter.com/ea4gpz/status/1628644391241015296</id>
		<link rel="alternate" type="text/html" href="https://twitter.com/ea4gpz/status/1628644391241015296"/>
		<author><name>Daniel Estévez (@ea4gpz)</name></author>
		<content type="html">&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;a href="https://twitter.com/ea4gpz"&gt;
&lt;img
	style="align:top; width:75px; border:1px solid black;"
	alt="ea4gpz"
	src="https://pbs.twimg.com/profile_images/1178008371225595905/1gtBHxvG_normal.jpg"
	title="Daniel Estévez" /&gt;
&lt;/a&gt;
&lt;/div&gt;
&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;blockquote&gt;Just seen that I messed up writing this. I meant normal non-cacheable *buffereable* memory (that's what AWCACHE = 4'b0011 stands for). For non-buffereable memory I'm sure the answer is 'yes' because the BRESP must come from the final destination.&lt;/blockquote&gt;
&lt;/div&gt;
&lt;div style="display: block; vertical-align: top;"&gt;
	&lt;blockquote&gt;&lt;/blockquote&gt;
&lt;/div&gt;</content>
		
		
		
	</entry>

	<entry>
		<title type="html">@IanJohnBuckley Good point! I know that the PS is AXI3 and usually implement my PL stuff to talk AXI3. Xilinx seems to want to trick people into using AXI4 for everything and then spend some logic for an AXI4-AXI3 protocol converter when going into the PS.</title>
		<published>2023-02-23T06:14:09+00:00</published>
		<updated>2023-02-23T06:14:09+00:00</updated>
		<id>https://twitter.com/ea4gpz/status/1628639328963371009</id>
		<link rel="alternate" type="text/html" href="https://twitter.com/ea4gpz/status/1628639328963371009"/>
		<author><name>Daniel Estévez (@ea4gpz)</name></author>
		<content type="html">&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;a href="https://twitter.com/ea4gpz"&gt;
&lt;img
	style="align:top; width:75px; border:1px solid black;"
	alt="ea4gpz"
	src="https://pbs.twimg.com/profile_images/1178008371225595905/1gtBHxvG_normal.jpg"
	title="Daniel Estévez" /&gt;
&lt;/a&gt;
&lt;/div&gt;
&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;blockquote&gt;@IanJohnBuckley Good point! I know that the PS is AXI3 and usually implement my PL stuff to talk AXI3. Xilinx seems to want to trick people into using AXI4 for everything and then spend some logic for an AXI4-AXI3 protocol converter when going into the PS.&lt;/blockquote&gt;
&lt;/div&gt;
&lt;div style="display: block; vertical-align: top;"&gt;
	&lt;blockquote&gt;&lt;/blockquote&gt;
&lt;/div&gt;</content>
		
		
		
	</entry>

	<entry>
		<title type="html">This page goes into more detail about multi-copy atomicity and uses pretty much the example I mentioned. It says that if the forwarding buffer sends early BRESP, then it is responsible of ensuring that master 2 observes the effects of the writes.
developer.arm.com/documentation/… pic.twitter.com/OOc9lxxFvA</title>
		<published>2023-02-21T20:50:09+00:00</published>
		<updated>2023-02-21T20:50:09+00:00</updated>
		<id>https://twitter.com/ea4gpz/status/1628135006190112791</id>
		<link rel="alternate" type="text/html" href="https://twitter.com/ea4gpz/status/1628135006190112791"/>
		<author><name>Daniel Estévez (@ea4gpz)</name></author>
		<content type="html">&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;a href="https://twitter.com/ea4gpz"&gt;
&lt;img
	style="align:top; width:75px; border:1px solid black;"
	alt="ea4gpz"
	src="https://pbs.twimg.com/profile_images/1178008371225595905/1gtBHxvG_normal.jpg"
	title="Daniel Estévez" /&gt;
&lt;/a&gt;
&lt;/div&gt;
&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;blockquote&gt;This page goes into more detail about multi-copy atomicity and uses pretty much the example I mentioned. It says that if the forwarding buffer sends early BRESP, then it is responsible of ensuring that master 2 observes the effects of the writes.
&lt;a href="https://developer.arm.com/documentation/ka002179/latest"&gt;developer.arm.com/documentation/…&lt;/a&gt; &lt;a href="https://twitter.com/ea4gpz/status/1628135006190112791/photo/1"&gt;pic.twitter.com/OOc9lxxFvA&lt;/a&gt;&lt;/blockquote&gt;
&lt;/div&gt;
&lt;div style="display: block; vertical-align: top;"&gt;
	&lt;blockquote&gt;&lt;a href="https://pbs.twimg.com/media/FphMEJCXECE0JN_.png?name=orig"&gt;
&lt;img
	style="align:top; max-width:558px; border:1px solid black;"
	referrerpolicy="no-referrer"
	src="https://pbs.twimg.com/media/FphMEJCXECE0JN_.png" /&gt;
&lt;/a&gt;&lt;/blockquote&gt;
&lt;/div&gt;</content>
		<link rel="enclosure" href="https://pbs.twimg.com/media/FphMEJCXECE0JN_.png?name=orig" type="image/png" />

		
		
	</entry>

	<entry>
		<title type="html">I think I found the answer. The AMBA spec says that a completion response to a write guarantees that it is observable to any manager, because ARM systems are multi-copy atomic. pic.twitter.com/lUZfos0XUD</title>
		<published>2023-02-21T20:50:08+00:00</published>
		<updated>2023-02-21T20:50:08+00:00</updated>
		<id>https://twitter.com/ea4gpz/status/1628135001567989786</id>
		<link rel="alternate" type="text/html" href="https://twitter.com/ea4gpz/status/1628135001567989786"/>
		<author><name>Daniel Estévez (@ea4gpz)</name></author>
		<content type="html">&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;a href="https://twitter.com/ea4gpz"&gt;
&lt;img
	style="align:top; width:75px; border:1px solid black;"
	alt="ea4gpz"
	src="https://pbs.twimg.com/profile_images/1178008371225595905/1gtBHxvG_normal.jpg"
	title="Daniel Estévez" /&gt;
&lt;/a&gt;
&lt;/div&gt;
&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;blockquote&gt;I think I found the answer. The AMBA spec says that a completion response to a write guarantees that it is observable to any manager, because ARM systems are multi-copy atomic. &lt;a href="https://twitter.com/ea4gpz/status/1628135001567989786/photo/1"&gt;pic.twitter.com/lUZfos0XUD&lt;/a&gt;&lt;/blockquote&gt;
&lt;/div&gt;
&lt;div style="display: block; vertical-align: top;"&gt;
	&lt;blockquote&gt;&lt;a href="https://pbs.twimg.com/media/FphL8cGXEBQ8-ji.png?name=orig"&gt;
&lt;img
	style="align:top; max-width:558px; border:1px solid black;"
	referrerpolicy="no-referrer"
	src="https://pbs.twimg.com/media/FphL8cGXEBQ8-ji.png" /&gt;
&lt;/a&gt;&lt;/blockquote&gt;
&lt;/div&gt;</content>
		<link rel="enclosure" href="https://pbs.twimg.com/media/FphL8cGXEBQ8-ji.png?name=orig" type="image/png" />

		
		
	</entry>

	<entry>
		<title type="html">@hhallam This raises the question: when/how can we be certain that the write result is readable by the CPU?</title>
		<published>2023-02-21T18:55:32+00:00</published>
		<updated>2023-02-21T18:55:32+00:00</updated>
		<id>https://twitter.com/ea4gpz/status/1628106161432952833</id>
		<link rel="alternate" type="text/html" href="https://twitter.com/ea4gpz/status/1628106161432952833"/>
		<author><name>Daniel Estévez (@ea4gpz)</name></author>
		<content type="html">&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;a href="https://twitter.com/ea4gpz"&gt;
&lt;img
	style="align:top; width:75px; border:1px solid black;"
	alt="ea4gpz"
	src="https://pbs.twimg.com/profile_images/1178008371225595905/1gtBHxvG_normal.jpg"
	title="Daniel Estévez" /&gt;
&lt;/a&gt;
&lt;/div&gt;
&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;blockquote&gt;@hhallam This raises the question: when/how can we be certain that the write result is readable by the CPU?&lt;/blockquote&gt;
&lt;/div&gt;
&lt;div style="display: block; vertical-align: top;"&gt;
	&lt;blockquote&gt;&lt;/blockquote&gt;
&lt;/div&gt;</content>
		
		
		
	</entry>

	<entry>
		<title type="html">The use case in mind is the Zynq FPGA doing a write to DDR and the CPU attempting to read the same address afterwards. The AMBA protocol specs say that the BRESP can be produced by an intermediate point, but doesn't say what happens if two masters don't share such point. (2/2)</title>
		<published>2023-02-21T18:40:03+00:00</published>
		<updated>2023-02-21T18:40:03+00:00</updated>
		<id>https://twitter.com/ea4gpz/status/1628102266358988814</id>
		<link rel="alternate" type="text/html" href="https://twitter.com/ea4gpz/status/1628102266358988814"/>
		<author><name>Daniel Estévez (@ea4gpz)</name></author>
		<content type="html">&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;a href="https://twitter.com/ea4gpz"&gt;
&lt;img
	style="align:top; width:75px; border:1px solid black;"
	alt="ea4gpz"
	src="https://pbs.twimg.com/profile_images/1178008371225595905/1gtBHxvG_normal.jpg"
	title="Daniel Estévez" /&gt;
&lt;/a&gt;
&lt;/div&gt;
&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;blockquote&gt;The use case in mind is the Zynq FPGA doing a write to DDR and the CPU attempting to read the same address afterwards. The AMBA protocol specs say that the BRESP can be produced by an intermediate point, but doesn't say what happens if two masters don't share such point. (2/2)&lt;/blockquote&gt;
&lt;/div&gt;
&lt;div style="display: block; vertical-align: top;"&gt;
	&lt;blockquote&gt;&lt;/blockquote&gt;
&lt;/div&gt;</content>
		
		
		
	</entry>

	<entry>
		<title type="html">AXI question: after a write to normal non-cacheable non-buffereable (AWCACHE = 4'b0011) memory has finished (BRESP received), is the result of the write immediately  visible to reads from other masters? (1/2)</title>
		<published>2023-02-21T18:40:03+00:00</published>
		<updated>2023-02-21T18:40:03+00:00</updated>
		<id>https://twitter.com/ea4gpz/status/1628102263708188685</id>
		<link rel="alternate" type="text/html" href="https://twitter.com/ea4gpz/status/1628102263708188685"/>
		<author><name>Daniel Estévez (@ea4gpz)</name></author>
		<content type="html">&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;a href="https://twitter.com/ea4gpz"&gt;
&lt;img
	style="align:top; width:75px; border:1px solid black;"
	alt="ea4gpz"
	src="https://pbs.twimg.com/profile_images/1178008371225595905/1gtBHxvG_normal.jpg"
	title="Daniel Estévez" /&gt;
&lt;/a&gt;
&lt;/div&gt;
&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;blockquote&gt;AXI question: after a write to normal non-cacheable non-buffereable (AWCACHE = 4'b0011) memory has finished (BRESP received), is the result of the write immediately  visible to reads from other masters? (1/2)&lt;/blockquote&gt;
&lt;/div&gt;
&lt;div style="display: block; vertical-align: top;"&gt;
	&lt;blockquote&gt;&lt;/blockquote&gt;
&lt;/div&gt;</content>
		
		
		
	</entry>

	<entry>
		<title type="html">@_ph4as_ @NuandLLC So it seems. The Pluto uses CMOS, on the other hand, so going up to 122.88Msps may or may not work.</title>
		<published>2023-02-19T21:59:48+00:00</published>
		<updated>2023-02-19T21:59:48+00:00</updated>
		<id>https://twitter.com/ea4gpz/status/1627427759642353665</id>
		<link rel="alternate" type="text/html" href="https://twitter.com/ea4gpz/status/1627427759642353665"/>
		<author><name>Daniel Estévez (@ea4gpz)</name></author>
		<content type="html">&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;a href="https://twitter.com/ea4gpz"&gt;
&lt;img
	style="align:top; width:75px; border:1px solid black;"
	alt="ea4gpz"
	src="https://pbs.twimg.com/profile_images/1178008371225595905/1gtBHxvG_normal.jpg"
	title="Daniel Estévez" /&gt;
&lt;/a&gt;
&lt;/div&gt;
&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;blockquote&gt;@_ph4as_ @NuandLLC So it seems. The Pluto uses CMOS, on the other hand, so going up to 122.88Msps may or may not work.&lt;/blockquote&gt;
&lt;/div&gt;
&lt;div style="display: block; vertical-align: top;"&gt;
	&lt;blockquote&gt;&lt;/blockquote&gt;
&lt;/div&gt;</content>
		
		
		
	</entry>

	<entry>
		<title type="html">@_ph4as_ @NuandLLC Yes, and it goes through the Zynq CPU, so it doesn't get anywhere near the 480 Mbps USB 2.0 max data rate.</title>
		<published>2023-02-19T21:43:54+00:00</published>
		<updated>2023-02-19T21:43:54+00:00</updated>
		<id>https://twitter.com/ea4gpz/status/1627423758079209474</id>
		<link rel="alternate" type="text/html" href="https://twitter.com/ea4gpz/status/1627423758079209474"/>
		<author><name>Daniel Estévez (@ea4gpz)</name></author>
		<content type="html">&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;a href="https://twitter.com/ea4gpz"&gt;
&lt;img
	style="align:top; width:75px; border:1px solid black;"
	alt="ea4gpz"
	src="https://pbs.twimg.com/profile_images/1178008371225595905/1gtBHxvG_normal.jpg"
	title="Daniel Estévez" /&gt;
&lt;/a&gt;
&lt;/div&gt;
&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;blockquote&gt;@_ph4as_ @NuandLLC Yes, and it goes through the Zynq CPU, so it doesn't get anywhere near the 480 Mbps USB 2.0 max data rate.&lt;/blockquote&gt;
&lt;/div&gt;
&lt;div style="display: block; vertical-align: top;"&gt;
	&lt;blockquote&gt;&lt;/blockquote&gt;
&lt;/div&gt;</content>
		
		
		
	</entry>

	<entry>
		<title type="html">@_ph4as_ @NuandLLC It's important to see whether the AD936x digital interface can keep up. I don't know if the bladeRF is using the LVDS or the CMOS interface. Per the datasheet, the CMOS interface can only go up to 61.44 MHz DDR (and serve only 1RX 1TX), while the LVDS can go much faster.</title>
		<published>2023-02-19T21:42:31+00:00</published>
		<updated>2023-02-19T21:42:31+00:00</updated>
		<id>https://twitter.com/ea4gpz/status/1627423408341364736</id>
		<link rel="alternate" type="text/html" href="https://twitter.com/ea4gpz/status/1627423408341364736"/>
		<author><name>Daniel Estévez (@ea4gpz)</name></author>
		<content type="html">&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;a href="https://twitter.com/ea4gpz"&gt;
&lt;img
	style="align:top; width:75px; border:1px solid black;"
	alt="ea4gpz"
	src="https://pbs.twimg.com/profile_images/1178008371225595905/1gtBHxvG_normal.jpg"
	title="Daniel Estévez" /&gt;
&lt;/a&gt;
&lt;/div&gt;
&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;blockquote&gt;@_ph4as_ @NuandLLC It's important to see whether the AD936x digital interface can keep up. I don't know if the bladeRF is using the LVDS or the CMOS interface. Per the datasheet, the CMOS interface can only go up to 61.44 MHz DDR (and serve only 1RX 1TX), while the LVDS can go much faster.&lt;/blockquote&gt;
&lt;/div&gt;
&lt;div style="display: block; vertical-align: top;"&gt;
	&lt;blockquote&gt;&lt;/blockquote&gt;
&lt;/div&gt;</content>
		
		
		
	</entry>

	<entry>
		<title type="html">@_ph4as_ @NuandLLC Not for realtime streaming through USB 2.0, since that's only capable of a few Msps. However, it could be possible for short recordings, either with the ADI firmware or with Maia SDR...</title>
		<published>2023-02-19T21:41:11+00:00</published>
		<updated>2023-02-19T21:41:11+00:00</updated>
		<id>https://twitter.com/ea4gpz/status/1627423072914493442</id>
		<link rel="alternate" type="text/html" href="https://twitter.com/ea4gpz/status/1627423072914493442"/>
		<author><name>Daniel Estévez (@ea4gpz)</name></author>
		<content type="html">&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;a href="https://twitter.com/ea4gpz"&gt;
&lt;img
	style="align:top; width:75px; border:1px solid black;"
	alt="ea4gpz"
	src="https://pbs.twimg.com/profile_images/1178008371225595905/1gtBHxvG_normal.jpg"
	title="Daniel Estévez" /&gt;
&lt;/a&gt;
&lt;/div&gt;
&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;blockquote&gt;@_ph4as_ @NuandLLC Not for realtime streaming through USB 2.0, since that's only capable of a few Msps. However, it could be possible for short recordings, either with the ADI firmware or with Maia SDR...&lt;/blockquote&gt;
&lt;/div&gt;
&lt;div style="display: block; vertical-align: top;"&gt;
	&lt;blockquote&gt;&lt;/blockquote&gt;
&lt;/div&gt;</content>
		
		
		
	</entry>

	<entry>
		<title type="html">New blog post: Running the AD9361 at 122.88 Msps. Some comments about how the newest @NuandLLC bladeRF software manages to run the AD9361 at 122.88 Msps. Includes heavily commented code describing the register settings that they use.
destevez.net/2023/02/runnin…</title>
		<published>2023-02-19T21:12:05+00:00</published>
		<updated>2023-02-19T21:12:05+00:00</updated>
		<id>https://twitter.com/ea4gpz/status/1627415749894590469</id>
		<link rel="alternate" type="text/html" href="https://twitter.com/ea4gpz/status/1627415749894590469"/>
		<author><name>Daniel Estévez (@ea4gpz)</name></author>
		<content type="html">&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;a href="https://twitter.com/ea4gpz"&gt;
&lt;img
	style="align:top; width:75px; border:1px solid black;"
	alt="ea4gpz"
	src="https://pbs.twimg.com/profile_images/1178008371225595905/1gtBHxvG_normal.jpg"
	title="Daniel Estévez" /&gt;
&lt;/a&gt;
&lt;/div&gt;
&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;blockquote&gt;New blog post: Running the AD9361 at 122.88 Msps. Some comments about how the newest @NuandLLC bladeRF software manages to run the AD9361 at 122.88 Msps. Includes heavily commented code describing the register settings that they use.
&lt;a href="https://destevez.net/2023/02/running-the-ad9361-at-122-88-msps/"&gt;destevez.net/2023/02/runnin…&lt;/a&gt;&lt;/blockquote&gt;
&lt;/div&gt;
&lt;div style="display: block; vertical-align: top;"&gt;
	&lt;blockquote&gt;&lt;/blockquote&gt;
&lt;/div&gt;</content>
		
		
		
	</entry>

	<entry>
		<title type="html">Just added a demo of the Maia SDR WebGL2 waterfall to the website. Check it out. This runs directly in the browser. No need to install anything or to have any hardware. maia-sdr.org/waterfall-demo/ pic.twitter.com/bTLqlPUmoL</title>
		<published>2023-02-18T23:14:47+00:00</published>
		<updated>2023-02-18T23:14:47+00:00</updated>
		<id>https://twitter.com/ea4gpz/status/1627084241619279873</id>
		<link rel="alternate" type="text/html" href="https://twitter.com/ea4gpz/status/1627084241619279873"/>
		<author><name>Daniel Estévez (@ea4gpz)</name></author>
		<content type="html">&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;a href="https://twitter.com/ea4gpz"&gt;
&lt;img
	style="align:top; width:75px; border:1px solid black;"
	alt="ea4gpz"
	src="https://pbs.twimg.com/profile_images/1178008371225595905/1gtBHxvG_normal.jpg"
	title="Daniel Estévez" /&gt;
&lt;/a&gt;
&lt;/div&gt;
&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;blockquote&gt;Just added a demo of the Maia SDR WebGL2 waterfall to the website. Check it out. This runs directly in the browser. No need to install anything or to have any hardware. &lt;a href="https://maia-sdr.org/waterfall-demo/"&gt;maia-sdr.org/waterfall-demo/&lt;/a&gt; &lt;a href="https://twitter.com/ea4gpz/status/1627084241619279873/photo/1"&gt;pic.twitter.com/bTLqlPUmoL&lt;/a&gt;&lt;/blockquote&gt;
&lt;/div&gt;
&lt;div style="display: block; vertical-align: top;"&gt;
	&lt;blockquote&gt;&lt;a href="https://pbs.twimg.com/media/FpSQdw2acAM8H_i.jpg?name=orig"&gt;
&lt;img
	style="align:top; max-width:558px; border:1px solid black;"
	referrerpolicy="no-referrer"
	src="https://pbs.twimg.com/media/FpSQdw2acAM8H_i.jpg" /&gt;
&lt;/a&gt;&lt;/blockquote&gt;
&lt;/div&gt;</content>
		<link rel="enclosure" href="https://pbs.twimg.com/media/FpSQdw2acAM8H_i.jpg?name=orig" type="image/jpeg" />

		
		
	</entry>

	<entry>
		<title type="html">@mattjhsn There is no sound. Demodulation of analog signals is planned but not implemented yet.</title>
		<published>2023-02-18T20:53:09+00:00</published>
		<updated>2023-02-18T20:53:09+00:00</updated>
		<id>https://twitter.com/ea4gpz/status/1627048595890311168</id>
		<link rel="alternate" type="text/html" href="https://twitter.com/ea4gpz/status/1627048595890311168"/>
		<author><name>Daniel Estévez (@ea4gpz)</name></author>
		<content type="html">&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;a href="https://twitter.com/ea4gpz"&gt;
&lt;img
	style="align:top; width:75px; border:1px solid black;"
	alt="ea4gpz"
	src="https://pbs.twimg.com/profile_images/1178008371225595905/1gtBHxvG_normal.jpg"
	title="Daniel Estévez" /&gt;
&lt;/a&gt;
&lt;/div&gt;
&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;blockquote&gt;@mattjhsn There is no sound. Demodulation of analog signals is planned but not implemented yet.&lt;/blockquote&gt;
&lt;/div&gt;
&lt;div style="display: block; vertical-align: top;"&gt;
	&lt;blockquote&gt;&lt;/blockquote&gt;
&lt;/div&gt;</content>
		
		
		
	</entry>

	<entry>
		<title type="html">@abraxas3d Great! Let me know any issues you find or general feedback.</title>
		<published>2023-02-18T20:52:23+00:00</published>
		<updated>2023-02-18T20:52:23+00:00</updated>
		<id>https://twitter.com/ea4gpz/status/1627048405305262082</id>
		<link rel="alternate" type="text/html" href="https://twitter.com/ea4gpz/status/1627048405305262082"/>
		<author><name>Daniel Estévez (@ea4gpz)</name></author>
		<content type="html">&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;a href="https://twitter.com/ea4gpz"&gt;
&lt;img
	style="align:top; width:75px; border:1px solid black;"
	alt="ea4gpz"
	src="https://pbs.twimg.com/profile_images/1178008371225595905/1gtBHxvG_normal.jpg"
	title="Daniel Estévez" /&gt;
&lt;/a&gt;
&lt;/div&gt;
&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;blockquote&gt;@abraxas3d Great! Let me know any issues you find or general feedback.&lt;/blockquote&gt;
&lt;/div&gt;
&lt;div style="display: block; vertical-align: top;"&gt;
	&lt;blockquote&gt;&lt;/blockquote&gt;
&lt;/div&gt;</content>
		
		
		
	</entry>

	<entry>
		<title type="html">The book by @m_ou_se about Rust Atomics and Locks just arrived at the office. pic.twitter.com/ZJZgmZdDp5</title>
		<published>2023-02-17T07:52:13+00:00</published>
		<updated>2023-02-17T07:52:13+00:00</updated>
		<id>https://twitter.com/ea4gpz/status/1626489682572808192</id>
		<link rel="alternate" type="text/html" href="https://twitter.com/ea4gpz/status/1626489682572808192"/>
		<author><name>Daniel Estévez (@ea4gpz)</name></author>
		<content type="html">&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;a href="https://twitter.com/ea4gpz"&gt;
&lt;img
	style="align:top; width:75px; border:1px solid black;"
	alt="ea4gpz"
	src="https://pbs.twimg.com/profile_images/1178008371225595905/1gtBHxvG_normal.jpg"
	title="Daniel Estévez" /&gt;
&lt;/a&gt;
&lt;/div&gt;
&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;blockquote&gt;The book by @m_ou_se about Rust Atomics and Locks just arrived at the office. &lt;a href="https://twitter.com/ea4gpz/status/1626489682572808192/photo/1"&gt;pic.twitter.com/ZJZgmZdDp5&lt;/a&gt;&lt;/blockquote&gt;
&lt;/div&gt;
&lt;div style="display: block; vertical-align: top;"&gt;
	&lt;blockquote&gt;&lt;a href="https://pbs.twimg.com/media/FpJzvcYWYAAoQHI.jpg?name=orig"&gt;
&lt;img
	style="align:top; max-width:558px; border:1px solid black;"
	referrerpolicy="no-referrer"
	src="https://pbs.twimg.com/media/FpJzvcYWYAAoQHI.jpg" /&gt;
&lt;/a&gt;&lt;/blockquote&gt;
&lt;/div&gt;</content>
		<link rel="enclosure" href="https://pbs.twimg.com/media/FpJzvcYWYAAoQHI.jpg?name=orig" type="image/jpeg" />

		
		
	</entry>

	<entry>
		<title type="html">@bastibl @FutureSDR Re: resize, you need to register a closure like this to the Window onresize event: github.com/maia-sdr/maia-…</title>
		<published>2023-02-14T20:53:09+00:00</published>
		<updated>2023-02-14T20:53:09+00:00</updated>
		<id>https://twitter.com/ea4gpz/status/1625599045124165632</id>
		<link rel="alternate" type="text/html" href="https://twitter.com/ea4gpz/status/1625599045124165632"/>
		<author><name>Daniel Estévez (@ea4gpz)</name></author>
		<content type="html">&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;a href="https://twitter.com/ea4gpz"&gt;
&lt;img
	style="align:top; width:75px; border:1px solid black;"
	alt="ea4gpz"
	src="https://pbs.twimg.com/profile_images/1178008371225595905/1gtBHxvG_normal.jpg"
	title="Daniel Estévez" /&gt;
&lt;/a&gt;
&lt;/div&gt;
&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;blockquote&gt;@bastibl @FutureSDR Re: resize, you need to register a closure like this to the Window onresize event: &lt;a href="https://github.com/maia-sdr/maia-sdr/blob/main/maia-wasm/src/ui.rs#L185"&gt;github.com/maia-sdr/maia-…&lt;/a&gt;&lt;/blockquote&gt;
&lt;/div&gt;
&lt;div style="display: block; vertical-align: top;"&gt;
	&lt;blockquote&gt;&lt;/blockquote&gt;
&lt;/div&gt;</content>
		
		
		
	</entry>

	<entry>
		<title type="html">@bastibl @FutureSDR ... And to call Waterfall::put_waterfall_spectrum (as WebSocketClient does). Perhaps a standalone example where the waterfall data is generated locally would help (plus be useful for testing). Any comments about improving the reusability of this are more than welcome.</title>
		<published>2023-02-14T17:27:46+00:00</published>
		<updated>2023-02-14T17:27:46+00:00</updated>
		<id>https://twitter.com/ea4gpz/status/1625547360167247874</id>
		<link rel="alternate" type="text/html" href="https://twitter.com/ea4gpz/status/1625547360167247874"/>
		<author><name>Daniel Estévez (@ea4gpz)</name></author>
		<content type="html">&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;a href="https://twitter.com/ea4gpz"&gt;
&lt;img
	style="align:top; width:75px; border:1px solid black;"
	alt="ea4gpz"
	src="https://pbs.twimg.com/profile_images/1178008371225595905/1gtBHxvG_normal.jpg"
	title="Daniel Estévez" /&gt;
&lt;/a&gt;
&lt;/div&gt;
&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;blockquote&gt;@bastibl @FutureSDR ... And to call Waterfall::put_waterfall_spectrum (as WebSocketClient does). Perhaps a standalone example where the waterfall data is generated locally would help (plus be useful for testing). Any comments about improving the reusability of this are more than welcome.&lt;/blockquote&gt;
&lt;/div&gt;
&lt;div style="display: block; vertical-align: top;"&gt;
	&lt;blockquote&gt;&lt;/blockquote&gt;
&lt;/div&gt;</content>
		
		
		
	</entry>

	<entry>
		<title type="html">@ea4gpz The Python script for debugging the websocket is also helpful for @FutureSDR  :-) github.com/maia-sdr/maia-… hope we can also factor out the waterfall plot into reusable web components. pic.twitter.com/p2FxZzRxWH</title>
		<published>2023-02-14T16:13:21+00:00</published>
		<updated>2023-02-14T16:13:21+00:00</updated>
		<id>https://twitter.com/bastibl/status/1625528632587304962</id>
		<link rel="alternate" type="text/html" href="https://twitter.com/bastibl/status/1625528632587304962"/>
		<author><name>RT: Bastian Bloessl (@bastibl)</name></author>
		<content type="html">&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;a href="https://twitter.com/bastibl"&gt;
&lt;img
	style="align:top; width:75px; border:1px solid black;"
	alt="bastibl"
	src="https://pbs.twimg.com/profile_images/921298109321408512/W-xEnBEn_normal.jpg"
	title="Bastian Bloessl" /&gt;
&lt;/a&gt;
&lt;/div&gt;
&lt;div style="display: inline-block; vertical-align: top;"&gt;
	&lt;blockquote&gt;@ea4gpz The Python script for debugging the websocket is also helpful for @FutureSDR  :-) &lt;a href="https://github.com/maia-sdr/maia-sdr/tree/main/maia-httpd/util"&gt;github.com/maia-sdr/maia-…&lt;/a&gt; hope we can also factor out the waterfall plot into reusable web components. &lt;a href="https://twitter.com/bastibl/status/1625528632587304962/video/1"&gt;pic.twitter.com/p2FxZzRxWH&lt;/a&gt;&lt;/blockquote&gt;
&lt;/div&gt;
&lt;div style="display: block; vertical-align: top;"&gt;
	&lt;blockquote&gt;&lt;a href="https://twitter.com/bastibl/status/1625528632587304962/video/1"&gt;Video&lt;/a&gt;
&lt;video
	style="align:top; max-width:558px; border:1px solid black;"
	referrerpolicy="no-referrer"
	src="https://video.twimg.com/ext_tw_video/1625528087369613312/pu/vid/1280x720/1JYjIvRP-A-nhvQ1.mp4?tag=12" poster="https://pbs.twimg.com/ext_tw_video_thumb/1625528087369613312/pu/img/gtC5h86CVnSZBpz7.jpg" /&gt;&lt;/blockquote&gt;
&lt;/div&gt;</content>
		<link rel="enclosure" href="https://video.twimg.com/ext_tw_video/1625528087369613312/pu/vid/1280x720/1JYjIvRP-A-nhvQ1.mp4?tag=12" type="video/mp4" />
<link rel="enclosure" href="https://pbs.twimg.com/ext_tw_video_thumb/1625528087369613312/pu/img/gtC5h86CVnSZBpz7.jpg" type="image/jpeg" />

		
		
	</entry>

</feed>