{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576058362292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576058362302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 17:59:22 2019 " "Processing started: Wed Dec 11 17:59:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576058362302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576058362302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576058362302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576058364047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576058364047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../src/rom.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576058373916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576058373916 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram.v(20) " "Verilog HDL warning at ram.v(20): extended using \"x\" or \"z\"" {  } { { "../src/ram.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/ram.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576058373936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../src/ram.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576058373936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576058373936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/machinectl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/machinectl.v" { { "Info" "ISGN_ENTITY_NAME" "1 machinectl " "Found entity 1: machinectl" {  } { { "../src/machinectl.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/machinectl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576058373956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576058373956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/machine.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "../src/machine.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/machine.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576058373966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576058373966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/irregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/irregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 irregister " "Found entity 1: irregister" {  } { { "../src/irregister.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/irregister.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576058373986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576058373986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/datactl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/datactl.v" { { "Info" "ISGN_ENTITY_NAME" "1 datactl " "Found entity 1: datactl" {  } { { "../src/datactl.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/datactl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576058374006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576058374006 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram.v(20) " "Verilog HDL warning at ram.v(20): extended using \"x\" or \"z\"" {  } { { "../src/ram.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/ram.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576058374026 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "ram ram.v(3) " "Verilog HDL error at ram.v(3): module \"ram\" cannot be declared more than once" {  } { { "../src/ram.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/ram.v" 3 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1576058374036 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ram ram.v(3) " "HDL info at ram.v(3): see declaration for object \"ram\"" {  } { { "../src/ram.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/ram.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576058374036 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "rom rom.v(3) " "Ignored design unit \"rom\" at rom.v(3) due to previous errors" {  } { { "../src/rom.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/rom.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1576058374046 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "addr_decode addr_decode.v(3) " "Ignored design unit \"addr_decode\" at addr_decode.v(3) due to previous errors" {  } { { "../src/addr_decode.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/addr_decode.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1576058374056 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CLKSOURCE CLKSOURCE.v(3) " "Ignored design unit \"CLKSOURCE\" at CLKSOURCE.v(3) due to previous errors" {  } { { "../src/CLKSOURCE.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/CLKSOURCE.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1576058374066 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "accum accum.v(3) " "Ignored design unit \"accum\" at accum.v(3) due to previous errors" {  } { { "../src/accum.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/accum.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1576058374086 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "adr adr.v(3) " "Ignored design unit \"adr\" at adr.v(3) due to previous errors" {  } { { "../src/adr.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/adr.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1576058374096 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu alu.v(4) " "Ignored design unit \"alu\" at alu.v(4) due to previous errors" {  } { { "../src/alu.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/alu.v" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1576058374106 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "machine machine.v(3) " "Ignored design unit \"machine\" at machine.v(3) due to previous errors" {  } { { "../src/machine.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/machine.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1576058374116 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "counter counter.v(4) " "Ignored design unit \"counter\" at counter.v(4) due to previous errors" {  } { { "../src/counter.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/counter.v" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1576058374130 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "machinectl machinectl.v(3) " "Ignored design unit \"machinectl\" at machinectl.v(3) due to previous errors" {  } { { "../src/machinectl.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/machinectl.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1576058374143 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "irregister irregister.v(3) " "Ignored design unit \"irregister\" at irregister.v(3) due to previous errors" {  } { { "../src/irregister.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/irregister.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1576058374152 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datactl datactl.v(2) " "Ignored design unit \"datactl\" at datactl.v(2) due to previous errors" {  } { { "../src/datactl.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/datactl.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1576058374152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR_addr ir_addr cputop.v(20) " "Verilog HDL Declaration information at cputop.v(20): object \"IR_addr\" differs only in case from object \"ir_addr\" in the same scope" {  } { { "../src/cputop.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/cputop.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576058374152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC_addr pc_addr cputop.v(20) " "Verilog HDL Declaration information at cputop.v(20): object \"PC_addr\" differs only in case from object \"pc_addr\" in the same scope" {  } { { "../src/cputop.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/cputop.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576058374152 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "cputop cputop.v(16) " "Ignored design unit \"cputop\" at cputop.v(16) due to previous errors" {  } { { "../src/cputop.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/cputop.v" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1576058374152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/cputop.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/cputop.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576058374152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../src/counter.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576058374172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576058374172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/clksource.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/clksource.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLKSOURCE " "Found entity 1: CLKSOURCE" {  } { { "../src/CLKSOURCE.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/CLKSOURCE.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576058374182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576058374182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576058374202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576058374202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/adr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/adr.v" { { "Info" "ISGN_ENTITY_NAME" "1 adr " "Found entity 1: adr" {  } { { "../src/adr.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/adr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576058374222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576058374222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/addr_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/addr_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decode " "Found entity 1: addr_decode" {  } { { "../src/addr_decode.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/addr_decode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576058374242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576058374242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/accum.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 accum " "Found entity 1: accum" {  } { { "../src/accum.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/accum.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576058374252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576058374252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/14551/desktop/riscv-invicta-master/17010160051/no157/question1/src/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../src/cpu.v" "" { Text "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/src/cpu.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576058374272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576058374272 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/project/cpu.map.smsg " "Generated suppressed messages file C:/Users/14551/Desktop/riscv-invicta-master/17010160051/NO157/Question1/project/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576058374312 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576058374435 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 11 17:59:34 2019 " "Processing ended: Wed Dec 11 17:59:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576058374435 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576058374435 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576058374435 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576058374435 ""}
