/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the AMDGPU target                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*152 cases */, 33|128,17/*2209*/, TARGET_VAL(ISD::LOAD),// ->2214
/*5*/         OPC_RecordMemRef,
/*6*/         OPC_RecordNode, // #0 = 'ld' chained node
/*7*/         OPC_Scope, 66|128,7/*962*/, /*->972*/ // 7 children in Scope
/*10*/          OPC_RecordChild1, // #1 = $SMRDImm:sbase:offset
/*11*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*13*/          OPC_CheckType, MVT::i32,
/*15*/          OPC_Scope, 47, /*->64*/ // 20 children in Scope
/*17*/            OPC_CheckPredicate, 1, // Predicate_load
/*19*/            OPC_CheckPredicate, 2, // Predicate_smrd_load
/*21*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*23*/            OPC_Scope, 12, /*->37*/ // 3 children in Scope
/*25*/              OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*28*/              OPC_EmitMergeInputChains1_0,
/*29*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                    // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, ?:i32:$offset)
/*37*/            /*Scope*/ 12, /*->50*/
/*38*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*41*/              OPC_EmitMergeInputChains1_0,
/*42*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                    // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, ?:i32:$offset)
/*50*/            /*Scope*/ 12, /*->63*/
/*51*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*54*/              OPC_EmitMergeInputChains1_0,
/*55*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                    // Dst: (S_LOAD_DWORD_IMM_ci:i32 ?:i64:$sbase, ?:i32:$offset)
/*63*/            0, /*End of Scope*/
/*64*/          /*Scope*/ 25, /*->90*/
/*65*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*67*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*69*/            OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*71*/            OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*76*/            OPC_EmitMergeInputChains1_0,
/*77*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*90*/          /*Scope*/ 25, /*->116*/
/*91*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*93*/            OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*95*/            OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*97*/            OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*102*/           OPC_EmitMergeInputChains1_0,
/*103*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*116*/         /*Scope*/ 25, /*->142*/
/*117*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*119*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*121*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi16
/*123*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*125*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*128*/           OPC_EmitMergeInputChains1_0,
/*129*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_mubuf_az_extloadi16>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*142*/         /*Scope*/ 25, /*->168*/
/*143*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*145*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*147*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi16
/*149*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*151*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*154*/           OPC_EmitMergeInputChains1_0,
/*155*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_mubuf_sextloadi16>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*168*/         /*Scope*/ 23, /*->192*/
/*169*/           OPC_CheckPredicate, 1, // Predicate_load
/*171*/           OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*173*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*175*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*178*/           OPC_EmitMergeInputChains1_0,
/*179*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*192*/         /*Scope*/ 25, /*->218*/
/*193*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*195*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*197*/           OPC_CheckPredicate, 8, // Predicate_sextloadi8_constant
/*199*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*201*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*204*/           OPC_EmitMergeInputChains1_0,
/*205*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*218*/         /*Scope*/ 25, /*->244*/
/*219*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*221*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*223*/           OPC_CheckPredicate, 8, // Predicate_az_extloadi8_constant
/*225*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*227*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*230*/           OPC_EmitMergeInputChains1_0,
/*231*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*244*/         /*Scope*/ 25, /*->270*/
/*245*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*247*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*249*/           OPC_CheckPredicate, 8, // Predicate_sextloadi16_constant
/*251*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*253*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*256*/           OPC_EmitMergeInputChains1_0,
/*257*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*270*/         /*Scope*/ 51, /*->322*/
/*271*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*273*/           OPC_Scope, 23, /*->298*/ // 2 children in Scope
/*275*/             OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*277*/             OPC_CheckPredicate, 8, // Predicate_az_extloadi16_constant
/*279*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*281*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*284*/             OPC_EmitMergeInputChains1_0,
/*285*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_constant>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*298*/           /*Scope*/ 22, /*->321*/
/*299*/             OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*301*/             OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*303*/             OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*305*/             OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*308*/             OPC_EmitMergeInputChains1_0,
/*309*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*321*/           0, /*End of Scope*/
/*322*/         /*Scope*/ 24, /*->347*/
/*323*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*325*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*327*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*329*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*331*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*334*/           OPC_EmitMergeInputChains1_0,
/*335*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*347*/         /*Scope*/ 24, /*->372*/
/*348*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*350*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*352*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi16
/*354*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*356*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*359*/           OPC_EmitMergeInputChains1_0,
/*360*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_mubuf_az_extloadi16>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_USHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*372*/         /*Scope*/ 24, /*->397*/
/*373*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*375*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*377*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi16
/*379*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*381*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*384*/           OPC_EmitMergeInputChains1_0,
/*385*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_mubuf_sextloadi16>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SSHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*397*/         /*Scope*/ 22, /*->420*/
/*398*/           OPC_CheckPredicate, 1, // Predicate_load
/*400*/           OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*402*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*404*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*407*/           OPC_EmitMergeInputChains1_0,
/*408*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*420*/         /*Scope*/ 34, /*->455*/
/*421*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*423*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*425*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*427*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*429*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*432*/           OPC_EmitMergeInputChains1_0,
/*433*/           OPC_EmitInteger, MVT::i1, 0, 
/*436*/           OPC_EmitInteger, MVT::i1, 0, 
/*439*/           OPC_EmitInteger, MVT::i1, 0, 
/*442*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*455*/         /*Scope*/ 34, /*->490*/
/*456*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*458*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*460*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*462*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*464*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*467*/           OPC_EmitMergeInputChains1_0,
/*468*/           OPC_EmitInteger, MVT::i1, 0, 
/*471*/           OPC_EmitInteger, MVT::i1, 0, 
/*474*/           OPC_EmitInteger, MVT::i1, 0, 
/*477*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*490*/         /*Scope*/ 34, /*->525*/
/*491*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*493*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*495*/           OPC_CheckPredicate, 9, // Predicate_sextloadi16_private
/*497*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*499*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*502*/           OPC_EmitMergeInputChains1_0,
/*503*/           OPC_EmitInteger, MVT::i1, 0, 
/*506*/           OPC_EmitInteger, MVT::i1, 0, 
/*509*/           OPC_EmitInteger, MVT::i1, 0, 
/*512*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SSHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*525*/         /*Scope*/ 34, /*->560*/
/*526*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*528*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*530*/           OPC_CheckPredicate, 9, // Predicate_extloadi16_private
/*532*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*534*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*537*/           OPC_EmitMergeInputChains1_0,
/*538*/           OPC_EmitInteger, MVT::i1, 0, 
/*541*/           OPC_EmitInteger, MVT::i1, 0, 
/*544*/           OPC_EmitInteger, MVT::i1, 0, 
/*547*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_USHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*560*/         /*Scope*/ 32, /*->593*/
/*561*/           OPC_CheckPredicate, 1, // Predicate_load
/*563*/           OPC_CheckPredicate, 9, // Predicate_load_private
/*565*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*567*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*570*/           OPC_EmitMergeInputChains1_0,
/*571*/           OPC_EmitInteger, MVT::i1, 0, 
/*574*/           OPC_EmitInteger, MVT::i1, 0, 
/*577*/           OPC_EmitInteger, MVT::i1, 0, 
/*580*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*593*/         /*Scope*/ 120|128,2/*376*/, /*->971*/
/*595*/           OPC_CheckChild1Type, MVT::i32,
/*597*/           OPC_Scope, 42, /*->641*/ // 12 children in Scope
/*599*/             OPC_CheckPredicate, 3, // Predicate_az_extload
/*601*/             OPC_Scope, 18, /*->621*/ // 2 children in Scope
/*603*/               OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*605*/               OPC_CheckPredicate, 10, // Predicate_load_param_exti8
/*607*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*609*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*612*/               OPC_EmitMergeInputChains1_0,
/*613*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*621*/             /*Scope*/ 18, /*->640*/
/*622*/               OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*624*/               OPC_CheckPredicate, 10, // Predicate_load_param_exti16
/*626*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*628*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*631*/               OPC_EmitMergeInputChains1_0,
/*632*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*640*/             0, /*End of Scope*/
/*641*/           /*Scope*/ 18, /*->660*/
/*642*/             OPC_CheckPredicate, 1, // Predicate_load
/*644*/             OPC_CheckPredicate, 10, // Predicate_load_param
/*646*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*648*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*651*/             OPC_EmitMergeInputChains1_0,
/*652*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*660*/           /*Scope*/ 42, /*->703*/
/*661*/             OPC_CheckPredicate, 3, // Predicate_az_extload
/*663*/             OPC_Scope, 18, /*->683*/ // 2 children in Scope
/*665*/               OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*667*/               OPC_CheckPredicate, 11, // Predicate_vtx_id1_az_extloadi8
/*669*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*671*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*674*/               OPC_EmitMergeInputChains1_0,
/*675*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_ID1_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id1_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_ID1_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*683*/             /*Scope*/ 18, /*->702*/
/*684*/               OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*686*/               OPC_CheckPredicate, 11, // Predicate_vtx_id1_az_extloadi16
/*688*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*690*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*693*/               OPC_EmitMergeInputChains1_0,
/*694*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_ID1_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id1_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_ID1_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*702*/             0, /*End of Scope*/
/*703*/           /*Scope*/ 18, /*->722*/
/*704*/             OPC_CheckPredicate, 1, // Predicate_load
/*706*/             OPC_CheckPredicate, 11, // Predicate_vtx_id1_load
/*708*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*710*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*713*/             OPC_EmitMergeInputChains1_0,
/*714*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_ID1_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                    // Dst: (VTX_READ_ID1_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*722*/           /*Scope*/ 42, /*->765*/
/*723*/             OPC_CheckPredicate, 3, // Predicate_az_extload
/*725*/             OPC_Scope, 18, /*->745*/ // 2 children in Scope
/*727*/               OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*729*/               OPC_CheckPredicate, 12, // Predicate_vtx_id2_az_extloadi8
/*731*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*733*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*736*/               OPC_EmitMergeInputChains1_0,
/*737*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_ID2_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id2_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_ID2_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*745*/             /*Scope*/ 18, /*->764*/
/*746*/               OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*748*/               OPC_CheckPredicate, 12, // Predicate_vtx_id2_az_extloadi16
/*750*/               OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*752*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*755*/               OPC_EmitMergeInputChains1_0,
/*756*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_ID2_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id2_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_ID2_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*764*/             0, /*End of Scope*/
/*765*/           /*Scope*/ 18, /*->784*/
/*766*/             OPC_CheckPredicate, 1, // Predicate_load
/*768*/             OPC_CheckPredicate, 12, // Predicate_vtx_id2_load
/*770*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*772*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*775*/             OPC_EmitMergeInputChains1_0,
/*776*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_ID2_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                    // Dst: (VTX_READ_ID2_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*784*/           /*Scope*/ 42, /*->827*/
/*785*/             OPC_CheckPredicate, 3, // Predicate_az_extload
/*787*/             OPC_Scope, 18, /*->807*/ // 2 children in Scope
/*789*/               OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*791*/               OPC_CheckPredicate, 10, // Predicate_load_param_exti8
/*793*/               OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*795*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*798*/               OPC_EmitMergeInputChains1_0,
/*799*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*807*/             /*Scope*/ 18, /*->826*/
/*808*/               OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*810*/               OPC_CheckPredicate, 10, // Predicate_load_param_exti16
/*812*/               OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*814*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*817*/               OPC_EmitMergeInputChains1_0,
/*818*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*826*/             0, /*End of Scope*/
/*827*/           /*Scope*/ 18, /*->846*/
/*828*/             OPC_CheckPredicate, 1, // Predicate_load
/*830*/             OPC_CheckPredicate, 10, // Predicate_load_param
/*832*/             OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*834*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*837*/             OPC_EmitMergeInputChains1_0,
/*838*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*846*/           /*Scope*/ 42, /*->889*/
/*847*/             OPC_CheckPredicate, 3, // Predicate_az_extload
/*849*/             OPC_Scope, 18, /*->869*/ // 2 children in Scope
/*851*/               OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*853*/               OPC_CheckPredicate, 11, // Predicate_vtx_id1_az_extloadi8
/*855*/               OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*857*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*860*/               OPC_EmitMergeInputChains1_0,
/*861*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_ID1_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id1_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_ID1_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*869*/             /*Scope*/ 18, /*->888*/
/*870*/               OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*872*/               OPC_CheckPredicate, 11, // Predicate_vtx_id1_az_extloadi16
/*874*/               OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*876*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*879*/               OPC_EmitMergeInputChains1_0,
/*880*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_ID1_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id1_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_ID1_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*888*/             0, /*End of Scope*/
/*889*/           /*Scope*/ 18, /*->908*/
/*890*/             OPC_CheckPredicate, 1, // Predicate_load
/*892*/             OPC_CheckPredicate, 11, // Predicate_vtx_id1_load
/*894*/             OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*896*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*899*/             OPC_EmitMergeInputChains1_0,
/*900*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_ID1_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                    // Dst: (VTX_READ_ID1_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*908*/           /*Scope*/ 42, /*->951*/
/*909*/             OPC_CheckPredicate, 3, // Predicate_az_extload
/*911*/             OPC_Scope, 18, /*->931*/ // 2 children in Scope
/*913*/               OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*915*/               OPC_CheckPredicate, 12, // Predicate_vtx_id2_az_extloadi8
/*917*/               OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*919*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*922*/               OPC_EmitMergeInputChains1_0,
/*923*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_ID2_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id2_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_ID2_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*931*/             /*Scope*/ 18, /*->950*/
/*932*/               OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*934*/               OPC_CheckPredicate, 12, // Predicate_vtx_id2_az_extloadi16
/*936*/               OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*938*/               OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*941*/               OPC_EmitMergeInputChains1_0,
/*942*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_ID2_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id2_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_ID2_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*950*/             0, /*End of Scope*/
/*951*/           /*Scope*/ 18, /*->970*/
/*952*/             OPC_CheckPredicate, 1, // Predicate_load
/*954*/             OPC_CheckPredicate, 12, // Predicate_vtx_id2_load
/*956*/             OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*958*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*961*/             OPC_EmitMergeInputChains1_0,
/*962*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_ID2_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                    // Dst: (VTX_READ_ID2_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*970*/           0, /*End of Scope*/
/*971*/         0, /*End of Scope*/
/*972*/       /*Scope*/ 8|128,1/*136*/, /*->1110*/
/*974*/         OPC_CaptureGlueInput,
/*975*/         OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*976*/         OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*978*/         OPC_CheckType, MVT::i32,
/*980*/         OPC_Scope, 25, /*->1007*/ // 5 children in Scope
/*982*/           OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*984*/           OPC_CheckPredicate, 14, // Predicate_si_sextload_local_i8
/*986*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*988*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*991*/           OPC_EmitMergeInputChains1_0,
/*992*/           OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*995*/           OPC_EmitInteger, MVT::i1, 0, 
/*998*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_I8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1007*/        /*Scope*/ 25, /*->1033*/
/*1008*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1010*/          OPC_CheckPredicate, 14, // Predicate_si_az_extload_local_i8
/*1012*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1014*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1017*/          OPC_EmitMergeInputChains1_0,
/*1018*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1021*/          OPC_EmitInteger, MVT::i1, 0, 
/*1024*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_U8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1033*/        /*Scope*/ 25, /*->1059*/
/*1034*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1036*/          OPC_CheckPredicate, 15, // Predicate_si_sextload_local_i16
/*1038*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1040*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1043*/          OPC_EmitMergeInputChains1_0,
/*1044*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1047*/          OPC_EmitInteger, MVT::i1, 0, 
/*1050*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_I16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1059*/        /*Scope*/ 25, /*->1085*/
/*1060*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1062*/          OPC_CheckPredicate, 15, // Predicate_si_az_extload_local_i16
/*1064*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1066*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1069*/          OPC_EmitMergeInputChains1_0,
/*1070*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1073*/          OPC_EmitInteger, MVT::i1, 0, 
/*1076*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_U16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1085*/        /*Scope*/ 23, /*->1109*/
/*1086*/          OPC_CheckPredicate, 16, // Predicate_si_load_local
/*1088*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1090*/          OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1093*/          OPC_EmitMergeInputChains1_0,
/*1094*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1097*/          OPC_EmitInteger, MVT::i1, 0, 
/*1100*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 13
                  // Dst: (DS_READ_B32:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1109*/        0, /*End of Scope*/
/*1110*/      /*Scope*/ 72|128,4/*584*/, /*->1696*/
/*1112*/        OPC_RecordChild1, // #1 = $addr
/*1113*/        OPC_Scope, 23|128,1/*151*/, /*->1267*/ // 3 children in Scope
/*1116*/          OPC_CheckChild1Type, MVT::i64,
/*1118*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1120*/          OPC_CheckType, MVT::i32,
/*1122*/          OPC_Scope, 28, /*->1152*/ // 5 children in Scope
/*1124*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1126*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1128*/            OPC_CheckPredicate, 17, // Predicate_flat_az_extloadi8
/*1130*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1132*/            OPC_EmitMergeInputChains1_0,
/*1133*/            OPC_EmitInteger, MVT::i1, 0, 
/*1136*/            OPC_EmitInteger, MVT::i1, 0, 
/*1139*/            OPC_EmitInteger, MVT::i1, 0, 
/*1142*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_flat_az_extloadi8>> - Complexity = 4
                    // Dst: (FLAT_LOAD_UBYTE:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1152*/          /*Scope*/ 28, /*->1181*/
/*1153*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*1155*/            OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*1157*/            OPC_CheckPredicate, 17, // Predicate_flat_sextloadi8
/*1159*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1161*/            OPC_EmitMergeInputChains1_0,
/*1162*/            OPC_EmitInteger, MVT::i1, 0, 
/*1165*/            OPC_EmitInteger, MVT::i1, 0, 
/*1168*/            OPC_EmitInteger, MVT::i1, 0, 
/*1171*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_flat_sextloadi8>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SBYTE:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1181*/          /*Scope*/ 28, /*->1210*/
/*1182*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1184*/            OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1186*/            OPC_CheckPredicate, 17, // Predicate_flat_az_extloadi16
/*1188*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1190*/            OPC_EmitMergeInputChains1_0,
/*1191*/            OPC_EmitInteger, MVT::i1, 0, 
/*1194*/            OPC_EmitInteger, MVT::i1, 0, 
/*1197*/            OPC_EmitInteger, MVT::i1, 0, 
/*1200*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_flat_az_extloadi16>> - Complexity = 4
                    // Dst: (FLAT_LOAD_USHORT:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1210*/          /*Scope*/ 28, /*->1239*/
/*1211*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*1213*/            OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*1215*/            OPC_CheckPredicate, 17, // Predicate_flat_sextloadi16
/*1217*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1219*/            OPC_EmitMergeInputChains1_0,
/*1220*/            OPC_EmitInteger, MVT::i1, 0, 
/*1223*/            OPC_EmitInteger, MVT::i1, 0, 
/*1226*/            OPC_EmitInteger, MVT::i1, 0, 
/*1229*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_flat_sextloadi16>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SSHORT:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1239*/          /*Scope*/ 26, /*->1266*/
/*1240*/            OPC_CheckPredicate, 1, // Predicate_load
/*1242*/            OPC_CheckPredicate, 17, // Predicate_flat_load
/*1244*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1246*/            OPC_EmitMergeInputChains1_0,
/*1247*/            OPC_EmitInteger, MVT::i1, 0, 
/*1250*/            OPC_EmitInteger, MVT::i1, 0, 
/*1253*/            OPC_EmitInteger, MVT::i1, 0, 
/*1256*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1266*/          0, /*End of Scope*/
/*1267*/        /*Scope*/ 108|128,1/*236*/, /*->1505*/
/*1269*/          OPC_CheckChild1Type, MVT::i32,
/*1271*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1273*/          OPC_CheckType, MVT::i32,
/*1275*/          OPC_Scope, 43, /*->1320*/ // 5 children in Scope
/*1277*/            OPC_CheckPredicate, 1, // Predicate_load
/*1279*/            OPC_CheckPredicate, 18, // Predicate_local_load
/*1281*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1283*/            OPC_EmitMergeInputChains1_0,
/*1284*/            OPC_EmitInteger, MVT::i32, 0, 
/*1287*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1299*/            OPC_EmitInteger, MVT::i32, 1, 
/*1302*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1305*/            OPC_EmitInteger, MVT::i32, 0, 
/*1308*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 R600_Reg32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 4
                    // Dst: (LDS_READ_RET:i32 R600_Reg32:i32:$src0)
/*1320*/          /*Scope*/ 45, /*->1366*/
/*1321*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*1323*/            OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*1325*/            OPC_CheckPredicate, 18, // Predicate_sextloadi8_local
/*1327*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1329*/            OPC_EmitMergeInputChains1_0,
/*1330*/            OPC_EmitInteger, MVT::i32, 0, 
/*1333*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1345*/            OPC_EmitInteger, MVT::i32, 1, 
/*1348*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1351*/            OPC_EmitInteger, MVT::i32, 0, 
/*1354*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_BYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 4
                    // Dst: (LDS_BYTE_READ_RET:i32 i32:i32:$src0)
/*1366*/          /*Scope*/ 45, /*->1412*/
/*1367*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1369*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1371*/            OPC_CheckPredicate, 18, // Predicate_az_extloadi8_local
/*1373*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1375*/            OPC_EmitMergeInputChains1_0,
/*1376*/            OPC_EmitInteger, MVT::i32, 0, 
/*1379*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1391*/            OPC_EmitInteger, MVT::i32, 1, 
/*1394*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1397*/            OPC_EmitInteger, MVT::i32, 0, 
/*1400*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_UBYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 4
                    // Dst: (LDS_UBYTE_READ_RET:i32 i32:i32:$src0)
/*1412*/          /*Scope*/ 45, /*->1458*/
/*1413*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*1415*/            OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*1417*/            OPC_CheckPredicate, 18, // Predicate_sextloadi16_local
/*1419*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1421*/            OPC_EmitMergeInputChains1_0,
/*1422*/            OPC_EmitInteger, MVT::i32, 0, 
/*1425*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1437*/            OPC_EmitInteger, MVT::i32, 1, 
/*1440*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1443*/            OPC_EmitInteger, MVT::i32, 0, 
/*1446*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_SHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 4
                    // Dst: (LDS_SHORT_READ_RET:i32 i32:i32:$src0)
/*1458*/          /*Scope*/ 45, /*->1504*/
/*1459*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1461*/            OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1463*/            OPC_CheckPredicate, 18, // Predicate_az_extloadi16_local
/*1465*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1467*/            OPC_EmitMergeInputChains1_0,
/*1468*/            OPC_EmitInteger, MVT::i32, 0, 
/*1471*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1483*/            OPC_EmitInteger, MVT::i32, 1, 
/*1486*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1489*/            OPC_EmitInteger, MVT::i32, 0, 
/*1492*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_USHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 4
                    // Dst: (LDS_USHORT_READ_RET:i32 i32:i32:$src0)
/*1504*/          0, /*End of Scope*/
/*1505*/        /*Scope*/ 60|128,1/*188*/, /*->1695*/
/*1507*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1509*/          OPC_CheckPredicate, 1, // Predicate_load
/*1511*/          OPC_CheckPredicate, 2, // Predicate_smrd_load
/*1513*/          OPC_SwitchType /*4 cases */, 43, MVT::v2i32,// ->1559
/*1516*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1518*/            OPC_Scope, 12, /*->1532*/ // 3 children in Scope
/*1520*/              OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*1523*/              OPC_EmitMergeInputChains1_0,
/*1524*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, ?:i32:$offset)
/*1532*/            /*Scope*/ 12, /*->1545*/
/*1533*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*1536*/              OPC_EmitMergeInputChains1_0,
/*1537*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, ?:i32:$offset)
/*1545*/            /*Scope*/ 12, /*->1558*/
/*1546*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*1549*/              OPC_EmitMergeInputChains1_0,
/*1550*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX2_IMM_ci:v2i32 ?:i64:$sbase, ?:i32:$offset)
/*1558*/            0, /*End of Scope*/
/*1559*/          /*SwitchType*/ 43, MVT::v4i32,// ->1604
/*1561*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1563*/            OPC_Scope, 12, /*->1577*/ // 3 children in Scope
/*1565*/              OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*1568*/              OPC_EmitMergeInputChains1_0,
/*1569*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, ?:i32:$offset)
/*1577*/            /*Scope*/ 12, /*->1590*/
/*1578*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*1581*/              OPC_EmitMergeInputChains1_0,
/*1582*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, ?:i32:$offset)
/*1590*/            /*Scope*/ 12, /*->1603*/
/*1591*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*1594*/              OPC_EmitMergeInputChains1_0,
/*1595*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX4_IMM_ci:v4i32 ?:i64:$sbase, ?:i32:$offset)
/*1603*/            0, /*End of Scope*/
/*1604*/          /*SwitchType*/ 43, MVT::v8i32,// ->1649
/*1606*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1608*/            OPC_Scope, 12, /*->1622*/ // 3 children in Scope
/*1610*/              OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*1613*/              OPC_EmitMergeInputChains1_0,
/*1614*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v8i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v8i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, ?:i32:$offset)
/*1622*/            /*Scope*/ 12, /*->1635*/
/*1623*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*1626*/              OPC_EmitMergeInputChains1_0,
/*1627*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v8i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v8i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, ?:i32:$offset)
/*1635*/            /*Scope*/ 12, /*->1648*/
/*1636*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*1639*/              OPC_EmitMergeInputChains1_0,
/*1640*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v8i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v8i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX8_IMM_ci:v8i32 ?:i64:$sbase, ?:i32:$offset)
/*1648*/            0, /*End of Scope*/
/*1649*/          /*SwitchType*/ 43, MVT::v16i32,// ->1694
/*1651*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1653*/            OPC_Scope, 12, /*->1667*/ // 3 children in Scope
/*1655*/              OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*1658*/              OPC_EmitMergeInputChains1_0,
/*1659*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v16i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v16i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, ?:i32:$offset)
/*1667*/            /*Scope*/ 12, /*->1680*/
/*1668*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*1671*/              OPC_EmitMergeInputChains1_0,
/*1672*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v16i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v16i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, ?:i32:$offset)
/*1680*/            /*Scope*/ 12, /*->1693*/
/*1681*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*1684*/              OPC_EmitMergeInputChains1_0,
/*1685*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v16i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v16i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX16_IMM_ci:v16i32 ?:i64:$sbase, ?:i32:$offset)
/*1693*/            0, /*End of Scope*/
/*1694*/          0, // EndSwitchType
/*1695*/        0, /*End of Scope*/
/*1696*/      /*Scope*/ 31, /*->1728*/
/*1697*/        OPC_CaptureGlueInput,
/*1698*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*1699*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*1701*/        OPC_CheckPredicate, 16, // Predicate_si_load_local
/*1703*/        OPC_CheckPredicate, 19, // Predicate_si_load_local_align8
/*1705*/        OPC_CheckType, MVT::v2i32,
/*1707*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1709*/        OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1712*/        OPC_EmitMergeInputChains1_0,
/*1713*/        OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1716*/        OPC_EmitInteger, MVT::i1, 0, 
/*1719*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    MVT::v2i32, 3/*#Ops*/, 2, 4, 5, 
                // Src: (SIld_local:v2i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>><<P:Predicate_si_load_local_align8>> - Complexity = 113
                // Dst: (DS_READ_B64:v2i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1728*/      /*Scope*/ 31|128,1/*159*/, /*->1889*/
/*1730*/        OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*1731*/        OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1733*/        OPC_CheckPredicate, 1, // Predicate_load
/*1735*/        OPC_Scope, 86, /*->1823*/ // 2 children in Scope
/*1737*/          OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*1739*/          OPC_SwitchType /*2 cases */, 39, MVT::v2i32,// ->1781
/*1742*/            OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1744*/            OPC_Scope, 17, /*->1763*/ // 2 children in Scope
/*1746*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*1749*/              OPC_EmitMergeInputChains1_0,
/*1750*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*1763*/            /*Scope*/ 16, /*->1780*/
/*1764*/              OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*1767*/              OPC_EmitMergeInputChains1_0,
/*1768*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                      // Src: (ld:v2i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*1780*/            0, /*End of Scope*/
/*1781*/          /*SwitchType*/ 39, MVT::v4i32,// ->1822
/*1783*/            OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1785*/            OPC_Scope, 17, /*->1804*/ // 2 children in Scope
/*1787*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*1790*/              OPC_EmitMergeInputChains1_0,
/*1791*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*1804*/            /*Scope*/ 16, /*->1821*/
/*1805*/              OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*1808*/              OPC_EmitMergeInputChains1_0,
/*1809*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                      // Src: (ld:v4i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*1821*/            0, /*End of Scope*/
/*1822*/          0, // EndSwitchType
/*1823*/        /*Scope*/ 64, /*->1888*/
/*1824*/          OPC_CheckPredicate, 9, // Predicate_load_private
/*1826*/          OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->1857
/*1829*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1831*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*1834*/            OPC_EmitMergeInputChains1_0,
/*1835*/            OPC_EmitInteger, MVT::i1, 0, 
/*1838*/            OPC_EmitInteger, MVT::i1, 0, 
/*1841*/            OPC_EmitInteger, MVT::i1, 0, 
/*1844*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v2i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*1857*/          /*SwitchType*/ 28, MVT::v4i32,// ->1887
/*1859*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1861*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*1864*/            OPC_EmitMergeInputChains1_0,
/*1865*/            OPC_EmitInteger, MVT::i1, 0, 
/*1868*/            OPC_EmitInteger, MVT::i1, 0, 
/*1871*/            OPC_EmitInteger, MVT::i1, 0, 
/*1874*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v4i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*1887*/          0, // EndSwitchType
/*1888*/        0, /*End of Scope*/
/*1889*/      /*Scope*/ 27, /*->1917*/
/*1890*/        OPC_CaptureGlueInput,
/*1891*/        OPC_RecordChild1, // #1 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*1892*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*1894*/        OPC_CheckPredicate, 16, // Predicate_si_load_local
/*1896*/        OPC_CheckType, MVT::v2i32,
/*1898*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1900*/        OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS64Bit4ByteAligned:$ #2 #3 #4
/*1903*/        OPC_EmitMergeInputChains1_0,
/*1904*/        OPC_EmitInteger, MVT::i1, 0, 
/*1907*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (SIld_local:v2i32 (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 16
                // Dst: (DS_READ2_B32:v2i32 ?:i32:$ptr, ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*1917*/      /*Scope*/ 38|128,2/*294*/, /*->2213*/
/*1919*/        OPC_RecordChild1, // #1 = $src_gpr
/*1920*/        OPC_Scope, 102|128,1/*230*/, /*->2153*/ // 2 children in Scope
/*1923*/          OPC_CheckChild1Type, MVT::i32,
/*1925*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1927*/          OPC_CheckPredicate, 1, // Predicate_load
/*1929*/          OPC_Scope, 36, /*->1967*/ // 6 children in Scope
/*1931*/            OPC_CheckPredicate, 10, // Predicate_load_param
/*1933*/            OPC_SwitchType /*2 cases */, 14, MVT::v2i32,// ->1950
/*1936*/              OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1938*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1941*/              OPC_EmitMergeInputChains1_0,
/*1942*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*1950*/            /*SwitchType*/ 14, MVT::v4i32,// ->1966
/*1952*/              OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1954*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1957*/              OPC_EmitMergeInputChains1_0,
/*1958*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*1966*/            0, // EndSwitchType
/*1967*/          /*Scope*/ 36, /*->2004*/
/*1968*/            OPC_CheckPredicate, 11, // Predicate_vtx_id1_load
/*1970*/            OPC_SwitchType /*2 cases */, 14, MVT::v2i32,// ->1987
/*1973*/              OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1975*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1978*/              OPC_EmitMergeInputChains1_0,
/*1979*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_ID1_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_ID1_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*1987*/            /*SwitchType*/ 14, MVT::v4i32,// ->2003
/*1989*/              OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1991*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1994*/              OPC_EmitMergeInputChains1_0,
/*1995*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_ID1_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_ID1_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*2003*/            0, // EndSwitchType
/*2004*/          /*Scope*/ 36, /*->2041*/
/*2005*/            OPC_CheckPredicate, 12, // Predicate_vtx_id2_load
/*2007*/            OPC_SwitchType /*2 cases */, 14, MVT::v2i32,// ->2024
/*2010*/              OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2012*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2015*/              OPC_EmitMergeInputChains1_0,
/*2016*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_ID2_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_ID2_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*2024*/            /*SwitchType*/ 14, MVT::v4i32,// ->2040
/*2026*/              OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2028*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2031*/              OPC_EmitMergeInputChains1_0,
/*2032*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_ID2_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_ID2_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*2040*/            0, // EndSwitchType
/*2041*/          /*Scope*/ 36, /*->2078*/
/*2042*/            OPC_CheckPredicate, 10, // Predicate_load_param
/*2044*/            OPC_SwitchType /*2 cases */, 14, MVT::v2i32,// ->2061
/*2047*/              OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*2049*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2052*/              OPC_EmitMergeInputChains1_0,
/*2053*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*2061*/            /*SwitchType*/ 14, MVT::v4i32,// ->2077
/*2063*/              OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*2065*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2068*/              OPC_EmitMergeInputChains1_0,
/*2069*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*2077*/            0, // EndSwitchType
/*2078*/          /*Scope*/ 36, /*->2115*/
/*2079*/            OPC_CheckPredicate, 11, // Predicate_vtx_id1_load
/*2081*/            OPC_SwitchType /*2 cases */, 14, MVT::v2i32,// ->2098
/*2084*/              OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*2086*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2089*/              OPC_EmitMergeInputChains1_0,
/*2090*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_ID1_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_ID1_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*2098*/            /*SwitchType*/ 14, MVT::v4i32,// ->2114
/*2100*/              OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*2102*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2105*/              OPC_EmitMergeInputChains1_0,
/*2106*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_ID1_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_ID1_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*2114*/            0, // EndSwitchType
/*2115*/          /*Scope*/ 36, /*->2152*/
/*2116*/            OPC_CheckPredicate, 12, // Predicate_vtx_id2_load
/*2118*/            OPC_SwitchType /*2 cases */, 14, MVT::v2i32,// ->2135
/*2121*/              OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*2123*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2126*/              OPC_EmitMergeInputChains1_0,
/*2127*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_ID2_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_ID2_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*2135*/            /*SwitchType*/ 14, MVT::v4i32,// ->2151
/*2137*/              OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*2139*/              OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2142*/              OPC_EmitMergeInputChains1_0,
/*2143*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_ID2_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_ID2_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*2151*/            0, // EndSwitchType
/*2152*/          0, /*End of Scope*/
/*2153*/        /*Scope*/ 58, /*->2212*/
/*2154*/          OPC_CheckChild1Type, MVT::i64,
/*2156*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2158*/          OPC_CheckPredicate, 1, // Predicate_load
/*2160*/          OPC_CheckPredicate, 17, // Predicate_flat_load
/*2162*/          OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->2187
/*2165*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*2167*/            OPC_EmitMergeInputChains1_0,
/*2168*/            OPC_EmitInteger, MVT::i1, 0, 
/*2171*/            OPC_EmitInteger, MVT::i1, 0, 
/*2174*/            OPC_EmitInteger, MVT::i1, 0, 
/*2177*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:v2i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX2:v2i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*2187*/          /*SwitchType*/ 22, MVT::v4i32,// ->2211
/*2189*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*2191*/            OPC_EmitMergeInputChains1_0,
/*2192*/            OPC_EmitInteger, MVT::i1, 0, 
/*2195*/            OPC_EmitInteger, MVT::i1, 0, 
/*2198*/            OPC_EmitInteger, MVT::i1, 0, 
/*2201*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:v4i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX4:v4i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*2211*/          0, // EndSwitchType
/*2212*/        0, /*End of Scope*/
/*2213*/      0, /*End of Scope*/
/*2214*/    /*SwitchOpcode*/ 71|128,8/*1095*/, TARGET_VAL(ISD::STORE),// ->3313
/*2218*/      OPC_RecordMemRef,
/*2219*/      OPC_RecordNode, // #0 = 'SIst_local' chained node
/*2220*/      OPC_Scope, 32, /*->2254*/ // 4 children in Scope
/*2222*/        OPC_CaptureGlueInput,
/*2223*/        OPC_RecordChild1, // #1 = $value
/*2224*/        OPC_CheckChild1Type, MVT::v2i32,
/*2226*/        OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*2227*/        OPC_CheckPredicate, 20, // Predicate_si_st_local
/*2229*/        OPC_CheckPredicate, 21, // Predicate_si_store_local
/*2231*/        OPC_CheckPredicate, 19, // Predicate_si_store_local_align8
/*2233*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2235*/        OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*2238*/        OPC_EmitMergeInputChains1_0,
/*2239*/        OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*2242*/        OPC_EmitInteger, MVT::i1, 0, 
/*2245*/        OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    4/*#Ops*/, 3, 1, 5, 6, 
                // Src: (SIst_local v2i32:v2i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>><<P:Predicate_si_store_local_align8>> - Complexity = 113
                // Dst: (DS_WRITE_B64 ?:i32:$ptr, ?:v2i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*2254*/      /*Scope*/ 49|128,3/*433*/, /*->2689*/
/*2256*/        OPC_RecordChild1, // #1 = $vdata
/*2257*/        OPC_Scope, 6|128,2/*262*/, /*->2522*/ // 3 children in Scope
/*2260*/          OPC_CheckChild1Type, MVT::i32,
/*2262*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2263*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*2265*/          OPC_Scope, 52, /*->2319*/ // 6 children in Scope
/*2267*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*2269*/            OPC_Scope, 23, /*->2294*/ // 2 children in Scope
/*2271*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*2273*/              OPC_CheckPredicate, 25, // Predicate_truncstorei8_global
/*2275*/              OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2277*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2280*/              OPC_EmitMergeInputChains1_0,
/*2281*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_BYTE_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2294*/            /*Scope*/ 23, /*->2318*/
/*2295*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*2297*/              OPC_CheckPredicate, 25, // Predicate_truncstorei16_global
/*2299*/              OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2301*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2304*/              OPC_EmitMergeInputChains1_0,
/*2305*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_SHORT_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2318*/            0, /*End of Scope*/
/*2319*/          /*Scope*/ 23, /*->2343*/
/*2320*/            OPC_CheckPredicate, 27, // Predicate_store
/*2322*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*2324*/            OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2326*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2329*/            OPC_EmitMergeInputChains1_0,
/*2330*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2343*/          /*Scope*/ 50, /*->2394*/
/*2344*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*2346*/            OPC_Scope, 22, /*->2370*/ // 2 children in Scope
/*2348*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*2350*/              OPC_CheckPredicate, 25, // Predicate_truncstorei8_global
/*2352*/              OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2354*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*2357*/              OPC_EmitMergeInputChains1_0,
/*2358*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_BYTE_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2370*/            /*Scope*/ 22, /*->2393*/
/*2371*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*2373*/              OPC_CheckPredicate, 25, // Predicate_truncstorei16_global
/*2375*/              OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2377*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*2380*/              OPC_EmitMergeInputChains1_0,
/*2381*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_SHORT_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2393*/            0, /*End of Scope*/
/*2394*/          /*Scope*/ 22, /*->2417*/
/*2395*/            OPC_CheckPredicate, 27, // Predicate_store
/*2397*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*2399*/            OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2401*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*2404*/            OPC_EmitMergeInputChains1_0,
/*2405*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORD_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2417*/          /*Scope*/ 70, /*->2488*/
/*2418*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*2420*/            OPC_Scope, 32, /*->2454*/ // 2 children in Scope
/*2422*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*2424*/              OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*2426*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2428*/              OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*2431*/              OPC_EmitMergeInputChains1_0,
/*2432*/              OPC_EmitInteger, MVT::i1, 0, 
/*2435*/              OPC_EmitInteger, MVT::i1, 0, 
/*2438*/              OPC_EmitInteger, MVT::i1, 0, 
/*2441*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2454*/            /*Scope*/ 32, /*->2487*/
/*2455*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*2457*/              OPC_CheckPredicate, 9, // Predicate_truncstorei16_private
/*2459*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2461*/              OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*2464*/              OPC_EmitMergeInputChains1_0,
/*2465*/              OPC_EmitInteger, MVT::i1, 0, 
/*2468*/              OPC_EmitInteger, MVT::i1, 0, 
/*2471*/              OPC_EmitInteger, MVT::i1, 0, 
/*2474*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2487*/            0, /*End of Scope*/
/*2488*/          /*Scope*/ 32, /*->2521*/
/*2489*/            OPC_CheckPredicate, 27, // Predicate_store
/*2491*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*2493*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2495*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*2498*/            OPC_EmitMergeInputChains1_0,
/*2499*/            OPC_EmitInteger, MVT::i1, 0, 
/*2502*/            OPC_EmitInteger, MVT::i1, 0, 
/*2505*/            OPC_EmitInteger, MVT::i1, 0, 
/*2508*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORD_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2521*/          0, /*End of Scope*/
/*2522*/        /*Scope*/ 82, /*->2605*/
/*2523*/          OPC_CheckChild1Type, MVT::v2i32,
/*2525*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2526*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*2528*/          OPC_CheckPredicate, 27, // Predicate_store
/*2530*/          OPC_Scope, 41, /*->2573*/ // 2 children in Scope
/*2532*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*2534*/            OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2536*/            OPC_Scope, 17, /*->2555*/ // 2 children in Scope
/*2538*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2541*/              OPC_EmitMergeInputChains1_0,
/*2542*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st v2i32:v2i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX2_ADDR64 v2i32:v2i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2555*/            /*Scope*/ 16, /*->2572*/
/*2556*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*2559*/              OPC_EmitMergeInputChains1_0,
/*2560*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st v2i32:v2i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                      // Dst: (BUFFER_STORE_DWORDX2_OFFSET v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2572*/            0, /*End of Scope*/
/*2573*/          /*Scope*/ 30, /*->2604*/
/*2574*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*2576*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2578*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*2581*/            OPC_EmitMergeInputChains1_0,
/*2582*/            OPC_EmitInteger, MVT::i1, 0, 
/*2585*/            OPC_EmitInteger, MVT::i1, 0, 
/*2588*/            OPC_EmitInteger, MVT::i1, 0, 
/*2591*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v2i32:v2i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX2_OFFEN ?:v2i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2604*/          0, /*End of Scope*/
/*2605*/        /*Scope*/ 82, /*->2688*/
/*2606*/          OPC_CheckChild1Type, MVT::v4i32,
/*2608*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2609*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*2611*/          OPC_CheckPredicate, 27, // Predicate_store
/*2613*/          OPC_Scope, 41, /*->2656*/ // 2 children in Scope
/*2615*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*2617*/            OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2619*/            OPC_Scope, 17, /*->2638*/ // 2 children in Scope
/*2621*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2624*/              OPC_EmitMergeInputChains1_0,
/*2625*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st v4i32:v4i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX4_ADDR64 v4i32:v4i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2638*/            /*Scope*/ 16, /*->2655*/
/*2639*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*2642*/              OPC_EmitMergeInputChains1_0,
/*2643*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st v4i32:v4i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                      // Dst: (BUFFER_STORE_DWORDX4_OFFSET v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2655*/            0, /*End of Scope*/
/*2656*/          /*Scope*/ 30, /*->2687*/
/*2657*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*2659*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2661*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*2664*/            OPC_EmitMergeInputChains1_0,
/*2665*/            OPC_EmitInteger, MVT::i1, 0, 
/*2668*/            OPC_EmitInteger, MVT::i1, 0, 
/*2671*/            OPC_EmitInteger, MVT::i1, 0, 
/*2674*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v4i32:v4i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX4_OFFEN ?:v4i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2687*/          0, /*End of Scope*/
/*2688*/        0, /*End of Scope*/
/*2689*/      /*Scope*/ 11|128,1/*139*/, /*->2830*/
/*2691*/        OPC_CaptureGlueInput,
/*2692*/        OPC_RecordChild1, // #1 = $value
/*2693*/        OPC_Scope, 49, /*->2744*/ // 2 children in Scope
/*2695*/          OPC_CheckChild1Type, MVT::v2i32,
/*2697*/          OPC_RecordChild2, // #2 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*2698*/          OPC_CheckPredicate, 20, // Predicate_si_st_local
/*2700*/          OPC_CheckPredicate, 21, // Predicate_si_store_local
/*2702*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2704*/          OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS64Bit4ByteAligned:$ #3 #4 #5
/*2707*/          OPC_EmitMergeInputChains1_0,
/*2708*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*2711*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7
/*2719*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*2722*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 1, 8,  // Results = #9
/*2730*/          OPC_EmitInteger, MVT::i1, 0, 
/*2733*/          OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      6/*#Ops*/, 3, 7, 9, 4, 5, 10, 
                  // Src: (SIst_local v2i32:v2i32:$value, (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 16
                  // Dst: (DS_WRITE2_B32 ?:i32:$ptr, (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub0:i32), (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub1:i32), ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*2744*/        /*Scope*/ 84, /*->2829*/
/*2745*/          OPC_CheckChild1Type, MVT::i32,
/*2747*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*2748*/          OPC_CheckPredicate, 20, // Predicate_si_st_local
/*2750*/          OPC_Scope, 52, /*->2804*/ // 2 children in Scope
/*2752*/            OPC_CheckPredicate, 23, // Predicate_si_truncstore_local
/*2754*/            OPC_Scope, 23, /*->2779*/ // 2 children in Scope
/*2756*/              OPC_CheckPredicate, 24, // Predicate_si_truncstore_local_i8
/*2758*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2760*/              OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*2763*/              OPC_EmitMergeInputChains1_0,
/*2764*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*2767*/              OPC_EmitInteger, MVT::i1, 0, 
/*2770*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i8>> - Complexity = 13
                      // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*2779*/            /*Scope*/ 23, /*->2803*/
/*2780*/              OPC_CheckPredicate, 26, // Predicate_si_truncstore_local_i16
/*2782*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2784*/              OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*2787*/              OPC_EmitMergeInputChains1_0,
/*2788*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*2791*/              OPC_EmitInteger, MVT::i1, 0, 
/*2794*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i16>> - Complexity = 13
                      // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*2803*/            0, /*End of Scope*/
/*2804*/          /*Scope*/ 23, /*->2828*/
/*2805*/            OPC_CheckPredicate, 21, // Predicate_si_store_local
/*2807*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2809*/            OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*2812*/            OPC_EmitMergeInputChains1_0,
/*2813*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*2816*/            OPC_EmitInteger, MVT::i1, 0, 
/*2819*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*2828*/          0, /*End of Scope*/
/*2829*/        0, /*End of Scope*/
/*2830*/      /*Scope*/ 96|128,3/*480*/, /*->3312*/
/*2832*/        OPC_RecordChild1, // #1 = $src1
/*2833*/        OPC_Scope, 71|128,2/*327*/, /*->3163*/ // 3 children in Scope
/*2836*/          OPC_CheckChild1Type, MVT::i32,
/*2838*/          OPC_RecordChild2, // #2 = $src0
/*2839*/          OPC_Scope, 99|128,1/*227*/, /*->3069*/ // 2 children in Scope
/*2842*/            OPC_CheckChild2Type, MVT::i32,
/*2844*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*2846*/            OPC_Scope, 60, /*->2908*/ // 3 children in Scope
/*2848*/              OPC_CheckPredicate, 27, // Predicate_store
/*2850*/              OPC_CheckPredicate, 18, // Predicate_local_store
/*2852*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2854*/              OPC_EmitMergeInputChains1_0,
/*2855*/              OPC_EmitInteger, MVT::i32, 0, 
/*2858*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2870*/              OPC_EmitInteger, MVT::i32, 0, 
/*2873*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2885*/              OPC_EmitInteger, MVT::i32, 1, 
/*2888*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*2891*/              OPC_EmitInteger, MVT::i32, 0, 
/*2894*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st R600_Reg32:i32:$src1, R600_Reg32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 4
                      // Dst: (LDS_WRITE R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*2908*/            /*Scope*/ 126, /*->3035*/
/*2909*/              OPC_CheckPredicate, 23, // Predicate_truncstore
/*2911*/              OPC_Scope, 60, /*->2973*/ // 2 children in Scope
/*2913*/                OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*2915*/                OPC_CheckPredicate, 18, // Predicate_truncstorei8_local
/*2917*/                OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2919*/                OPC_EmitMergeInputChains1_0,
/*2920*/                OPC_EmitInteger, MVT::i32, 0, 
/*2923*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2935*/                OPC_EmitInteger, MVT::i32, 0, 
/*2938*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2950*/                OPC_EmitInteger, MVT::i32, 1, 
/*2953*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*2956*/                OPC_EmitInteger, MVT::i32, 0, 
/*2959*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_BYTE_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 4
                        // Dst: (LDS_BYTE_WRITE i32:i32:$src0, i32:i32:$src1)
/*2973*/              /*Scope*/ 60, /*->3034*/
/*2974*/                OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*2976*/                OPC_CheckPredicate, 18, // Predicate_truncstorei16_local
/*2978*/                OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*2980*/                OPC_EmitMergeInputChains1_0,
/*2981*/                OPC_EmitInteger, MVT::i32, 0, 
/*2984*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2996*/                OPC_EmitInteger, MVT::i32, 0, 
/*2999*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3011*/                OPC_EmitInteger, MVT::i32, 1, 
/*3014*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3017*/                OPC_EmitInteger, MVT::i32, 0, 
/*3020*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_SHORT_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 4
                        // Dst: (LDS_SHORT_WRITE i32:i32:$src0, i32:i32:$src1)
/*3034*/              0, /*End of Scope*/
/*3035*/            /*Scope*/ 32, /*->3068*/
/*3036*/              OPC_CheckPredicate, 27, // Predicate_store
/*3038*/              OPC_CheckPredicate, 25, // Predicate_global_store
/*3040*/              OPC_Scope, 10, /*->3052*/ // 2 children in Scope
/*3042*/                OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*3044*/                OPC_EmitMergeInputChains1_0,
/*3045*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD32), 0|OPFL_Chain|OPFL_MemRefs,
                            2/*#Ops*/, 1, 2, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_STORE_DWORD32 i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*3052*/              /*Scope*/ 14, /*->3067*/
/*3053*/                OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3055*/                OPC_EmitMergeInputChains1_0,
/*3056*/                OPC_EmitInteger, MVT::i32, 0, 
/*3059*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            3/*#Ops*/, 1, 2, 3, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_WRITE_CACHELESS_32_eg i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*3067*/              0, /*End of Scope*/
/*3068*/            0, /*End of Scope*/
/*3069*/          /*Scope*/ 92, /*->3162*/
/*3070*/            OPC_CheckChild2Type, MVT::i64,
/*3072*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3074*/            OPC_Scope, 58, /*->3134*/ // 2 children in Scope
/*3076*/              OPC_CheckPredicate, 23, // Predicate_truncstore
/*3078*/              OPC_Scope, 26, /*->3106*/ // 2 children in Scope
/*3080*/                OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3082*/                OPC_CheckPredicate, 28, // Predicate_flat_truncstorei8
/*3084*/                OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3086*/                OPC_EmitMergeInputChains1_0,
/*3087*/                OPC_EmitInteger, MVT::i1, 0, 
/*3090*/                OPC_EmitInteger, MVT::i1, 0, 
/*3093*/                OPC_EmitInteger, MVT::i1, 0, 
/*3096*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 2, 1, 3, 4, 5, 
                        // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_flat_truncstorei8>> - Complexity = 4
                        // Dst: (FLAT_STORE_BYTE ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1, 0:i1)
/*3106*/              /*Scope*/ 26, /*->3133*/
/*3107*/                OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3109*/                OPC_CheckPredicate, 28, // Predicate_flat_truncstorei16
/*3111*/                OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3113*/                OPC_EmitMergeInputChains1_0,
/*3114*/                OPC_EmitInteger, MVT::i1, 0, 
/*3117*/                OPC_EmitInteger, MVT::i1, 0, 
/*3120*/                OPC_EmitInteger, MVT::i1, 0, 
/*3123*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 2, 1, 3, 4, 5, 
                        // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_flat_truncstorei16>> - Complexity = 4
                        // Dst: (FLAT_STORE_SHORT ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1, 0:i1)
/*3133*/              0, /*End of Scope*/
/*3134*/            /*Scope*/ 26, /*->3161*/
/*3135*/              OPC_CheckPredicate, 27, // Predicate_store
/*3137*/              OPC_CheckPredicate, 28, // Predicate_flat_store
/*3139*/              OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3141*/              OPC_EmitMergeInputChains1_0,
/*3142*/              OPC_EmitInteger, MVT::i1, 0, 
/*3145*/              OPC_EmitInteger, MVT::i1, 0, 
/*3148*/              OPC_EmitInteger, MVT::i1, 0, 
/*3151*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 2, 1, 3, 4, 5, 
                      // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORD ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1, 0:i1)
/*3161*/            0, /*End of Scope*/
/*3162*/          0, /*End of Scope*/
/*3163*/        /*Scope*/ 73, /*->3237*/
/*3164*/          OPC_CheckChild1Type, MVT::v2i32,
/*3166*/          OPC_RecordChild2, // #2 = $index_gpr
/*3167*/          OPC_Scope, 36, /*->3205*/ // 2 children in Scope
/*3169*/            OPC_CheckChild2Type, MVT::i32,
/*3171*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3173*/            OPC_CheckPredicate, 27, // Predicate_store
/*3175*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3177*/            OPC_Scope, 10, /*->3189*/ // 2 children in Scope
/*3179*/              OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*3181*/              OPC_EmitMergeInputChains1_0,
/*3182*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD64), 0|OPFL_Chain|OPFL_MemRefs,
                          2/*#Ops*/, 1, 2, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD64 v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*3189*/            /*Scope*/ 14, /*->3204*/
/*3190*/              OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3192*/              OPC_EmitMergeInputChains1_0,
/*3193*/              OPC_EmitInteger, MVT::i32, 0, 
/*3196*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_64_eg v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*3204*/            0, /*End of Scope*/
/*3205*/          /*Scope*/ 30, /*->3236*/
/*3206*/            OPC_CheckChild2Type, MVT::i64,
/*3208*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3210*/            OPC_CheckPredicate, 27, // Predicate_store
/*3212*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*3214*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3216*/            OPC_EmitMergeInputChains1_0,
/*3217*/            OPC_EmitInteger, MVT::i1, 0, 
/*3220*/            OPC_EmitInteger, MVT::i1, 0, 
/*3223*/            OPC_EmitInteger, MVT::i1, 0, 
/*3226*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 2, 1, 3, 4, 5, 
                    // Src: (st v2i32:v2i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_DWORDX2 ?:i64:$addr, ?:v2i32:$data, 0:i1, 0:i1, 0:i1)
/*3236*/          0, /*End of Scope*/
/*3237*/        /*Scope*/ 73, /*->3311*/
/*3238*/          OPC_CheckChild1Type, MVT::v4i32,
/*3240*/          OPC_RecordChild2, // #2 = $index_gpr
/*3241*/          OPC_Scope, 36, /*->3279*/ // 2 children in Scope
/*3243*/            OPC_CheckChild2Type, MVT::i32,
/*3245*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3247*/            OPC_CheckPredicate, 27, // Predicate_store
/*3249*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3251*/            OPC_Scope, 10, /*->3263*/ // 2 children in Scope
/*3253*/              OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*3255*/              OPC_EmitMergeInputChains1_0,
/*3256*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD128), 0|OPFL_Chain|OPFL_MemRefs,
                          2/*#Ops*/, 1, 2, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD128 v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*3263*/            /*Scope*/ 14, /*->3278*/
/*3264*/              OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3266*/              OPC_EmitMergeInputChains1_0,
/*3267*/              OPC_EmitInteger, MVT::i32, 0, 
/*3270*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_128_eg v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*3278*/            0, /*End of Scope*/
/*3279*/          /*Scope*/ 30, /*->3310*/
/*3280*/            OPC_CheckChild2Type, MVT::i64,
/*3282*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3284*/            OPC_CheckPredicate, 27, // Predicate_store
/*3286*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*3288*/            OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3290*/            OPC_EmitMergeInputChains1_0,
/*3291*/            OPC_EmitInteger, MVT::i1, 0, 
/*3294*/            OPC_EmitInteger, MVT::i1, 0, 
/*3297*/            OPC_EmitInteger, MVT::i1, 0, 
/*3300*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 2, 1, 3, 4, 5, 
                    // Src: (st v4i32:v4i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_DWORDX4 ?:i64:$addr, ?:v4i32:$data, 0:i1, 0:i1, 0:i1)
/*3310*/          0, /*End of Scope*/
/*3311*/        0, /*End of Scope*/
/*3312*/      0, /*End of Scope*/
/*3313*/    /*SwitchOpcode*/ 3|128,54/*6915*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->10232
/*3317*/      OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*3318*/      OPC_Scope, 53|128,5/*693*/, /*->4014*/ // 37 children in Scope
/*3321*/        OPC_CheckChild1Integer, 76|128,47/*6092*/, 
/*3324*/        OPC_RecordChild2, // #1 = $rsrc
/*3325*/        OPC_CheckChild2Type, MVT::v4i32,
/*3327*/        OPC_Scope, 72, /*->3401*/ // 4 children in Scope
/*3329*/          OPC_MoveChild3,
/*3330*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3333*/          OPC_CheckType, MVT::i32,
/*3335*/          OPC_MoveParent,
/*3336*/          OPC_RecordChild4, // #2 = $soffset
/*3337*/          OPC_RecordChild5, // #3 = $offset
/*3338*/          OPC_MoveChild5,
/*3339*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3342*/          OPC_MoveParent,
/*3343*/          OPC_MoveChild6,
/*3344*/          OPC_CheckInteger, 0, 
/*3346*/          OPC_MoveParent,
/*3347*/          OPC_MoveChild7,
/*3348*/          OPC_CheckInteger, 0, 
/*3350*/          OPC_MoveParent,
/*3351*/          OPC_MoveChild, 8,
/*3353*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3356*/          OPC_RecordNode, // #4 = $glc
/*3357*/          OPC_MoveParent,
/*3358*/          OPC_MoveChild, 9,
/*3360*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3363*/          OPC_RecordNode, // #5 = $slc
/*3364*/          OPC_MoveParent,
/*3365*/          OPC_MoveChild, 10,
/*3367*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3370*/          OPC_RecordNode, // #6 = $tfe
/*3371*/          OPC_MoveParent,
/*3372*/          OPC_CheckType, MVT::i32,
/*3374*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3376*/          OPC_EmitMergeInputChains1_0,
/*3377*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3380*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*3383*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3386*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3389*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain,
                      MVT::i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 6092:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3401*/        /*Scope*/ 76|128,1/*204*/, /*->3607*/
/*3403*/          OPC_RecordChild3, // #2 = $vaddr
/*3404*/          OPC_Scope, 2|128,1/*130*/, /*->3537*/ // 2 children in Scope
/*3407*/            OPC_CheckChild3Type, MVT::i32,
/*3409*/            OPC_RecordChild4, // #3 = $soffset
/*3410*/            OPC_RecordChild5, // #4 = $offset
/*3411*/            OPC_MoveChild5,
/*3412*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3415*/            OPC_MoveParent,
/*3416*/            OPC_MoveChild6,
/*3417*/            OPC_Scope, 58, /*->3477*/ // 2 children in Scope
/*3419*/              OPC_CheckInteger, 1, 
/*3421*/              OPC_MoveParent,
/*3422*/              OPC_MoveChild7,
/*3423*/              OPC_CheckInteger, 0, 
/*3425*/              OPC_MoveParent,
/*3426*/              OPC_MoveChild, 8,
/*3428*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3431*/              OPC_RecordNode, // #5 = $glc
/*3432*/              OPC_MoveParent,
/*3433*/              OPC_MoveChild, 9,
/*3435*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3438*/              OPC_RecordNode, // #6 = $slc
/*3439*/              OPC_MoveParent,
/*3440*/              OPC_MoveChild, 10,
/*3442*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3445*/              OPC_RecordNode, // #7 = $tfe
/*3446*/              OPC_MoveParent,
/*3447*/              OPC_CheckType, MVT::i32,
/*3449*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3451*/              OPC_EmitMergeInputChains1_0,
/*3452*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3455*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3458*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3461*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*3464*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain,
                          MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 6092:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3477*/            /*Scope*/ 58, /*->3536*/
/*3478*/              OPC_CheckInteger, 0, 
/*3480*/              OPC_MoveParent,
/*3481*/              OPC_MoveChild7,
/*3482*/              OPC_CheckInteger, 1, 
/*3484*/              OPC_MoveParent,
/*3485*/              OPC_MoveChild, 8,
/*3487*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3490*/              OPC_RecordNode, // #5 = $glc
/*3491*/              OPC_MoveParent,
/*3492*/              OPC_MoveChild, 9,
/*3494*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3497*/              OPC_RecordNode, // #6 = $slc
/*3498*/              OPC_MoveParent,
/*3499*/              OPC_MoveChild, 10,
/*3501*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3504*/              OPC_RecordNode, // #7 = $tfe
/*3505*/              OPC_MoveParent,
/*3506*/              OPC_CheckType, MVT::i32,
/*3508*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3510*/              OPC_EmitMergeInputChains1_0,
/*3511*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3514*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3517*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3520*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*3523*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain,
                          MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 6092:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_IDXEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3536*/            0, /*End of Scope*/
/*3537*/          /*Scope*/ 68, /*->3606*/
/*3538*/            OPC_CheckChild3Type, MVT::v2i32,
/*3540*/            OPC_RecordChild4, // #3 = $soffset
/*3541*/            OPC_RecordChild5, // #4 = $offset
/*3542*/            OPC_MoveChild5,
/*3543*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3546*/            OPC_MoveParent,
/*3547*/            OPC_MoveChild6,
/*3548*/            OPC_CheckInteger, 1, 
/*3550*/            OPC_MoveParent,
/*3551*/            OPC_MoveChild7,
/*3552*/            OPC_CheckInteger, 1, 
/*3554*/            OPC_MoveParent,
/*3555*/            OPC_MoveChild, 8,
/*3557*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3560*/            OPC_RecordNode, // #5 = $glc
/*3561*/            OPC_MoveParent,
/*3562*/            OPC_MoveChild, 9,
/*3564*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3567*/            OPC_RecordNode, // #6 = $slc
/*3568*/            OPC_MoveParent,
/*3569*/            OPC_MoveChild, 10,
/*3571*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3574*/            OPC_RecordNode, // #7 = $tfe
/*3575*/            OPC_MoveParent,
/*3576*/            OPC_CheckType, MVT::i32,
/*3578*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3580*/            OPC_EmitMergeInputChains1_0,
/*3581*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3584*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3587*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3590*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*3593*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:i32 6092:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                    // Dst: (BUFFER_LOAD_DWORD_BOTHEN:i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3606*/          0, /*End of Scope*/
/*3607*/        /*Scope*/ 103, /*->3711*/
/*3608*/          OPC_MoveChild3,
/*3609*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3612*/          OPC_CheckType, MVT::i32,
/*3614*/          OPC_MoveParent,
/*3615*/          OPC_RecordChild4, // #2 = $soffset
/*3616*/          OPC_RecordChild5, // #3 = $offset
/*3617*/          OPC_MoveChild5,
/*3618*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3621*/          OPC_MoveParent,
/*3622*/          OPC_MoveChild6,
/*3623*/          OPC_CheckInteger, 0, 
/*3625*/          OPC_MoveParent,
/*3626*/          OPC_MoveChild7,
/*3627*/          OPC_CheckInteger, 0, 
/*3629*/          OPC_MoveParent,
/*3630*/          OPC_MoveChild, 8,
/*3632*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3635*/          OPC_RecordNode, // #4 = $glc
/*3636*/          OPC_MoveParent,
/*3637*/          OPC_MoveChild, 9,
/*3639*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3642*/          OPC_RecordNode, // #5 = $slc
/*3643*/          OPC_MoveParent,
/*3644*/          OPC_MoveChild, 10,
/*3646*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3649*/          OPC_RecordNode, // #6 = $tfe
/*3650*/          OPC_MoveParent,
/*3651*/          OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->3681
/*3654*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3656*/            OPC_EmitMergeInputChains1_0,
/*3657*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3660*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*3663*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3666*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3669*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain,
                        MVT::v2i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v2i32 6092:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3681*/          /*SwitchType*/ 27, MVT::v4i32,// ->3710
/*3683*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3685*/            OPC_EmitMergeInputChains1_0,
/*3686*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3689*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*3692*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3695*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3698*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain,
                        MVT::v4i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v4i32 6092:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3710*/          0, // EndSwitchType
/*3711*/        /*Scope*/ 44|128,2/*300*/, /*->4013*/
/*3713*/          OPC_RecordChild3, // #2 = $vaddr
/*3714*/          OPC_Scope, 66|128,1/*194*/, /*->3911*/ // 2 children in Scope
/*3717*/            OPC_CheckChild3Type, MVT::i32,
/*3719*/            OPC_RecordChild4, // #3 = $soffset
/*3720*/            OPC_RecordChild5, // #4 = $offset
/*3721*/            OPC_MoveChild5,
/*3722*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3725*/            OPC_MoveParent,
/*3726*/            OPC_MoveChild6,
/*3727*/            OPC_Scope, 90, /*->3819*/ // 2 children in Scope
/*3729*/              OPC_CheckInteger, 1, 
/*3731*/              OPC_MoveParent,
/*3732*/              OPC_MoveChild7,
/*3733*/              OPC_CheckInteger, 0, 
/*3735*/              OPC_MoveParent,
/*3736*/              OPC_MoveChild, 8,
/*3738*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3741*/              OPC_RecordNode, // #5 = $glc
/*3742*/              OPC_MoveParent,
/*3743*/              OPC_MoveChild, 9,
/*3745*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3748*/              OPC_RecordNode, // #6 = $slc
/*3749*/              OPC_MoveParent,
/*3750*/              OPC_MoveChild, 10,
/*3752*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3755*/              OPC_RecordNode, // #7 = $tfe
/*3756*/              OPC_MoveParent,
/*3757*/              OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->3788
/*3760*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3762*/                OPC_EmitMergeInputChains1_0,
/*3763*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3766*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3769*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3772*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*3775*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain,
                            MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 6092:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3788*/              /*SwitchType*/ 28, MVT::v4i32,// ->3818
/*3790*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3792*/                OPC_EmitMergeInputChains1_0,
/*3793*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3796*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3799*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3802*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*3805*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain,
                            MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 6092:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3818*/              0, // EndSwitchType
/*3819*/            /*Scope*/ 90, /*->3910*/
/*3820*/              OPC_CheckInteger, 0, 
/*3822*/              OPC_MoveParent,
/*3823*/              OPC_MoveChild7,
/*3824*/              OPC_CheckInteger, 1, 
/*3826*/              OPC_MoveParent,
/*3827*/              OPC_MoveChild, 8,
/*3829*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3832*/              OPC_RecordNode, // #5 = $glc
/*3833*/              OPC_MoveParent,
/*3834*/              OPC_MoveChild, 9,
/*3836*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3839*/              OPC_RecordNode, // #6 = $slc
/*3840*/              OPC_MoveParent,
/*3841*/              OPC_MoveChild, 10,
/*3843*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3846*/              OPC_RecordNode, // #7 = $tfe
/*3847*/              OPC_MoveParent,
/*3848*/              OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->3879
/*3851*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3853*/                OPC_EmitMergeInputChains1_0,
/*3854*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3857*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3860*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3863*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*3866*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain,
                            MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 6092:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3879*/              /*SwitchType*/ 28, MVT::v4i32,// ->3909
/*3881*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3883*/                OPC_EmitMergeInputChains1_0,
/*3884*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3887*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3890*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3893*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*3896*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain,
                            MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 6092:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3909*/              0, // EndSwitchType
/*3910*/            0, /*End of Scope*/
/*3911*/          /*Scope*/ 100, /*->4012*/
/*3912*/            OPC_CheckChild3Type, MVT::v2i32,
/*3914*/            OPC_RecordChild4, // #3 = $soffset
/*3915*/            OPC_RecordChild5, // #4 = $offset
/*3916*/            OPC_MoveChild5,
/*3917*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3920*/            OPC_MoveParent,
/*3921*/            OPC_MoveChild6,
/*3922*/            OPC_CheckInteger, 1, 
/*3924*/            OPC_MoveParent,
/*3925*/            OPC_MoveChild7,
/*3926*/            OPC_CheckInteger, 1, 
/*3928*/            OPC_MoveParent,
/*3929*/            OPC_MoveChild, 8,
/*3931*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3934*/            OPC_RecordNode, // #5 = $glc
/*3935*/            OPC_MoveParent,
/*3936*/            OPC_MoveChild, 9,
/*3938*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3941*/            OPC_RecordNode, // #6 = $slc
/*3942*/            OPC_MoveParent,
/*3943*/            OPC_MoveChild, 10,
/*3945*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3948*/            OPC_RecordNode, // #7 = $tfe
/*3949*/            OPC_MoveParent,
/*3950*/            OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->3981
/*3953*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3955*/              OPC_EmitMergeInputChains1_0,
/*3956*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3959*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3962*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3965*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*3968*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain,
                          MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2i32 6092:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*3981*/            /*SwitchType*/ 28, MVT::v4i32,// ->4011
/*3983*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3985*/              OPC_EmitMergeInputChains1_0,
/*3986*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3989*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*3992*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*3995*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*3998*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain,
                          MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4i32 6092:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4011*/            0, // EndSwitchType
/*4012*/          0, /*End of Scope*/
/*4013*/        0, /*End of Scope*/
/*4014*/      /*Scope*/ 17|128,1/*145*/, /*->4161*/
/*4016*/        OPC_CheckChild1Integer, 68|128,2/*324*/, 
/*4019*/        OPC_RecordChild2, // #1 = $vdata_in
/*4020*/        OPC_RecordChild3, // #2 = $rsrc
/*4021*/        OPC_Scope, 58, /*->4081*/ // 2 children in Scope
/*4023*/          OPC_CheckChild4Integer, 0, 
/*4025*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*4026*/          OPC_RecordChild6, // #4 = $slc
/*4027*/          OPC_MoveChild6,
/*4028*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4031*/          OPC_MoveParent,
/*4032*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4034*/          OPC_Scope, 22, /*->4058*/ // 2 children in Scope
/*4036*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*4039*/            OPC_EmitMergeInputChains1_0,
/*4040*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*4043*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4046*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 324:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4058*/          /*Scope*/ 21, /*->4080*/
/*4059*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*4062*/            OPC_EmitMergeInputChains1_0,
/*4063*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*4066*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4069*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 324:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4080*/          0, /*End of Scope*/
/*4081*/        /*Scope*/ 78, /*->4160*/
/*4082*/          OPC_RecordChild4, // #3 = $vindex
/*4083*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*4084*/          OPC_RecordChild6, // #5 = $slc
/*4085*/          OPC_MoveChild6,
/*4086*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4089*/          OPC_MoveParent,
/*4090*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4092*/          OPC_Scope, 42, /*->4136*/ // 2 children in Scope
/*4094*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*4097*/            OPC_EmitMergeInputChains1_0,
/*4098*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*4101*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*4104*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*4107*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*4118*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*4121*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4124*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 324:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4136*/          /*Scope*/ 22, /*->4159*/
/*4137*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*4140*/            OPC_EmitMergeInputChains1_0,
/*4141*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*4144*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4147*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 324:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4159*/          0, /*End of Scope*/
/*4160*/        0, /*End of Scope*/
/*4161*/      /*Scope*/ 17|128,1/*145*/, /*->4308*/
/*4163*/        OPC_CheckChild1Integer, 61|128,2/*317*/, 
/*4166*/        OPC_RecordChild2, // #1 = $vdata_in
/*4167*/        OPC_RecordChild3, // #2 = $rsrc
/*4168*/        OPC_Scope, 58, /*->4228*/ // 2 children in Scope
/*4170*/          OPC_CheckChild4Integer, 0, 
/*4172*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*4173*/          OPC_RecordChild6, // #4 = $slc
/*4174*/          OPC_MoveChild6,
/*4175*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4178*/          OPC_MoveParent,
/*4179*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4181*/          OPC_Scope, 22, /*->4205*/ // 2 children in Scope
/*4183*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*4186*/            OPC_EmitMergeInputChains1_0,
/*4187*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*4190*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4193*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 317:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4205*/          /*Scope*/ 21, /*->4227*/
/*4206*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*4209*/            OPC_EmitMergeInputChains1_0,
/*4210*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*4213*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4216*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 317:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4227*/          0, /*End of Scope*/
/*4228*/        /*Scope*/ 78, /*->4307*/
/*4229*/          OPC_RecordChild4, // #3 = $vindex
/*4230*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*4231*/          OPC_RecordChild6, // #5 = $slc
/*4232*/          OPC_MoveChild6,
/*4233*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4236*/          OPC_MoveParent,
/*4237*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4239*/          OPC_Scope, 42, /*->4283*/ // 2 children in Scope
/*4241*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*4244*/            OPC_EmitMergeInputChains1_0,
/*4245*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*4248*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*4251*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*4254*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*4265*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*4268*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4271*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 317:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4283*/          /*Scope*/ 22, /*->4306*/
/*4284*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*4287*/            OPC_EmitMergeInputChains1_0,
/*4288*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*4291*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4294*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 317:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4306*/          0, /*End of Scope*/
/*4307*/        0, /*End of Scope*/
/*4308*/      /*Scope*/ 17|128,1/*145*/, /*->4455*/
/*4310*/        OPC_CheckChild1Integer, 67|128,2/*323*/, 
/*4313*/        OPC_RecordChild2, // #1 = $vdata_in
/*4314*/        OPC_RecordChild3, // #2 = $rsrc
/*4315*/        OPC_Scope, 58, /*->4375*/ // 2 children in Scope
/*4317*/          OPC_CheckChild4Integer, 0, 
/*4319*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*4320*/          OPC_RecordChild6, // #4 = $slc
/*4321*/          OPC_MoveChild6,
/*4322*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4325*/          OPC_MoveParent,
/*4326*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4328*/          OPC_Scope, 22, /*->4352*/ // 2 children in Scope
/*4330*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*4333*/            OPC_EmitMergeInputChains1_0,
/*4334*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*4337*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4340*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 323:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4352*/          /*Scope*/ 21, /*->4374*/
/*4353*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*4356*/            OPC_EmitMergeInputChains1_0,
/*4357*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*4360*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4363*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 323:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4374*/          0, /*End of Scope*/
/*4375*/        /*Scope*/ 78, /*->4454*/
/*4376*/          OPC_RecordChild4, // #3 = $vindex
/*4377*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*4378*/          OPC_RecordChild6, // #5 = $slc
/*4379*/          OPC_MoveChild6,
/*4380*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4383*/          OPC_MoveParent,
/*4384*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4386*/          OPC_Scope, 42, /*->4430*/ // 2 children in Scope
/*4388*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*4391*/            OPC_EmitMergeInputChains1_0,
/*4392*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*4395*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*4398*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*4401*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*4412*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*4415*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4418*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 323:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4430*/          /*Scope*/ 22, /*->4453*/
/*4431*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*4434*/            OPC_EmitMergeInputChains1_0,
/*4435*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*4438*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4441*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 323:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4453*/          0, /*End of Scope*/
/*4454*/        0, /*End of Scope*/
/*4455*/      /*Scope*/ 17|128,1/*145*/, /*->4602*/
/*4457*/        OPC_CheckChild1Integer, 66|128,2/*322*/, 
/*4460*/        OPC_RecordChild2, // #1 = $vdata_in
/*4461*/        OPC_RecordChild3, // #2 = $rsrc
/*4462*/        OPC_Scope, 58, /*->4522*/ // 2 children in Scope
/*4464*/          OPC_CheckChild4Integer, 0, 
/*4466*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*4467*/          OPC_RecordChild6, // #4 = $slc
/*4468*/          OPC_MoveChild6,
/*4469*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4472*/          OPC_MoveParent,
/*4473*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4475*/          OPC_Scope, 22, /*->4499*/ // 2 children in Scope
/*4477*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*4480*/            OPC_EmitMergeInputChains1_0,
/*4481*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*4484*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4487*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 322:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4499*/          /*Scope*/ 21, /*->4521*/
/*4500*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*4503*/            OPC_EmitMergeInputChains1_0,
/*4504*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*4507*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4510*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 322:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4521*/          0, /*End of Scope*/
/*4522*/        /*Scope*/ 78, /*->4601*/
/*4523*/          OPC_RecordChild4, // #3 = $vindex
/*4524*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*4525*/          OPC_RecordChild6, // #5 = $slc
/*4526*/          OPC_MoveChild6,
/*4527*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4530*/          OPC_MoveParent,
/*4531*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4533*/          OPC_Scope, 42, /*->4577*/ // 2 children in Scope
/*4535*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*4538*/            OPC_EmitMergeInputChains1_0,
/*4539*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*4542*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*4545*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*4548*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*4559*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*4562*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4565*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 322:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4577*/          /*Scope*/ 22, /*->4600*/
/*4578*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*4581*/            OPC_EmitMergeInputChains1_0,
/*4582*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*4585*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4588*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 322:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4600*/          0, /*End of Scope*/
/*4601*/        0, /*End of Scope*/
/*4602*/      /*Scope*/ 17|128,1/*145*/, /*->4749*/
/*4604*/        OPC_CheckChild1Integer, 70|128,2/*326*/, 
/*4607*/        OPC_RecordChild2, // #1 = $vdata_in
/*4608*/        OPC_RecordChild3, // #2 = $rsrc
/*4609*/        OPC_Scope, 58, /*->4669*/ // 2 children in Scope
/*4611*/          OPC_CheckChild4Integer, 0, 
/*4613*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*4614*/          OPC_RecordChild6, // #4 = $slc
/*4615*/          OPC_MoveChild6,
/*4616*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4619*/          OPC_MoveParent,
/*4620*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4622*/          OPC_Scope, 22, /*->4646*/ // 2 children in Scope
/*4624*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*4627*/            OPC_EmitMergeInputChains1_0,
/*4628*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*4631*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4634*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 326:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4646*/          /*Scope*/ 21, /*->4668*/
/*4647*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*4650*/            OPC_EmitMergeInputChains1_0,
/*4651*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*4654*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4657*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 326:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4668*/          0, /*End of Scope*/
/*4669*/        /*Scope*/ 78, /*->4748*/
/*4670*/          OPC_RecordChild4, // #3 = $vindex
/*4671*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*4672*/          OPC_RecordChild6, // #5 = $slc
/*4673*/          OPC_MoveChild6,
/*4674*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4677*/          OPC_MoveParent,
/*4678*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4680*/          OPC_Scope, 42, /*->4724*/ // 2 children in Scope
/*4682*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*4685*/            OPC_EmitMergeInputChains1_0,
/*4686*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*4689*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*4692*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*4695*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*4706*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*4709*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4712*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 326:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4724*/          /*Scope*/ 22, /*->4747*/
/*4725*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*4728*/            OPC_EmitMergeInputChains1_0,
/*4729*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*4732*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4735*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 326:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4747*/          0, /*End of Scope*/
/*4748*/        0, /*End of Scope*/
/*4749*/      /*Scope*/ 17|128,1/*145*/, /*->4896*/
/*4751*/        OPC_CheckChild1Integer, 65|128,2/*321*/, 
/*4754*/        OPC_RecordChild2, // #1 = $vdata_in
/*4755*/        OPC_RecordChild3, // #2 = $rsrc
/*4756*/        OPC_Scope, 58, /*->4816*/ // 2 children in Scope
/*4758*/          OPC_CheckChild4Integer, 0, 
/*4760*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*4761*/          OPC_RecordChild6, // #4 = $slc
/*4762*/          OPC_MoveChild6,
/*4763*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4766*/          OPC_MoveParent,
/*4767*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4769*/          OPC_Scope, 22, /*->4793*/ // 2 children in Scope
/*4771*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*4774*/            OPC_EmitMergeInputChains1_0,
/*4775*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*4778*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4781*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 321:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4793*/          /*Scope*/ 21, /*->4815*/
/*4794*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*4797*/            OPC_EmitMergeInputChains1_0,
/*4798*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*4801*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4804*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 321:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4815*/          0, /*End of Scope*/
/*4816*/        /*Scope*/ 78, /*->4895*/
/*4817*/          OPC_RecordChild4, // #3 = $vindex
/*4818*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*4819*/          OPC_RecordChild6, // #5 = $slc
/*4820*/          OPC_MoveChild6,
/*4821*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4824*/          OPC_MoveParent,
/*4825*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4827*/          OPC_Scope, 42, /*->4871*/ // 2 children in Scope
/*4829*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*4832*/            OPC_EmitMergeInputChains1_0,
/*4833*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*4836*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*4839*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*4842*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*4853*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*4856*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4859*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 321:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4871*/          /*Scope*/ 22, /*->4894*/
/*4872*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*4875*/            OPC_EmitMergeInputChains1_0,
/*4876*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*4879*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4882*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 321:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4894*/          0, /*End of Scope*/
/*4895*/        0, /*End of Scope*/
/*4896*/      /*Scope*/ 17|128,1/*145*/, /*->5043*/
/*4898*/        OPC_CheckChild1Integer, 69|128,2/*325*/, 
/*4901*/        OPC_RecordChild2, // #1 = $vdata_in
/*4902*/        OPC_RecordChild3, // #2 = $rsrc
/*4903*/        OPC_Scope, 58, /*->4963*/ // 2 children in Scope
/*4905*/          OPC_CheckChild4Integer, 0, 
/*4907*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*4908*/          OPC_RecordChild6, // #4 = $slc
/*4909*/          OPC_MoveChild6,
/*4910*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4913*/          OPC_MoveParent,
/*4914*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4916*/          OPC_Scope, 22, /*->4940*/ // 2 children in Scope
/*4918*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*4921*/            OPC_EmitMergeInputChains1_0,
/*4922*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*4925*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4928*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 325:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4940*/          /*Scope*/ 21, /*->4962*/
/*4941*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*4944*/            OPC_EmitMergeInputChains1_0,
/*4945*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*4948*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4951*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 325:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*4962*/          0, /*End of Scope*/
/*4963*/        /*Scope*/ 78, /*->5042*/
/*4964*/          OPC_RecordChild4, // #3 = $vindex
/*4965*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*4966*/          OPC_RecordChild6, // #5 = $slc
/*4967*/          OPC_MoveChild6,
/*4968*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4971*/          OPC_MoveParent,
/*4972*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4974*/          OPC_Scope, 42, /*->5018*/ // 2 children in Scope
/*4976*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*4979*/            OPC_EmitMergeInputChains1_0,
/*4980*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*4983*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*4986*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*4989*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5000*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5003*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5006*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 325:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5018*/          /*Scope*/ 22, /*->5041*/
/*5019*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5022*/            OPC_EmitMergeInputChains1_0,
/*5023*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5026*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5029*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 325:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5041*/          0, /*End of Scope*/
/*5042*/        0, /*End of Scope*/
/*5043*/      /*Scope*/ 17|128,1/*145*/, /*->5190*/
/*5045*/        OPC_CheckChild1Integer, 62|128,2/*318*/, 
/*5048*/        OPC_RecordChild2, // #1 = $vdata_in
/*5049*/        OPC_RecordChild3, // #2 = $rsrc
/*5050*/        OPC_Scope, 58, /*->5110*/ // 2 children in Scope
/*5052*/          OPC_CheckChild4Integer, 0, 
/*5054*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5055*/          OPC_RecordChild6, // #4 = $slc
/*5056*/          OPC_MoveChild6,
/*5057*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5060*/          OPC_MoveParent,
/*5061*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5063*/          OPC_Scope, 22, /*->5087*/ // 2 children in Scope
/*5065*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5068*/            OPC_EmitMergeInputChains1_0,
/*5069*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5072*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5075*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 318:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_AND_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5087*/          /*Scope*/ 21, /*->5109*/
/*5088*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5091*/            OPC_EmitMergeInputChains1_0,
/*5092*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5095*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5098*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 318:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5109*/          0, /*End of Scope*/
/*5110*/        /*Scope*/ 78, /*->5189*/
/*5111*/          OPC_RecordChild4, // #3 = $vindex
/*5112*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5113*/          OPC_RecordChild6, // #5 = $slc
/*5114*/          OPC_MoveChild6,
/*5115*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5118*/          OPC_MoveParent,
/*5119*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5121*/          OPC_Scope, 42, /*->5165*/ // 2 children in Scope
/*5123*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5126*/            OPC_EmitMergeInputChains1_0,
/*5127*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5130*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5133*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5136*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5147*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5150*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5153*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 318:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_AND_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5165*/          /*Scope*/ 22, /*->5188*/
/*5166*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5169*/            OPC_EmitMergeInputChains1_0,
/*5170*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5173*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5176*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 318:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_AND_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5188*/          0, /*End of Scope*/
/*5189*/        0, /*End of Scope*/
/*5190*/      /*Scope*/ 17|128,1/*145*/, /*->5337*/
/*5192*/        OPC_CheckChild1Integer, 64|128,2/*320*/, 
/*5195*/        OPC_RecordChild2, // #1 = $vdata_in
/*5196*/        OPC_RecordChild3, // #2 = $rsrc
/*5197*/        OPC_Scope, 58, /*->5257*/ // 2 children in Scope
/*5199*/          OPC_CheckChild4Integer, 0, 
/*5201*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5202*/          OPC_RecordChild6, // #4 = $slc
/*5203*/          OPC_MoveChild6,
/*5204*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5207*/          OPC_MoveParent,
/*5208*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5210*/          OPC_Scope, 22, /*->5234*/ // 2 children in Scope
/*5212*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5215*/            OPC_EmitMergeInputChains1_0,
/*5216*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5219*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5222*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 320:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_OR_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5234*/          /*Scope*/ 21, /*->5256*/
/*5235*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5238*/            OPC_EmitMergeInputChains1_0,
/*5239*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5242*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5245*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 320:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5256*/          0, /*End of Scope*/
/*5257*/        /*Scope*/ 78, /*->5336*/
/*5258*/          OPC_RecordChild4, // #3 = $vindex
/*5259*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5260*/          OPC_RecordChild6, // #5 = $slc
/*5261*/          OPC_MoveChild6,
/*5262*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5265*/          OPC_MoveParent,
/*5266*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5268*/          OPC_Scope, 42, /*->5312*/ // 2 children in Scope
/*5270*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5273*/            OPC_EmitMergeInputChains1_0,
/*5274*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5277*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5280*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5283*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5294*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5297*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5300*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 320:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_OR_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5312*/          /*Scope*/ 22, /*->5335*/
/*5313*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5316*/            OPC_EmitMergeInputChains1_0,
/*5317*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5320*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5323*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 320:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_OR_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5335*/          0, /*End of Scope*/
/*5336*/        0, /*End of Scope*/
/*5337*/      /*Scope*/ 17|128,1/*145*/, /*->5484*/
/*5339*/        OPC_CheckChild1Integer, 71|128,2/*327*/, 
/*5342*/        OPC_RecordChild2, // #1 = $vdata_in
/*5343*/        OPC_RecordChild3, // #2 = $rsrc
/*5344*/        OPC_Scope, 58, /*->5404*/ // 2 children in Scope
/*5346*/          OPC_CheckChild4Integer, 0, 
/*5348*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5349*/          OPC_RecordChild6, // #4 = $slc
/*5350*/          OPC_MoveChild6,
/*5351*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5354*/          OPC_MoveParent,
/*5355*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5357*/          OPC_Scope, 22, /*->5381*/ // 2 children in Scope
/*5359*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5362*/            OPC_EmitMergeInputChains1_0,
/*5363*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5366*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5369*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 327:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5381*/          /*Scope*/ 21, /*->5403*/
/*5382*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5385*/            OPC_EmitMergeInputChains1_0,
/*5386*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5389*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5392*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 327:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5403*/          0, /*End of Scope*/
/*5404*/        /*Scope*/ 78, /*->5483*/
/*5405*/          OPC_RecordChild4, // #3 = $vindex
/*5406*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5407*/          OPC_RecordChild6, // #5 = $slc
/*5408*/          OPC_MoveChild6,
/*5409*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5412*/          OPC_MoveParent,
/*5413*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5415*/          OPC_Scope, 42, /*->5459*/ // 2 children in Scope
/*5417*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5420*/            OPC_EmitMergeInputChains1_0,
/*5421*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5424*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5427*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5430*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5441*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5444*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5447*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 327:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5459*/          /*Scope*/ 22, /*->5482*/
/*5460*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5463*/            OPC_EmitMergeInputChains1_0,
/*5464*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5467*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5470*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 327:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5482*/          0, /*End of Scope*/
/*5483*/        0, /*End of Scope*/
/*5484*/      /*Scope*/ 17|128,2/*273*/, /*->5759*/
/*5486*/        OPC_CheckChild1Integer, 63|128,2/*319*/, 
/*5489*/        OPC_RecordChild2, // #1 = $data
/*5490*/        OPC_RecordChild3, // #2 = $cmp
/*5491*/        OPC_RecordChild4, // #3 = $rsrc
/*5492*/        OPC_Scope, 122, /*->5616*/ // 2 children in Scope
/*5494*/          OPC_MoveChild5,
/*5495*/          OPC_CheckInteger, 0, 
/*5497*/          OPC_MoveParent,
/*5498*/          OPC_RecordChild6, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5499*/          OPC_RecordChild7, // #5 = $slc
/*5500*/          OPC_MoveChild7,
/*5501*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5504*/          OPC_MoveParent,
/*5505*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5507*/          OPC_Scope, 53, /*->5562*/ // 2 children in Scope
/*5509*/            OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5512*/            OPC_EmitMergeInputChains1_0,
/*5513*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5516*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5519*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5522*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 1, 10, 2, 11,  // Results = #12
/*5533*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5536*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5539*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 12, 8, 3, 6, 13, 14,  // Results = #15
/*5551*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5554*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 15, 16, 
                    // Src: (intrinsic_w_chain:i32 319:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*5562*/          /*Scope*/ 52, /*->5615*/
/*5563*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5566*/            OPC_EmitMergeInputChains1_0,
/*5567*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5570*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5573*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5576*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*5587*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5590*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5593*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i64, 5/*#Ops*/, 11, 3, 6, 12, 13,  // Results = #14
/*5604*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5607*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 14, 15, 
                    // Src: (intrinsic_w_chain:i32 319:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*5615*/          0, /*End of Scope*/
/*5616*/        /*Scope*/ 12|128,1/*140*/, /*->5758*/
/*5618*/          OPC_RecordChild5, // #4 = $vindex
/*5619*/          OPC_RecordChild6, // #5 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5620*/          OPC_RecordChild7, // #6 = $slc
/*5621*/          OPC_MoveChild7,
/*5622*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5625*/          OPC_MoveParent,
/*5626*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5628*/          OPC_Scope, 73, /*->5703*/ // 2 children in Scope
/*5630*/            OPC_CheckComplexPat, /*CP*/9, /*#*/5, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*5633*/            OPC_EmitMergeInputChains1_0,
/*5634*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5637*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5640*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5643*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 10, 1, 11, 2, 12,  // Results = #13
/*5654*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5657*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5660*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5663*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 14, 4, 15, 9, 16,  // Results = #17
/*5674*/            OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*5677*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5680*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 13, 17, 3, 7, 18, 19,  // Results = #20
/*5692*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5695*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 20, 21, 
                    // Src: (intrinsic_w_chain:i32 319:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*5703*/          /*Scope*/ 53, /*->5757*/
/*5704*/            OPC_CheckComplexPat, /*CP*/10, /*#*/5, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*5707*/            OPC_EmitMergeInputChains1_0,
/*5708*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5711*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5714*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5717*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 1, 10, 2, 11,  // Results = #12
/*5728*/            OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*5731*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5734*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 12, 4, 3, 7, 13, 14,  // Results = #15
/*5746*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5749*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 15, 16, 
                    // Src: (intrinsic_w_chain:i32 319:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*5757*/          0, /*End of Scope*/
/*5758*/        0, /*End of Scope*/
/*5759*/      /*Scope*/ 77|128,1/*205*/, /*->5966*/
/*5761*/        OPC_CheckChild1Integer, 105|128,2/*361*/, 
/*5764*/        OPC_RecordChild2, // #1 = $vdata
/*5765*/        OPC_RecordChild3, // #2 = $addr
/*5766*/        OPC_Scope, 65, /*->5833*/ // 3 children in Scope
/*5768*/          OPC_CheckChild3Type, MVT::i32,
/*5770*/          OPC_RecordChild4, // #3 = $rsrc
/*5771*/          OPC_RecordChild5, // #4 = $r128
/*5772*/          OPC_MoveChild5,
/*5773*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5776*/          OPC_MoveParent,
/*5777*/          OPC_RecordChild6, // #5 = $da
/*5778*/          OPC_MoveChild6,
/*5779*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5782*/          OPC_MoveParent,
/*5783*/          OPC_RecordChild7, // #6 = $slc
/*5784*/          OPC_MoveChild7,
/*5785*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5788*/          OPC_MoveParent,
/*5789*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5791*/          OPC_EmitMergeInputChains1_0,
/*5792*/          OPC_EmitInteger, MVT::i16, 1, 
/*5795*/          OPC_EmitInteger, MVT::i1, 1, 
/*5798*/          OPC_EmitInteger, MVT::i1, 1, 
/*5801*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5804*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5807*/          OPC_EmitInteger, MVT::i1, 0, 
/*5810*/          OPC_EmitInteger, MVT::i1, 0, 
/*5813*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5816*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 361:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*5833*/        /*Scope*/ 65, /*->5899*/
/*5834*/          OPC_CheckChild3Type, MVT::v2i32,
/*5836*/          OPC_RecordChild4, // #3 = $rsrc
/*5837*/          OPC_RecordChild5, // #4 = $r128
/*5838*/          OPC_MoveChild5,
/*5839*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5842*/          OPC_MoveParent,
/*5843*/          OPC_RecordChild6, // #5 = $da
/*5844*/          OPC_MoveChild6,
/*5845*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5848*/          OPC_MoveParent,
/*5849*/          OPC_RecordChild7, // #6 = $slc
/*5850*/          OPC_MoveChild7,
/*5851*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5854*/          OPC_MoveParent,
/*5855*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5857*/          OPC_EmitMergeInputChains1_0,
/*5858*/          OPC_EmitInteger, MVT::i16, 1, 
/*5861*/          OPC_EmitInteger, MVT::i1, 1, 
/*5864*/          OPC_EmitInteger, MVT::i1, 1, 
/*5867*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5870*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5873*/          OPC_EmitInteger, MVT::i1, 0, 
/*5876*/          OPC_EmitInteger, MVT::i1, 0, 
/*5879*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5882*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 361:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*5899*/        /*Scope*/ 65, /*->5965*/
/*5900*/          OPC_CheckChild3Type, MVT::v4i32,
/*5902*/          OPC_RecordChild4, // #3 = $rsrc
/*5903*/          OPC_RecordChild5, // #4 = $r128
/*5904*/          OPC_MoveChild5,
/*5905*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5908*/          OPC_MoveParent,
/*5909*/          OPC_RecordChild6, // #5 = $da
/*5910*/          OPC_MoveChild6,
/*5911*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5914*/          OPC_MoveParent,
/*5915*/          OPC_RecordChild7, // #6 = $slc
/*5916*/          OPC_MoveChild7,
/*5917*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5920*/          OPC_MoveParent,
/*5921*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5923*/          OPC_EmitMergeInputChains1_0,
/*5924*/          OPC_EmitInteger, MVT::i16, 1, 
/*5927*/          OPC_EmitInteger, MVT::i1, 1, 
/*5930*/          OPC_EmitInteger, MVT::i1, 1, 
/*5933*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*5936*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5939*/          OPC_EmitInteger, MVT::i1, 0, 
/*5942*/          OPC_EmitInteger, MVT::i1, 0, 
/*5945*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5948*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 361:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*5965*/        0, /*End of Scope*/
/*5966*/      /*Scope*/ 77|128,1/*205*/, /*->6173*/
/*5968*/        OPC_CheckChild1Integer, 96|128,2/*352*/, 
/*5971*/        OPC_RecordChild2, // #1 = $vdata
/*5972*/        OPC_RecordChild3, // #2 = $addr
/*5973*/        OPC_Scope, 65, /*->6040*/ // 3 children in Scope
/*5975*/          OPC_CheckChild3Type, MVT::i32,
/*5977*/          OPC_RecordChild4, // #3 = $rsrc
/*5978*/          OPC_RecordChild5, // #4 = $r128
/*5979*/          OPC_MoveChild5,
/*5980*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5983*/          OPC_MoveParent,
/*5984*/          OPC_RecordChild6, // #5 = $da
/*5985*/          OPC_MoveChild6,
/*5986*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5989*/          OPC_MoveParent,
/*5990*/          OPC_RecordChild7, // #6 = $slc
/*5991*/          OPC_MoveChild7,
/*5992*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5995*/          OPC_MoveParent,
/*5996*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5998*/          OPC_EmitMergeInputChains1_0,
/*5999*/          OPC_EmitInteger, MVT::i16, 1, 
/*6002*/          OPC_EmitInteger, MVT::i1, 1, 
/*6005*/          OPC_EmitInteger, MVT::i1, 1, 
/*6008*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6011*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6014*/          OPC_EmitInteger, MVT::i1, 0, 
/*6017*/          OPC_EmitInteger, MVT::i1, 0, 
/*6020*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6023*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 352:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6040*/        /*Scope*/ 65, /*->6106*/
/*6041*/          OPC_CheckChild3Type, MVT::v2i32,
/*6043*/          OPC_RecordChild4, // #3 = $rsrc
/*6044*/          OPC_RecordChild5, // #4 = $r128
/*6045*/          OPC_MoveChild5,
/*6046*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6049*/          OPC_MoveParent,
/*6050*/          OPC_RecordChild6, // #5 = $da
/*6051*/          OPC_MoveChild6,
/*6052*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6055*/          OPC_MoveParent,
/*6056*/          OPC_RecordChild7, // #6 = $slc
/*6057*/          OPC_MoveChild7,
/*6058*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6061*/          OPC_MoveParent,
/*6062*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6064*/          OPC_EmitMergeInputChains1_0,
/*6065*/          OPC_EmitInteger, MVT::i16, 1, 
/*6068*/          OPC_EmitInteger, MVT::i1, 1, 
/*6071*/          OPC_EmitInteger, MVT::i1, 1, 
/*6074*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6077*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6080*/          OPC_EmitInteger, MVT::i1, 0, 
/*6083*/          OPC_EmitInteger, MVT::i1, 0, 
/*6086*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6089*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 352:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6106*/        /*Scope*/ 65, /*->6172*/
/*6107*/          OPC_CheckChild3Type, MVT::v4i32,
/*6109*/          OPC_RecordChild4, // #3 = $rsrc
/*6110*/          OPC_RecordChild5, // #4 = $r128
/*6111*/          OPC_MoveChild5,
/*6112*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6115*/          OPC_MoveParent,
/*6116*/          OPC_RecordChild6, // #5 = $da
/*6117*/          OPC_MoveChild6,
/*6118*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6121*/          OPC_MoveParent,
/*6122*/          OPC_RecordChild7, // #6 = $slc
/*6123*/          OPC_MoveChild7,
/*6124*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6127*/          OPC_MoveParent,
/*6128*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6130*/          OPC_EmitMergeInputChains1_0,
/*6131*/          OPC_EmitInteger, MVT::i16, 1, 
/*6134*/          OPC_EmitInteger, MVT::i1, 1, 
/*6137*/          OPC_EmitInteger, MVT::i1, 1, 
/*6140*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6143*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6146*/          OPC_EmitInteger, MVT::i1, 0, 
/*6149*/          OPC_EmitInteger, MVT::i1, 0, 
/*6152*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6155*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 352:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6172*/        0, /*End of Scope*/
/*6173*/      /*Scope*/ 77|128,1/*205*/, /*->6380*/
/*6175*/        OPC_CheckChild1Integer, 104|128,2/*360*/, 
/*6178*/        OPC_RecordChild2, // #1 = $vdata
/*6179*/        OPC_RecordChild3, // #2 = $addr
/*6180*/        OPC_Scope, 65, /*->6247*/ // 3 children in Scope
/*6182*/          OPC_CheckChild3Type, MVT::i32,
/*6184*/          OPC_RecordChild4, // #3 = $rsrc
/*6185*/          OPC_RecordChild5, // #4 = $r128
/*6186*/          OPC_MoveChild5,
/*6187*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6190*/          OPC_MoveParent,
/*6191*/          OPC_RecordChild6, // #5 = $da
/*6192*/          OPC_MoveChild6,
/*6193*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6196*/          OPC_MoveParent,
/*6197*/          OPC_RecordChild7, // #6 = $slc
/*6198*/          OPC_MoveChild7,
/*6199*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6202*/          OPC_MoveParent,
/*6203*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6205*/          OPC_EmitMergeInputChains1_0,
/*6206*/          OPC_EmitInteger, MVT::i16, 1, 
/*6209*/          OPC_EmitInteger, MVT::i1, 1, 
/*6212*/          OPC_EmitInteger, MVT::i1, 1, 
/*6215*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6218*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6221*/          OPC_EmitInteger, MVT::i1, 0, 
/*6224*/          OPC_EmitInteger, MVT::i1, 0, 
/*6227*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6230*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 360:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6247*/        /*Scope*/ 65, /*->6313*/
/*6248*/          OPC_CheckChild3Type, MVT::v2i32,
/*6250*/          OPC_RecordChild4, // #3 = $rsrc
/*6251*/          OPC_RecordChild5, // #4 = $r128
/*6252*/          OPC_MoveChild5,
/*6253*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6256*/          OPC_MoveParent,
/*6257*/          OPC_RecordChild6, // #5 = $da
/*6258*/          OPC_MoveChild6,
/*6259*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6262*/          OPC_MoveParent,
/*6263*/          OPC_RecordChild7, // #6 = $slc
/*6264*/          OPC_MoveChild7,
/*6265*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6268*/          OPC_MoveParent,
/*6269*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6271*/          OPC_EmitMergeInputChains1_0,
/*6272*/          OPC_EmitInteger, MVT::i16, 1, 
/*6275*/          OPC_EmitInteger, MVT::i1, 1, 
/*6278*/          OPC_EmitInteger, MVT::i1, 1, 
/*6281*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6284*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6287*/          OPC_EmitInteger, MVT::i1, 0, 
/*6290*/          OPC_EmitInteger, MVT::i1, 0, 
/*6293*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6296*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 360:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6313*/        /*Scope*/ 65, /*->6379*/
/*6314*/          OPC_CheckChild3Type, MVT::v4i32,
/*6316*/          OPC_RecordChild4, // #3 = $rsrc
/*6317*/          OPC_RecordChild5, // #4 = $r128
/*6318*/          OPC_MoveChild5,
/*6319*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6322*/          OPC_MoveParent,
/*6323*/          OPC_RecordChild6, // #5 = $da
/*6324*/          OPC_MoveChild6,
/*6325*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6328*/          OPC_MoveParent,
/*6329*/          OPC_RecordChild7, // #6 = $slc
/*6330*/          OPC_MoveChild7,
/*6331*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6334*/          OPC_MoveParent,
/*6335*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6337*/          OPC_EmitMergeInputChains1_0,
/*6338*/          OPC_EmitInteger, MVT::i16, 1, 
/*6341*/          OPC_EmitInteger, MVT::i1, 1, 
/*6344*/          OPC_EmitInteger, MVT::i1, 1, 
/*6347*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6350*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6353*/          OPC_EmitInteger, MVT::i1, 0, 
/*6356*/          OPC_EmitInteger, MVT::i1, 0, 
/*6359*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6362*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 360:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6379*/        0, /*End of Scope*/
/*6380*/      /*Scope*/ 77|128,1/*205*/, /*->6587*/
/*6382*/        OPC_CheckChild1Integer, 103|128,2/*359*/, 
/*6385*/        OPC_RecordChild2, // #1 = $vdata
/*6386*/        OPC_RecordChild3, // #2 = $addr
/*6387*/        OPC_Scope, 65, /*->6454*/ // 3 children in Scope
/*6389*/          OPC_CheckChild3Type, MVT::i32,
/*6391*/          OPC_RecordChild4, // #3 = $rsrc
/*6392*/          OPC_RecordChild5, // #4 = $r128
/*6393*/          OPC_MoveChild5,
/*6394*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6397*/          OPC_MoveParent,
/*6398*/          OPC_RecordChild6, // #5 = $da
/*6399*/          OPC_MoveChild6,
/*6400*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6403*/          OPC_MoveParent,
/*6404*/          OPC_RecordChild7, // #6 = $slc
/*6405*/          OPC_MoveChild7,
/*6406*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6409*/          OPC_MoveParent,
/*6410*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6412*/          OPC_EmitMergeInputChains1_0,
/*6413*/          OPC_EmitInteger, MVT::i16, 1, 
/*6416*/          OPC_EmitInteger, MVT::i1, 1, 
/*6419*/          OPC_EmitInteger, MVT::i1, 1, 
/*6422*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6425*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6428*/          OPC_EmitInteger, MVT::i1, 0, 
/*6431*/          OPC_EmitInteger, MVT::i1, 0, 
/*6434*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6437*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 359:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6454*/        /*Scope*/ 65, /*->6520*/
/*6455*/          OPC_CheckChild3Type, MVT::v2i32,
/*6457*/          OPC_RecordChild4, // #3 = $rsrc
/*6458*/          OPC_RecordChild5, // #4 = $r128
/*6459*/          OPC_MoveChild5,
/*6460*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6463*/          OPC_MoveParent,
/*6464*/          OPC_RecordChild6, // #5 = $da
/*6465*/          OPC_MoveChild6,
/*6466*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6469*/          OPC_MoveParent,
/*6470*/          OPC_RecordChild7, // #6 = $slc
/*6471*/          OPC_MoveChild7,
/*6472*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6475*/          OPC_MoveParent,
/*6476*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6478*/          OPC_EmitMergeInputChains1_0,
/*6479*/          OPC_EmitInteger, MVT::i16, 1, 
/*6482*/          OPC_EmitInteger, MVT::i1, 1, 
/*6485*/          OPC_EmitInteger, MVT::i1, 1, 
/*6488*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6491*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6494*/          OPC_EmitInteger, MVT::i1, 0, 
/*6497*/          OPC_EmitInteger, MVT::i1, 0, 
/*6500*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6503*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 359:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6520*/        /*Scope*/ 65, /*->6586*/
/*6521*/          OPC_CheckChild3Type, MVT::v4i32,
/*6523*/          OPC_RecordChild4, // #3 = $rsrc
/*6524*/          OPC_RecordChild5, // #4 = $r128
/*6525*/          OPC_MoveChild5,
/*6526*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6529*/          OPC_MoveParent,
/*6530*/          OPC_RecordChild6, // #5 = $da
/*6531*/          OPC_MoveChild6,
/*6532*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6535*/          OPC_MoveParent,
/*6536*/          OPC_RecordChild7, // #6 = $slc
/*6537*/          OPC_MoveChild7,
/*6538*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6541*/          OPC_MoveParent,
/*6542*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6544*/          OPC_EmitMergeInputChains1_0,
/*6545*/          OPC_EmitInteger, MVT::i16, 1, 
/*6548*/          OPC_EmitInteger, MVT::i1, 1, 
/*6551*/          OPC_EmitInteger, MVT::i1, 1, 
/*6554*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6557*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6560*/          OPC_EmitInteger, MVT::i1, 0, 
/*6563*/          OPC_EmitInteger, MVT::i1, 0, 
/*6566*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6569*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 359:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6586*/        0, /*End of Scope*/
/*6587*/      /*Scope*/ 77|128,1/*205*/, /*->6794*/
/*6589*/        OPC_CheckChild1Integer, 107|128,2/*363*/, 
/*6592*/        OPC_RecordChild2, // #1 = $vdata
/*6593*/        OPC_RecordChild3, // #2 = $addr
/*6594*/        OPC_Scope, 65, /*->6661*/ // 3 children in Scope
/*6596*/          OPC_CheckChild3Type, MVT::i32,
/*6598*/          OPC_RecordChild4, // #3 = $rsrc
/*6599*/          OPC_RecordChild5, // #4 = $r128
/*6600*/          OPC_MoveChild5,
/*6601*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6604*/          OPC_MoveParent,
/*6605*/          OPC_RecordChild6, // #5 = $da
/*6606*/          OPC_MoveChild6,
/*6607*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6610*/          OPC_MoveParent,
/*6611*/          OPC_RecordChild7, // #6 = $slc
/*6612*/          OPC_MoveChild7,
/*6613*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6616*/          OPC_MoveParent,
/*6617*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6619*/          OPC_EmitMergeInputChains1_0,
/*6620*/          OPC_EmitInteger, MVT::i16, 1, 
/*6623*/          OPC_EmitInteger, MVT::i1, 1, 
/*6626*/          OPC_EmitInteger, MVT::i1, 1, 
/*6629*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6632*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6635*/          OPC_EmitInteger, MVT::i1, 0, 
/*6638*/          OPC_EmitInteger, MVT::i1, 0, 
/*6641*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6644*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 363:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6661*/        /*Scope*/ 65, /*->6727*/
/*6662*/          OPC_CheckChild3Type, MVT::v2i32,
/*6664*/          OPC_RecordChild4, // #3 = $rsrc
/*6665*/          OPC_RecordChild5, // #4 = $r128
/*6666*/          OPC_MoveChild5,
/*6667*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6670*/          OPC_MoveParent,
/*6671*/          OPC_RecordChild6, // #5 = $da
/*6672*/          OPC_MoveChild6,
/*6673*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6676*/          OPC_MoveParent,
/*6677*/          OPC_RecordChild7, // #6 = $slc
/*6678*/          OPC_MoveChild7,
/*6679*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6682*/          OPC_MoveParent,
/*6683*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6685*/          OPC_EmitMergeInputChains1_0,
/*6686*/          OPC_EmitInteger, MVT::i16, 1, 
/*6689*/          OPC_EmitInteger, MVT::i1, 1, 
/*6692*/          OPC_EmitInteger, MVT::i1, 1, 
/*6695*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6698*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6701*/          OPC_EmitInteger, MVT::i1, 0, 
/*6704*/          OPC_EmitInteger, MVT::i1, 0, 
/*6707*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6710*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 363:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6727*/        /*Scope*/ 65, /*->6793*/
/*6728*/          OPC_CheckChild3Type, MVT::v4i32,
/*6730*/          OPC_RecordChild4, // #3 = $rsrc
/*6731*/          OPC_RecordChild5, // #4 = $r128
/*6732*/          OPC_MoveChild5,
/*6733*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6736*/          OPC_MoveParent,
/*6737*/          OPC_RecordChild6, // #5 = $da
/*6738*/          OPC_MoveChild6,
/*6739*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6742*/          OPC_MoveParent,
/*6743*/          OPC_RecordChild7, // #6 = $slc
/*6744*/          OPC_MoveChild7,
/*6745*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6748*/          OPC_MoveParent,
/*6749*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6751*/          OPC_EmitMergeInputChains1_0,
/*6752*/          OPC_EmitInteger, MVT::i16, 1, 
/*6755*/          OPC_EmitInteger, MVT::i1, 1, 
/*6758*/          OPC_EmitInteger, MVT::i1, 1, 
/*6761*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6764*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6767*/          OPC_EmitInteger, MVT::i1, 0, 
/*6770*/          OPC_EmitInteger, MVT::i1, 0, 
/*6773*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6776*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 363:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6793*/        0, /*End of Scope*/
/*6794*/      /*Scope*/ 77|128,1/*205*/, /*->7001*/
/*6796*/        OPC_CheckChild1Integer, 102|128,2/*358*/, 
/*6799*/        OPC_RecordChild2, // #1 = $vdata
/*6800*/        OPC_RecordChild3, // #2 = $addr
/*6801*/        OPC_Scope, 65, /*->6868*/ // 3 children in Scope
/*6803*/          OPC_CheckChild3Type, MVT::i32,
/*6805*/          OPC_RecordChild4, // #3 = $rsrc
/*6806*/          OPC_RecordChild5, // #4 = $r128
/*6807*/          OPC_MoveChild5,
/*6808*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6811*/          OPC_MoveParent,
/*6812*/          OPC_RecordChild6, // #5 = $da
/*6813*/          OPC_MoveChild6,
/*6814*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6817*/          OPC_MoveParent,
/*6818*/          OPC_RecordChild7, // #6 = $slc
/*6819*/          OPC_MoveChild7,
/*6820*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6823*/          OPC_MoveParent,
/*6824*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6826*/          OPC_EmitMergeInputChains1_0,
/*6827*/          OPC_EmitInteger, MVT::i16, 1, 
/*6830*/          OPC_EmitInteger, MVT::i1, 1, 
/*6833*/          OPC_EmitInteger, MVT::i1, 1, 
/*6836*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6839*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6842*/          OPC_EmitInteger, MVT::i1, 0, 
/*6845*/          OPC_EmitInteger, MVT::i1, 0, 
/*6848*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6851*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 358:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6868*/        /*Scope*/ 65, /*->6934*/
/*6869*/          OPC_CheckChild3Type, MVT::v2i32,
/*6871*/          OPC_RecordChild4, // #3 = $rsrc
/*6872*/          OPC_RecordChild5, // #4 = $r128
/*6873*/          OPC_MoveChild5,
/*6874*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6877*/          OPC_MoveParent,
/*6878*/          OPC_RecordChild6, // #5 = $da
/*6879*/          OPC_MoveChild6,
/*6880*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6883*/          OPC_MoveParent,
/*6884*/          OPC_RecordChild7, // #6 = $slc
/*6885*/          OPC_MoveChild7,
/*6886*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6889*/          OPC_MoveParent,
/*6890*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6892*/          OPC_EmitMergeInputChains1_0,
/*6893*/          OPC_EmitInteger, MVT::i16, 1, 
/*6896*/          OPC_EmitInteger, MVT::i1, 1, 
/*6899*/          OPC_EmitInteger, MVT::i1, 1, 
/*6902*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6905*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6908*/          OPC_EmitInteger, MVT::i1, 0, 
/*6911*/          OPC_EmitInteger, MVT::i1, 0, 
/*6914*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6917*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 358:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6934*/        /*Scope*/ 65, /*->7000*/
/*6935*/          OPC_CheckChild3Type, MVT::v4i32,
/*6937*/          OPC_RecordChild4, // #3 = $rsrc
/*6938*/          OPC_RecordChild5, // #4 = $r128
/*6939*/          OPC_MoveChild5,
/*6940*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6943*/          OPC_MoveParent,
/*6944*/          OPC_RecordChild6, // #5 = $da
/*6945*/          OPC_MoveChild6,
/*6946*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6949*/          OPC_MoveParent,
/*6950*/          OPC_RecordChild7, // #6 = $slc
/*6951*/          OPC_MoveChild7,
/*6952*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6955*/          OPC_MoveParent,
/*6956*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6958*/          OPC_EmitMergeInputChains1_0,
/*6959*/          OPC_EmitInteger, MVT::i16, 1, 
/*6962*/          OPC_EmitInteger, MVT::i1, 1, 
/*6965*/          OPC_EmitInteger, MVT::i1, 1, 
/*6968*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6971*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6974*/          OPC_EmitInteger, MVT::i1, 0, 
/*6977*/          OPC_EmitInteger, MVT::i1, 0, 
/*6980*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6983*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 358:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7000*/        0, /*End of Scope*/
/*7001*/      /*Scope*/ 77|128,1/*205*/, /*->7208*/
/*7003*/        OPC_CheckChild1Integer, 106|128,2/*362*/, 
/*7006*/        OPC_RecordChild2, // #1 = $vdata
/*7007*/        OPC_RecordChild3, // #2 = $addr
/*7008*/        OPC_Scope, 65, /*->7075*/ // 3 children in Scope
/*7010*/          OPC_CheckChild3Type, MVT::i32,
/*7012*/          OPC_RecordChild4, // #3 = $rsrc
/*7013*/          OPC_RecordChild5, // #4 = $r128
/*7014*/          OPC_MoveChild5,
/*7015*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7018*/          OPC_MoveParent,
/*7019*/          OPC_RecordChild6, // #5 = $da
/*7020*/          OPC_MoveChild6,
/*7021*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7024*/          OPC_MoveParent,
/*7025*/          OPC_RecordChild7, // #6 = $slc
/*7026*/          OPC_MoveChild7,
/*7027*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7030*/          OPC_MoveParent,
/*7031*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7033*/          OPC_EmitMergeInputChains1_0,
/*7034*/          OPC_EmitInteger, MVT::i16, 1, 
/*7037*/          OPC_EmitInteger, MVT::i1, 1, 
/*7040*/          OPC_EmitInteger, MVT::i1, 1, 
/*7043*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7046*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7049*/          OPC_EmitInteger, MVT::i1, 0, 
/*7052*/          OPC_EmitInteger, MVT::i1, 0, 
/*7055*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7058*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 362:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7075*/        /*Scope*/ 65, /*->7141*/
/*7076*/          OPC_CheckChild3Type, MVT::v2i32,
/*7078*/          OPC_RecordChild4, // #3 = $rsrc
/*7079*/          OPC_RecordChild5, // #4 = $r128
/*7080*/          OPC_MoveChild5,
/*7081*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7084*/          OPC_MoveParent,
/*7085*/          OPC_RecordChild6, // #5 = $da
/*7086*/          OPC_MoveChild6,
/*7087*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7090*/          OPC_MoveParent,
/*7091*/          OPC_RecordChild7, // #6 = $slc
/*7092*/          OPC_MoveChild7,
/*7093*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7096*/          OPC_MoveParent,
/*7097*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7099*/          OPC_EmitMergeInputChains1_0,
/*7100*/          OPC_EmitInteger, MVT::i16, 1, 
/*7103*/          OPC_EmitInteger, MVT::i1, 1, 
/*7106*/          OPC_EmitInteger, MVT::i1, 1, 
/*7109*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7112*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7115*/          OPC_EmitInteger, MVT::i1, 0, 
/*7118*/          OPC_EmitInteger, MVT::i1, 0, 
/*7121*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7124*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 362:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7141*/        /*Scope*/ 65, /*->7207*/
/*7142*/          OPC_CheckChild3Type, MVT::v4i32,
/*7144*/          OPC_RecordChild4, // #3 = $rsrc
/*7145*/          OPC_RecordChild5, // #4 = $r128
/*7146*/          OPC_MoveChild5,
/*7147*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7150*/          OPC_MoveParent,
/*7151*/          OPC_RecordChild6, // #5 = $da
/*7152*/          OPC_MoveChild6,
/*7153*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7156*/          OPC_MoveParent,
/*7157*/          OPC_RecordChild7, // #6 = $slc
/*7158*/          OPC_MoveChild7,
/*7159*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7162*/          OPC_MoveParent,
/*7163*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7165*/          OPC_EmitMergeInputChains1_0,
/*7166*/          OPC_EmitInteger, MVT::i16, 1, 
/*7169*/          OPC_EmitInteger, MVT::i1, 1, 
/*7172*/          OPC_EmitInteger, MVT::i1, 1, 
/*7175*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7178*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7181*/          OPC_EmitInteger, MVT::i1, 0, 
/*7184*/          OPC_EmitInteger, MVT::i1, 0, 
/*7187*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7190*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 362:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7207*/        0, /*End of Scope*/
/*7208*/      /*Scope*/ 77|128,1/*205*/, /*->7415*/
/*7210*/        OPC_CheckChild1Integer, 97|128,2/*353*/, 
/*7213*/        OPC_RecordChild2, // #1 = $vdata
/*7214*/        OPC_RecordChild3, // #2 = $addr
/*7215*/        OPC_Scope, 65, /*->7282*/ // 3 children in Scope
/*7217*/          OPC_CheckChild3Type, MVT::i32,
/*7219*/          OPC_RecordChild4, // #3 = $rsrc
/*7220*/          OPC_RecordChild5, // #4 = $r128
/*7221*/          OPC_MoveChild5,
/*7222*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7225*/          OPC_MoveParent,
/*7226*/          OPC_RecordChild6, // #5 = $da
/*7227*/          OPC_MoveChild6,
/*7228*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7231*/          OPC_MoveParent,
/*7232*/          OPC_RecordChild7, // #6 = $slc
/*7233*/          OPC_MoveChild7,
/*7234*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7237*/          OPC_MoveParent,
/*7238*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7240*/          OPC_EmitMergeInputChains1_0,
/*7241*/          OPC_EmitInteger, MVT::i16, 1, 
/*7244*/          OPC_EmitInteger, MVT::i1, 1, 
/*7247*/          OPC_EmitInteger, MVT::i1, 1, 
/*7250*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7253*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7256*/          OPC_EmitInteger, MVT::i1, 0, 
/*7259*/          OPC_EmitInteger, MVT::i1, 0, 
/*7262*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7265*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 353:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7282*/        /*Scope*/ 65, /*->7348*/
/*7283*/          OPC_CheckChild3Type, MVT::v2i32,
/*7285*/          OPC_RecordChild4, // #3 = $rsrc
/*7286*/          OPC_RecordChild5, // #4 = $r128
/*7287*/          OPC_MoveChild5,
/*7288*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7291*/          OPC_MoveParent,
/*7292*/          OPC_RecordChild6, // #5 = $da
/*7293*/          OPC_MoveChild6,
/*7294*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7297*/          OPC_MoveParent,
/*7298*/          OPC_RecordChild7, // #6 = $slc
/*7299*/          OPC_MoveChild7,
/*7300*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7303*/          OPC_MoveParent,
/*7304*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7306*/          OPC_EmitMergeInputChains1_0,
/*7307*/          OPC_EmitInteger, MVT::i16, 1, 
/*7310*/          OPC_EmitInteger, MVT::i1, 1, 
/*7313*/          OPC_EmitInteger, MVT::i1, 1, 
/*7316*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7319*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7322*/          OPC_EmitInteger, MVT::i1, 0, 
/*7325*/          OPC_EmitInteger, MVT::i1, 0, 
/*7328*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7331*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 353:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7348*/        /*Scope*/ 65, /*->7414*/
/*7349*/          OPC_CheckChild3Type, MVT::v4i32,
/*7351*/          OPC_RecordChild4, // #3 = $rsrc
/*7352*/          OPC_RecordChild5, // #4 = $r128
/*7353*/          OPC_MoveChild5,
/*7354*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7357*/          OPC_MoveParent,
/*7358*/          OPC_RecordChild6, // #5 = $da
/*7359*/          OPC_MoveChild6,
/*7360*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7363*/          OPC_MoveParent,
/*7364*/          OPC_RecordChild7, // #6 = $slc
/*7365*/          OPC_MoveChild7,
/*7366*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7369*/          OPC_MoveParent,
/*7370*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7372*/          OPC_EmitMergeInputChains1_0,
/*7373*/          OPC_EmitInteger, MVT::i16, 1, 
/*7376*/          OPC_EmitInteger, MVT::i1, 1, 
/*7379*/          OPC_EmitInteger, MVT::i1, 1, 
/*7382*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7385*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7388*/          OPC_EmitInteger, MVT::i1, 0, 
/*7391*/          OPC_EmitInteger, MVT::i1, 0, 
/*7394*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7397*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 353:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7414*/        0, /*End of Scope*/
/*7415*/      /*Scope*/ 77|128,1/*205*/, /*->7622*/
/*7417*/        OPC_CheckChild1Integer, 101|128,2/*357*/, 
/*7420*/        OPC_RecordChild2, // #1 = $vdata
/*7421*/        OPC_RecordChild3, // #2 = $addr
/*7422*/        OPC_Scope, 65, /*->7489*/ // 3 children in Scope
/*7424*/          OPC_CheckChild3Type, MVT::i32,
/*7426*/          OPC_RecordChild4, // #3 = $rsrc
/*7427*/          OPC_RecordChild5, // #4 = $r128
/*7428*/          OPC_MoveChild5,
/*7429*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7432*/          OPC_MoveParent,
/*7433*/          OPC_RecordChild6, // #5 = $da
/*7434*/          OPC_MoveChild6,
/*7435*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7438*/          OPC_MoveParent,
/*7439*/          OPC_RecordChild7, // #6 = $slc
/*7440*/          OPC_MoveChild7,
/*7441*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7444*/          OPC_MoveParent,
/*7445*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7447*/          OPC_EmitMergeInputChains1_0,
/*7448*/          OPC_EmitInteger, MVT::i16, 1, 
/*7451*/          OPC_EmitInteger, MVT::i1, 1, 
/*7454*/          OPC_EmitInteger, MVT::i1, 1, 
/*7457*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7460*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7463*/          OPC_EmitInteger, MVT::i1, 0, 
/*7466*/          OPC_EmitInteger, MVT::i1, 0, 
/*7469*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7472*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 357:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7489*/        /*Scope*/ 65, /*->7555*/
/*7490*/          OPC_CheckChild3Type, MVT::v2i32,
/*7492*/          OPC_RecordChild4, // #3 = $rsrc
/*7493*/          OPC_RecordChild5, // #4 = $r128
/*7494*/          OPC_MoveChild5,
/*7495*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7498*/          OPC_MoveParent,
/*7499*/          OPC_RecordChild6, // #5 = $da
/*7500*/          OPC_MoveChild6,
/*7501*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7504*/          OPC_MoveParent,
/*7505*/          OPC_RecordChild7, // #6 = $slc
/*7506*/          OPC_MoveChild7,
/*7507*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7510*/          OPC_MoveParent,
/*7511*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7513*/          OPC_EmitMergeInputChains1_0,
/*7514*/          OPC_EmitInteger, MVT::i16, 1, 
/*7517*/          OPC_EmitInteger, MVT::i1, 1, 
/*7520*/          OPC_EmitInteger, MVT::i1, 1, 
/*7523*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7526*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7529*/          OPC_EmitInteger, MVT::i1, 0, 
/*7532*/          OPC_EmitInteger, MVT::i1, 0, 
/*7535*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7538*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 357:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7555*/        /*Scope*/ 65, /*->7621*/
/*7556*/          OPC_CheckChild3Type, MVT::v4i32,
/*7558*/          OPC_RecordChild4, // #3 = $rsrc
/*7559*/          OPC_RecordChild5, // #4 = $r128
/*7560*/          OPC_MoveChild5,
/*7561*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7564*/          OPC_MoveParent,
/*7565*/          OPC_RecordChild6, // #5 = $da
/*7566*/          OPC_MoveChild6,
/*7567*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7570*/          OPC_MoveParent,
/*7571*/          OPC_RecordChild7, // #6 = $slc
/*7572*/          OPC_MoveChild7,
/*7573*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7576*/          OPC_MoveParent,
/*7577*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7579*/          OPC_EmitMergeInputChains1_0,
/*7580*/          OPC_EmitInteger, MVT::i16, 1, 
/*7583*/          OPC_EmitInteger, MVT::i1, 1, 
/*7586*/          OPC_EmitInteger, MVT::i1, 1, 
/*7589*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7592*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7595*/          OPC_EmitInteger, MVT::i1, 0, 
/*7598*/          OPC_EmitInteger, MVT::i1, 0, 
/*7601*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7604*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 357:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7621*/        0, /*End of Scope*/
/*7622*/      /*Scope*/ 77|128,1/*205*/, /*->7829*/
/*7624*/        OPC_CheckChild1Integer, 108|128,2/*364*/, 
/*7627*/        OPC_RecordChild2, // #1 = $vdata
/*7628*/        OPC_RecordChild3, // #2 = $addr
/*7629*/        OPC_Scope, 65, /*->7696*/ // 3 children in Scope
/*7631*/          OPC_CheckChild3Type, MVT::i32,
/*7633*/          OPC_RecordChild4, // #3 = $rsrc
/*7634*/          OPC_RecordChild5, // #4 = $r128
/*7635*/          OPC_MoveChild5,
/*7636*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7639*/          OPC_MoveParent,
/*7640*/          OPC_RecordChild6, // #5 = $da
/*7641*/          OPC_MoveChild6,
/*7642*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7645*/          OPC_MoveParent,
/*7646*/          OPC_RecordChild7, // #6 = $slc
/*7647*/          OPC_MoveChild7,
/*7648*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7651*/          OPC_MoveParent,
/*7652*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7654*/          OPC_EmitMergeInputChains1_0,
/*7655*/          OPC_EmitInteger, MVT::i16, 1, 
/*7658*/          OPC_EmitInteger, MVT::i1, 1, 
/*7661*/          OPC_EmitInteger, MVT::i1, 1, 
/*7664*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7667*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7670*/          OPC_EmitInteger, MVT::i1, 0, 
/*7673*/          OPC_EmitInteger, MVT::i1, 0, 
/*7676*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7679*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 364:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7696*/        /*Scope*/ 65, /*->7762*/
/*7697*/          OPC_CheckChild3Type, MVT::v2i32,
/*7699*/          OPC_RecordChild4, // #3 = $rsrc
/*7700*/          OPC_RecordChild5, // #4 = $r128
/*7701*/          OPC_MoveChild5,
/*7702*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7705*/          OPC_MoveParent,
/*7706*/          OPC_RecordChild6, // #5 = $da
/*7707*/          OPC_MoveChild6,
/*7708*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7711*/          OPC_MoveParent,
/*7712*/          OPC_RecordChild7, // #6 = $slc
/*7713*/          OPC_MoveChild7,
/*7714*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7717*/          OPC_MoveParent,
/*7718*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7720*/          OPC_EmitMergeInputChains1_0,
/*7721*/          OPC_EmitInteger, MVT::i16, 1, 
/*7724*/          OPC_EmitInteger, MVT::i1, 1, 
/*7727*/          OPC_EmitInteger, MVT::i1, 1, 
/*7730*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7733*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7736*/          OPC_EmitInteger, MVT::i1, 0, 
/*7739*/          OPC_EmitInteger, MVT::i1, 0, 
/*7742*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7745*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 364:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7762*/        /*Scope*/ 65, /*->7828*/
/*7763*/          OPC_CheckChild3Type, MVT::v4i32,
/*7765*/          OPC_RecordChild4, // #3 = $rsrc
/*7766*/          OPC_RecordChild5, // #4 = $r128
/*7767*/          OPC_MoveChild5,
/*7768*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7771*/          OPC_MoveParent,
/*7772*/          OPC_RecordChild6, // #5 = $da
/*7773*/          OPC_MoveChild6,
/*7774*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7777*/          OPC_MoveParent,
/*7778*/          OPC_RecordChild7, // #6 = $slc
/*7779*/          OPC_MoveChild7,
/*7780*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7783*/          OPC_MoveParent,
/*7784*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7786*/          OPC_EmitMergeInputChains1_0,
/*7787*/          OPC_EmitInteger, MVT::i16, 1, 
/*7790*/          OPC_EmitInteger, MVT::i1, 1, 
/*7793*/          OPC_EmitInteger, MVT::i1, 1, 
/*7796*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7799*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7802*/          OPC_EmitInteger, MVT::i1, 0, 
/*7805*/          OPC_EmitInteger, MVT::i1, 0, 
/*7808*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7811*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 364:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7828*/        0, /*End of Scope*/
/*7829*/      /*Scope*/ 77|128,1/*205*/, /*->8036*/
/*7831*/        OPC_CheckChild1Integer, 100|128,2/*356*/, 
/*7834*/        OPC_RecordChild2, // #1 = $vdata
/*7835*/        OPC_RecordChild3, // #2 = $addr
/*7836*/        OPC_Scope, 65, /*->7903*/ // 3 children in Scope
/*7838*/          OPC_CheckChild3Type, MVT::i32,
/*7840*/          OPC_RecordChild4, // #3 = $rsrc
/*7841*/          OPC_RecordChild5, // #4 = $r128
/*7842*/          OPC_MoveChild5,
/*7843*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7846*/          OPC_MoveParent,
/*7847*/          OPC_RecordChild6, // #5 = $da
/*7848*/          OPC_MoveChild6,
/*7849*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7852*/          OPC_MoveParent,
/*7853*/          OPC_RecordChild7, // #6 = $slc
/*7854*/          OPC_MoveChild7,
/*7855*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7858*/          OPC_MoveParent,
/*7859*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7861*/          OPC_EmitMergeInputChains1_0,
/*7862*/          OPC_EmitInteger, MVT::i16, 1, 
/*7865*/          OPC_EmitInteger, MVT::i1, 1, 
/*7868*/          OPC_EmitInteger, MVT::i1, 1, 
/*7871*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7874*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7877*/          OPC_EmitInteger, MVT::i1, 0, 
/*7880*/          OPC_EmitInteger, MVT::i1, 0, 
/*7883*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7886*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 356:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7903*/        /*Scope*/ 65, /*->7969*/
/*7904*/          OPC_CheckChild3Type, MVT::v2i32,
/*7906*/          OPC_RecordChild4, // #3 = $rsrc
/*7907*/          OPC_RecordChild5, // #4 = $r128
/*7908*/          OPC_MoveChild5,
/*7909*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7912*/          OPC_MoveParent,
/*7913*/          OPC_RecordChild6, // #5 = $da
/*7914*/          OPC_MoveChild6,
/*7915*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7918*/          OPC_MoveParent,
/*7919*/          OPC_RecordChild7, // #6 = $slc
/*7920*/          OPC_MoveChild7,
/*7921*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7924*/          OPC_MoveParent,
/*7925*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7927*/          OPC_EmitMergeInputChains1_0,
/*7928*/          OPC_EmitInteger, MVT::i16, 1, 
/*7931*/          OPC_EmitInteger, MVT::i1, 1, 
/*7934*/          OPC_EmitInteger, MVT::i1, 1, 
/*7937*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7940*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7943*/          OPC_EmitInteger, MVT::i1, 0, 
/*7946*/          OPC_EmitInteger, MVT::i1, 0, 
/*7949*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7952*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 356:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7969*/        /*Scope*/ 65, /*->8035*/
/*7970*/          OPC_CheckChild3Type, MVT::v4i32,
/*7972*/          OPC_RecordChild4, // #3 = $rsrc
/*7973*/          OPC_RecordChild5, // #4 = $r128
/*7974*/          OPC_MoveChild5,
/*7975*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7978*/          OPC_MoveParent,
/*7979*/          OPC_RecordChild6, // #5 = $da
/*7980*/          OPC_MoveChild6,
/*7981*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7984*/          OPC_MoveParent,
/*7985*/          OPC_RecordChild7, // #6 = $slc
/*7986*/          OPC_MoveChild7,
/*7987*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7990*/          OPC_MoveParent,
/*7991*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*7993*/          OPC_EmitMergeInputChains1_0,
/*7994*/          OPC_EmitInteger, MVT::i16, 1, 
/*7997*/          OPC_EmitInteger, MVT::i1, 1, 
/*8000*/          OPC_EmitInteger, MVT::i1, 1, 
/*8003*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8006*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8009*/          OPC_EmitInteger, MVT::i1, 0, 
/*8012*/          OPC_EmitInteger, MVT::i1, 0, 
/*8015*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8018*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 356:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8035*/        0, /*End of Scope*/
/*8036*/      /*Scope*/ 77|128,1/*205*/, /*->8243*/
/*8038*/        OPC_CheckChild1Integer, 99|128,2/*355*/, 
/*8041*/        OPC_RecordChild2, // #1 = $vdata
/*8042*/        OPC_RecordChild3, // #2 = $addr
/*8043*/        OPC_Scope, 65, /*->8110*/ // 3 children in Scope
/*8045*/          OPC_CheckChild3Type, MVT::i32,
/*8047*/          OPC_RecordChild4, // #3 = $rsrc
/*8048*/          OPC_RecordChild5, // #4 = $r128
/*8049*/          OPC_MoveChild5,
/*8050*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8053*/          OPC_MoveParent,
/*8054*/          OPC_RecordChild6, // #5 = $da
/*8055*/          OPC_MoveChild6,
/*8056*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8059*/          OPC_MoveParent,
/*8060*/          OPC_RecordChild7, // #6 = $slc
/*8061*/          OPC_MoveChild7,
/*8062*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8065*/          OPC_MoveParent,
/*8066*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*8068*/          OPC_EmitMergeInputChains1_0,
/*8069*/          OPC_EmitInteger, MVT::i16, 1, 
/*8072*/          OPC_EmitInteger, MVT::i1, 1, 
/*8075*/          OPC_EmitInteger, MVT::i1, 1, 
/*8078*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8081*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8084*/          OPC_EmitInteger, MVT::i1, 0, 
/*8087*/          OPC_EmitInteger, MVT::i1, 0, 
/*8090*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8093*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 355:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8110*/        /*Scope*/ 65, /*->8176*/
/*8111*/          OPC_CheckChild3Type, MVT::v2i32,
/*8113*/          OPC_RecordChild4, // #3 = $rsrc
/*8114*/          OPC_RecordChild5, // #4 = $r128
/*8115*/          OPC_MoveChild5,
/*8116*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8119*/          OPC_MoveParent,
/*8120*/          OPC_RecordChild6, // #5 = $da
/*8121*/          OPC_MoveChild6,
/*8122*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8125*/          OPC_MoveParent,
/*8126*/          OPC_RecordChild7, // #6 = $slc
/*8127*/          OPC_MoveChild7,
/*8128*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8131*/          OPC_MoveParent,
/*8132*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*8134*/          OPC_EmitMergeInputChains1_0,
/*8135*/          OPC_EmitInteger, MVT::i16, 1, 
/*8138*/          OPC_EmitInteger, MVT::i1, 1, 
/*8141*/          OPC_EmitInteger, MVT::i1, 1, 
/*8144*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8147*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8150*/          OPC_EmitInteger, MVT::i1, 0, 
/*8153*/          OPC_EmitInteger, MVT::i1, 0, 
/*8156*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8159*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 355:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8176*/        /*Scope*/ 65, /*->8242*/
/*8177*/          OPC_CheckChild3Type, MVT::v4i32,
/*8179*/          OPC_RecordChild4, // #3 = $rsrc
/*8180*/          OPC_RecordChild5, // #4 = $r128
/*8181*/          OPC_MoveChild5,
/*8182*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8185*/          OPC_MoveParent,
/*8186*/          OPC_RecordChild6, // #5 = $da
/*8187*/          OPC_MoveChild6,
/*8188*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8191*/          OPC_MoveParent,
/*8192*/          OPC_RecordChild7, // #6 = $slc
/*8193*/          OPC_MoveChild7,
/*8194*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8197*/          OPC_MoveParent,
/*8198*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*8200*/          OPC_EmitMergeInputChains1_0,
/*8201*/          OPC_EmitInteger, MVT::i16, 1, 
/*8204*/          OPC_EmitInteger, MVT::i1, 1, 
/*8207*/          OPC_EmitInteger, MVT::i1, 1, 
/*8210*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8213*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8216*/          OPC_EmitInteger, MVT::i1, 0, 
/*8219*/          OPC_EmitInteger, MVT::i1, 0, 
/*8222*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8225*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 355:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8242*/        0, /*End of Scope*/
/*8243*/      /*Scope*/ 46|128,2/*302*/, /*->8547*/
/*8245*/        OPC_CheckChild1Integer, 98|128,2/*354*/, 
/*8248*/        OPC_RecordChild2, // #1 = $vsrc
/*8249*/        OPC_RecordChild3, // #2 = $vcmp
/*8250*/        OPC_RecordChild4, // #3 = $addr
/*8251*/        OPC_Scope, 97, /*->8350*/ // 3 children in Scope
/*8253*/          OPC_CheckChild4Type, MVT::i32,
/*8255*/          OPC_RecordChild5, // #4 = $rsrc
/*8256*/          OPC_RecordChild6, // #5 = $r128
/*8257*/          OPC_MoveChild6,
/*8258*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8261*/          OPC_MoveParent,
/*8262*/          OPC_RecordChild7, // #6 = $da
/*8263*/          OPC_MoveChild7,
/*8264*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8267*/          OPC_MoveParent,
/*8268*/          OPC_MoveChild, 8,
/*8270*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8273*/          OPC_RecordNode, // #7 = $slc
/*8274*/          OPC_MoveParent,
/*8275*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*8277*/          OPC_EmitMergeInputChains1_0,
/*8278*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*8281*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*8284*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*8287*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*8298*/          OPC_EmitInteger, MVT::i16, 3, 
/*8301*/          OPC_EmitInteger, MVT::i1, 1, 
/*8304*/          OPC_EmitInteger, MVT::i1, 1, 
/*8307*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*8310*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8313*/          OPC_EmitInteger, MVT::i1, 0, 
/*8316*/          OPC_EmitInteger, MVT::i1, 0, 
/*8319*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8322*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*8339*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*8342*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 354:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V1:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*8350*/        /*Scope*/ 97, /*->8448*/
/*8351*/          OPC_CheckChild4Type, MVT::v2i32,
/*8353*/          OPC_RecordChild5, // #4 = $rsrc
/*8354*/          OPC_RecordChild6, // #5 = $r128
/*8355*/          OPC_MoveChild6,
/*8356*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8359*/          OPC_MoveParent,
/*8360*/          OPC_RecordChild7, // #6 = $da
/*8361*/          OPC_MoveChild7,
/*8362*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8365*/          OPC_MoveParent,
/*8366*/          OPC_MoveChild, 8,
/*8368*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8371*/          OPC_RecordNode, // #7 = $slc
/*8372*/          OPC_MoveParent,
/*8373*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*8375*/          OPC_EmitMergeInputChains1_0,
/*8376*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*8379*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*8382*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*8385*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*8396*/          OPC_EmitInteger, MVT::i16, 3, 
/*8399*/          OPC_EmitInteger, MVT::i1, 1, 
/*8402*/          OPC_EmitInteger, MVT::i1, 1, 
/*8405*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*8408*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8411*/          OPC_EmitInteger, MVT::i1, 0, 
/*8414*/          OPC_EmitInteger, MVT::i1, 0, 
/*8417*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8420*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*8437*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*8440*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 354:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V2:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:v2i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*8448*/        /*Scope*/ 97, /*->8546*/
/*8449*/          OPC_CheckChild4Type, MVT::v4i32,
/*8451*/          OPC_RecordChild5, // #4 = $rsrc
/*8452*/          OPC_RecordChild6, // #5 = $r128
/*8453*/          OPC_MoveChild6,
/*8454*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8457*/          OPC_MoveParent,
/*8458*/          OPC_RecordChild7, // #6 = $da
/*8459*/          OPC_MoveChild7,
/*8460*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8463*/          OPC_MoveParent,
/*8464*/          OPC_MoveChild, 8,
/*8466*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8469*/          OPC_RecordNode, // #7 = $slc
/*8470*/          OPC_MoveParent,
/*8471*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*8473*/          OPC_EmitMergeInputChains1_0,
/*8474*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*8477*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*8480*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*8483*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*8494*/          OPC_EmitInteger, MVT::i16, 3, 
/*8497*/          OPC_EmitInteger, MVT::i1, 1, 
/*8500*/          OPC_EmitInteger, MVT::i1, 1, 
/*8503*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*8506*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8509*/          OPC_EmitInteger, MVT::i1, 0, 
/*8512*/          OPC_EmitInteger, MVT::i1, 0, 
/*8515*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8518*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V4), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*8535*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*8538*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 354:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V4:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:v4i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*8546*/        0, /*End of Scope*/
/*8547*/      /*Scope*/ 22, /*->8570*/
/*8548*/        OPC_CheckChild1Integer, 7|128,3/*391*/, 
/*8551*/        OPC_RecordChild2, // #1 = $simm16
/*8552*/        OPC_MoveChild2,
/*8553*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8556*/        OPC_MoveParent,
/*8557*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*8559*/        OPC_EmitMergeInputChains1_0,
/*8560*/        OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*8563*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_GETREG_B32), 0|OPFL_Chain,
                    MVT::i32, 1/*#Ops*/, 2, 
                // Src: (intrinsic_w_chain:i32 391:iPTR, (imm:i32):$simm16) - Complexity = 11
                // Dst: (S_GETREG_B32:i32 (as_i16imm:i16 ?:i32:$simm16))
/*8570*/      /*Scope*/ 12, /*->8583*/
/*8571*/        OPC_CheckChild1Integer, 9|128,3/*393*/, 
/*8574*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*8576*/        OPC_EmitMergeInputChains1_0,
/*8577*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (intrinsic_w_chain:i64 393:iPTR) - Complexity = 8
                // Dst: (S_MEMTIME:i64)
/*8583*/      /*Scope*/ 21, /*->8605*/
/*8584*/        OPC_CheckChild1Integer, 30|128,48/*6174*/, 
/*8587*/        OPC_RecordChild2, // #1 = $vcc
/*8588*/        OPC_RecordChild3, // #2 = $target
/*8589*/        OPC_MoveChild3,
/*8590*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*8593*/        OPC_MoveParent,
/*8594*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*8596*/        OPC_EmitMergeInputChains1_0,
/*8597*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_IF), 0|OPFL_Chain,
                    MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 6174:iPTR, i1:i1:$vcc, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_IF:i64 i1:i1:$vcc, (bb:Other):$target)
/*8605*/      /*Scope*/ 21, /*->8627*/
/*8606*/        OPC_CheckChild1Integer, 26|128,48/*6170*/, 
/*8609*/        OPC_RecordChild2, // #1 = $src
/*8610*/        OPC_RecordChild3, // #2 = $target
/*8611*/        OPC_MoveChild3,
/*8612*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*8615*/        OPC_MoveParent,
/*8616*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*8618*/        OPC_EmitMergeInputChains1_0,
/*8619*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_ELSE), 0|OPFL_Chain,
                    MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 6170:iPTR, i64:i64:$src, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_ELSE:i64 i64:i64:$src, (bb:Other):$target)
/*8627*/      /*Scope*/ 14, /*->8642*/
/*8628*/        OPC_CheckChild1Integer, 25|128,48/*6169*/, 
/*8631*/        OPC_RecordChild2, // #1 = $src
/*8632*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*8634*/        OPC_EmitMergeInputChains1_0,
/*8635*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_BREAK), 0|OPFL_Chain,
                    MVT::i64, 1/*#Ops*/, 1, 
                // Src: (intrinsic_w_chain:i64 6169:iPTR, i64:i64:$src) - Complexity = 8
                // Dst: (SI_BREAK:i64 i64:i64:$src)
/*8642*/      /*Scope*/ 16, /*->8659*/
/*8643*/        OPC_CheckChild1Integer, 31|128,48/*6175*/, 
/*8646*/        OPC_RecordChild2, // #1 = $vcc
/*8647*/        OPC_RecordChild3, // #2 = $src
/*8648*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*8650*/        OPC_EmitMergeInputChains1_0,
/*8651*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_IF_BREAK), 0|OPFL_Chain,
                    MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 6175:iPTR, i1:i1:$vcc, i64:i64:$src) - Complexity = 8
                // Dst: (SI_IF_BREAK:i64 i1:i1:$vcc, i64:i64:$src)
/*8659*/      /*Scope*/ 16, /*->8676*/
/*8660*/        OPC_CheckChild1Integer, 27|128,48/*6171*/, 
/*8663*/        OPC_RecordChild2, // #1 = $src0
/*8664*/        OPC_RecordChild3, // #2 = $src1
/*8665*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*8667*/        OPC_EmitMergeInputChains1_0,
/*8668*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_ELSE_BREAK), 0|OPFL_Chain,
                    MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 6171:iPTR, i64:i64:$src0, i64:i64:$src1) - Complexity = 8
                // Dst: (SI_ELSE_BREAK:i64 i64:i64:$src0, i64:i64:$src1)
/*8676*/      /*Scope*/ 12, /*->8689*/
/*8677*/        OPC_CheckChild1Integer, 8|128,3/*392*/, 
/*8680*/        OPC_CheckPatternPredicate, 7, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*8682*/        OPC_EmitMergeInputChains1_0,
/*8683*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMREALTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (intrinsic_w_chain:i64 392:iPTR) - Complexity = 8
                // Dst: (S_MEMREALTIME:i64)
/*8689*/      /*Scope*/ 15|128,4/*527*/, /*->9218*/
/*8691*/        OPC_CheckChild1Integer, 73|128,2/*329*/, 
/*8694*/        OPC_RecordChild2, // #1 = $rsrc
/*8695*/        OPC_Scope, 80, /*->8777*/ // 4 children in Scope
/*8697*/          OPC_CheckChild3Integer, 0, 
/*8699*/          OPC_RecordChild4, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*8700*/          OPC_RecordChild5, // #3 = $glc
/*8701*/          OPC_MoveChild5,
/*8702*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8705*/          OPC_MoveParent,
/*8706*/          OPC_RecordChild6, // #4 = $slc
/*8707*/          OPC_MoveChild6,
/*8708*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8711*/          OPC_MoveParent,
/*8712*/          OPC_CheckType, MVT::f32,
/*8714*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*8716*/          OPC_Scope, 29, /*->8747*/ // 2 children in Scope
/*8718*/            OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*8721*/            OPC_EmitMergeInputChains1_0,
/*8722*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*8725*/            OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*8728*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8731*/            OPC_EmitInteger, MVT::i1, 0, 
/*8734*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_OFFEN), 0|OPFL_Chain,
                        MVT::f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:f32 329:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                    // Dst: (BUFFER_LOAD_FORMAT_X_OFFEN:f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*8747*/          /*Scope*/ 28, /*->8776*/
/*8748*/            OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*8751*/            OPC_EmitMergeInputChains1_0,
/*8752*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*8755*/            OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*8758*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8761*/            OPC_EmitInteger, MVT::i1, 0, 
/*8764*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_OFFSET), 0|OPFL_Chain,
                        MVT::f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:f32 329:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_LOAD_FORMAT_X_OFFSET:f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*8776*/          0, /*End of Scope*/
/*8777*/        /*Scope*/ 100, /*->8878*/
/*8778*/          OPC_RecordChild3, // #2 = $vindex
/*8779*/          OPC_RecordChild4, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*8780*/          OPC_RecordChild5, // #4 = $glc
/*8781*/          OPC_MoveChild5,
/*8782*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8785*/          OPC_MoveParent,
/*8786*/          OPC_RecordChild6, // #5 = $slc
/*8787*/          OPC_MoveChild6,
/*8788*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8791*/          OPC_MoveParent,
/*8792*/          OPC_CheckType, MVT::f32,
/*8794*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*8796*/          OPC_Scope, 49, /*->8847*/ // 2 children in Scope
/*8798*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*8801*/            OPC_EmitMergeInputChains1_0,
/*8802*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*8805*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*8808*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*8811*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*8822*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*8825*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8828*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8831*/            OPC_EmitInteger, MVT::i1, 0, 
/*8834*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_BOTHEN), 0|OPFL_Chain,
                        MVT::f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (intrinsic_w_chain:f32 329:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_FORMAT_X_BOTHEN:f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*8847*/          /*Scope*/ 29, /*->8877*/
/*8848*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*8851*/            OPC_EmitMergeInputChains1_0,
/*8852*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*8855*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8858*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8861*/            OPC_EmitInteger, MVT::i1, 0, 
/*8864*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_IDXEN), 0|OPFL_Chain,
                        MVT::f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:f32 329:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_FORMAT_X_IDXEN:f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*8877*/          0, /*End of Scope*/
/*8878*/        /*Scope*/ 19|128,1/*147*/, /*->9027*/
/*8880*/          OPC_CheckChild3Integer, 0, 
/*8882*/          OPC_RecordChild4, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*8883*/          OPC_RecordChild5, // #3 = $glc
/*8884*/          OPC_MoveChild5,
/*8885*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8888*/          OPC_MoveParent,
/*8889*/          OPC_RecordChild6, // #4 = $slc
/*8890*/          OPC_MoveChild6,
/*8891*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8894*/          OPC_MoveParent,
/*8895*/          OPC_SwitchType /*2 cases */, 63, MVT::v2f32,// ->8961
/*8898*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*8900*/            OPC_Scope, 29, /*->8931*/ // 2 children in Scope
/*8902*/              OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*8905*/              OPC_EmitMergeInputChains1_0,
/*8906*/              OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*8909*/              OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*8912*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8915*/              OPC_EmitInteger, MVT::i1, 0, 
/*8918*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFEN), 0|OPFL_Chain,
                          MVT::v2f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2f32 329:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_LOAD_FORMAT_XY_OFFEN:v2f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*8931*/            /*Scope*/ 28, /*->8960*/
/*8932*/              OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*8935*/              OPC_EmitMergeInputChains1_0,
/*8936*/              OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*8939*/              OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*8942*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8945*/              OPC_EmitInteger, MVT::i1, 0, 
/*8948*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFSET), 0|OPFL_Chain,
                          MVT::v2f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                      // Src: (intrinsic_w_chain:v2f32 329:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_LOAD_FORMAT_XY_OFFSET:v2f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*8960*/            0, /*End of Scope*/
/*8961*/          /*SwitchType*/ 63, MVT::v4f32,// ->9026
/*8963*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*8965*/            OPC_Scope, 29, /*->8996*/ // 2 children in Scope
/*8967*/              OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*8970*/              OPC_EmitMergeInputChains1_0,
/*8971*/              OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*8974*/              OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*8977*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8980*/              OPC_EmitInteger, MVT::i1, 0, 
/*8983*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFEN), 0|OPFL_Chain,
                          MVT::v4f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4f32 329:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_LOAD_FORMAT_XYZW_OFFEN:v4f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*8996*/            /*Scope*/ 28, /*->9025*/
/*8997*/              OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*9000*/              OPC_EmitMergeInputChains1_0,
/*9001*/              OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*9004*/              OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*9007*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9010*/              OPC_EmitInteger, MVT::i1, 0, 
/*9013*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFSET), 0|OPFL_Chain,
                          MVT::v4f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                      // Src: (intrinsic_w_chain:v4f32 329:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_LOAD_FORMAT_XYZW_OFFSET:v4f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9025*/            0, /*End of Scope*/
/*9026*/          0, // EndSwitchType
/*9027*/        /*Scope*/ 60|128,1/*188*/, /*->9217*/
/*9029*/          OPC_RecordChild3, // #2 = $vindex
/*9030*/          OPC_RecordChild4, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*9031*/          OPC_RecordChild5, // #4 = $glc
/*9032*/          OPC_MoveChild5,
/*9033*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9036*/          OPC_MoveParent,
/*9037*/          OPC_RecordChild6, // #5 = $slc
/*9038*/          OPC_MoveChild6,
/*9039*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9042*/          OPC_MoveParent,
/*9043*/          OPC_SwitchType /*2 cases */, 84, MVT::v2f32,// ->9130
/*9046*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9048*/            OPC_Scope, 49, /*->9099*/ // 2 children in Scope
/*9050*/              OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*9053*/              OPC_EmitMergeInputChains1_0,
/*9054*/              OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9057*/              OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9060*/              OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9063*/              OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*9074*/              OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*9077*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9080*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9083*/              OPC_EmitInteger, MVT::i1, 0, 
/*9086*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_BOTHEN), 0|OPFL_Chain,
                          MVT::v2f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                      // Src: (intrinsic_w_chain:v2f32 329:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_LOAD_FORMAT_XY_BOTHEN:v2f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9099*/            /*Scope*/ 29, /*->9129*/
/*9100*/              OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*9103*/              OPC_EmitMergeInputChains1_0,
/*9104*/              OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*9107*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9110*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9113*/              OPC_EmitInteger, MVT::i1, 0, 
/*9116*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_IDXEN), 0|OPFL_Chain,
                          MVT::v2f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2f32 329:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_LOAD_FORMAT_XY_IDXEN:v2f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9129*/            0, /*End of Scope*/
/*9130*/          /*SwitchType*/ 84, MVT::v4f32,// ->9216
/*9132*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9134*/            OPC_Scope, 49, /*->9185*/ // 2 children in Scope
/*9136*/              OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*9139*/              OPC_EmitMergeInputChains1_0,
/*9140*/              OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9143*/              OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9146*/              OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9149*/              OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*9160*/              OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*9163*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9166*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9169*/              OPC_EmitInteger, MVT::i1, 0, 
/*9172*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_BOTHEN), 0|OPFL_Chain,
                          MVT::v4f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                      // Src: (intrinsic_w_chain:v4f32 329:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_LOAD_FORMAT_XYZW_BOTHEN:v4f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9185*/            /*Scope*/ 29, /*->9215*/
/*9186*/              OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*9189*/              OPC_EmitMergeInputChains1_0,
/*9190*/              OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*9193*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9196*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9199*/              OPC_EmitInteger, MVT::i1, 0, 
/*9202*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0|OPFL_Chain,
                          MVT::v4f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4f32 329:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9215*/            0, /*End of Scope*/
/*9216*/          0, // EndSwitchType
/*9217*/        0, /*End of Scope*/
/*9218*/      /*Scope*/ 15|128,4/*527*/, /*->9747*/
/*9220*/        OPC_CheckChild1Integer, 72|128,2/*328*/, 
/*9223*/        OPC_RecordChild2, // #1 = $rsrc
/*9224*/        OPC_Scope, 80, /*->9306*/ // 4 children in Scope
/*9226*/          OPC_CheckChild3Integer, 0, 
/*9228*/          OPC_RecordChild4, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*9229*/          OPC_RecordChild5, // #3 = $glc
/*9230*/          OPC_MoveChild5,
/*9231*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9234*/          OPC_MoveParent,
/*9235*/          OPC_RecordChild6, // #4 = $slc
/*9236*/          OPC_MoveChild6,
/*9237*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9240*/          OPC_MoveParent,
/*9241*/          OPC_CheckType, MVT::f32,
/*9243*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9245*/          OPC_Scope, 29, /*->9276*/ // 2 children in Scope
/*9247*/            OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*9250*/            OPC_EmitMergeInputChains1_0,
/*9251*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*9254*/            OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*9257*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9260*/            OPC_EmitInteger, MVT::i1, 0, 
/*9263*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain,
                        MVT::f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:f32 328:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                    // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9276*/          /*Scope*/ 28, /*->9305*/
/*9277*/            OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*9280*/            OPC_EmitMergeInputChains1_0,
/*9281*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*9284*/            OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*9287*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9290*/            OPC_EmitInteger, MVT::i1, 0, 
/*9293*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain,
                        MVT::f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:f32 328:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORD_OFFSET:f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9305*/          0, /*End of Scope*/
/*9306*/        /*Scope*/ 100, /*->9407*/
/*9307*/          OPC_RecordChild3, // #2 = $vindex
/*9308*/          OPC_RecordChild4, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*9309*/          OPC_RecordChild5, // #4 = $glc
/*9310*/          OPC_MoveChild5,
/*9311*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9314*/          OPC_MoveParent,
/*9315*/          OPC_RecordChild6, // #5 = $slc
/*9316*/          OPC_MoveChild6,
/*9317*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9320*/          OPC_MoveParent,
/*9321*/          OPC_CheckType, MVT::f32,
/*9323*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9325*/          OPC_Scope, 49, /*->9376*/ // 2 children in Scope
/*9327*/            OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*9330*/            OPC_EmitMergeInputChains1_0,
/*9331*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9334*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9337*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9340*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*9351*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*9354*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9357*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9360*/            OPC_EmitInteger, MVT::i1, 0, 
/*9363*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain,
                        MVT::f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (intrinsic_w_chain:f32 328:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_DWORD_BOTHEN:f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9376*/          /*Scope*/ 29, /*->9406*/
/*9377*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*9380*/            OPC_EmitMergeInputChains1_0,
/*9381*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*9384*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9387*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9390*/            OPC_EmitInteger, MVT::i1, 0, 
/*9393*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain,
                        MVT::f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:f32 328:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_DWORD_IDXEN:f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9406*/          0, /*End of Scope*/
/*9407*/        /*Scope*/ 19|128,1/*147*/, /*->9556*/
/*9409*/          OPC_CheckChild3Integer, 0, 
/*9411*/          OPC_RecordChild4, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*9412*/          OPC_RecordChild5, // #3 = $glc
/*9413*/          OPC_MoveChild5,
/*9414*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9417*/          OPC_MoveParent,
/*9418*/          OPC_RecordChild6, // #4 = $slc
/*9419*/          OPC_MoveChild6,
/*9420*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9423*/          OPC_MoveParent,
/*9424*/          OPC_SwitchType /*2 cases */, 63, MVT::v2f32,// ->9490
/*9427*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9429*/            OPC_Scope, 29, /*->9460*/ // 2 children in Scope
/*9431*/              OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*9434*/              OPC_EmitMergeInputChains1_0,
/*9435*/              OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*9438*/              OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*9441*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9444*/              OPC_EmitInteger, MVT::i1, 0, 
/*9447*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain,
                          MVT::v2f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2f32 328:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9460*/            /*Scope*/ 28, /*->9489*/
/*9461*/              OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*9464*/              OPC_EmitMergeInputChains1_0,
/*9465*/              OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*9468*/              OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*9471*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9474*/              OPC_EmitInteger, MVT::i1, 0, 
/*9477*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain,
                          MVT::v2f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                      // Src: (intrinsic_w_chain:v2f32 328:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9489*/            0, /*End of Scope*/
/*9490*/          /*SwitchType*/ 63, MVT::v4f32,// ->9555
/*9492*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9494*/            OPC_Scope, 29, /*->9525*/ // 2 children in Scope
/*9496*/              OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*9499*/              OPC_EmitMergeInputChains1_0,
/*9500*/              OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*9503*/              OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*9506*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9509*/              OPC_EmitInteger, MVT::i1, 0, 
/*9512*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain,
                          MVT::v4f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4f32 328:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9525*/            /*Scope*/ 28, /*->9554*/
/*9526*/              OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*9529*/              OPC_EmitMergeInputChains1_0,
/*9530*/              OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*9533*/              OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*9536*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9539*/              OPC_EmitInteger, MVT::i1, 0, 
/*9542*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain,
                          MVT::v4f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                      // Src: (intrinsic_w_chain:v4f32 328:iPTR, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9554*/            0, /*End of Scope*/
/*9555*/          0, // EndSwitchType
/*9556*/        /*Scope*/ 60|128,1/*188*/, /*->9746*/
/*9558*/          OPC_RecordChild3, // #2 = $vindex
/*9559*/          OPC_RecordChild4, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*9560*/          OPC_RecordChild5, // #4 = $glc
/*9561*/          OPC_MoveChild5,
/*9562*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9565*/          OPC_MoveParent,
/*9566*/          OPC_RecordChild6, // #5 = $slc
/*9567*/          OPC_MoveChild6,
/*9568*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9571*/          OPC_MoveParent,
/*9572*/          OPC_SwitchType /*2 cases */, 84, MVT::v2f32,// ->9659
/*9575*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9577*/            OPC_Scope, 49, /*->9628*/ // 2 children in Scope
/*9579*/              OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*9582*/              OPC_EmitMergeInputChains1_0,
/*9583*/              OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9586*/              OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9589*/              OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9592*/              OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*9603*/              OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*9606*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9609*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9612*/              OPC_EmitInteger, MVT::i1, 0, 
/*9615*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain,
                          MVT::v2f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                      // Src: (intrinsic_w_chain:v2f32 328:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9628*/            /*Scope*/ 29, /*->9658*/
/*9629*/              OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*9632*/              OPC_EmitMergeInputChains1_0,
/*9633*/              OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*9636*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9639*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9642*/              OPC_EmitInteger, MVT::i1, 0, 
/*9645*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain,
                          MVT::v2f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2f32 328:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9658*/            0, /*End of Scope*/
/*9659*/          /*SwitchType*/ 84, MVT::v4f32,// ->9745
/*9661*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9663*/            OPC_Scope, 49, /*->9714*/ // 2 children in Scope
/*9665*/              OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*9668*/              OPC_EmitMergeInputChains1_0,
/*9669*/              OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9672*/              OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9675*/              OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9678*/              OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*9689*/              OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*9692*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9695*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9698*/              OPC_EmitInteger, MVT::i1, 0, 
/*9701*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain,
                          MVT::v4f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                      // Src: (intrinsic_w_chain:v4f32 328:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9714*/            /*Scope*/ 29, /*->9744*/
/*9715*/              OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*9718*/              OPC_EmitMergeInputChains1_0,
/*9719*/              OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*9722*/              OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9725*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9728*/              OPC_EmitInteger, MVT::i1, 0, 
/*9731*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain,
                          MVT::v4f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4f32 328:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*9744*/            0, /*End of Scope*/
/*9745*/          0, // EndSwitchType
/*9746*/        0, /*End of Scope*/
/*9747*/      /*Scope*/ 112|128,1/*240*/, /*->9989*/
/*9749*/        OPC_CheckChild1Integer, 109|128,2/*365*/, 
/*9752*/        OPC_RecordChild2, // #1 = $addr
/*9753*/        OPC_Scope, 77, /*->9832*/ // 3 children in Scope
/*9755*/          OPC_CheckChild2Type, MVT::i32,
/*9757*/          OPC_RecordChild3, // #2 = $rsrc
/*9758*/          OPC_RecordChild4, // #3 = $dmask
/*9759*/          OPC_MoveChild4,
/*9760*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9763*/          OPC_MoveParent,
/*9764*/          OPC_RecordChild5, // #4 = $r128
/*9765*/          OPC_MoveChild5,
/*9766*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9769*/          OPC_MoveParent,
/*9770*/          OPC_RecordChild6, // #5 = $da
/*9771*/          OPC_MoveChild6,
/*9772*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9775*/          OPC_MoveParent,
/*9776*/          OPC_RecordChild7, // #6 = $glc
/*9777*/          OPC_MoveChild7,
/*9778*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9781*/          OPC_MoveParent,
/*9782*/          OPC_MoveChild, 8,
/*9784*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9787*/          OPC_RecordNode, // #7 = $slc
/*9788*/          OPC_MoveParent,
/*9789*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9791*/          OPC_EmitMergeInputChains1_0,
/*9792*/          OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*9795*/          OPC_EmitInteger, MVT::i1, 1, 
/*9798*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9801*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9804*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9807*/          OPC_EmitInteger, MVT::i1, 0, 
/*9810*/          OPC_EmitInteger, MVT::i1, 0, 
/*9813*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9816*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0|OPFL_Chain,
                      MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                  // Src: (intrinsic_w_chain:v4f32 365:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                  // Dst: (IMAGE_LOAD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9832*/        /*Scope*/ 77, /*->9910*/
/*9833*/          OPC_CheckChild2Type, MVT::v2i32,
/*9835*/          OPC_RecordChild3, // #2 = $rsrc
/*9836*/          OPC_RecordChild4, // #3 = $dmask
/*9837*/          OPC_MoveChild4,
/*9838*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9841*/          OPC_MoveParent,
/*9842*/          OPC_RecordChild5, // #4 = $r128
/*9843*/          OPC_MoveChild5,
/*9844*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9847*/          OPC_MoveParent,
/*9848*/          OPC_RecordChild6, // #5 = $da
/*9849*/          OPC_MoveChild6,
/*9850*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9853*/          OPC_MoveParent,
/*9854*/          OPC_RecordChild7, // #6 = $glc
/*9855*/          OPC_MoveChild7,
/*9856*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9859*/          OPC_MoveParent,
/*9860*/          OPC_MoveChild, 8,
/*9862*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9865*/          OPC_RecordNode, // #7 = $slc
/*9866*/          OPC_MoveParent,
/*9867*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9869*/          OPC_EmitMergeInputChains1_0,
/*9870*/          OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*9873*/          OPC_EmitInteger, MVT::i1, 1, 
/*9876*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9879*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9882*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9885*/          OPC_EmitInteger, MVT::i1, 0, 
/*9888*/          OPC_EmitInteger, MVT::i1, 0, 
/*9891*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9894*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0|OPFL_Chain,
                      MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                  // Src: (intrinsic_w_chain:v4f32 365:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                  // Dst: (IMAGE_LOAD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9910*/        /*Scope*/ 77, /*->9988*/
/*9911*/          OPC_CheckChild2Type, MVT::v4i32,
/*9913*/          OPC_RecordChild3, // #2 = $rsrc
/*9914*/          OPC_RecordChild4, // #3 = $dmask
/*9915*/          OPC_MoveChild4,
/*9916*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9919*/          OPC_MoveParent,
/*9920*/          OPC_RecordChild5, // #4 = $r128
/*9921*/          OPC_MoveChild5,
/*9922*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9925*/          OPC_MoveParent,
/*9926*/          OPC_RecordChild6, // #5 = $da
/*9927*/          OPC_MoveChild6,
/*9928*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9931*/          OPC_MoveParent,
/*9932*/          OPC_RecordChild7, // #6 = $glc
/*9933*/          OPC_MoveChild7,
/*9934*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9937*/          OPC_MoveParent,
/*9938*/          OPC_MoveChild, 8,
/*9940*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9943*/          OPC_RecordNode, // #7 = $slc
/*9944*/          OPC_MoveParent,
/*9945*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9947*/          OPC_EmitMergeInputChains1_0,
/*9948*/          OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*9951*/          OPC_EmitInteger, MVT::i1, 1, 
/*9954*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9957*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9960*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9963*/          OPC_EmitInteger, MVT::i1, 0, 
/*9966*/          OPC_EmitInteger, MVT::i1, 0, 
/*9969*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9972*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0|OPFL_Chain,
                      MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                  // Src: (intrinsic_w_chain:v4f32 365:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                  // Dst: (IMAGE_LOAD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9988*/        0, /*End of Scope*/
/*9989*/      /*Scope*/ 112|128,1/*240*/, /*->10231*/
/*9991*/        OPC_CheckChild1Integer, 110|128,2/*366*/, 
/*9994*/        OPC_RecordChild2, // #1 = $addr
/*9995*/        OPC_Scope, 77, /*->10074*/ // 3 children in Scope
/*9997*/          OPC_CheckChild2Type, MVT::i32,
/*9999*/          OPC_RecordChild3, // #2 = $rsrc
/*10000*/         OPC_RecordChild4, // #3 = $dmask
/*10001*/         OPC_MoveChild4,
/*10002*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10005*/         OPC_MoveParent,
/*10006*/         OPC_RecordChild5, // #4 = $r128
/*10007*/         OPC_MoveChild5,
/*10008*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10011*/         OPC_MoveParent,
/*10012*/         OPC_RecordChild6, // #5 = $da
/*10013*/         OPC_MoveChild6,
/*10014*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10017*/         OPC_MoveParent,
/*10018*/         OPC_RecordChild7, // #6 = $glc
/*10019*/         OPC_MoveChild7,
/*10020*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10023*/         OPC_MoveParent,
/*10024*/         OPC_MoveChild, 8,
/*10026*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10029*/         OPC_RecordNode, // #7 = $slc
/*10030*/         OPC_MoveParent,
/*10031*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*10033*/         OPC_EmitMergeInputChains1_0,
/*10034*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*10037*/         OPC_EmitInteger, MVT::i1, 1, 
/*10040*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10043*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10046*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10049*/         OPC_EmitInteger, MVT::i1, 0, 
/*10052*/         OPC_EmitInteger, MVT::i1, 0, 
/*10055*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10058*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0|OPFL_Chain,
                      MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                  // Src: (intrinsic_w_chain:v4f32 366:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                  // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*10074*/       /*Scope*/ 77, /*->10152*/
/*10075*/         OPC_CheckChild2Type, MVT::v2i32,
/*10077*/         OPC_RecordChild3, // #2 = $rsrc
/*10078*/         OPC_RecordChild4, // #3 = $dmask
/*10079*/         OPC_MoveChild4,
/*10080*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10083*/         OPC_MoveParent,
/*10084*/         OPC_RecordChild5, // #4 = $r128
/*10085*/         OPC_MoveChild5,
/*10086*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10089*/         OPC_MoveParent,
/*10090*/         OPC_RecordChild6, // #5 = $da
/*10091*/         OPC_MoveChild6,
/*10092*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10095*/         OPC_MoveParent,
/*10096*/         OPC_RecordChild7, // #6 = $glc
/*10097*/         OPC_MoveChild7,
/*10098*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10101*/         OPC_MoveParent,
/*10102*/         OPC_MoveChild, 8,
/*10104*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10107*/         OPC_RecordNode, // #7 = $slc
/*10108*/         OPC_MoveParent,
/*10109*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*10111*/         OPC_EmitMergeInputChains1_0,
/*10112*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*10115*/         OPC_EmitInteger, MVT::i1, 1, 
/*10118*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10121*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10124*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10127*/         OPC_EmitInteger, MVT::i1, 0, 
/*10130*/         OPC_EmitInteger, MVT::i1, 0, 
/*10133*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10136*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0|OPFL_Chain,
                      MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                  // Src: (intrinsic_w_chain:v4f32 366:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                  // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*10152*/       /*Scope*/ 77, /*->10230*/
/*10153*/         OPC_CheckChild2Type, MVT::v4i32,
/*10155*/         OPC_RecordChild3, // #2 = $rsrc
/*10156*/         OPC_RecordChild4, // #3 = $dmask
/*10157*/         OPC_MoveChild4,
/*10158*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10161*/         OPC_MoveParent,
/*10162*/         OPC_RecordChild5, // #4 = $r128
/*10163*/         OPC_MoveChild5,
/*10164*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10167*/         OPC_MoveParent,
/*10168*/         OPC_RecordChild6, // #5 = $da
/*10169*/         OPC_MoveChild6,
/*10170*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10173*/         OPC_MoveParent,
/*10174*/         OPC_RecordChild7, // #6 = $glc
/*10175*/         OPC_MoveChild7,
/*10176*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10179*/         OPC_MoveParent,
/*10180*/         OPC_MoveChild, 8,
/*10182*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10185*/         OPC_RecordNode, // #7 = $slc
/*10186*/         OPC_MoveParent,
/*10187*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*10189*/         OPC_EmitMergeInputChains1_0,
/*10190*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*10193*/         OPC_EmitInteger, MVT::i1, 1, 
/*10196*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10199*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10202*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10205*/         OPC_EmitInteger, MVT::i1, 0, 
/*10208*/         OPC_EmitInteger, MVT::i1, 0, 
/*10211*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10214*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0|OPFL_Chain,
                      MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                  // Src: (intrinsic_w_chain:v4f32 366:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                  // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*10230*/       0, /*End of Scope*/
/*10231*/     0, /*End of Scope*/
/*10232*/   /*SwitchOpcode*/ 60|128,3/*444*/, TARGET_VAL(AMDGPUISD::TBUFFER_STORE_FORMAT),// ->10680
/*10236*/     OPC_RecordMemRef,
/*10237*/     OPC_RecordNode, // #0 = 'SItbuffer_store' chained node
/*10238*/     OPC_RecordChild1, // #1 = $rsrc
/*10239*/     OPC_RecordChild2, // #2 = $vdata
/*10240*/     OPC_Scope, 108, /*->10350*/ // 3 children in Scope
/*10242*/       OPC_CheckChild2Type, MVT::i32,
/*10244*/       OPC_CheckChild3Integer, 1, 
/*10246*/       OPC_RecordChild4, // #3 = $vaddr
/*10247*/       OPC_RecordChild5, // #4 = $soffset
/*10248*/       OPC_RecordChild6, // #5 = $inst_offset
/*10249*/       OPC_MoveChild6,
/*10250*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10253*/       OPC_MoveParent,
/*10254*/       OPC_RecordChild7, // #6 = $dfmt
/*10255*/       OPC_MoveChild7,
/*10256*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10259*/       OPC_MoveParent,
/*10260*/       OPC_MoveChild, 8,
/*10262*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10265*/       OPC_RecordNode, // #7 = $nfmt
/*10266*/       OPC_MoveParent,
/*10267*/       OPC_MoveChild, 9,
/*10269*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10272*/       OPC_RecordNode, // #8 = $offen
/*10273*/       OPC_MoveParent,
/*10274*/       OPC_MoveChild, 10,
/*10276*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10279*/       OPC_RecordNode, // #9 = $idxen
/*10280*/       OPC_MoveParent,
/*10281*/       OPC_MoveChild, 11,
/*10283*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10286*/       OPC_RecordNode, // #10 = $glc
/*10287*/       OPC_MoveParent,
/*10288*/       OPC_MoveChild, 12,
/*10290*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10293*/       OPC_RecordNode, // #11 = $slc
/*10294*/       OPC_MoveParent,
/*10295*/       OPC_MoveChild, 13,
/*10297*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10300*/       OPC_RecordNode, // #12 = $tfe
/*10301*/       OPC_MoveParent,
/*10302*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*10304*/       OPC_EmitMergeInputChains1_0,
/*10305*/       OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*10308*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10311*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10314*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*10317*/       OPC_EmitInteger, MVT::i1, 0, 
/*10320*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*10323*/       OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*10326*/       OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*10329*/       OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*10332*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X), 0|OPFL_Chain|OPFL_MemRefs,
                    13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, i32:i32:$vdata, 1:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_X ?:i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*10350*/     /*Scope*/ 108, /*->10459*/
/*10351*/       OPC_CheckChild2Type, MVT::v2i32,
/*10353*/       OPC_CheckChild3Integer, 2, 
/*10355*/       OPC_RecordChild4, // #3 = $vaddr
/*10356*/       OPC_RecordChild5, // #4 = $soffset
/*10357*/       OPC_RecordChild6, // #5 = $inst_offset
/*10358*/       OPC_MoveChild6,
/*10359*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10362*/       OPC_MoveParent,
/*10363*/       OPC_RecordChild7, // #6 = $dfmt
/*10364*/       OPC_MoveChild7,
/*10365*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10368*/       OPC_MoveParent,
/*10369*/       OPC_MoveChild, 8,
/*10371*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10374*/       OPC_RecordNode, // #7 = $nfmt
/*10375*/       OPC_MoveParent,
/*10376*/       OPC_MoveChild, 9,
/*10378*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10381*/       OPC_RecordNode, // #8 = $offen
/*10382*/       OPC_MoveParent,
/*10383*/       OPC_MoveChild, 10,
/*10385*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10388*/       OPC_RecordNode, // #9 = $idxen
/*10389*/       OPC_MoveParent,
/*10390*/       OPC_MoveChild, 11,
/*10392*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10395*/       OPC_RecordNode, // #10 = $glc
/*10396*/       OPC_MoveParent,
/*10397*/       OPC_MoveChild, 12,
/*10399*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10402*/       OPC_RecordNode, // #11 = $slc
/*10403*/       OPC_MoveParent,
/*10404*/       OPC_MoveChild, 13,
/*10406*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10409*/       OPC_RecordNode, // #12 = $tfe
/*10410*/       OPC_MoveParent,
/*10411*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*10413*/       OPC_EmitMergeInputChains1_0,
/*10414*/       OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*10417*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10420*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10423*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*10426*/       OPC_EmitInteger, MVT::i1, 0, 
/*10429*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*10432*/       OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*10435*/       OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*10438*/       OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*10441*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY), 0|OPFL_Chain|OPFL_MemRefs,
                    13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v2i32:v2i32:$vdata, 2:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_XY ?:v2i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*10459*/     /*Scope*/ 90|128,1/*218*/, /*->10679*/
/*10461*/       OPC_CheckChild2Type, MVT::v4i32,
/*10463*/       OPC_Scope, 106, /*->10571*/ // 2 children in Scope
/*10465*/         OPC_CheckChild3Integer, 3, 
/*10467*/         OPC_RecordChild4, // #3 = $vaddr
/*10468*/         OPC_RecordChild5, // #4 = $soffset
/*10469*/         OPC_RecordChild6, // #5 = $inst_offset
/*10470*/         OPC_MoveChild6,
/*10471*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10474*/         OPC_MoveParent,
/*10475*/         OPC_RecordChild7, // #6 = $dfmt
/*10476*/         OPC_MoveChild7,
/*10477*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10480*/         OPC_MoveParent,
/*10481*/         OPC_MoveChild, 8,
/*10483*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10486*/         OPC_RecordNode, // #7 = $nfmt
/*10487*/         OPC_MoveParent,
/*10488*/         OPC_MoveChild, 9,
/*10490*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10493*/         OPC_RecordNode, // #8 = $offen
/*10494*/         OPC_MoveParent,
/*10495*/         OPC_MoveChild, 10,
/*10497*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10500*/         OPC_RecordNode, // #9 = $idxen
/*10501*/         OPC_MoveParent,
/*10502*/         OPC_MoveChild, 11,
/*10504*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10507*/         OPC_RecordNode, // #10 = $glc
/*10508*/         OPC_MoveParent,
/*10509*/         OPC_MoveChild, 12,
/*10511*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10514*/         OPC_RecordNode, // #11 = $slc
/*10515*/         OPC_MoveParent,
/*10516*/         OPC_MoveChild, 13,
/*10518*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10521*/         OPC_RecordNode, // #12 = $tfe
/*10522*/         OPC_MoveParent,
/*10523*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*10525*/         OPC_EmitMergeInputChains1_0,
/*10526*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*10529*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10532*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10535*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*10538*/         OPC_EmitInteger, MVT::i1, 0, 
/*10541*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*10544*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*10547*/         OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*10550*/         OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*10553*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ), 0|OPFL_Chain|OPFL_MemRefs,
                      13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 3:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*10571*/       /*Scope*/ 106, /*->10678*/
/*10572*/         OPC_CheckChild3Integer, 4, 
/*10574*/         OPC_RecordChild4, // #3 = $vaddr
/*10575*/         OPC_RecordChild5, // #4 = $soffset
/*10576*/         OPC_RecordChild6, // #5 = $inst_offset
/*10577*/         OPC_MoveChild6,
/*10578*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10581*/         OPC_MoveParent,
/*10582*/         OPC_RecordChild7, // #6 = $dfmt
/*10583*/         OPC_MoveChild7,
/*10584*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10587*/         OPC_MoveParent,
/*10588*/         OPC_MoveChild, 8,
/*10590*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10593*/         OPC_RecordNode, // #7 = $nfmt
/*10594*/         OPC_MoveParent,
/*10595*/         OPC_MoveChild, 9,
/*10597*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10600*/         OPC_RecordNode, // #8 = $offen
/*10601*/         OPC_MoveParent,
/*10602*/         OPC_MoveChild, 10,
/*10604*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10607*/         OPC_RecordNode, // #9 = $idxen
/*10608*/         OPC_MoveParent,
/*10609*/         OPC_MoveChild, 11,
/*10611*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10614*/         OPC_RecordNode, // #10 = $glc
/*10615*/         OPC_MoveParent,
/*10616*/         OPC_MoveChild, 12,
/*10618*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10621*/         OPC_RecordNode, // #11 = $slc
/*10622*/         OPC_MoveParent,
/*10623*/         OPC_MoveChild, 13,
/*10625*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10628*/         OPC_RecordNode, // #12 = $tfe
/*10629*/         OPC_MoveParent,
/*10630*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*10632*/         OPC_EmitMergeInputChains1_0,
/*10633*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*10636*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10639*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10642*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*10645*/         OPC_EmitInteger, MVT::i1, 0, 
/*10648*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*10651*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*10654*/         OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*10657*/         OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*10660*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW), 0|OPFL_Chain|OPFL_MemRefs,
                      13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 4:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*10678*/       0, /*End of Scope*/
/*10679*/     0, /*End of Scope*/
/*10680*/   /*SwitchOpcode*/ 54|128,19/*2486*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->13170
/*10684*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*10685*/     OPC_Scope, 49|128,4/*561*/, /*->11249*/ // 22 children in Scope
/*10688*/       OPC_CheckChild1Integer, 75|128,2/*331*/, 
/*10691*/       OPC_RecordChild2, // #1 = $vdata
/*10692*/       OPC_Scope, 55|128,1/*183*/, /*->10878*/ // 3 children in Scope
/*10695*/         OPC_CheckChild2Type, MVT::f32,
/*10697*/         OPC_RecordChild3, // #2 = $rsrc
/*10698*/         OPC_Scope, 78, /*->10778*/ // 2 children in Scope
/*10700*/           OPC_CheckChild4Integer, 0, 
/*10702*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*10703*/           OPC_RecordChild6, // #4 = $glc
/*10704*/           OPC_MoveChild6,
/*10705*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10708*/           OPC_MoveParent,
/*10709*/           OPC_RecordChild7, // #5 = $slc
/*10710*/           OPC_MoveChild7,
/*10711*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10714*/           OPC_MoveParent,
/*10715*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*10717*/           OPC_Scope, 29, /*->10748*/ // 2 children in Scope
/*10719*/             OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*10722*/             OPC_EmitMergeInputChains1_0,
/*10723*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*10726*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10729*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10732*/             OPC_EmitInteger, MVT::i1, 0, 
/*10735*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 331:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_X_OFFEN_exact ?:f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*10748*/           /*Scope*/ 28, /*->10777*/
/*10749*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*10752*/             OPC_EmitMergeInputChains1_0,
/*10753*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*10756*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10759*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10762*/             OPC_EmitInteger, MVT::i1, 0, 
/*10765*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 331:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_X_OFFSET_exact ?:f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*10777*/           0, /*End of Scope*/
/*10778*/         /*Scope*/ 98, /*->10877*/
/*10779*/           OPC_RecordChild4, // #3 = $vindex
/*10780*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*10781*/           OPC_RecordChild6, // #5 = $glc
/*10782*/           OPC_MoveChild6,
/*10783*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10786*/           OPC_MoveParent,
/*10787*/           OPC_RecordChild7, // #6 = $slc
/*10788*/           OPC_MoveChild7,
/*10789*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10792*/           OPC_MoveParent,
/*10793*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*10795*/           OPC_Scope, 49, /*->10846*/ // 2 children in Scope
/*10797*/             OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*10800*/             OPC_EmitMergeInputChains1_0,
/*10801*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*10804*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*10807*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*10810*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*10821*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*10824*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10827*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10830*/             OPC_EmitInteger, MVT::i1, 0, 
/*10833*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 331:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_X_BOTHEN_exact ?:f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*10846*/           /*Scope*/ 29, /*->10876*/
/*10847*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*10850*/             OPC_EmitMergeInputChains1_0,
/*10851*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*10854*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10857*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10860*/             OPC_EmitInteger, MVT::i1, 0, 
/*10863*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 331:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_X_IDXEN_exact ?:f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*10876*/           0, /*End of Scope*/
/*10877*/         0, /*End of Scope*/
/*10878*/       /*Scope*/ 55|128,1/*183*/, /*->11063*/
/*10880*/         OPC_CheckChild2Type, MVT::v2f32,
/*10882*/         OPC_RecordChild3, // #2 = $rsrc
/*10883*/         OPC_Scope, 78, /*->10963*/ // 2 children in Scope
/*10885*/           OPC_CheckChild4Integer, 0, 
/*10887*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*10888*/           OPC_RecordChild6, // #4 = $glc
/*10889*/           OPC_MoveChild6,
/*10890*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10893*/           OPC_MoveParent,
/*10894*/           OPC_RecordChild7, // #5 = $slc
/*10895*/           OPC_MoveChild7,
/*10896*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10899*/           OPC_MoveParent,
/*10900*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*10902*/           OPC_Scope, 29, /*->10933*/ // 2 children in Scope
/*10904*/             OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*10907*/             OPC_EmitMergeInputChains1_0,
/*10908*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*10911*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10914*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10917*/             OPC_EmitInteger, MVT::i1, 0, 
/*10920*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 331:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_XY_OFFEN_exact ?:v2f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*10933*/           /*Scope*/ 28, /*->10962*/
/*10934*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*10937*/             OPC_EmitMergeInputChains1_0,
/*10938*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*10941*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*10944*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10947*/             OPC_EmitInteger, MVT::i1, 0, 
/*10950*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 331:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_XY_OFFSET_exact ?:v2f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*10962*/           0, /*End of Scope*/
/*10963*/         /*Scope*/ 98, /*->11062*/
/*10964*/           OPC_RecordChild4, // #3 = $vindex
/*10965*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*10966*/           OPC_RecordChild6, // #5 = $glc
/*10967*/           OPC_MoveChild6,
/*10968*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10971*/           OPC_MoveParent,
/*10972*/           OPC_RecordChild7, // #6 = $slc
/*10973*/           OPC_MoveChild7,
/*10974*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10977*/           OPC_MoveParent,
/*10978*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*10980*/           OPC_Scope, 49, /*->11031*/ // 2 children in Scope
/*10982*/             OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*10985*/             OPC_EmitMergeInputChains1_0,
/*10986*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*10989*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*10992*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*10995*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*11006*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*11009*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11012*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11015*/             OPC_EmitInteger, MVT::i1, 0, 
/*11018*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 331:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_XY_BOTHEN_exact ?:v2f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*11031*/           /*Scope*/ 29, /*->11061*/
/*11032*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*11035*/             OPC_EmitMergeInputChains1_0,
/*11036*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*11039*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11042*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11045*/             OPC_EmitInteger, MVT::i1, 0, 
/*11048*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 331:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_XY_IDXEN_exact ?:v2f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*11061*/           0, /*End of Scope*/
/*11062*/         0, /*End of Scope*/
/*11063*/       /*Scope*/ 55|128,1/*183*/, /*->11248*/
/*11065*/         OPC_CheckChild2Type, MVT::v4f32,
/*11067*/         OPC_RecordChild3, // #2 = $rsrc
/*11068*/         OPC_Scope, 78, /*->11148*/ // 2 children in Scope
/*11070*/           OPC_CheckChild4Integer, 0, 
/*11072*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*11073*/           OPC_RecordChild6, // #4 = $glc
/*11074*/           OPC_MoveChild6,
/*11075*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11078*/           OPC_MoveParent,
/*11079*/           OPC_RecordChild7, // #5 = $slc
/*11080*/           OPC_MoveChild7,
/*11081*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11084*/           OPC_MoveParent,
/*11085*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*11087*/           OPC_Scope, 29, /*->11118*/ // 2 children in Scope
/*11089*/             OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*11092*/             OPC_EmitMergeInputChains1_0,
/*11093*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*11096*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11099*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11102*/             OPC_EmitInteger, MVT::i1, 0, 
/*11105*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 331:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_OFFEN_exact ?:v4f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*11118*/           /*Scope*/ 28, /*->11147*/
/*11119*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*11122*/             OPC_EmitMergeInputChains1_0,
/*11123*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*11126*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11129*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11132*/             OPC_EmitInteger, MVT::i1, 0, 
/*11135*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 331:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_OFFSET_exact ?:v4f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*11147*/           0, /*End of Scope*/
/*11148*/         /*Scope*/ 98, /*->11247*/
/*11149*/           OPC_RecordChild4, // #3 = $vindex
/*11150*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*11151*/           OPC_RecordChild6, // #5 = $glc
/*11152*/           OPC_MoveChild6,
/*11153*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11156*/           OPC_MoveParent,
/*11157*/           OPC_RecordChild7, // #6 = $slc
/*11158*/           OPC_MoveChild7,
/*11159*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11162*/           OPC_MoveParent,
/*11163*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*11165*/           OPC_Scope, 49, /*->11216*/ // 2 children in Scope
/*11167*/             OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*11170*/             OPC_EmitMergeInputChains1_0,
/*11171*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*11174*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*11177*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*11180*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*11191*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*11194*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11197*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11200*/             OPC_EmitInteger, MVT::i1, 0, 
/*11203*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 331:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_BOTHEN_exact ?:v4f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*11216*/           /*Scope*/ 29, /*->11246*/
/*11217*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*11220*/             OPC_EmitMergeInputChains1_0,
/*11221*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*11224*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11227*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11230*/             OPC_EmitInteger, MVT::i1, 0, 
/*11233*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 331:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_IDXEN_exact ?:v4f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*11246*/           0, /*End of Scope*/
/*11247*/         0, /*End of Scope*/
/*11248*/       0, /*End of Scope*/
/*11249*/     /*Scope*/ 49|128,4/*561*/, /*->11812*/
/*11251*/       OPC_CheckChild1Integer, 74|128,2/*330*/, 
/*11254*/       OPC_RecordChild2, // #1 = $vdata
/*11255*/       OPC_Scope, 55|128,1/*183*/, /*->11441*/ // 3 children in Scope
/*11258*/         OPC_CheckChild2Type, MVT::f32,
/*11260*/         OPC_RecordChild3, // #2 = $rsrc
/*11261*/         OPC_Scope, 78, /*->11341*/ // 2 children in Scope
/*11263*/           OPC_CheckChild4Integer, 0, 
/*11265*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*11266*/           OPC_RecordChild6, // #4 = $glc
/*11267*/           OPC_MoveChild6,
/*11268*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11271*/           OPC_MoveParent,
/*11272*/           OPC_RecordChild7, // #5 = $slc
/*11273*/           OPC_MoveChild7,
/*11274*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11277*/           OPC_MoveParent,
/*11278*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*11280*/           OPC_Scope, 29, /*->11311*/ // 2 children in Scope
/*11282*/             OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*11285*/             OPC_EmitMergeInputChains1_0,
/*11286*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*11289*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11292*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11295*/             OPC_EmitInteger, MVT::i1, 0, 
/*11298*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 330:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORD_OFFEN_exact ?:f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*11311*/           /*Scope*/ 28, /*->11340*/
/*11312*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*11315*/             OPC_EmitMergeInputChains1_0,
/*11316*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*11319*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11322*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11325*/             OPC_EmitInteger, MVT::i1, 0, 
/*11328*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 330:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORD_OFFSET_exact ?:f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*11340*/           0, /*End of Scope*/
/*11341*/         /*Scope*/ 98, /*->11440*/
/*11342*/           OPC_RecordChild4, // #3 = $vindex
/*11343*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*11344*/           OPC_RecordChild6, // #5 = $glc
/*11345*/           OPC_MoveChild6,
/*11346*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11349*/           OPC_MoveParent,
/*11350*/           OPC_RecordChild7, // #6 = $slc
/*11351*/           OPC_MoveChild7,
/*11352*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11355*/           OPC_MoveParent,
/*11356*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*11358*/           OPC_Scope, 49, /*->11409*/ // 2 children in Scope
/*11360*/             OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*11363*/             OPC_EmitMergeInputChains1_0,
/*11364*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*11367*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*11370*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*11373*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*11384*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*11387*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11390*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11393*/             OPC_EmitInteger, MVT::i1, 0, 
/*11396*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 330:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORD_BOTHEN_exact ?:f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*11409*/           /*Scope*/ 29, /*->11439*/
/*11410*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*11413*/             OPC_EmitMergeInputChains1_0,
/*11414*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*11417*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11420*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11423*/             OPC_EmitInteger, MVT::i1, 0, 
/*11426*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 330:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORD_IDXEN_exact ?:f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*11439*/           0, /*End of Scope*/
/*11440*/         0, /*End of Scope*/
/*11441*/       /*Scope*/ 55|128,1/*183*/, /*->11626*/
/*11443*/         OPC_CheckChild2Type, MVT::v2f32,
/*11445*/         OPC_RecordChild3, // #2 = $rsrc
/*11446*/         OPC_Scope, 78, /*->11526*/ // 2 children in Scope
/*11448*/           OPC_CheckChild4Integer, 0, 
/*11450*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*11451*/           OPC_RecordChild6, // #4 = $glc
/*11452*/           OPC_MoveChild6,
/*11453*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11456*/           OPC_MoveParent,
/*11457*/           OPC_RecordChild7, // #5 = $slc
/*11458*/           OPC_MoveChild7,
/*11459*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11462*/           OPC_MoveParent,
/*11463*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*11465*/           OPC_Scope, 29, /*->11496*/ // 2 children in Scope
/*11467*/             OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*11470*/             OPC_EmitMergeInputChains1_0,
/*11471*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*11474*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11477*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11480*/             OPC_EmitInteger, MVT::i1, 0, 
/*11483*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 330:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORDX2_OFFEN_exact ?:v2f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*11496*/           /*Scope*/ 28, /*->11525*/
/*11497*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*11500*/             OPC_EmitMergeInputChains1_0,
/*11501*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*11504*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11507*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11510*/             OPC_EmitInteger, MVT::i1, 0, 
/*11513*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 330:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX2_OFFSET_exact ?:v2f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*11525*/           0, /*End of Scope*/
/*11526*/         /*Scope*/ 98, /*->11625*/
/*11527*/           OPC_RecordChild4, // #3 = $vindex
/*11528*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*11529*/           OPC_RecordChild6, // #5 = $glc
/*11530*/           OPC_MoveChild6,
/*11531*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11534*/           OPC_MoveParent,
/*11535*/           OPC_RecordChild7, // #6 = $slc
/*11536*/           OPC_MoveChild7,
/*11537*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11540*/           OPC_MoveParent,
/*11541*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*11543*/           OPC_Scope, 49, /*->11594*/ // 2 children in Scope
/*11545*/             OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*11548*/             OPC_EmitMergeInputChains1_0,
/*11549*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*11552*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*11555*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*11558*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*11569*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*11572*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11575*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11578*/             OPC_EmitInteger, MVT::i1, 0, 
/*11581*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 330:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORDX2_BOTHEN_exact ?:v2f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*11594*/           /*Scope*/ 29, /*->11624*/
/*11595*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*11598*/             OPC_EmitMergeInputChains1_0,
/*11599*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*11602*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11605*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11608*/             OPC_EmitInteger, MVT::i1, 0, 
/*11611*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 330:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORDX2_IDXEN_exact ?:v2f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*11624*/           0, /*End of Scope*/
/*11625*/         0, /*End of Scope*/
/*11626*/       /*Scope*/ 55|128,1/*183*/, /*->11811*/
/*11628*/         OPC_CheckChild2Type, MVT::v4f32,
/*11630*/         OPC_RecordChild3, // #2 = $rsrc
/*11631*/         OPC_Scope, 78, /*->11711*/ // 2 children in Scope
/*11633*/           OPC_CheckChild4Integer, 0, 
/*11635*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*11636*/           OPC_RecordChild6, // #4 = $glc
/*11637*/           OPC_MoveChild6,
/*11638*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11641*/           OPC_MoveParent,
/*11642*/           OPC_RecordChild7, // #5 = $slc
/*11643*/           OPC_MoveChild7,
/*11644*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11647*/           OPC_MoveParent,
/*11648*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*11650*/           OPC_Scope, 29, /*->11681*/ // 2 children in Scope
/*11652*/             OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*11655*/             OPC_EmitMergeInputChains1_0,
/*11656*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*11659*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11662*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11665*/             OPC_EmitInteger, MVT::i1, 0, 
/*11668*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 330:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORDX4_OFFEN_exact ?:v4f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*11681*/           /*Scope*/ 28, /*->11710*/
/*11682*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*11685*/             OPC_EmitMergeInputChains1_0,
/*11686*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*11689*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*11692*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11695*/             OPC_EmitInteger, MVT::i1, 0, 
/*11698*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 330:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX4_OFFSET_exact ?:v4f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*11710*/           0, /*End of Scope*/
/*11711*/         /*Scope*/ 98, /*->11810*/
/*11712*/           OPC_RecordChild4, // #3 = $vindex
/*11713*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*11714*/           OPC_RecordChild6, // #5 = $glc
/*11715*/           OPC_MoveChild6,
/*11716*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11719*/           OPC_MoveParent,
/*11720*/           OPC_RecordChild7, // #6 = $slc
/*11721*/           OPC_MoveChild7,
/*11722*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11725*/           OPC_MoveParent,
/*11726*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*11728*/           OPC_Scope, 49, /*->11779*/ // 2 children in Scope
/*11730*/             OPC_CheckComplexPat, /*CP*/9, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*11733*/             OPC_EmitMergeInputChains1_0,
/*11734*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*11737*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*11740*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*11743*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*11754*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*11757*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11760*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11763*/             OPC_EmitInteger, MVT::i1, 0, 
/*11766*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 330:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORDX4_BOTHEN_exact ?:v4f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*11779*/           /*Scope*/ 29, /*->11809*/
/*11780*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*11783*/             OPC_EmitMergeInputChains1_0,
/*11784*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*11787*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11790*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11793*/             OPC_EmitInteger, MVT::i1, 0, 
/*11796*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 330:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORDX4_IDXEN_exact ?:v4f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*11809*/           0, /*End of Scope*/
/*11810*/         0, /*End of Scope*/
/*11811*/       0, /*End of Scope*/
/*11812*/     /*Scope*/ 73, /*->11886*/
/*11813*/       OPC_CheckChild1Integer, 77|128,47/*6093*/, 
/*11816*/       OPC_RecordChild2, // #1 = $en
/*11817*/       OPC_MoveChild2,
/*11818*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11821*/       OPC_MoveParent,
/*11822*/       OPC_RecordChild3, // #2 = $vm
/*11823*/       OPC_MoveChild3,
/*11824*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11827*/       OPC_MoveParent,
/*11828*/       OPC_RecordChild4, // #3 = $done
/*11829*/       OPC_MoveChild4,
/*11830*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11833*/       OPC_MoveParent,
/*11834*/       OPC_RecordChild5, // #4 = $tgt
/*11835*/       OPC_MoveChild5,
/*11836*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11839*/       OPC_MoveParent,
/*11840*/       OPC_RecordChild6, // #5 = $compr
/*11841*/       OPC_MoveChild6,
/*11842*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11845*/       OPC_MoveParent,
/*11846*/       OPC_RecordChild7, // #6 = $src0
/*11847*/       OPC_MoveChild, 8,
/*11849*/       OPC_RecordNode, // #7 = $src1
/*11850*/       OPC_MoveParent,
/*11851*/       OPC_MoveChild, 9,
/*11853*/       OPC_RecordNode, // #8 = $src2
/*11854*/       OPC_MoveParent,
/*11855*/       OPC_MoveChild, 10,
/*11857*/       OPC_RecordNode, // #9 = $src3
/*11858*/       OPC_MoveParent,
/*11859*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*11861*/       OPC_EmitMergeInputChains1_0,
/*11862*/       OPC_EmitConvertToTarget, 1,
/*11864*/       OPC_EmitConvertToTarget, 4,
/*11866*/       OPC_EmitConvertToTarget, 5,
/*11868*/       OPC_EmitConvertToTarget, 3,
/*11870*/       OPC_EmitConvertToTarget, 2,
/*11872*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    9/*#Ops*/, 10, 11, 12, 13, 14, 6, 7, 8, 9, 
                // Src: (intrinsic_void 6093:iPTR, (imm:i32):$en, (imm:i32):$vm, (imm:i32):$done, (imm:i32):$tgt, (imm:i32):$compr, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3) - Complexity = 23
                // Dst: (EXP (imm:i32):$en, (imm:i32):$tgt, (imm:i32):$compr, (imm:i32):$done, (imm:i32):$vm, ?:f32:$src0, ?:f32:$src1, ?:f32:$src2, ?:f32:$src3)
/*11886*/     /*Scope*/ 101|128,1/*229*/, /*->12117*/
/*11888*/       OPC_CheckChild1Integer, 111|128,2/*367*/, 
/*11891*/       OPC_RecordChild2, // #1 = $data
/*11892*/       OPC_RecordChild3, // #2 = $addr
/*11893*/       OPC_Scope, 73, /*->11968*/ // 3 children in Scope
/*11895*/         OPC_CheckChild3Type, MVT::i32,
/*11897*/         OPC_RecordChild4, // #3 = $rsrc
/*11898*/         OPC_RecordChild5, // #4 = $dmask
/*11899*/         OPC_RecordChild6, // #5 = $r128
/*11900*/         OPC_MoveChild6,
/*11901*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11904*/         OPC_MoveParent,
/*11905*/         OPC_RecordChild7, // #6 = $da
/*11906*/         OPC_MoveChild7,
/*11907*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11910*/         OPC_MoveParent,
/*11911*/         OPC_MoveChild, 8,
/*11913*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11916*/         OPC_RecordNode, // #7 = $glc
/*11917*/         OPC_MoveParent,
/*11918*/         OPC_MoveChild, 9,
/*11920*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11923*/         OPC_RecordNode, // #8 = $slc
/*11924*/         OPC_MoveParent,
/*11925*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*11927*/         OPC_EmitMergeInputChains1_0,
/*11928*/         OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11931*/         OPC_EmitInteger, MVT::i1, 1, 
/*11934*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11937*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11940*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11943*/         OPC_EmitInteger, MVT::i1, 0, 
/*11946*/         OPC_EmitInteger, MVT::i1, 0, 
/*11949*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11952*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V1), 0|OPFL_Chain,
                      11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                  // Src: (intrinsic_void 367:iPTR, v4f32:v4f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$glc, (imm:i1):$slc) - Complexity = 20
                  // Dst: (IMAGE_STORE_V4_V1 ?:v4f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*11968*/       /*Scope*/ 73, /*->12042*/
/*11969*/         OPC_CheckChild3Type, MVT::v2i32,
/*11971*/         OPC_RecordChild4, // #3 = $rsrc
/*11972*/         OPC_RecordChild5, // #4 = $dmask
/*11973*/         OPC_RecordChild6, // #5 = $r128
/*11974*/         OPC_MoveChild6,
/*11975*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11978*/         OPC_MoveParent,
/*11979*/         OPC_RecordChild7, // #6 = $da
/*11980*/         OPC_MoveChild7,
/*11981*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11984*/         OPC_MoveParent,
/*11985*/         OPC_MoveChild, 8,
/*11987*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11990*/         OPC_RecordNode, // #7 = $glc
/*11991*/         OPC_MoveParent,
/*11992*/         OPC_MoveChild, 9,
/*11994*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11997*/         OPC_RecordNode, // #8 = $slc
/*11998*/         OPC_MoveParent,
/*11999*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*12001*/         OPC_EmitMergeInputChains1_0,
/*12002*/         OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12005*/         OPC_EmitInteger, MVT::i1, 1, 
/*12008*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12011*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12014*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12017*/         OPC_EmitInteger, MVT::i1, 0, 
/*12020*/         OPC_EmitInteger, MVT::i1, 0, 
/*12023*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12026*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V2), 0|OPFL_Chain,
                      11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                  // Src: (intrinsic_void 367:iPTR, v4f32:v4f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$glc, (imm:i1):$slc) - Complexity = 20
                  // Dst: (IMAGE_STORE_V4_V2 ?:v4f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*12042*/       /*Scope*/ 73, /*->12116*/
/*12043*/         OPC_CheckChild3Type, MVT::v4i32,
/*12045*/         OPC_RecordChild4, // #3 = $rsrc
/*12046*/         OPC_RecordChild5, // #4 = $dmask
/*12047*/         OPC_RecordChild6, // #5 = $r128
/*12048*/         OPC_MoveChild6,
/*12049*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12052*/         OPC_MoveParent,
/*12053*/         OPC_RecordChild7, // #6 = $da
/*12054*/         OPC_MoveChild7,
/*12055*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12058*/         OPC_MoveParent,
/*12059*/         OPC_MoveChild, 8,
/*12061*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12064*/         OPC_RecordNode, // #7 = $glc
/*12065*/         OPC_MoveParent,
/*12066*/         OPC_MoveChild, 9,
/*12068*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12071*/         OPC_RecordNode, // #8 = $slc
/*12072*/         OPC_MoveParent,
/*12073*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*12075*/         OPC_EmitMergeInputChains1_0,
/*12076*/         OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12079*/         OPC_EmitInteger, MVT::i1, 1, 
/*12082*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12085*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12088*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12091*/         OPC_EmitInteger, MVT::i1, 0, 
/*12094*/         OPC_EmitInteger, MVT::i1, 0, 
/*12097*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12100*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V4), 0|OPFL_Chain,
                      11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                  // Src: (intrinsic_void 367:iPTR, v4f32:v4f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$glc, (imm:i1):$slc) - Complexity = 20
                  // Dst: (IMAGE_STORE_V4_V4 ?:v4f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*12116*/       0, /*End of Scope*/
/*12117*/     /*Scope*/ 101|128,1/*229*/, /*->12348*/
/*12119*/       OPC_CheckChild1Integer, 112|128,2/*368*/, 
/*12122*/       OPC_RecordChild2, // #1 = $data
/*12123*/       OPC_RecordChild3, // #2 = $addr
/*12124*/       OPC_Scope, 73, /*->12199*/ // 3 children in Scope
/*12126*/         OPC_CheckChild3Type, MVT::i32,
/*12128*/         OPC_RecordChild4, // #3 = $rsrc
/*12129*/         OPC_RecordChild5, // #4 = $dmask
/*12130*/         OPC_RecordChild6, // #5 = $r128
/*12131*/         OPC_MoveChild6,
/*12132*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12135*/         OPC_MoveParent,
/*12136*/         OPC_RecordChild7, // #6 = $da
/*12137*/         OPC_MoveChild7,
/*12138*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12141*/         OPC_MoveParent,
/*12142*/         OPC_MoveChild, 8,
/*12144*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12147*/         OPC_RecordNode, // #7 = $glc
/*12148*/         OPC_MoveParent,
/*12149*/         OPC_MoveChild, 9,
/*12151*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12154*/         OPC_RecordNode, // #8 = $slc
/*12155*/         OPC_MoveParent,
/*12156*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*12158*/         OPC_EmitMergeInputChains1_0,
/*12159*/         OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12162*/         OPC_EmitInteger, MVT::i1, 1, 
/*12165*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12168*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12171*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12174*/         OPC_EmitInteger, MVT::i1, 0, 
/*12177*/         OPC_EmitInteger, MVT::i1, 0, 
/*12180*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12183*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V1), 0|OPFL_Chain,
                      11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                  // Src: (intrinsic_void 368:iPTR, v4f32:v4f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$glc, (imm:i1):$slc) - Complexity = 20
                  // Dst: (IMAGE_STORE_MIP_V4_V1 ?:v4f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*12199*/       /*Scope*/ 73, /*->12273*/
/*12200*/         OPC_CheckChild3Type, MVT::v2i32,
/*12202*/         OPC_RecordChild4, // #3 = $rsrc
/*12203*/         OPC_RecordChild5, // #4 = $dmask
/*12204*/         OPC_RecordChild6, // #5 = $r128
/*12205*/         OPC_MoveChild6,
/*12206*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12209*/         OPC_MoveParent,
/*12210*/         OPC_RecordChild7, // #6 = $da
/*12211*/         OPC_MoveChild7,
/*12212*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12215*/         OPC_MoveParent,
/*12216*/         OPC_MoveChild, 8,
/*12218*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12221*/         OPC_RecordNode, // #7 = $glc
/*12222*/         OPC_MoveParent,
/*12223*/         OPC_MoveChild, 9,
/*12225*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12228*/         OPC_RecordNode, // #8 = $slc
/*12229*/         OPC_MoveParent,
/*12230*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*12232*/         OPC_EmitMergeInputChains1_0,
/*12233*/         OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12236*/         OPC_EmitInteger, MVT::i1, 1, 
/*12239*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12242*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12245*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12248*/         OPC_EmitInteger, MVT::i1, 0, 
/*12251*/         OPC_EmitInteger, MVT::i1, 0, 
/*12254*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12257*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V2), 0|OPFL_Chain,
                      11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                  // Src: (intrinsic_void 368:iPTR, v4f32:v4f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$glc, (imm:i1):$slc) - Complexity = 20
                  // Dst: (IMAGE_STORE_MIP_V4_V2 ?:v4f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*12273*/       /*Scope*/ 73, /*->12347*/
/*12274*/         OPC_CheckChild3Type, MVT::v4i32,
/*12276*/         OPC_RecordChild4, // #3 = $rsrc
/*12277*/         OPC_RecordChild5, // #4 = $dmask
/*12278*/         OPC_RecordChild6, // #5 = $r128
/*12279*/         OPC_MoveChild6,
/*12280*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12283*/         OPC_MoveParent,
/*12284*/         OPC_RecordChild7, // #6 = $da
/*12285*/         OPC_MoveChild7,
/*12286*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12289*/         OPC_MoveParent,
/*12290*/         OPC_MoveChild, 8,
/*12292*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12295*/         OPC_RecordNode, // #7 = $glc
/*12296*/         OPC_MoveParent,
/*12297*/         OPC_MoveChild, 9,
/*12299*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12302*/         OPC_RecordNode, // #8 = $slc
/*12303*/         OPC_MoveParent,
/*12304*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*12306*/         OPC_EmitMergeInputChains1_0,
/*12307*/         OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12310*/         OPC_EmitInteger, MVT::i1, 1, 
/*12313*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12316*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12319*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12322*/         OPC_EmitInteger, MVT::i1, 0, 
/*12325*/         OPC_EmitInteger, MVT::i1, 0, 
/*12328*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12331*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V4), 0|OPFL_Chain,
                      11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                  // Src: (intrinsic_void 368:iPTR, v4f32:v4f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$glc, (imm:i1):$slc) - Complexity = 20
                  // Dst: (IMAGE_STORE_MIP_V4_V4 ?:v4f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*12347*/       0, /*End of Scope*/
/*12348*/     /*Scope*/ 64|128,2/*320*/, /*->12670*/
/*12350*/       OPC_CheckChild1Integer, 36|128,48/*6180*/, 
/*12353*/       OPC_RecordChild2, // #1 = $src
/*12354*/       OPC_RecordChild3, // #2 = $arraybase
/*12355*/       OPC_MoveChild3,
/*12356*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12359*/       OPC_MoveParent,
/*12360*/       OPC_Scope, 76, /*->12438*/ // 4 children in Scope
/*12362*/         OPC_CheckChild4Integer, 0, 
/*12364*/         OPC_RecordChild5, // #3 = $mask
/*12365*/         OPC_MoveChild5,
/*12366*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12369*/         OPC_MoveParent,
/*12370*/         OPC_Scope, 32, /*->12404*/ // 2 children in Scope
/*12372*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*12374*/           OPC_EmitMergeInputChains1_0,
/*12375*/           OPC_EmitInteger, MVT::i32, 0, 
/*12378*/           OPC_EmitConvertToTarget, 2,
/*12380*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*12384*/           OPC_EmitConvertToTarget, 3,
/*12386*/           OPC_EmitInteger, MVT::i32, 32, 
/*12389*/           OPC_EmitInteger, MVT::i32, 0, 
/*12392*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6180:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 32:i32, 0:i32)
/*12404*/         /*Scope*/ 32, /*->12437*/
/*12405*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12407*/           OPC_EmitMergeInputChains1_0,
/*12408*/           OPC_EmitInteger, MVT::i32, 0, 
/*12411*/           OPC_EmitConvertToTarget, 2,
/*12413*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*12417*/           OPC_EmitConvertToTarget, 3,
/*12419*/           OPC_EmitInteger, MVT::i32, 64, 
/*12422*/           OPC_EmitInteger, MVT::i32, 0, 
/*12425*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6180:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 64:i32, 0:i32)
/*12437*/         0, /*End of Scope*/
/*12438*/       /*Scope*/ 76, /*->12515*/
/*12439*/         OPC_CheckChild4Integer, 1, 
/*12441*/         OPC_RecordChild5, // #3 = $mask
/*12442*/         OPC_MoveChild5,
/*12443*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12446*/         OPC_MoveParent,
/*12447*/         OPC_Scope, 32, /*->12481*/ // 2 children in Scope
/*12449*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*12451*/           OPC_EmitMergeInputChains1_0,
/*12452*/           OPC_EmitInteger, MVT::i32, 0, 
/*12455*/           OPC_EmitConvertToTarget, 2,
/*12457*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*12461*/           OPC_EmitConvertToTarget, 3,
/*12463*/           OPC_EmitInteger, MVT::i32, 33, 
/*12466*/           OPC_EmitInteger, MVT::i32, 0, 
/*12469*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6180:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 33:i32, 0:i32)
/*12481*/         /*Scope*/ 32, /*->12514*/
/*12482*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12484*/           OPC_EmitMergeInputChains1_0,
/*12485*/           OPC_EmitInteger, MVT::i32, 0, 
/*12488*/           OPC_EmitConvertToTarget, 2,
/*12490*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*12494*/           OPC_EmitConvertToTarget, 3,
/*12496*/           OPC_EmitInteger, MVT::i32, 65, 
/*12499*/           OPC_EmitInteger, MVT::i32, 0, 
/*12502*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6180:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 65:i32, 0:i32)
/*12514*/         0, /*End of Scope*/
/*12515*/       /*Scope*/ 76, /*->12592*/
/*12516*/         OPC_CheckChild4Integer, 2, 
/*12518*/         OPC_RecordChild5, // #3 = $mask
/*12519*/         OPC_MoveChild5,
/*12520*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12523*/         OPC_MoveParent,
/*12524*/         OPC_Scope, 32, /*->12558*/ // 2 children in Scope
/*12526*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*12528*/           OPC_EmitMergeInputChains1_0,
/*12529*/           OPC_EmitInteger, MVT::i32, 0, 
/*12532*/           OPC_EmitConvertToTarget, 2,
/*12534*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*12538*/           OPC_EmitConvertToTarget, 3,
/*12540*/           OPC_EmitInteger, MVT::i32, 34, 
/*12543*/           OPC_EmitInteger, MVT::i32, 0, 
/*12546*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6180:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 34:i32, 0:i32)
/*12558*/         /*Scope*/ 32, /*->12591*/
/*12559*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12561*/           OPC_EmitMergeInputChains1_0,
/*12562*/           OPC_EmitInteger, MVT::i32, 0, 
/*12565*/           OPC_EmitConvertToTarget, 2,
/*12567*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*12571*/           OPC_EmitConvertToTarget, 3,
/*12573*/           OPC_EmitInteger, MVT::i32, 66, 
/*12576*/           OPC_EmitInteger, MVT::i32, 0, 
/*12579*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6180:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 66:i32, 0:i32)
/*12591*/         0, /*End of Scope*/
/*12592*/       /*Scope*/ 76, /*->12669*/
/*12593*/         OPC_CheckChild4Integer, 3, 
/*12595*/         OPC_RecordChild5, // #3 = $mask
/*12596*/         OPC_MoveChild5,
/*12597*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12600*/         OPC_MoveParent,
/*12601*/         OPC_Scope, 32, /*->12635*/ // 2 children in Scope
/*12603*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*12605*/           OPC_EmitMergeInputChains1_0,
/*12606*/           OPC_EmitInteger, MVT::i32, 0, 
/*12609*/           OPC_EmitConvertToTarget, 2,
/*12611*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*12615*/           OPC_EmitConvertToTarget, 3,
/*12617*/           OPC_EmitInteger, MVT::i32, 35, 
/*12620*/           OPC_EmitInteger, MVT::i32, 0, 
/*12623*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6180:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 35:i32, 0:i32)
/*12635*/         /*Scope*/ 32, /*->12668*/
/*12636*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12638*/           OPC_EmitMergeInputChains1_0,
/*12639*/           OPC_EmitInteger, MVT::i32, 0, 
/*12642*/           OPC_EmitConvertToTarget, 2,
/*12644*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*12648*/           OPC_EmitConvertToTarget, 3,
/*12650*/           OPC_EmitInteger, MVT::i32, 67, 
/*12653*/           OPC_EmitInteger, MVT::i32, 0, 
/*12656*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6180:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 67:i32, 0:i32)
/*12668*/         0, /*End of Scope*/
/*12669*/       0, /*End of Scope*/
/*12670*/     /*Scope*/ 22, /*->12693*/
/*12671*/       OPC_CheckChild1Integer, 10|128,3/*394*/, 
/*12674*/       OPC_RecordChild2, // #1 = $simm16
/*12675*/       OPC_MoveChild2,
/*12676*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12679*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*12681*/       OPC_MoveParent,
/*12682*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*12684*/       OPC_EmitMergeInputChains1_0,
/*12685*/       OPC_EmitConvertToTarget, 1,
/*12687*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SLEEP), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 394:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_SLEEP (imm:i32):$simm16)
/*12693*/     /*Scope*/ 49, /*->12743*/
/*12694*/       OPC_CheckChild1Integer, 28|128,31/*3996*/, 
/*12697*/       OPC_RecordChild2, // #1 = $rw_gpr
/*12698*/       OPC_RecordChild3, // #2 = $index_gpr
/*12699*/       OPC_RecordChild4, // #3 = $rat_id
/*12700*/       OPC_MoveChild4,
/*12701*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12704*/       OPC_MoveParent,
/*12705*/       OPC_Scope, 17, /*->12724*/ // 2 children in Scope
/*12707*/         OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*12709*/         OPC_EmitMergeInputChains1_0,
/*12710*/         OPC_EmitConvertToTarget, 3,
/*12712*/         OPC_EmitInteger, MVT::i32, 0, 
/*12715*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_TYPED_cm), 0|OPFL_Chain,
                      4/*#Ops*/, 1, 2, 4, 5, 
                  // Src: (intrinsic_void 3996:iPTR, R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id) - Complexity = 11
                  // Dst: (RAT_STORE_TYPED_cm R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id)
/*12724*/       /*Scope*/ 17, /*->12742*/
/*12725*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*12727*/         OPC_EmitMergeInputChains1_0,
/*12728*/         OPC_EmitConvertToTarget, 3,
/*12730*/         OPC_EmitInteger, MVT::i32, 0, 
/*12733*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_TYPED_eg), 0|OPFL_Chain,
                      4/*#Ops*/, 1, 2, 4, 5, 
                  // Src: (intrinsic_void 3996:iPTR, R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id) - Complexity = 11
                  // Dst: (RAT_STORE_TYPED_eg R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id)
/*12742*/       0, /*End of Scope*/
/*12743*/     /*Scope*/ 11, /*->12755*/
/*12744*/       OPC_CheckChild1Integer, 26|128,31/*3994*/, 
/*12747*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12749*/       OPC_EmitMergeInputChains1_0,
/*12750*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 3994:iPTR) - Complexity = 8
                // Dst: (GROUP_BARRIER)
/*12755*/     /*Scope*/ 11, /*->12767*/
/*12756*/       OPC_CheckChild1Integer, 3|128,3/*387*/, 
/*12759*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*12761*/       OPC_EmitMergeInputChains1_0,
/*12762*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_INVanonymous_811), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 387:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_INVanonymous_811)
/*12767*/     /*Scope*/ 11, /*->12779*/
/*12768*/       OPC_CheckChild1Integer, 2|128,3/*386*/, 
/*12771*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*12773*/       OPC_EmitMergeInputChains1_0,
/*12774*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 386:iPTR) - Complexity = 8
                // Dst: (S_BARRIER)
/*12779*/     /*Scope*/ 11, /*->12791*/
/*12780*/       OPC_CheckChild1Integer, 77|128,2/*333*/, 
/*12783*/       OPC_CheckPatternPredicate, 9, // (true) && (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS)
/*12785*/       OPC_EmitMergeInputChains1_0,
/*12786*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1_SC), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 333:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1_SC)
/*12791*/     /*Scope*/ 11, /*->12803*/
/*12792*/       OPC_CheckChild1Integer, 76|128,2/*332*/, 
/*12795*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*12797*/       OPC_EmitMergeInputChains1_0,
/*12798*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 332:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1)
/*12803*/     /*Scope*/ 20, /*->12824*/
/*12804*/       OPC_CheckChild1Integer, 32|128,48/*6176*/, 
/*12807*/       OPC_RecordChild2, // #1 = $saved
/*12808*/       OPC_RecordChild3, // #2 = $target
/*12809*/       OPC_MoveChild3,
/*12810*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*12813*/       OPC_MoveParent,
/*12814*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*12816*/       OPC_EmitMergeInputChains1_0,
/*12817*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_LOOP), 0|OPFL_Chain,
                    2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_void 6176:iPTR, i64:i64:$saved, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_LOOP i64:i64:$saved, (bb:Other):$target)
/*12824*/     /*Scope*/ 13, /*->12838*/
/*12825*/       OPC_CheckChild1Integer, 28|128,48/*6172*/, 
/*12828*/       OPC_RecordChild2, // #1 = $saved
/*12829*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*12831*/       OPC_EmitMergeInputChains1_0,
/*12832*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_END_CF), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (intrinsic_void 6172:iPTR, i64:i64:$saved) - Complexity = 8
                // Dst: (SI_END_CF i64:i64:$saved)
/*12838*/     /*Scope*/ 16, /*->12855*/
/*12839*/       OPC_CheckChild1Integer, 11|128,3/*395*/, 
/*12842*/       OPC_RecordChild2, // #1 = $simm16
/*12843*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*12845*/       OPC_EmitMergeInputChains1_0,
/*12846*/       OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*12849*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_WAITCNT), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 395:iPTR, i32:i32:$simm16) - Complexity = 8
                // Dst: (S_WAITCNT (as_i16imm:i32 ?:i32:$simm16))
/*12855*/     /*Scope*/ 11, /*->12867*/
/*12856*/       OPC_CheckChild1Integer, 4|128,3/*388*/, 
/*12859*/       OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*12861*/       OPC_EmitMergeInputChains1_0,
/*12862*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_INV_VOLanonymous_811), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 388:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_INV_VOLanonymous_811)
/*12867*/     /*Scope*/ 11, /*->12879*/
/*12868*/       OPC_CheckChild1Integer, 78|128,2/*334*/, 
/*12871*/       OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*12873*/       OPC_EmitMergeInputChains1_0,
/*12874*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 334:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1_VOL)
/*12879*/     /*Scope*/ 11, /*->12891*/
/*12880*/       OPC_CheckChild1Integer, 5|128,3/*389*/, 
/*12883*/       OPC_CheckPatternPredicate, 7, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*12885*/       OPC_EmitMergeInputChains1_0,
/*12886*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_WB), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 389:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_WB)
/*12891*/     /*Scope*/ 11, /*->12903*/
/*12892*/       OPC_CheckChild1Integer, 6|128,3/*390*/, 
/*12895*/       OPC_CheckPatternPredicate, 7, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*12897*/       OPC_EmitMergeInputChains1_0,
/*12898*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_WB_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 390:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_WB_VOL)
/*12903*/     /*Scope*/ 127, /*->13031*/
/*12904*/       OPC_CheckChild1Integer, 72|128,47/*6088*/, 
/*12907*/       OPC_RecordChild2, // #1 = $src
/*12908*/       OPC_Scope, 9, /*->12919*/ // 2 children in Scope
/*12910*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*12912*/         OPC_EmitMergeInputChains1_0,
/*12913*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 6088:iPTR, f32:f32:$src) - Complexity = 8
                  // Dst: (SI_KILL f32:f32:$src)
/*12919*/       /*Scope*/ 110, /*->13030*/
/*12920*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*12922*/         OPC_EmitMergeInputChains1_0,
/*12923*/         OPC_EmitInteger, MVT::i32, 0, 
/*12926*/         OPC_EmitInteger, MVT::i32, 0, 
/*12929*/         OPC_EmitInteger, MVT::i32, 1, 
/*12932*/         OPC_EmitInteger, MVT::i32, 0, 
/*12935*/         OPC_EmitInteger, MVT::i32, 0, 
/*12938*/         OPC_EmitInteger, MVT::i32, 0, 
/*12941*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*12944*/         OPC_EmitInteger, MVT::i32, 0, 
/*12947*/         OPC_EmitInteger, MVT::i32, 0, 
/*12950*/         OPC_EmitInteger, MVT::i32, 0, 
/*12953*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12965*/         OPC_EmitInteger, MVT::i32, 0, 
/*12968*/         OPC_EmitInteger, MVT::i32, 0, 
/*12971*/         OPC_EmitInteger, MVT::i32, 0, 
/*12974*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12986*/         OPC_EmitInteger, MVT::i32, 1, 
/*12989*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12992*/         OPC_EmitInteger, MVT::i32, 0, 
/*12995*/         OPC_EmitInteger, MVT::i32, 0, 
/*12998*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 1, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*13024*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 6088:iPTR, f32:f32:$src0) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ZERO:f32, ?:f32:$src0))
/*13030*/       0, /*End of Scope*/
/*13031*/     /*Scope*/ 8|128,1/*136*/, /*->13169*/
/*13033*/       OPC_CheckChild1Integer, 73|128,47/*6089*/, 
/*13036*/       OPC_Scope, 16, /*->13054*/ // 2 children in Scope
/*13038*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*13040*/         OPC_EmitMergeInputChains1_0,
/*13041*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*13048*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 6089:iPTR) - Complexity = 8
                  // Dst: (SI_KILL 3212836864:i32)
/*13054*/       /*Scope*/ 113, /*->13168*/
/*13055*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*13057*/         OPC_EmitMergeInputChains1_0,
/*13058*/         OPC_EmitInteger, MVT::i32, 0, 
/*13061*/         OPC_EmitInteger, MVT::i32, 0, 
/*13064*/         OPC_EmitInteger, MVT::i32, 1, 
/*13067*/         OPC_EmitInteger, MVT::i32, 0, 
/*13070*/         OPC_EmitInteger, MVT::i32, 0, 
/*13073*/         OPC_EmitInteger, MVT::i32, 0, 
/*13076*/         OPC_EmitRegister, MVT::f32, AMDGPU::ONE,
/*13079*/         OPC_EmitInteger, MVT::i32, 0, 
/*13082*/         OPC_EmitInteger, MVT::i32, 0, 
/*13085*/         OPC_EmitInteger, MVT::i32, 0, 
/*13088*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13100*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*13103*/         OPC_EmitInteger, MVT::i32, 0, 
/*13106*/         OPC_EmitInteger, MVT::i32, 0, 
/*13109*/         OPC_EmitInteger, MVT::i32, 0, 
/*13112*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13124*/         OPC_EmitInteger, MVT::i32, 1, 
/*13127*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13130*/         OPC_EmitInteger, MVT::i32, 0, 
/*13133*/         OPC_EmitInteger, MVT::i32, 0, 
/*13136*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      MVT::i32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*13162*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 6089:iPTR) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ONE:f32, ZERO:f32))
/*13168*/       0, /*End of Scope*/
/*13169*/     0, /*End of Scope*/
/*13170*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->13357
/*13174*/     OPC_RecordMemRef,
/*13175*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*13176*/     OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:slc
/*13177*/     OPC_Scope, 122, /*->13301*/ // 2 children in Scope
/*13179*/       OPC_CheckPredicate, 5, // Predicate_mubuf_load_atomic
/*13181*/       OPC_SwitchType /*2 cases */, 57, MVT::i32,// ->13241
/*13184*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*13186*/         OPC_Scope, 23, /*->13211*/ // 2 children in Scope
/*13188*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*13191*/           OPC_EmitMergeInputChains1_0,
/*13192*/           OPC_EmitInteger, MVT::i1, 1, 
/*13195*/           OPC_EmitInteger, MVT::i1, 0, 
/*13198*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 9, 6, 10, 
                    // Src: (atomic_load:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_mubuf_load_atomic>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*13211*/         /*Scope*/ 28, /*->13240*/
/*13212*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4
/*13215*/           OPC_EmitMergeInputChains1_0,
/*13216*/           OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*13219*/           OPC_EmitInteger, MVT::i1, 1, 
/*13222*/           OPC_EmitInteger, MVT::i1, 0, 
/*13225*/           OPC_EmitInteger, MVT::i1, 0, 
/*13228*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 3, 5, 6, 7, 8, 
                    // Src: (atomic_load:i32 (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_mubuf_load_atomic>> - Complexity = 16
                    // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*13240*/         0, /*End of Scope*/
/*13241*/       /*SwitchType*/ 57, MVT::i64,// ->13300
/*13243*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*13245*/         OPC_Scope, 23, /*->13270*/ // 2 children in Scope
/*13247*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*13250*/           OPC_EmitMergeInputChains1_0,
/*13251*/           OPC_EmitInteger, MVT::i1, 1, 
/*13254*/           OPC_EmitInteger, MVT::i1, 0, 
/*13257*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 7/*#Ops*/, 3, 2, 4, 5, 9, 6, 10, 
                    // Src: (atomic_load:i64 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_mubuf_load_atomic>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:i64 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*13270*/         /*Scope*/ 28, /*->13299*/
/*13271*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4
/*13274*/           OPC_EmitMergeInputChains1_0,
/*13275*/           OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*13278*/           OPC_EmitInteger, MVT::i1, 1, 
/*13281*/           OPC_EmitInteger, MVT::i1, 0, 
/*13284*/           OPC_EmitInteger, MVT::i1, 0, 
/*13287*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 3, 5, 6, 7, 8, 
                    // Src: (atomic_load:i64 (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_mubuf_load_atomic>> - Complexity = 16
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:i64 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*13299*/         0, /*End of Scope*/
/*13300*/       0, // EndSwitchType
/*13301*/     /*Scope*/ 54, /*->13356*/
/*13302*/       OPC_CheckChild1Type, MVT::i64,
/*13304*/       OPC_CheckPredicate, 17, // Predicate_atomic_flat_load
/*13306*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->13331
/*13309*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*13311*/         OPC_EmitMergeInputChains1_0,
/*13312*/         OPC_EmitInteger, MVT::i1, 1, 
/*13315*/         OPC_EmitInteger, MVT::i1, 0, 
/*13318*/         OPC_EmitInteger, MVT::i1, 0, 
/*13321*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load:i32 i64:i64:$addr)<<P:Predicate_atomic_flat_load>> - Complexity = 4
                  // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$addr, 1:i1, 0:i1, 0:i1)
/*13331*/       /*SwitchType*/ 22, MVT::i64,// ->13355
/*13333*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*13335*/         OPC_EmitMergeInputChains1_0,
/*13336*/         OPC_EmitInteger, MVT::i1, 1, 
/*13339*/         OPC_EmitInteger, MVT::i1, 0, 
/*13342*/         OPC_EmitInteger, MVT::i1, 0, 
/*13345*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load:i64 i64:i64:$addr)<<P:Predicate_atomic_flat_load>> - Complexity = 4
                  // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$addr, 1:i1, 0:i1, 0:i1)
/*13355*/       0, // EndSwitchType
/*13356*/     0, /*End of Scope*/
/*13357*/   /*SwitchOpcode*/ 65|128,1/*193*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->13554
/*13361*/     OPC_RecordMemRef,
/*13362*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*13363*/     OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:slc
/*13364*/     OPC_Scope, 127, /*->13493*/ // 2 children in Scope
/*13366*/       OPC_RecordChild2, // #2 = $val
/*13367*/       OPC_Scope, 61, /*->13430*/ // 2 children in Scope
/*13369*/         OPC_CheckChild2Type, MVT::i32,
/*13371*/         OPC_CheckPredicate, 25, // Predicate_global_store_atomic
/*13373*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*13375*/         OPC_Scope, 23, /*->13400*/ // 2 children in Scope
/*13377*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*13380*/           OPC_EmitMergeInputChains1_0,
/*13381*/           OPC_EmitInteger, MVT::i1, 1, 
/*13384*/           OPC_EmitInteger, MVT::i1, 0, 
/*13387*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 2, 4, 3, 5, 6, 10, 7, 11, 
                    // Src: (atomic_store (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$val)<<P:Predicate_global_store_atomic>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 ?:i32:$val, ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*13400*/         /*Scope*/ 28, /*->13429*/
/*13401*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5
/*13404*/           OPC_EmitMergeInputChains1_0,
/*13405*/           OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*13408*/           OPC_EmitInteger, MVT::i1, 1, 
/*13411*/           OPC_EmitInteger, MVT::i1, 0, 
/*13414*/           OPC_EmitInteger, MVT::i1, 0, 
/*13417*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 2, 3, 4, 6, 7, 8, 9, 
                    // Src: (atomic_store (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset), i32:i32:$val)<<P:Predicate_global_store_atomic>> - Complexity = 16
                    // Dst: (BUFFER_STORE_DWORD_OFFSET ?:i32:$val, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*13429*/         0, /*End of Scope*/
/*13430*/       /*Scope*/ 61, /*->13492*/
/*13431*/         OPC_CheckChild2Type, MVT::i64,
/*13433*/         OPC_CheckPredicate, 25, // Predicate_global_store_atomic
/*13435*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*13437*/         OPC_Scope, 23, /*->13462*/ // 2 children in Scope
/*13439*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*13442*/           OPC_EmitMergeInputChains1_0,
/*13443*/           OPC_EmitInteger, MVT::i1, 1, 
/*13446*/           OPC_EmitInteger, MVT::i1, 0, 
/*13449*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 2, 4, 3, 5, 6, 10, 7, 11, 
                    // Src: (atomic_store (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$val)<<P:Predicate_global_store_atomic>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX2_ADDR64 ?:i64:$val, ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*13462*/         /*Scope*/ 28, /*->13491*/
/*13463*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5
/*13466*/           OPC_EmitMergeInputChains1_0,
/*13467*/           OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*13470*/           OPC_EmitInteger, MVT::i1, 1, 
/*13473*/           OPC_EmitInteger, MVT::i1, 0, 
/*13476*/           OPC_EmitInteger, MVT::i1, 0, 
/*13479*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 2, 3, 4, 6, 7, 8, 9, 
                    // Src: (atomic_store (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset), i64:i64:$val)<<P:Predicate_global_store_atomic>> - Complexity = 16
                    // Dst: (BUFFER_STORE_DWORDX2_OFFSET ?:i64:$val, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*13491*/         0, /*End of Scope*/
/*13492*/       0, /*End of Scope*/
/*13493*/     /*Scope*/ 59, /*->13553*/
/*13494*/       OPC_CheckChild1Type, MVT::i64,
/*13496*/       OPC_RecordChild2, // #2 = $data
/*13497*/       OPC_Scope, 26, /*->13525*/ // 2 children in Scope
/*13499*/         OPC_CheckChild2Type, MVT::i32,
/*13501*/         OPC_CheckPredicate, 28, // Predicate_atomic_flat_store
/*13503*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*13505*/         OPC_EmitMergeInputChains1_0,
/*13506*/         OPC_EmitInteger, MVT::i1, 1, 
/*13509*/         OPC_EmitInteger, MVT::i1, 0, 
/*13512*/         OPC_EmitInteger, MVT::i1, 0, 
/*13515*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (atomic_store i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORD ?:i64:$addr, ?:i32:$data, 1:i1, 0:i1, 0:i1)
/*13525*/       /*Scope*/ 26, /*->13552*/
/*13526*/         OPC_CheckChild2Type, MVT::i64,
/*13528*/         OPC_CheckPredicate, 28, // Predicate_atomic_flat_store
/*13530*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*13532*/         OPC_EmitMergeInputChains1_0,
/*13533*/         OPC_EmitInteger, MVT::i1, 1, 
/*13536*/         OPC_EmitInteger, MVT::i1, 0, 
/*13539*/         OPC_EmitInteger, MVT::i1, 0, 
/*13542*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (atomic_store i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORDX2 ?:i64:$addr, ?:i64:$data, 1:i1, 0:i1, 0:i1)
/*13552*/       0, /*End of Scope*/
/*13553*/     0, /*End of Scope*/
/*13554*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_SWAP),// ->13867
/*13558*/     OPC_RecordMemRef,
/*13559*/     OPC_RecordNode, // #0 = 'atomic_swap' chained node
/*13560*/     OPC_Scope, 0|128,1/*128*/, /*->13691*/ // 3 children in Scope
/*13563*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*13564*/       OPC_RecordChild2, // #2 = $vdata_in
/*13565*/       OPC_Scope, 82, /*->13649*/ // 2 children in Scope
/*13567*/         OPC_CheckPredicate, 30, // Predicate_atomic_swap_global
/*13569*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->13609
/*13572*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*13574*/           OPC_Scope, 16, /*->13592*/ // 2 children in Scope
/*13576*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*13579*/             OPC_EmitMergeInputChains1_0,
/*13580*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_swap:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SWAP_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*13592*/           /*Scope*/ 15, /*->13608*/
/*13593*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*13596*/             OPC_EmitMergeInputChains1_0,
/*13597*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_swap:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*13608*/           0, /*End of Scope*/
/*13609*/         /*SwitchType*/ 37, MVT::i64,// ->13648
/*13611*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*13613*/           OPC_Scope, 16, /*->13631*/ // 2 children in Scope
/*13615*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*13618*/             OPC_EmitMergeInputChains1_0,
/*13619*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_swap:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SWAP_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*13631*/           /*Scope*/ 15, /*->13647*/
/*13632*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*13635*/             OPC_EmitMergeInputChains1_0,
/*13636*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_swap:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*13647*/           0, /*End of Scope*/
/*13648*/         0, // EndSwitchType
/*13649*/       /*Scope*/ 40, /*->13690*/
/*13650*/         OPC_CheckPredicate, 31, // Predicate_atomic_swap_flat
/*13652*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->13671
/*13655*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*13657*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*13660*/           OPC_EmitMergeInputChains1_0,
/*13661*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_swap:i32 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$data)<<P:Predicate_atomic_swap_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SWAP_RTN:i32 i64:i64:$addr, i32:i32:$data, i1:i1:$slc, i1:i1:$tfe)
/*13671*/         /*SwitchType*/ 16, MVT::i64,// ->13689
/*13673*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*13675*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*13678*/           OPC_EmitMergeInputChains1_0,
/*13679*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_swap:i64 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$data)<<P:Predicate_atomic_swap_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SWAP_X2_RTN:i64 i64:i64:$addr, i64:i64:$data, i1:i1:$slc, i1:i1:$tfe)
/*13689*/         0, // EndSwitchType
/*13690*/       0, /*End of Scope*/
/*13691*/     /*Scope*/ 55, /*->13747*/
/*13692*/       OPC_CaptureGlueInput,
/*13693*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*13694*/       OPC_RecordChild2, // #2 = $value
/*13695*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_swap_local
/*13697*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->13722
/*13700*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*13702*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*13705*/         OPC_EmitMergeInputChains1_0,
/*13706*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*13709*/         OPC_EmitInteger, MVT::i1, 0, 
/*13712*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*13722*/       /*SwitchType*/ 22, MVT::i64,// ->13746
/*13724*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*13726*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*13729*/         OPC_EmitMergeInputChains1_0,
/*13730*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*13733*/         OPC_EmitInteger, MVT::i1, 0, 
/*13736*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*13746*/       0, // EndSwitchType
/*13747*/     /*Scope*/ 118, /*->13866*/
/*13748*/       OPC_RecordChild1, // #1 = $addr
/*13749*/       OPC_Scope, 49, /*->13800*/ // 2 children in Scope
/*13751*/         OPC_CheckChild1Type, MVT::i64,
/*13753*/         OPC_RecordChild2, // #2 = $data
/*13754*/         OPC_CheckPredicate, 30, // Predicate_atomic_swap_global
/*13756*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->13778
/*13759*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*13761*/           OPC_EmitMergeInputChains1_0,
/*13762*/           OPC_EmitInteger, MVT::i1, 0, 
/*13765*/           OPC_EmitInteger, MVT::i1, 0, 
/*13768*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_swap:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_swap_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SWAP_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*13778*/         /*SwitchType*/ 19, MVT::i64,// ->13799
/*13780*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*13782*/           OPC_EmitMergeInputChains1_0,
/*13783*/           OPC_EmitInteger, MVT::i1, 0, 
/*13786*/           OPC_EmitInteger, MVT::i1, 0, 
/*13789*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_swap:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_swap_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SWAP_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*13799*/         0, // EndSwitchType
/*13800*/       /*Scope*/ 64, /*->13865*/
/*13801*/         OPC_CheckChild1Type, MVT::i32,
/*13803*/         OPC_RecordChild2, // #2 = $src1
/*13804*/         OPC_CheckPredicate, 18, // Predicate_atomic_swap_local
/*13806*/         OPC_CheckType, MVT::i32,
/*13808*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13810*/         OPC_EmitMergeInputChains1_0,
/*13811*/         OPC_EmitInteger, MVT::i32, 0, 
/*13814*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13826*/         OPC_EmitInteger, MVT::i32, 0, 
/*13829*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13841*/         OPC_EmitInteger, MVT::i32, 1, 
/*13844*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13847*/         OPC_EmitInteger, MVT::i32, 0, 
/*13850*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_WRXCHG_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_swap:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_swap_local>> - Complexity = 4
                  // Dst: (LDS_WRXCHG_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*13865*/       0, /*End of Scope*/
/*13866*/     0, /*End of Scope*/
/*13867*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->14180
/*13871*/     OPC_RecordMemRef,
/*13872*/     OPC_RecordNode, // #0 = 'atomic_load_add' chained node
/*13873*/     OPC_Scope, 0|128,1/*128*/, /*->14004*/ // 3 children in Scope
/*13876*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*13877*/       OPC_RecordChild2, // #2 = $vdata_in
/*13878*/       OPC_Scope, 82, /*->13962*/ // 2 children in Scope
/*13880*/         OPC_CheckPredicate, 30, // Predicate_atomic_add_global
/*13882*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->13922
/*13885*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*13887*/           OPC_Scope, 16, /*->13905*/ // 2 children in Scope
/*13889*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*13892*/             OPC_EmitMergeInputChains1_0,
/*13893*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_add:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_ADD_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*13905*/           /*Scope*/ 15, /*->13921*/
/*13906*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*13909*/             OPC_EmitMergeInputChains1_0,
/*13910*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_add:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*13921*/           0, /*End of Scope*/
/*13922*/         /*SwitchType*/ 37, MVT::i64,// ->13961
/*13924*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*13926*/           OPC_Scope, 16, /*->13944*/ // 2 children in Scope
/*13928*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*13931*/             OPC_EmitMergeInputChains1_0,
/*13932*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_add:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_ADD_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*13944*/           /*Scope*/ 15, /*->13960*/
/*13945*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*13948*/             OPC_EmitMergeInputChains1_0,
/*13949*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_add:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_ADD_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*13960*/           0, /*End of Scope*/
/*13961*/         0, // EndSwitchType
/*13962*/       /*Scope*/ 40, /*->14003*/
/*13963*/         OPC_CheckPredicate, 31, // Predicate_atomic_add_flat
/*13965*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->13984
/*13968*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*13970*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*13973*/           OPC_EmitMergeInputChains1_0,
/*13974*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_add:i32 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$data)<<P:Predicate_atomic_add_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_ADD_RTN:i32 i64:i64:$addr, i32:i32:$data, i1:i1:$slc, i1:i1:$tfe)
/*13984*/         /*SwitchType*/ 16, MVT::i64,// ->14002
/*13986*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*13988*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*13991*/           OPC_EmitMergeInputChains1_0,
/*13992*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_add:i64 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$data)<<P:Predicate_atomic_add_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_ADD_X2_RTN:i64 i64:i64:$addr, i64:i64:$data, i1:i1:$slc, i1:i1:$tfe)
/*14002*/         0, // EndSwitchType
/*14003*/       0, /*End of Scope*/
/*14004*/     /*Scope*/ 55, /*->14060*/
/*14005*/       OPC_CaptureGlueInput,
/*14006*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*14007*/       OPC_RecordChild2, // #2 = $value
/*14008*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_add_local
/*14010*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->14035
/*14013*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*14015*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*14018*/         OPC_EmitMergeInputChains1_0,
/*14019*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*14022*/         OPC_EmitInteger, MVT::i1, 0, 
/*14025*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_ADD_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_add_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*14035*/       /*SwitchType*/ 22, MVT::i64,// ->14059
/*14037*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*14039*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*14042*/         OPC_EmitMergeInputChains1_0,
/*14043*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*14046*/         OPC_EmitInteger, MVT::i1, 0, 
/*14049*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_ADD_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_add_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*14059*/       0, // EndSwitchType
/*14060*/     /*Scope*/ 118, /*->14179*/
/*14061*/       OPC_RecordChild1, // #1 = $addr
/*14062*/       OPC_Scope, 49, /*->14113*/ // 2 children in Scope
/*14064*/         OPC_CheckChild1Type, MVT::i64,
/*14066*/         OPC_RecordChild2, // #2 = $data
/*14067*/         OPC_CheckPredicate, 30, // Predicate_atomic_add_global
/*14069*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->14091
/*14072*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*14074*/           OPC_EmitMergeInputChains1_0,
/*14075*/           OPC_EmitInteger, MVT::i1, 0, 
/*14078*/           OPC_EmitInteger, MVT::i1, 0, 
/*14081*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_add:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_add_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_ADD_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*14091*/         /*SwitchType*/ 19, MVT::i64,// ->14112
/*14093*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*14095*/           OPC_EmitMergeInputChains1_0,
/*14096*/           OPC_EmitInteger, MVT::i1, 0, 
/*14099*/           OPC_EmitInteger, MVT::i1, 0, 
/*14102*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_add:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_add_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_ADD_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*14112*/         0, // EndSwitchType
/*14113*/       /*Scope*/ 64, /*->14178*/
/*14114*/         OPC_CheckChild1Type, MVT::i32,
/*14116*/         OPC_RecordChild2, // #2 = $src1
/*14117*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_add_local
/*14119*/         OPC_CheckType, MVT::i32,
/*14121*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14123*/         OPC_EmitMergeInputChains1_0,
/*14124*/         OPC_EmitInteger, MVT::i32, 0, 
/*14127*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14139*/         OPC_EmitInteger, MVT::i32, 0, 
/*14142*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14154*/         OPC_EmitInteger, MVT::i32, 1, 
/*14157*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14160*/         OPC_EmitInteger, MVT::i32, 0, 
/*14163*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_ADD_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_add:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_add_local>> - Complexity = 4
                  // Dst: (LDS_ADD_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*14178*/       0, /*End of Scope*/
/*14179*/     0, /*End of Scope*/
/*14180*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->14493
/*14184*/     OPC_RecordMemRef,
/*14185*/     OPC_RecordNode, // #0 = 'atomic_load_sub' chained node
/*14186*/     OPC_Scope, 0|128,1/*128*/, /*->14317*/ // 3 children in Scope
/*14189*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*14190*/       OPC_RecordChild2, // #2 = $vdata_in
/*14191*/       OPC_Scope, 82, /*->14275*/ // 2 children in Scope
/*14193*/         OPC_CheckPredicate, 30, // Predicate_atomic_sub_global
/*14195*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->14235
/*14198*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*14200*/           OPC_Scope, 16, /*->14218*/ // 2 children in Scope
/*14202*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*14205*/             OPC_EmitMergeInputChains1_0,
/*14206*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_sub:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SUB_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*14218*/           /*Scope*/ 15, /*->14234*/
/*14219*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*14222*/             OPC_EmitMergeInputChains1_0,
/*14223*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_sub:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*14234*/           0, /*End of Scope*/
/*14235*/         /*SwitchType*/ 37, MVT::i64,// ->14274
/*14237*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*14239*/           OPC_Scope, 16, /*->14257*/ // 2 children in Scope
/*14241*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*14244*/             OPC_EmitMergeInputChains1_0,
/*14245*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_sub:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SUB_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*14257*/           /*Scope*/ 15, /*->14273*/
/*14258*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*14261*/             OPC_EmitMergeInputChains1_0,
/*14262*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_sub:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SUB_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*14273*/           0, /*End of Scope*/
/*14274*/         0, // EndSwitchType
/*14275*/       /*Scope*/ 40, /*->14316*/
/*14276*/         OPC_CheckPredicate, 31, // Predicate_atomic_sub_flat
/*14278*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->14297
/*14281*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*14283*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*14286*/           OPC_EmitMergeInputChains1_0,
/*14287*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_sub:i32 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$data)<<P:Predicate_atomic_sub_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SUB_RTN:i32 i64:i64:$addr, i32:i32:$data, i1:i1:$slc, i1:i1:$tfe)
/*14297*/         /*SwitchType*/ 16, MVT::i64,// ->14315
/*14299*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*14301*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*14304*/           OPC_EmitMergeInputChains1_0,
/*14305*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_sub:i64 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$data)<<P:Predicate_atomic_sub_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SUB_X2_RTN:i64 i64:i64:$addr, i64:i64:$data, i1:i1:$slc, i1:i1:$tfe)
/*14315*/         0, // EndSwitchType
/*14316*/       0, /*End of Scope*/
/*14317*/     /*Scope*/ 55, /*->14373*/
/*14318*/       OPC_CaptureGlueInput,
/*14319*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*14320*/       OPC_RecordChild2, // #2 = $value
/*14321*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_sub_local
/*14323*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->14348
/*14326*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*14328*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*14331*/         OPC_EmitMergeInputChains1_0,
/*14332*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*14335*/         OPC_EmitInteger, MVT::i1, 0, 
/*14338*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SUB_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_sub_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*14348*/       /*SwitchType*/ 22, MVT::i64,// ->14372
/*14350*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*14352*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*14355*/         OPC_EmitMergeInputChains1_0,
/*14356*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*14359*/         OPC_EmitInteger, MVT::i1, 0, 
/*14362*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SUB_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_sub_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*14372*/       0, // EndSwitchType
/*14373*/     /*Scope*/ 118, /*->14492*/
/*14374*/       OPC_RecordChild1, // #1 = $addr
/*14375*/       OPC_Scope, 49, /*->14426*/ // 2 children in Scope
/*14377*/         OPC_CheckChild1Type, MVT::i64,
/*14379*/         OPC_RecordChild2, // #2 = $data
/*14380*/         OPC_CheckPredicate, 30, // Predicate_atomic_sub_global
/*14382*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->14404
/*14385*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*14387*/           OPC_EmitMergeInputChains1_0,
/*14388*/           OPC_EmitInteger, MVT::i1, 0, 
/*14391*/           OPC_EmitInteger, MVT::i1, 0, 
/*14394*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_sub:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_sub_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SUB_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*14404*/         /*SwitchType*/ 19, MVT::i64,// ->14425
/*14406*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*14408*/           OPC_EmitMergeInputChains1_0,
/*14409*/           OPC_EmitInteger, MVT::i1, 0, 
/*14412*/           OPC_EmitInteger, MVT::i1, 0, 
/*14415*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_sub:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_sub_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SUB_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*14425*/         0, // EndSwitchType
/*14426*/       /*Scope*/ 64, /*->14491*/
/*14427*/         OPC_CheckChild1Type, MVT::i32,
/*14429*/         OPC_RecordChild2, // #2 = $src1
/*14430*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_sub_local
/*14432*/         OPC_CheckType, MVT::i32,
/*14434*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14436*/         OPC_EmitMergeInputChains1_0,
/*14437*/         OPC_EmitInteger, MVT::i32, 0, 
/*14440*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14452*/         OPC_EmitInteger, MVT::i32, 0, 
/*14455*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14467*/         OPC_EmitInteger, MVT::i32, 1, 
/*14470*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14473*/         OPC_EmitInteger, MVT::i32, 0, 
/*14476*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_SUB_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_sub:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_sub_local>> - Complexity = 4
                  // Dst: (LDS_SUB_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*14491*/       0, /*End of Scope*/
/*14492*/     0, /*End of Scope*/
/*14493*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->14806
/*14497*/     OPC_RecordMemRef,
/*14498*/     OPC_RecordNode, // #0 = 'atomic_load_min' chained node
/*14499*/     OPC_Scope, 0|128,1/*128*/, /*->14630*/ // 3 children in Scope
/*14502*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*14503*/       OPC_RecordChild2, // #2 = $vdata_in
/*14504*/       OPC_Scope, 82, /*->14588*/ // 2 children in Scope
/*14506*/         OPC_CheckPredicate, 30, // Predicate_atomic_min_global
/*14508*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->14548
/*14511*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*14513*/           OPC_Scope, 16, /*->14531*/ // 2 children in Scope
/*14515*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*14518*/             OPC_EmitMergeInputChains1_0,
/*14519*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_min:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*14531*/           /*Scope*/ 15, /*->14547*/
/*14532*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*14535*/             OPC_EmitMergeInputChains1_0,
/*14536*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_min:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*14547*/           0, /*End of Scope*/
/*14548*/         /*SwitchType*/ 37, MVT::i64,// ->14587
/*14550*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*14552*/           OPC_Scope, 16, /*->14570*/ // 2 children in Scope
/*14554*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*14557*/             OPC_EmitMergeInputChains1_0,
/*14558*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_min:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SMIN_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*14570*/           /*Scope*/ 15, /*->14586*/
/*14571*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*14574*/             OPC_EmitMergeInputChains1_0,
/*14575*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_min:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*14586*/           0, /*End of Scope*/
/*14587*/         0, // EndSwitchType
/*14588*/       /*Scope*/ 40, /*->14629*/
/*14589*/         OPC_CheckPredicate, 31, // Predicate_atomic_min_flat
/*14591*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->14610
/*14594*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*14596*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*14599*/           OPC_EmitMergeInputChains1_0,
/*14600*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_min:i32 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$data)<<P:Predicate_atomic_min_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SMIN_RTN:i32 i64:i64:$addr, i32:i32:$data, i1:i1:$slc, i1:i1:$tfe)
/*14610*/         /*SwitchType*/ 16, MVT::i64,// ->14628
/*14612*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*14614*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*14617*/           OPC_EmitMergeInputChains1_0,
/*14618*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_min:i64 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$data)<<P:Predicate_atomic_min_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SMIN_X2_RTN:i64 i64:i64:$addr, i64:i64:$data, i1:i1:$slc, i1:i1:$tfe)
/*14628*/         0, // EndSwitchType
/*14629*/       0, /*End of Scope*/
/*14630*/     /*Scope*/ 55, /*->14686*/
/*14631*/       OPC_CaptureGlueInput,
/*14632*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*14633*/       OPC_RecordChild2, // #2 = $value
/*14634*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_min_local
/*14636*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->14661
/*14639*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*14641*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*14644*/         OPC_EmitMergeInputChains1_0,
/*14645*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*14648*/         OPC_EmitInteger, MVT::i1, 0, 
/*14651*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*14661*/       /*SwitchType*/ 22, MVT::i64,// ->14685
/*14663*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*14665*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*14668*/         OPC_EmitMergeInputChains1_0,
/*14669*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*14672*/         OPC_EmitInteger, MVT::i1, 0, 
/*14675*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*14685*/       0, // EndSwitchType
/*14686*/     /*Scope*/ 118, /*->14805*/
/*14687*/       OPC_RecordChild1, // #1 = $addr
/*14688*/       OPC_Scope, 49, /*->14739*/ // 2 children in Scope
/*14690*/         OPC_CheckChild1Type, MVT::i64,
/*14692*/         OPC_RecordChild2, // #2 = $data
/*14693*/         OPC_CheckPredicate, 30, // Predicate_atomic_min_global
/*14695*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->14717
/*14698*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*14700*/           OPC_EmitMergeInputChains1_0,
/*14701*/           OPC_EmitInteger, MVT::i1, 0, 
/*14704*/           OPC_EmitInteger, MVT::i1, 0, 
/*14707*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_min:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_min_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SMIN_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*14717*/         /*SwitchType*/ 19, MVT::i64,// ->14738
/*14719*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*14721*/           OPC_EmitMergeInputChains1_0,
/*14722*/           OPC_EmitInteger, MVT::i1, 0, 
/*14725*/           OPC_EmitInteger, MVT::i1, 0, 
/*14728*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_min:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_min_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SMIN_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*14738*/         0, // EndSwitchType
/*14739*/       /*Scope*/ 64, /*->14804*/
/*14740*/         OPC_CheckChild1Type, MVT::i32,
/*14742*/         OPC_RecordChild2, // #2 = $src1
/*14743*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_min_local
/*14745*/         OPC_CheckType, MVT::i32,
/*14747*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14749*/         OPC_EmitMergeInputChains1_0,
/*14750*/         OPC_EmitInteger, MVT::i32, 0, 
/*14753*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14765*/         OPC_EmitInteger, MVT::i32, 0, 
/*14768*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14780*/         OPC_EmitInteger, MVT::i32, 1, 
/*14783*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14786*/         OPC_EmitInteger, MVT::i32, 0, 
/*14789*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MIN_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_min:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_min_local>> - Complexity = 4
                  // Dst: (LDS_MIN_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*14804*/       0, /*End of Scope*/
/*14805*/     0, /*End of Scope*/
/*14806*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->15119
/*14810*/     OPC_RecordMemRef,
/*14811*/     OPC_RecordNode, // #0 = 'atomic_load_umin' chained node
/*14812*/     OPC_Scope, 0|128,1/*128*/, /*->14943*/ // 3 children in Scope
/*14815*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*14816*/       OPC_RecordChild2, // #2 = $vdata_in
/*14817*/       OPC_Scope, 82, /*->14901*/ // 2 children in Scope
/*14819*/         OPC_CheckPredicate, 30, // Predicate_atomic_umin_global
/*14821*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->14861
/*14824*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*14826*/           OPC_Scope, 16, /*->14844*/ // 2 children in Scope
/*14828*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*14831*/             OPC_EmitMergeInputChains1_0,
/*14832*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_umin:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_UMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*14844*/           /*Scope*/ 15, /*->14860*/
/*14845*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*14848*/             OPC_EmitMergeInputChains1_0,
/*14849*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_umin:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*14860*/           0, /*End of Scope*/
/*14861*/         /*SwitchType*/ 37, MVT::i64,// ->14900
/*14863*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*14865*/           OPC_Scope, 16, /*->14883*/ // 2 children in Scope
/*14867*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*14870*/             OPC_EmitMergeInputChains1_0,
/*14871*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_umin:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_UMIN_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*14883*/           /*Scope*/ 15, /*->14899*/
/*14884*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*14887*/             OPC_EmitMergeInputChains1_0,
/*14888*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_umin:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*14899*/           0, /*End of Scope*/
/*14900*/         0, // EndSwitchType
/*14901*/       /*Scope*/ 40, /*->14942*/
/*14902*/         OPC_CheckPredicate, 31, // Predicate_atomic_umin_flat
/*14904*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->14923
/*14907*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*14909*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*14912*/           OPC_EmitMergeInputChains1_0,
/*14913*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umin:i32 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$data)<<P:Predicate_atomic_umin_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_UMIN_RTN:i32 i64:i64:$addr, i32:i32:$data, i1:i1:$slc, i1:i1:$tfe)
/*14923*/         /*SwitchType*/ 16, MVT::i64,// ->14941
/*14925*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*14927*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*14930*/           OPC_EmitMergeInputChains1_0,
/*14931*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umin:i64 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$data)<<P:Predicate_atomic_umin_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_UMIN_X2_RTN:i64 i64:i64:$addr, i64:i64:$data, i1:i1:$slc, i1:i1:$tfe)
/*14941*/         0, // EndSwitchType
/*14942*/       0, /*End of Scope*/
/*14943*/     /*Scope*/ 55, /*->14999*/
/*14944*/       OPC_CaptureGlueInput,
/*14945*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*14946*/       OPC_RecordChild2, // #2 = $value
/*14947*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_umin_local
/*14949*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->14974
/*14952*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*14954*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*14957*/         OPC_EmitMergeInputChains1_0,
/*14958*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*14961*/         OPC_EmitInteger, MVT::i1, 0, 
/*14964*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*14974*/       /*SwitchType*/ 22, MVT::i64,// ->14998
/*14976*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*14978*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*14981*/         OPC_EmitMergeInputChains1_0,
/*14982*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*14985*/         OPC_EmitInteger, MVT::i1, 0, 
/*14988*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*14998*/       0, // EndSwitchType
/*14999*/     /*Scope*/ 118, /*->15118*/
/*15000*/       OPC_RecordChild1, // #1 = $addr
/*15001*/       OPC_Scope, 49, /*->15052*/ // 2 children in Scope
/*15003*/         OPC_CheckChild1Type, MVT::i64,
/*15005*/         OPC_RecordChild2, // #2 = $data
/*15006*/         OPC_CheckPredicate, 30, // Predicate_atomic_umin_global
/*15008*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->15030
/*15011*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*15013*/           OPC_EmitMergeInputChains1_0,
/*15014*/           OPC_EmitInteger, MVT::i1, 0, 
/*15017*/           OPC_EmitInteger, MVT::i1, 0, 
/*15020*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_umin:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_umin_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_UMIN_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*15030*/         /*SwitchType*/ 19, MVT::i64,// ->15051
/*15032*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*15034*/           OPC_EmitMergeInputChains1_0,
/*15035*/           OPC_EmitInteger, MVT::i1, 0, 
/*15038*/           OPC_EmitInteger, MVT::i1, 0, 
/*15041*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_umin:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_umin_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_UMIN_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*15051*/         0, // EndSwitchType
/*15052*/       /*Scope*/ 64, /*->15117*/
/*15053*/         OPC_CheckChild1Type, MVT::i32,
/*15055*/         OPC_RecordChild2, // #2 = $src1
/*15056*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_umin_local
/*15058*/         OPC_CheckType, MVT::i32,
/*15060*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15062*/         OPC_EmitMergeInputChains1_0,
/*15063*/         OPC_EmitInteger, MVT::i32, 0, 
/*15066*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15078*/         OPC_EmitInteger, MVT::i32, 0, 
/*15081*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15093*/         OPC_EmitInteger, MVT::i32, 1, 
/*15096*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15099*/         OPC_EmitInteger, MVT::i32, 0, 
/*15102*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MIN_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umin_local>> - Complexity = 4
                  // Dst: (LDS_MIN_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*15117*/       0, /*End of Scope*/
/*15118*/     0, /*End of Scope*/
/*15119*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->15432
/*15123*/     OPC_RecordMemRef,
/*15124*/     OPC_RecordNode, // #0 = 'atomic_load_max' chained node
/*15125*/     OPC_Scope, 0|128,1/*128*/, /*->15256*/ // 3 children in Scope
/*15128*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*15129*/       OPC_RecordChild2, // #2 = $vdata_in
/*15130*/       OPC_Scope, 82, /*->15214*/ // 2 children in Scope
/*15132*/         OPC_CheckPredicate, 30, // Predicate_atomic_max_global
/*15134*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->15174
/*15137*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*15139*/           OPC_Scope, 16, /*->15157*/ // 2 children in Scope
/*15141*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*15144*/             OPC_EmitMergeInputChains1_0,
/*15145*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_max:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*15157*/           /*Scope*/ 15, /*->15173*/
/*15158*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*15161*/             OPC_EmitMergeInputChains1_0,
/*15162*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_max:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*15173*/           0, /*End of Scope*/
/*15174*/         /*SwitchType*/ 37, MVT::i64,// ->15213
/*15176*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*15178*/           OPC_Scope, 16, /*->15196*/ // 2 children in Scope
/*15180*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*15183*/             OPC_EmitMergeInputChains1_0,
/*15184*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_max:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SMAX_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*15196*/           /*Scope*/ 15, /*->15212*/
/*15197*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*15200*/             OPC_EmitMergeInputChains1_0,
/*15201*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_max:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*15212*/           0, /*End of Scope*/
/*15213*/         0, // EndSwitchType
/*15214*/       /*Scope*/ 40, /*->15255*/
/*15215*/         OPC_CheckPredicate, 31, // Predicate_atomic_max_flat
/*15217*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->15236
/*15220*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*15222*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*15225*/           OPC_EmitMergeInputChains1_0,
/*15226*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_max:i32 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$data)<<P:Predicate_atomic_max_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SMAX_RTN:i32 i64:i64:$addr, i32:i32:$data, i1:i1:$slc, i1:i1:$tfe)
/*15236*/         /*SwitchType*/ 16, MVT::i64,// ->15254
/*15238*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*15240*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*15243*/           OPC_EmitMergeInputChains1_0,
/*15244*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_max:i64 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$data)<<P:Predicate_atomic_max_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SMAX_X2_RTN:i64 i64:i64:$addr, i64:i64:$data, i1:i1:$slc, i1:i1:$tfe)
/*15254*/         0, // EndSwitchType
/*15255*/       0, /*End of Scope*/
/*15256*/     /*Scope*/ 55, /*->15312*/
/*15257*/       OPC_CaptureGlueInput,
/*15258*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*15259*/       OPC_RecordChild2, // #2 = $value
/*15260*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_max_local
/*15262*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->15287
/*15265*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*15267*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*15270*/         OPC_EmitMergeInputChains1_0,
/*15271*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*15274*/         OPC_EmitInteger, MVT::i1, 0, 
/*15277*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*15287*/       /*SwitchType*/ 22, MVT::i64,// ->15311
/*15289*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*15291*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*15294*/         OPC_EmitMergeInputChains1_0,
/*15295*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*15298*/         OPC_EmitInteger, MVT::i1, 0, 
/*15301*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*15311*/       0, // EndSwitchType
/*15312*/     /*Scope*/ 118, /*->15431*/
/*15313*/       OPC_RecordChild1, // #1 = $addr
/*15314*/       OPC_Scope, 49, /*->15365*/ // 2 children in Scope
/*15316*/         OPC_CheckChild1Type, MVT::i64,
/*15318*/         OPC_RecordChild2, // #2 = $data
/*15319*/         OPC_CheckPredicate, 30, // Predicate_atomic_max_global
/*15321*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->15343
/*15324*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*15326*/           OPC_EmitMergeInputChains1_0,
/*15327*/           OPC_EmitInteger, MVT::i1, 0, 
/*15330*/           OPC_EmitInteger, MVT::i1, 0, 
/*15333*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_max:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_max_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SMAX_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*15343*/         /*SwitchType*/ 19, MVT::i64,// ->15364
/*15345*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*15347*/           OPC_EmitMergeInputChains1_0,
/*15348*/           OPC_EmitInteger, MVT::i1, 0, 
/*15351*/           OPC_EmitInteger, MVT::i1, 0, 
/*15354*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_max:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_max_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SMAX_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*15364*/         0, // EndSwitchType
/*15365*/       /*Scope*/ 64, /*->15430*/
/*15366*/         OPC_CheckChild1Type, MVT::i32,
/*15368*/         OPC_RecordChild2, // #2 = $src1
/*15369*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_max_local
/*15371*/         OPC_CheckType, MVT::i32,
/*15373*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15375*/         OPC_EmitMergeInputChains1_0,
/*15376*/         OPC_EmitInteger, MVT::i32, 0, 
/*15379*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15391*/         OPC_EmitInteger, MVT::i32, 0, 
/*15394*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15406*/         OPC_EmitInteger, MVT::i32, 1, 
/*15409*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15412*/         OPC_EmitInteger, MVT::i32, 0, 
/*15415*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MAX_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_max:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_max_local>> - Complexity = 4
                  // Dst: (LDS_MAX_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*15430*/       0, /*End of Scope*/
/*15431*/     0, /*End of Scope*/
/*15432*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->15745
/*15436*/     OPC_RecordMemRef,
/*15437*/     OPC_RecordNode, // #0 = 'atomic_load_umax' chained node
/*15438*/     OPC_Scope, 0|128,1/*128*/, /*->15569*/ // 3 children in Scope
/*15441*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*15442*/       OPC_RecordChild2, // #2 = $vdata_in
/*15443*/       OPC_Scope, 82, /*->15527*/ // 2 children in Scope
/*15445*/         OPC_CheckPredicate, 30, // Predicate_atomic_umax_global
/*15447*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->15487
/*15450*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*15452*/           OPC_Scope, 16, /*->15470*/ // 2 children in Scope
/*15454*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*15457*/             OPC_EmitMergeInputChains1_0,
/*15458*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_umax:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_UMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*15470*/           /*Scope*/ 15, /*->15486*/
/*15471*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*15474*/             OPC_EmitMergeInputChains1_0,
/*15475*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_umax:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*15486*/           0, /*End of Scope*/
/*15487*/         /*SwitchType*/ 37, MVT::i64,// ->15526
/*15489*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*15491*/           OPC_Scope, 16, /*->15509*/ // 2 children in Scope
/*15493*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*15496*/             OPC_EmitMergeInputChains1_0,
/*15497*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_umax:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_UMAX_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*15509*/           /*Scope*/ 15, /*->15525*/
/*15510*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*15513*/             OPC_EmitMergeInputChains1_0,
/*15514*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_umax:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*15525*/           0, /*End of Scope*/
/*15526*/         0, // EndSwitchType
/*15527*/       /*Scope*/ 40, /*->15568*/
/*15528*/         OPC_CheckPredicate, 31, // Predicate_atomic_umax_flat
/*15530*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->15549
/*15533*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*15535*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*15538*/           OPC_EmitMergeInputChains1_0,
/*15539*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umax:i32 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$data)<<P:Predicate_atomic_umax_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_UMAX_RTN:i32 i64:i64:$addr, i32:i32:$data, i1:i1:$slc, i1:i1:$tfe)
/*15549*/         /*SwitchType*/ 16, MVT::i64,// ->15567
/*15551*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*15553*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*15556*/           OPC_EmitMergeInputChains1_0,
/*15557*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umax:i64 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$data)<<P:Predicate_atomic_umax_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_UMAX_X2_RTN:i64 i64:i64:$addr, i64:i64:$data, i1:i1:$slc, i1:i1:$tfe)
/*15567*/         0, // EndSwitchType
/*15568*/       0, /*End of Scope*/
/*15569*/     /*Scope*/ 55, /*->15625*/
/*15570*/       OPC_CaptureGlueInput,
/*15571*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*15572*/       OPC_RecordChild2, // #2 = $value
/*15573*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_umax_local
/*15575*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->15600
/*15578*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*15580*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*15583*/         OPC_EmitMergeInputChains1_0,
/*15584*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*15587*/         OPC_EmitInteger, MVT::i1, 0, 
/*15590*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*15600*/       /*SwitchType*/ 22, MVT::i64,// ->15624
/*15602*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*15604*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*15607*/         OPC_EmitMergeInputChains1_0,
/*15608*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*15611*/         OPC_EmitInteger, MVT::i1, 0, 
/*15614*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*15624*/       0, // EndSwitchType
/*15625*/     /*Scope*/ 118, /*->15744*/
/*15626*/       OPC_RecordChild1, // #1 = $addr
/*15627*/       OPC_Scope, 49, /*->15678*/ // 2 children in Scope
/*15629*/         OPC_CheckChild1Type, MVT::i64,
/*15631*/         OPC_RecordChild2, // #2 = $data
/*15632*/         OPC_CheckPredicate, 30, // Predicate_atomic_umax_global
/*15634*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->15656
/*15637*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*15639*/           OPC_EmitMergeInputChains1_0,
/*15640*/           OPC_EmitInteger, MVT::i1, 0, 
/*15643*/           OPC_EmitInteger, MVT::i1, 0, 
/*15646*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_umax:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_umax_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_UMAX_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*15656*/         /*SwitchType*/ 19, MVT::i64,// ->15677
/*15658*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*15660*/           OPC_EmitMergeInputChains1_0,
/*15661*/           OPC_EmitInteger, MVT::i1, 0, 
/*15664*/           OPC_EmitInteger, MVT::i1, 0, 
/*15667*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_umax:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_umax_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_UMAX_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*15677*/         0, // EndSwitchType
/*15678*/       /*Scope*/ 64, /*->15743*/
/*15679*/         OPC_CheckChild1Type, MVT::i32,
/*15681*/         OPC_RecordChild2, // #2 = $src1
/*15682*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_umax_local
/*15684*/         OPC_CheckType, MVT::i32,
/*15686*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15688*/         OPC_EmitMergeInputChains1_0,
/*15689*/         OPC_EmitInteger, MVT::i32, 0, 
/*15692*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15704*/         OPC_EmitInteger, MVT::i32, 0, 
/*15707*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15719*/         OPC_EmitInteger, MVT::i32, 1, 
/*15722*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15725*/         OPC_EmitInteger, MVT::i32, 0, 
/*15728*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MAX_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umax_local>> - Complexity = 4
                  // Dst: (LDS_MAX_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*15743*/       0, /*End of Scope*/
/*15744*/     0, /*End of Scope*/
/*15745*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->16058
/*15749*/     OPC_RecordMemRef,
/*15750*/     OPC_RecordNode, // #0 = 'atomic_load_and' chained node
/*15751*/     OPC_Scope, 0|128,1/*128*/, /*->15882*/ // 3 children in Scope
/*15754*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*15755*/       OPC_RecordChild2, // #2 = $vdata_in
/*15756*/       OPC_Scope, 82, /*->15840*/ // 2 children in Scope
/*15758*/         OPC_CheckPredicate, 30, // Predicate_atomic_and_global
/*15760*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->15800
/*15763*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*15765*/           OPC_Scope, 16, /*->15783*/ // 2 children in Scope
/*15767*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*15770*/             OPC_EmitMergeInputChains1_0,
/*15771*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_and:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_AND_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*15783*/           /*Scope*/ 15, /*->15799*/
/*15784*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*15787*/             OPC_EmitMergeInputChains1_0,
/*15788*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_and:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*15799*/           0, /*End of Scope*/
/*15800*/         /*SwitchType*/ 37, MVT::i64,// ->15839
/*15802*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*15804*/           OPC_Scope, 16, /*->15822*/ // 2 children in Scope
/*15806*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*15809*/             OPC_EmitMergeInputChains1_0,
/*15810*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_and:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_AND_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*15822*/           /*Scope*/ 15, /*->15838*/
/*15823*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*15826*/             OPC_EmitMergeInputChains1_0,
/*15827*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_and:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_AND_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*15838*/           0, /*End of Scope*/
/*15839*/         0, // EndSwitchType
/*15840*/       /*Scope*/ 40, /*->15881*/
/*15841*/         OPC_CheckPredicate, 31, // Predicate_atomic_and_flat
/*15843*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->15862
/*15846*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*15848*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*15851*/           OPC_EmitMergeInputChains1_0,
/*15852*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_and:i32 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$data)<<P:Predicate_atomic_and_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_AND_RTN:i32 i64:i64:$addr, i32:i32:$data, i1:i1:$slc, i1:i1:$tfe)
/*15862*/         /*SwitchType*/ 16, MVT::i64,// ->15880
/*15864*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*15866*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*15869*/           OPC_EmitMergeInputChains1_0,
/*15870*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_and:i64 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$data)<<P:Predicate_atomic_and_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_AND_X2_RTN:i64 i64:i64:$addr, i64:i64:$data, i1:i1:$slc, i1:i1:$tfe)
/*15880*/         0, // EndSwitchType
/*15881*/       0, /*End of Scope*/
/*15882*/     /*Scope*/ 55, /*->15938*/
/*15883*/       OPC_CaptureGlueInput,
/*15884*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*15885*/       OPC_RecordChild2, // #2 = $value
/*15886*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_and_local
/*15888*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->15913
/*15891*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*15893*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*15896*/         OPC_EmitMergeInputChains1_0,
/*15897*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*15900*/         OPC_EmitInteger, MVT::i1, 0, 
/*15903*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_AND_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*15913*/       /*SwitchType*/ 22, MVT::i64,// ->15937
/*15915*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*15917*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*15920*/         OPC_EmitMergeInputChains1_0,
/*15921*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*15924*/         OPC_EmitInteger, MVT::i1, 0, 
/*15927*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_AND_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*15937*/       0, // EndSwitchType
/*15938*/     /*Scope*/ 118, /*->16057*/
/*15939*/       OPC_RecordChild1, // #1 = $addr
/*15940*/       OPC_Scope, 49, /*->15991*/ // 2 children in Scope
/*15942*/         OPC_CheckChild1Type, MVT::i64,
/*15944*/         OPC_RecordChild2, // #2 = $data
/*15945*/         OPC_CheckPredicate, 30, // Predicate_atomic_and_global
/*15947*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->15969
/*15950*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*15952*/           OPC_EmitMergeInputChains1_0,
/*15953*/           OPC_EmitInteger, MVT::i1, 0, 
/*15956*/           OPC_EmitInteger, MVT::i1, 0, 
/*15959*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_and:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_and_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_AND_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*15969*/         /*SwitchType*/ 19, MVT::i64,// ->15990
/*15971*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*15973*/           OPC_EmitMergeInputChains1_0,
/*15974*/           OPC_EmitInteger, MVT::i1, 0, 
/*15977*/           OPC_EmitInteger, MVT::i1, 0, 
/*15980*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_and:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_and_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_AND_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*15990*/         0, // EndSwitchType
/*15991*/       /*Scope*/ 64, /*->16056*/
/*15992*/         OPC_CheckChild1Type, MVT::i32,
/*15994*/         OPC_RecordChild2, // #2 = $src1
/*15995*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_and_local
/*15997*/         OPC_CheckType, MVT::i32,
/*15999*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16001*/         OPC_EmitMergeInputChains1_0,
/*16002*/         OPC_EmitInteger, MVT::i32, 0, 
/*16005*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16017*/         OPC_EmitInteger, MVT::i32, 0, 
/*16020*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16032*/         OPC_EmitInteger, MVT::i32, 1, 
/*16035*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16038*/         OPC_EmitInteger, MVT::i32, 0, 
/*16041*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_AND_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_and:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_and_local>> - Complexity = 4
                  // Dst: (LDS_AND_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*16056*/       0, /*End of Scope*/
/*16057*/     0, /*End of Scope*/
/*16058*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->16371
/*16062*/     OPC_RecordMemRef,
/*16063*/     OPC_RecordNode, // #0 = 'atomic_load_or' chained node
/*16064*/     OPC_Scope, 0|128,1/*128*/, /*->16195*/ // 3 children in Scope
/*16067*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*16068*/       OPC_RecordChild2, // #2 = $vdata_in
/*16069*/       OPC_Scope, 82, /*->16153*/ // 2 children in Scope
/*16071*/         OPC_CheckPredicate, 30, // Predicate_atomic_or_global
/*16073*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->16113
/*16076*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*16078*/           OPC_Scope, 16, /*->16096*/ // 2 children in Scope
/*16080*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*16083*/             OPC_EmitMergeInputChains1_0,
/*16084*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_or:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_OR_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*16096*/           /*Scope*/ 15, /*->16112*/
/*16097*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*16100*/             OPC_EmitMergeInputChains1_0,
/*16101*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_or:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*16112*/           0, /*End of Scope*/
/*16113*/         /*SwitchType*/ 37, MVT::i64,// ->16152
/*16115*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*16117*/           OPC_Scope, 16, /*->16135*/ // 2 children in Scope
/*16119*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*16122*/             OPC_EmitMergeInputChains1_0,
/*16123*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_or:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_OR_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*16135*/           /*Scope*/ 15, /*->16151*/
/*16136*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*16139*/             OPC_EmitMergeInputChains1_0,
/*16140*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_or:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_OR_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*16151*/           0, /*End of Scope*/
/*16152*/         0, // EndSwitchType
/*16153*/       /*Scope*/ 40, /*->16194*/
/*16154*/         OPC_CheckPredicate, 31, // Predicate_atomic_or_flat
/*16156*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->16175
/*16159*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*16161*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*16164*/           OPC_EmitMergeInputChains1_0,
/*16165*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_or:i32 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$data)<<P:Predicate_atomic_or_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_OR_RTN:i32 i64:i64:$addr, i32:i32:$data, i1:i1:$slc, i1:i1:$tfe)
/*16175*/         /*SwitchType*/ 16, MVT::i64,// ->16193
/*16177*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*16179*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*16182*/           OPC_EmitMergeInputChains1_0,
/*16183*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_or:i64 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$data)<<P:Predicate_atomic_or_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_OR_X2_RTN:i64 i64:i64:$addr, i64:i64:$data, i1:i1:$slc, i1:i1:$tfe)
/*16193*/         0, // EndSwitchType
/*16194*/       0, /*End of Scope*/
/*16195*/     /*Scope*/ 55, /*->16251*/
/*16196*/       OPC_CaptureGlueInput,
/*16197*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*16198*/       OPC_RecordChild2, // #2 = $value
/*16199*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_or_local
/*16201*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->16226
/*16204*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*16206*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*16209*/         OPC_EmitMergeInputChains1_0,
/*16210*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*16213*/         OPC_EmitInteger, MVT::i1, 0, 
/*16216*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_OR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*16226*/       /*SwitchType*/ 22, MVT::i64,// ->16250
/*16228*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*16230*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*16233*/         OPC_EmitMergeInputChains1_0,
/*16234*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*16237*/         OPC_EmitInteger, MVT::i1, 0, 
/*16240*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_OR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*16250*/       0, // EndSwitchType
/*16251*/     /*Scope*/ 118, /*->16370*/
/*16252*/       OPC_RecordChild1, // #1 = $addr
/*16253*/       OPC_Scope, 49, /*->16304*/ // 2 children in Scope
/*16255*/         OPC_CheckChild1Type, MVT::i64,
/*16257*/         OPC_RecordChild2, // #2 = $data
/*16258*/         OPC_CheckPredicate, 30, // Predicate_atomic_or_global
/*16260*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->16282
/*16263*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*16265*/           OPC_EmitMergeInputChains1_0,
/*16266*/           OPC_EmitInteger, MVT::i1, 0, 
/*16269*/           OPC_EmitInteger, MVT::i1, 0, 
/*16272*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_or:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_or_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_OR_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*16282*/         /*SwitchType*/ 19, MVT::i64,// ->16303
/*16284*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*16286*/           OPC_EmitMergeInputChains1_0,
/*16287*/           OPC_EmitInteger, MVT::i1, 0, 
/*16290*/           OPC_EmitInteger, MVT::i1, 0, 
/*16293*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_or:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_or_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_OR_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*16303*/         0, // EndSwitchType
/*16304*/       /*Scope*/ 64, /*->16369*/
/*16305*/         OPC_CheckChild1Type, MVT::i32,
/*16307*/         OPC_RecordChild2, // #2 = $src1
/*16308*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_or_local
/*16310*/         OPC_CheckType, MVT::i32,
/*16312*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16314*/         OPC_EmitMergeInputChains1_0,
/*16315*/         OPC_EmitInteger, MVT::i32, 0, 
/*16318*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16330*/         OPC_EmitInteger, MVT::i32, 0, 
/*16333*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16345*/         OPC_EmitInteger, MVT::i32, 1, 
/*16348*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16351*/         OPC_EmitInteger, MVT::i32, 0, 
/*16354*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_OR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_or:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_or_local>> - Complexity = 4
                  // Dst: (LDS_OR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*16369*/       0, /*End of Scope*/
/*16370*/     0, /*End of Scope*/
/*16371*/   /*SwitchOpcode*/ 53|128,2/*309*/, TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->16684
/*16375*/     OPC_RecordMemRef,
/*16376*/     OPC_RecordNode, // #0 = 'atomic_load_xor' chained node
/*16377*/     OPC_Scope, 0|128,1/*128*/, /*->16508*/ // 3 children in Scope
/*16380*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*16381*/       OPC_RecordChild2, // #2 = $vdata_in
/*16382*/       OPC_Scope, 82, /*->16466*/ // 2 children in Scope
/*16384*/         OPC_CheckPredicate, 30, // Predicate_atomic_xor_global
/*16386*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->16426
/*16389*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*16391*/           OPC_Scope, 16, /*->16409*/ // 2 children in Scope
/*16393*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*16396*/             OPC_EmitMergeInputChains1_0,
/*16397*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_xor:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_XOR_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*16409*/           /*Scope*/ 15, /*->16425*/
/*16410*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*16413*/             OPC_EmitMergeInputChains1_0,
/*16414*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_xor:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*16425*/           0, /*End of Scope*/
/*16426*/         /*SwitchType*/ 37, MVT::i64,// ->16465
/*16428*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*16430*/           OPC_Scope, 16, /*->16448*/ // 2 children in Scope
/*16432*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*16435*/             OPC_EmitMergeInputChains1_0,
/*16436*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_xor:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_XOR_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*16448*/           /*Scope*/ 15, /*->16464*/
/*16449*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*16452*/             OPC_EmitMergeInputChains1_0,
/*16453*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_xor:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_XOR_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*16464*/           0, /*End of Scope*/
/*16465*/         0, // EndSwitchType
/*16466*/       /*Scope*/ 40, /*->16507*/
/*16467*/         OPC_CheckPredicate, 31, // Predicate_atomic_xor_flat
/*16469*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->16488
/*16472*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*16474*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*16477*/           OPC_EmitMergeInputChains1_0,
/*16478*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_xor:i32 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$data)<<P:Predicate_atomic_xor_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_XOR_RTN:i32 i64:i64:$addr, i32:i32:$data, i1:i1:$slc, i1:i1:$tfe)
/*16488*/         /*SwitchType*/ 16, MVT::i64,// ->16506
/*16490*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*16492*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*16495*/           OPC_EmitMergeInputChains1_0,
/*16496*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_xor:i64 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$data)<<P:Predicate_atomic_xor_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_XOR_X2_RTN:i64 i64:i64:$addr, i64:i64:$data, i1:i1:$slc, i1:i1:$tfe)
/*16506*/         0, // EndSwitchType
/*16507*/       0, /*End of Scope*/
/*16508*/     /*Scope*/ 55, /*->16564*/
/*16509*/       OPC_CaptureGlueInput,
/*16510*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*16511*/       OPC_RecordChild2, // #2 = $value
/*16512*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_xor_local
/*16514*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->16539
/*16517*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*16519*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*16522*/         OPC_EmitMergeInputChains1_0,
/*16523*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*16526*/         OPC_EmitInteger, MVT::i1, 0, 
/*16529*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_XOR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*16539*/       /*SwitchType*/ 22, MVT::i64,// ->16563
/*16541*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*16543*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*16546*/         OPC_EmitMergeInputChains1_0,
/*16547*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*16550*/         OPC_EmitInteger, MVT::i1, 0, 
/*16553*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_XOR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*16563*/       0, // EndSwitchType
/*16564*/     /*Scope*/ 118, /*->16683*/
/*16565*/       OPC_RecordChild1, // #1 = $addr
/*16566*/       OPC_Scope, 49, /*->16617*/ // 2 children in Scope
/*16568*/         OPC_CheckChild1Type, MVT::i64,
/*16570*/         OPC_RecordChild2, // #2 = $data
/*16571*/         OPC_CheckPredicate, 30, // Predicate_atomic_xor_global
/*16573*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->16595
/*16576*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*16578*/           OPC_EmitMergeInputChains1_0,
/*16579*/           OPC_EmitInteger, MVT::i1, 0, 
/*16582*/           OPC_EmitInteger, MVT::i1, 0, 
/*16585*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_xor:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_xor_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_XOR_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*16595*/         /*SwitchType*/ 19, MVT::i64,// ->16616
/*16597*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*16599*/           OPC_EmitMergeInputChains1_0,
/*16600*/           OPC_EmitInteger, MVT::i1, 0, 
/*16603*/           OPC_EmitInteger, MVT::i1, 0, 
/*16606*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_xor:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_xor_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_XOR_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*16616*/         0, // EndSwitchType
/*16617*/       /*Scope*/ 64, /*->16682*/
/*16618*/         OPC_CheckChild1Type, MVT::i32,
/*16620*/         OPC_RecordChild2, // #2 = $src1
/*16621*/         OPC_CheckPredicate, 18, // Predicate_atomic_load_xor_local
/*16623*/         OPC_CheckType, MVT::i32,
/*16625*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16627*/         OPC_EmitMergeInputChains1_0,
/*16628*/         OPC_EmitInteger, MVT::i32, 0, 
/*16631*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16643*/         OPC_EmitInteger, MVT::i32, 0, 
/*16646*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16658*/         OPC_EmitInteger, MVT::i32, 1, 
/*16661*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16664*/         OPC_EmitInteger, MVT::i32, 0, 
/*16667*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_XOR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_xor:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_xor_local>> - Complexity = 4
                  // Dst: (LDS_XOR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*16682*/       0, /*End of Scope*/
/*16683*/     0, /*End of Scope*/
/*16684*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(AMDGPUISD::ATOMIC_INC),// ->16929
/*16688*/     OPC_RecordMemRef,
/*16689*/     OPC_RecordNode, // #0 = 'SIatomic_inc' chained node
/*16690*/     OPC_Scope, 0|128,1/*128*/, /*->16821*/ // 3 children in Scope
/*16693*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*16694*/       OPC_RecordChild2, // #2 = $vdata_in
/*16695*/       OPC_Scope, 82, /*->16779*/ // 2 children in Scope
/*16697*/         OPC_CheckPredicate, 30, // Predicate_atomic_inc_global
/*16699*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->16739
/*16702*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*16704*/           OPC_Scope, 16, /*->16722*/ // 2 children in Scope
/*16706*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*16709*/             OPC_EmitMergeInputChains1_0,
/*16710*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (SIatomic_inc:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_INC_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*16722*/           /*Scope*/ 15, /*->16738*/
/*16723*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*16726*/             OPC_EmitMergeInputChains1_0,
/*16727*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (SIatomic_inc:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_INC_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*16738*/           0, /*End of Scope*/
/*16739*/         /*SwitchType*/ 37, MVT::i64,// ->16778
/*16741*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*16743*/           OPC_Scope, 16, /*->16761*/ // 2 children in Scope
/*16745*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*16748*/             OPC_EmitMergeInputChains1_0,
/*16749*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (SIatomic_inc:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_INC_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*16761*/           /*Scope*/ 15, /*->16777*/
/*16762*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*16765*/             OPC_EmitMergeInputChains1_0,
/*16766*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (SIatomic_inc:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_INC_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*16777*/           0, /*End of Scope*/
/*16778*/         0, // EndSwitchType
/*16779*/       /*Scope*/ 40, /*->16820*/
/*16780*/         OPC_CheckPredicate, 31, // Predicate_atomic_inc_flat
/*16782*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->16801
/*16785*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*16787*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*16790*/           OPC_EmitMergeInputChains1_0,
/*16791*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i32 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$data)<<P:Predicate_atomic_inc_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_INC_RTN:i32 i64:i64:$addr, i32:i32:$data, i1:i1:$slc, i1:i1:$tfe)
/*16801*/         /*SwitchType*/ 16, MVT::i64,// ->16819
/*16803*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*16805*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*16808*/           OPC_EmitMergeInputChains1_0,
/*16809*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i64 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$data)<<P:Predicate_atomic_inc_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_INC_X2_RTN:i64 i64:i64:$addr, i64:i64:$data, i1:i1:$slc, i1:i1:$tfe)
/*16819*/         0, // EndSwitchType
/*16820*/       0, /*End of Scope*/
/*16821*/     /*Scope*/ 55, /*->16877*/
/*16822*/       OPC_CaptureGlueInput,
/*16823*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*16824*/       OPC_RecordChild2, // #2 = $value
/*16825*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_inc_local
/*16827*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->16852
/*16830*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*16832*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*16835*/         OPC_EmitMergeInputChains1_0,
/*16836*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*16839*/         OPC_EmitInteger, MVT::i1, 0, 
/*16842*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_INC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_inc_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_inc_local>> - Complexity = 13
                  // Dst: (DS_INC_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*16852*/       /*SwitchType*/ 22, MVT::i64,// ->16876
/*16854*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*16856*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*16859*/         OPC_EmitMergeInputChains1_0,
/*16860*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*16863*/         OPC_EmitInteger, MVT::i1, 0, 
/*16866*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_INC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_inc_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_inc_local>> - Complexity = 13
                  // Dst: (DS_INC_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*16876*/       0, // EndSwitchType
/*16877*/     /*Scope*/ 50, /*->16928*/
/*16878*/       OPC_RecordChild1, // #1 = $addr
/*16879*/       OPC_CheckChild1Type, MVT::i64,
/*16881*/       OPC_RecordChild2, // #2 = $data
/*16882*/       OPC_CheckPredicate, 30, // Predicate_atomic_inc_global
/*16884*/       OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->16906
/*16887*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*16889*/         OPC_EmitMergeInputChains1_0,
/*16890*/         OPC_EmitInteger, MVT::i1, 0, 
/*16893*/         OPC_EmitInteger, MVT::i1, 0, 
/*16896*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (SIatomic_inc:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_inc_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_INC_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*16906*/       /*SwitchType*/ 19, MVT::i64,// ->16927
/*16908*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*16910*/         OPC_EmitMergeInputChains1_0,
/*16911*/         OPC_EmitInteger, MVT::i1, 0, 
/*16914*/         OPC_EmitInteger, MVT::i1, 0, 
/*16917*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (SIatomic_inc:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_inc_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_INC_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*16927*/       0, // EndSwitchType
/*16928*/     0, /*End of Scope*/
/*16929*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(AMDGPUISD::ATOMIC_DEC),// ->17174
/*16933*/     OPC_RecordMemRef,
/*16934*/     OPC_RecordNode, // #0 = 'SIatomic_dec' chained node
/*16935*/     OPC_Scope, 0|128,1/*128*/, /*->17066*/ // 3 children in Scope
/*16938*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*16939*/       OPC_RecordChild2, // #2 = $vdata_in
/*16940*/       OPC_Scope, 82, /*->17024*/ // 2 children in Scope
/*16942*/         OPC_CheckPredicate, 30, // Predicate_atomic_dec_global
/*16944*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->16984
/*16947*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*16949*/           OPC_Scope, 16, /*->16967*/ // 2 children in Scope
/*16951*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*16954*/             OPC_EmitMergeInputChains1_0,
/*16955*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (SIatomic_dec:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_DEC_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*16967*/           /*Scope*/ 15, /*->16983*/
/*16968*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*16971*/             OPC_EmitMergeInputChains1_0,
/*16972*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (SIatomic_dec:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_DEC_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*16983*/           0, /*End of Scope*/
/*16984*/         /*SwitchType*/ 37, MVT::i64,// ->17023
/*16986*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*16988*/           OPC_Scope, 16, /*->17006*/ // 2 children in Scope
/*16990*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*16993*/             OPC_EmitMergeInputChains1_0,
/*16994*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (SIatomic_dec:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_DEC_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*17006*/           /*Scope*/ 15, /*->17022*/
/*17007*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*17010*/             OPC_EmitMergeInputChains1_0,
/*17011*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (SIatomic_dec:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_DEC_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*17022*/           0, /*End of Scope*/
/*17023*/         0, // EndSwitchType
/*17024*/       /*Scope*/ 40, /*->17065*/
/*17025*/         OPC_CheckPredicate, 31, // Predicate_atomic_dec_flat
/*17027*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->17046
/*17030*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*17032*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*17035*/           OPC_EmitMergeInputChains1_0,
/*17036*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i32 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$data)<<P:Predicate_atomic_dec_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_DEC_RTN:i32 i64:i64:$addr, i32:i32:$data, i1:i1:$slc, i1:i1:$tfe)
/*17046*/         /*SwitchType*/ 16, MVT::i64,// ->17064
/*17048*/           OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*17050*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*17053*/           OPC_EmitMergeInputChains1_0,
/*17054*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i64 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$data)<<P:Predicate_atomic_dec_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_DEC_X2_RTN:i64 i64:i64:$addr, i64:i64:$data, i1:i1:$slc, i1:i1:$tfe)
/*17064*/         0, // EndSwitchType
/*17065*/       0, /*End of Scope*/
/*17066*/     /*Scope*/ 55, /*->17122*/
/*17067*/       OPC_CaptureGlueInput,
/*17068*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*17069*/       OPC_RecordChild2, // #2 = $value
/*17070*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_dec_local
/*17072*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->17097
/*17075*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*17077*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*17080*/         OPC_EmitMergeInputChains1_0,
/*17081*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*17084*/         OPC_EmitInteger, MVT::i1, 0, 
/*17087*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_DEC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_dec_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_dec_local>> - Complexity = 13
                  // Dst: (DS_DEC_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*17097*/       /*SwitchType*/ 22, MVT::i64,// ->17121
/*17099*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*17101*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*17104*/         OPC_EmitMergeInputChains1_0,
/*17105*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*17108*/         OPC_EmitInteger, MVT::i1, 0, 
/*17111*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_DEC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_dec_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_dec_local>> - Complexity = 13
                  // Dst: (DS_DEC_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*17121*/       0, // EndSwitchType
/*17122*/     /*Scope*/ 50, /*->17173*/
/*17123*/       OPC_RecordChild1, // #1 = $addr
/*17124*/       OPC_CheckChild1Type, MVT::i64,
/*17126*/       OPC_RecordChild2, // #2 = $data
/*17127*/       OPC_CheckPredicate, 30, // Predicate_atomic_dec_global
/*17129*/       OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->17151
/*17132*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*17134*/         OPC_EmitMergeInputChains1_0,
/*17135*/         OPC_EmitInteger, MVT::i1, 0, 
/*17138*/         OPC_EmitInteger, MVT::i1, 0, 
/*17141*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (SIatomic_dec:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_dec_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_DEC_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*17151*/       /*SwitchType*/ 19, MVT::i64,// ->17172
/*17153*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*17155*/         OPC_EmitMergeInputChains1_0,
/*17156*/         OPC_EmitInteger, MVT::i1, 0, 
/*17159*/         OPC_EmitInteger, MVT::i1, 0, 
/*17162*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (SIatomic_dec:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_dec_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_DEC_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*17172*/       0, // EndSwitchType
/*17173*/     0, /*End of Scope*/
/*17174*/   /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::EXPORT),// ->17303
/*17177*/     OPC_RecordNode, // #0 = 'EXPORT' chained node
/*17178*/     OPC_RecordChild1, // #1 = $src
/*17179*/     OPC_CheckChild1Type, MVT::v4f32,
/*17181*/     OPC_RecordChild2, // #2 = $base
/*17182*/     OPC_MoveChild2,
/*17183*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17186*/     OPC_CheckType, MVT::i32,
/*17188*/     OPC_MoveParent,
/*17189*/     OPC_RecordChild3, // #3 = $type
/*17190*/     OPC_MoveChild3,
/*17191*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17194*/     OPC_CheckType, MVT::i32,
/*17196*/     OPC_MoveParent,
/*17197*/     OPC_RecordChild4, // #4 = $swz_x
/*17198*/     OPC_MoveChild4,
/*17199*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17202*/     OPC_CheckType, MVT::i32,
/*17204*/     OPC_MoveParent,
/*17205*/     OPC_RecordChild5, // #5 = $swz_y
/*17206*/     OPC_MoveChild5,
/*17207*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17210*/     OPC_CheckType, MVT::i32,
/*17212*/     OPC_MoveParent,
/*17213*/     OPC_RecordChild6, // #6 = $swz_z
/*17214*/     OPC_MoveChild6,
/*17215*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17218*/     OPC_CheckType, MVT::i32,
/*17220*/     OPC_MoveParent,
/*17221*/     OPC_RecordChild7, // #7 = $swz_w
/*17222*/     OPC_MoveChild7,
/*17223*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17226*/     OPC_CheckType, MVT::i32,
/*17228*/     OPC_MoveParent,
/*17229*/     OPC_Scope, 35, /*->17266*/ // 2 children in Scope
/*17231*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*17233*/       OPC_EmitMergeInputChains1_0,
/*17234*/       OPC_EmitConvertToTarget, 3,
/*17236*/       OPC_EmitConvertToTarget, 2,
/*17238*/       OPC_EmitConvertToTarget, 4,
/*17240*/       OPC_EmitConvertToTarget, 5,
/*17242*/       OPC_EmitConvertToTarget, 6,
/*17244*/       OPC_EmitConvertToTarget, 7,
/*17246*/       OPC_EmitInteger, MVT::i32, 39, 
/*17249*/       OPC_EmitInteger, MVT::i32, 0, 
/*17252*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                    9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (R600_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 39:i32, 0:i32)
/*17266*/     /*Scope*/ 35, /*->17302*/
/*17267*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17269*/       OPC_EmitMergeInputChains1_0,
/*17270*/       OPC_EmitConvertToTarget, 3,
/*17272*/       OPC_EmitConvertToTarget, 2,
/*17274*/       OPC_EmitConvertToTarget, 4,
/*17276*/       OPC_EmitConvertToTarget, 5,
/*17278*/       OPC_EmitConvertToTarget, 6,
/*17280*/       OPC_EmitConvertToTarget, 7,
/*17282*/       OPC_EmitInteger, MVT::i32, 83, 
/*17285*/       OPC_EmitInteger, MVT::i32, 0, 
/*17288*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                    9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (EG_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 83:i32, 0:i32)
/*17302*/     0, /*End of Scope*/
/*17303*/   /*SwitchOpcode*/ 69|128,13|128,1/*18117*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->35425
/*17308*/     OPC_Scope, 57, /*->17367*/ // 87 children in Scope
/*17310*/       OPC_CheckChild0Integer, 122|128,2/*378*/, 
/*17313*/       OPC_RecordChild1, // #0 = $src
/*17314*/       OPC_CheckChild1Type, MVT::i32,
/*17316*/       OPC_RecordChild2, // #1 = $dpp_ctrl
/*17317*/       OPC_MoveChild2,
/*17318*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17321*/       OPC_MoveParent,
/*17322*/       OPC_RecordChild3, // #2 = $row_mask
/*17323*/       OPC_MoveChild3,
/*17324*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17327*/       OPC_MoveParent,
/*17328*/       OPC_RecordChild4, // #3 = $bank_mask
/*17329*/       OPC_MoveChild4,
/*17330*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17333*/       OPC_MoveParent,
/*17334*/       OPC_RecordChild5, // #4 = $bound_ctrl
/*17335*/       OPC_MoveChild5,
/*17336*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17339*/       OPC_MoveParent,
/*17340*/       OPC_CheckType, MVT::i32,
/*17342*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*17344*/       OPC_EmitNodeXForm, 2, 1, // as_i32imm
/*17347*/       OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*17350*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*17353*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*17356*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_dpp), 0,
                    MVT::i32, 5/*#Ops*/, 0, 5, 6, 7, 8, 
                // Src: (intrinsic_wo_chain:i32 378:iPTR, i32:i32:$src, (imm:i32):$dpp_ctrl, (imm:i32):$row_mask, (imm:i32):$bank_mask, (imm:i1):$bound_ctrl) - Complexity = 20
                // Dst: (V_MOV_B32_dpp:i32 ?:i32:$src, (as_i32imm:i32 ?:i32:$dpp_ctrl), (as_i32imm:i32 ?:i32:$row_mask), (as_i32imm:i32 ?:i32:$bank_mask), (as_i1imm:i1 ?:i1:$bound_ctrl))
/*17367*/     /*Scope*/ 19, /*->17387*/
/*17368*/       OPC_CheckChild0Integer, 90|128,2/*346*/, 
/*17371*/       OPC_RecordChild1, // #0 = $DS1Addr1Offset:addr:offset
/*17372*/       OPC_RecordChild2, // #1 = $data0
/*17373*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*17375*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectDS1Addr1Offset:$ #2 #3
/*17378*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_PERMUTE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                // Src: (intrinsic_wo_chain:i32 346:iPTR, (DS1Addr1Offset:i32 i32:i32:$addr, i16:i16:$offset), i32:i32:$data0) - Complexity = 17
                // Dst: (DS_PERMUTE_B32:i32 i32:i32:$addr, i32:i32:$data0, i16:i16:$offset)
/*17387*/     /*Scope*/ 19, /*->17407*/
/*17388*/       OPC_CheckChild0Integer, 89|128,2/*345*/, 
/*17391*/       OPC_RecordChild1, // #0 = $DS1Addr1Offset:addr:offset
/*17392*/       OPC_RecordChild2, // #1 = $data0
/*17393*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*17395*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectDS1Addr1Offset:$ #2 #3
/*17398*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_BPERMUTE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                // Src: (intrinsic_wo_chain:i32 345:iPTR, (DS1Addr1Offset:i32 i32:i32:$addr, i16:i16:$offset), i32:i32:$data0) - Complexity = 17
                // Dst: (DS_BPERMUTE_B32:i32 i32:i32:$addr, i32:i32:$data0, i16:i16:$offset)
/*17407*/     /*Scope*/ 27, /*->17435*/
/*17408*/       OPC_CheckChild0Integer, 91|128,2/*347*/, 
/*17411*/       OPC_RecordChild1, // #0 = $src
/*17412*/       OPC_RecordChild2, // #1 = $offset16
/*17413*/       OPC_MoveChild2,
/*17414*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17417*/       OPC_MoveParent,
/*17418*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*17420*/       OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*17423*/       OPC_EmitInteger, MVT::i1, 0, 
/*17426*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SWIZZLE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 347:iPTR, i32:i32:$src, (imm:i32):$offset16) - Complexity = 11
                // Dst: (DS_SWIZZLE_B32:i32 ?:i32:$src, (as_i16imm:i16 ?:i32:$offset16), 0:i1)
/*17435*/     /*Scope*/ 13, /*->17449*/
/*17436*/       OPC_CheckChild0Integer, 71|128,47/*6087*/, 
/*17439*/       OPC_RecordChild1, // #0 = $src0
/*17440*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*17442*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FLBIT_I32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i32 6087:iPTR, i32:i32:$src0) - Complexity = 8
                // Dst: (S_FLBIT_I32:i32 i32:i32:$src0)
/*17449*/     /*Scope*/ 11, /*->17461*/
/*17450*/       OPC_CheckChild0Integer, 123|128,2/*379*/, 
/*17453*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*17455*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_PS_LIVE), 0,
                    MVT::i1, 0/*#Ops*/, 
                // Src: (intrinsic_wo_chain:i1 379:iPTR) - Complexity = 8
                // Dst: (SI_PS_LIVE:i1)
/*17461*/     /*Scope*/ 11, /*->17473*/
/*17462*/       OPC_CheckChild0Integer, 95|128,2/*351*/, 
/*17465*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*17467*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GET_GROUPSTATICSIZE), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (intrinsic_wo_chain:i32 351:iPTR) - Complexity = 8
                // Dst: (GET_GROUPSTATICSIZE:i32)
/*17473*/     /*Scope*/ 23, /*->17497*/
/*17474*/       OPC_CheckChild0Integer, 21|128,48/*6165*/, 
/*17477*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*17478*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*17479*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*17482*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*17485*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_PKRTZ_F16_F32_e64), 0,
                    MVT::i32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 6165:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                // Dst: (V_CVT_PKRTZ_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*17497*/     /*Scope*/ 38, /*->17536*/
/*17498*/       OPC_CheckChild0Integer, 93|128,2/*349*/, 
/*17501*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*17502*/       OPC_Scope, 15, /*->17519*/ // 2 children in Scope
/*17504*/         OPC_CheckChild1Type, MVT::f64,
/*17506*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*17509*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I32_F64_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 349:iPTR, (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_EXP_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*17519*/       /*Scope*/ 15, /*->17535*/
/*17520*/         OPC_CheckChild1Type, MVT::f32,
/*17522*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*17525*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I32_F32_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 349:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_EXP_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*17535*/       0, /*End of Scope*/
/*17536*/     /*Scope*/ 13, /*->17550*/
/*17537*/       OPC_CheckChild0Integer, 121|128,2/*377*/, 
/*17540*/       OPC_RecordChild1, // #0 = $src0
/*17541*/       OPC_RecordChild2, // #1 = $src1
/*17542*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MBCNT_LO_U32_B32_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 377:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = -992
                // Dst: (V_MBCNT_LO_U32_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*17550*/     /*Scope*/ 13, /*->17564*/
/*17551*/       OPC_CheckChild0Integer, 120|128,2/*376*/, 
/*17554*/       OPC_RecordChild1, // #0 = $src0
/*17555*/       OPC_RecordChild2, // #1 = $src1
/*17556*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MBCNT_HI_U32_B32_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 376:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = -992
                // Dst: (V_MBCNT_HI_U32_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*17564*/     /*Scope*/ 15, /*->17580*/
/*17565*/       OPC_CheckChild0Integer, 118|128,2/*374*/, 
/*17568*/       OPC_RecordChild1, // #0 = $src0
/*17569*/       OPC_RecordChild2, // #1 = $src1
/*17570*/       OPC_RecordChild3, // #2 = $src2
/*17571*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LERP_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 374:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_LERP_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*17580*/     /*Scope*/ 29, /*->17610*/
/*17581*/       OPC_CheckChild0Integer, 81|128,2/*337*/, 
/*17584*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*17585*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*17586*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*17587*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*17590*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*17593*/       OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*17596*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 337:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBEID_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*17610*/     /*Scope*/ 29, /*->17640*/
/*17611*/       OPC_CheckChild0Integer, 83|128,2/*339*/, 
/*17614*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*17615*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*17616*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*17617*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*17620*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*17623*/       OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*17626*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 339:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBESC_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*17640*/     /*Scope*/ 29, /*->17670*/
/*17641*/       OPC_CheckChild0Integer, 84|128,2/*340*/, 
/*17644*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*17645*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*17646*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*17647*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*17650*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*17653*/       OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*17656*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 340:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBETC_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*17670*/     /*Scope*/ 29, /*->17700*/
/*17671*/       OPC_CheckChild0Integer, 82|128,2/*338*/, 
/*17674*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*17675*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*17676*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*17677*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*17680*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*17683*/       OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*17686*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 338:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBEMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*17700*/     /*Scope*/ 40, /*->17741*/
/*17701*/       OPC_CheckChild0Integer, 94|128,2/*350*/, 
/*17704*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*17705*/       OPC_SwitchType /*2 cases */, 15, MVT::f64,// ->17723
/*17708*/         OPC_CheckChild1Type, MVT::f64,
/*17710*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*17713*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f64 350:iPTR, (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*17723*/       /*SwitchType*/ 15, MVT::f32,// ->17740
/*17725*/         OPC_CheckChild1Type, MVT::f32,
/*17727*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*17730*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f32 350:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*17740*/       0, // EndSwitchType
/*17741*/     /*Scope*/ 21, /*->17763*/
/*17742*/       OPC_CheckChild0Integer, 119|128,2/*375*/, 
/*17745*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*17746*/       OPC_CheckChild1Type, MVT::f32,
/*17748*/       OPC_CheckType, MVT::f32,
/*17750*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*17753*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_CLAMP_F32_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (intrinsic_wo_chain:f32 375:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                // Dst: (V_LOG_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*17763*/     /*Scope*/ 100, /*->17864*/
/*17764*/       OPC_CheckChild0Integer, 105|128,47/*6121*/, 
/*17767*/       OPC_RecordChild1, // #0 = $addr
/*17768*/       OPC_CheckChild1Type, MVT::i32,
/*17770*/       OPC_RecordChild2, // #1 = $rsrc
/*17771*/       OPC_RecordChild3, // #2 = $dmask
/*17772*/       OPC_MoveChild3,
/*17773*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17776*/       OPC_MoveParent,
/*17777*/       OPC_RecordChild4, // #3 = $unorm
/*17778*/       OPC_MoveChild4,
/*17779*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17782*/       OPC_MoveParent,
/*17783*/       OPC_RecordChild5, // #4 = $r128
/*17784*/       OPC_MoveChild5,
/*17785*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17788*/       OPC_MoveParent,
/*17789*/       OPC_RecordChild6, // #5 = $da
/*17790*/       OPC_MoveChild6,
/*17791*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17794*/       OPC_MoveParent,
/*17795*/       OPC_RecordChild7, // #6 = $glc
/*17796*/       OPC_MoveChild7,
/*17797*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17800*/       OPC_MoveParent,
/*17801*/       OPC_MoveChild, 8,
/*17803*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17806*/       OPC_RecordNode, // #7 = $slc
/*17807*/       OPC_MoveParent,
/*17808*/       OPC_MoveChild, 9,
/*17810*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17813*/       OPC_RecordNode, // #8 = $tfe
/*17814*/       OPC_MoveParent,
/*17815*/       OPC_MoveChild, 10,
/*17817*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17820*/       OPC_RecordNode, // #9 = $lwe
/*17821*/       OPC_MoveParent,
/*17822*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*17824*/       OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*17827*/       OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*17830*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17833*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17836*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*17839*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17842*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17845*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17848*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                    MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (intrinsic_wo_chain:v4f32 6121:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*17864*/     /*Scope*/ 41|128,2/*297*/, /*->18163*/
/*17866*/       OPC_CheckChild0Integer, 106|128,47/*6122*/, 
/*17869*/       OPC_RecordChild1, // #0 = $addr
/*17870*/       OPC_Scope, 96, /*->17968*/ // 3 children in Scope
/*17872*/         OPC_CheckChild1Type, MVT::i32,
/*17874*/         OPC_RecordChild2, // #1 = $rsrc
/*17875*/         OPC_RecordChild3, // #2 = $dmask
/*17876*/         OPC_MoveChild3,
/*17877*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17880*/         OPC_MoveParent,
/*17881*/         OPC_RecordChild4, // #3 = $unorm
/*17882*/         OPC_MoveChild4,
/*17883*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17886*/         OPC_MoveParent,
/*17887*/         OPC_RecordChild5, // #4 = $r128
/*17888*/         OPC_MoveChild5,
/*17889*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17892*/         OPC_MoveParent,
/*17893*/         OPC_RecordChild6, // #5 = $da
/*17894*/         OPC_MoveChild6,
/*17895*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17898*/         OPC_MoveParent,
/*17899*/         OPC_RecordChild7, // #6 = $glc
/*17900*/         OPC_MoveChild7,
/*17901*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17904*/         OPC_MoveParent,
/*17905*/         OPC_MoveChild, 8,
/*17907*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17910*/         OPC_RecordNode, // #7 = $slc
/*17911*/         OPC_MoveParent,
/*17912*/         OPC_MoveChild, 9,
/*17914*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17917*/         OPC_RecordNode, // #8 = $tfe
/*17918*/         OPC_MoveParent,
/*17919*/         OPC_MoveChild, 10,
/*17921*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17924*/         OPC_RecordNode, // #9 = $lwe
/*17925*/         OPC_MoveParent,
/*17926*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*17928*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*17931*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*17934*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17937*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17940*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*17943*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17946*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17949*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17952*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6122:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*17968*/       /*Scope*/ 96, /*->18065*/
/*17969*/         OPC_CheckChild1Type, MVT::v2i32,
/*17971*/         OPC_RecordChild2, // #1 = $rsrc
/*17972*/         OPC_RecordChild3, // #2 = $dmask
/*17973*/         OPC_MoveChild3,
/*17974*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17977*/         OPC_MoveParent,
/*17978*/         OPC_RecordChild4, // #3 = $unorm
/*17979*/         OPC_MoveChild4,
/*17980*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17983*/         OPC_MoveParent,
/*17984*/         OPC_RecordChild5, // #4 = $r128
/*17985*/         OPC_MoveChild5,
/*17986*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17989*/         OPC_MoveParent,
/*17990*/         OPC_RecordChild6, // #5 = $da
/*17991*/         OPC_MoveChild6,
/*17992*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17995*/         OPC_MoveParent,
/*17996*/         OPC_RecordChild7, // #6 = $glc
/*17997*/         OPC_MoveChild7,
/*17998*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18001*/         OPC_MoveParent,
/*18002*/         OPC_MoveChild, 8,
/*18004*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18007*/         OPC_RecordNode, // #7 = $slc
/*18008*/         OPC_MoveParent,
/*18009*/         OPC_MoveChild, 9,
/*18011*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18014*/         OPC_RecordNode, // #8 = $tfe
/*18015*/         OPC_MoveParent,
/*18016*/         OPC_MoveChild, 10,
/*18018*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18021*/         OPC_RecordNode, // #9 = $lwe
/*18022*/         OPC_MoveParent,
/*18023*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*18025*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*18028*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*18031*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18034*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18037*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*18040*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18043*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18046*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18049*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6122:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*18065*/       /*Scope*/ 96, /*->18162*/
/*18066*/         OPC_CheckChild1Type, MVT::v4i32,
/*18068*/         OPC_RecordChild2, // #1 = $rsrc
/*18069*/         OPC_RecordChild3, // #2 = $dmask
/*18070*/         OPC_MoveChild3,
/*18071*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18074*/         OPC_MoveParent,
/*18075*/         OPC_RecordChild4, // #3 = $unorm
/*18076*/         OPC_MoveChild4,
/*18077*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18080*/         OPC_MoveParent,
/*18081*/         OPC_RecordChild5, // #4 = $r128
/*18082*/         OPC_MoveChild5,
/*18083*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18086*/         OPC_MoveParent,
/*18087*/         OPC_RecordChild6, // #5 = $da
/*18088*/         OPC_MoveChild6,
/*18089*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18092*/         OPC_MoveParent,
/*18093*/         OPC_RecordChild7, // #6 = $glc
/*18094*/         OPC_MoveChild7,
/*18095*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18098*/         OPC_MoveParent,
/*18099*/         OPC_MoveChild, 8,
/*18101*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18104*/         OPC_RecordNode, // #7 = $slc
/*18105*/         OPC_MoveParent,
/*18106*/         OPC_MoveChild, 9,
/*18108*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18111*/         OPC_RecordNode, // #8 = $tfe
/*18112*/         OPC_MoveParent,
/*18113*/         OPC_MoveChild, 10,
/*18115*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18118*/         OPC_RecordNode, // #9 = $lwe
/*18119*/         OPC_MoveParent,
/*18120*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*18122*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*18125*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*18128*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18131*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18134*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*18137*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18140*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18143*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18146*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6122:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*18162*/       0, /*End of Scope*/
/*18163*/     /*Scope*/ 41|128,2/*297*/, /*->18462*/
/*18165*/       OPC_CheckChild0Integer, 107|128,47/*6123*/, 
/*18168*/       OPC_RecordChild1, // #0 = $addr
/*18169*/       OPC_Scope, 96, /*->18267*/ // 3 children in Scope
/*18171*/         OPC_CheckChild1Type, MVT::i32,
/*18173*/         OPC_RecordChild2, // #1 = $rsrc
/*18174*/         OPC_RecordChild3, // #2 = $dmask
/*18175*/         OPC_MoveChild3,
/*18176*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18179*/         OPC_MoveParent,
/*18180*/         OPC_RecordChild4, // #3 = $unorm
/*18181*/         OPC_MoveChild4,
/*18182*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18185*/         OPC_MoveParent,
/*18186*/         OPC_RecordChild5, // #4 = $r128
/*18187*/         OPC_MoveChild5,
/*18188*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18191*/         OPC_MoveParent,
/*18192*/         OPC_RecordChild6, // #5 = $da
/*18193*/         OPC_MoveChild6,
/*18194*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18197*/         OPC_MoveParent,
/*18198*/         OPC_RecordChild7, // #6 = $glc
/*18199*/         OPC_MoveChild7,
/*18200*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18203*/         OPC_MoveParent,
/*18204*/         OPC_MoveChild, 8,
/*18206*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18209*/         OPC_RecordNode, // #7 = $slc
/*18210*/         OPC_MoveParent,
/*18211*/         OPC_MoveChild, 9,
/*18213*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18216*/         OPC_RecordNode, // #8 = $tfe
/*18217*/         OPC_MoveParent,
/*18218*/         OPC_MoveChild, 10,
/*18220*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18223*/         OPC_RecordNode, // #9 = $lwe
/*18224*/         OPC_MoveParent,
/*18225*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*18227*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*18230*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*18233*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18236*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18239*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*18242*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18245*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18248*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18251*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6123:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*18267*/       /*Scope*/ 96, /*->18364*/
/*18268*/         OPC_CheckChild1Type, MVT::v2i32,
/*18270*/         OPC_RecordChild2, // #1 = $rsrc
/*18271*/         OPC_RecordChild3, // #2 = $dmask
/*18272*/         OPC_MoveChild3,
/*18273*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18276*/         OPC_MoveParent,
/*18277*/         OPC_RecordChild4, // #3 = $unorm
/*18278*/         OPC_MoveChild4,
/*18279*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18282*/         OPC_MoveParent,
/*18283*/         OPC_RecordChild5, // #4 = $r128
/*18284*/         OPC_MoveChild5,
/*18285*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18288*/         OPC_MoveParent,
/*18289*/         OPC_RecordChild6, // #5 = $da
/*18290*/         OPC_MoveChild6,
/*18291*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18294*/         OPC_MoveParent,
/*18295*/         OPC_RecordChild7, // #6 = $glc
/*18296*/         OPC_MoveChild7,
/*18297*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18300*/         OPC_MoveParent,
/*18301*/         OPC_MoveChild, 8,
/*18303*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18306*/         OPC_RecordNode, // #7 = $slc
/*18307*/         OPC_MoveParent,
/*18308*/         OPC_MoveChild, 9,
/*18310*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18313*/         OPC_RecordNode, // #8 = $tfe
/*18314*/         OPC_MoveParent,
/*18315*/         OPC_MoveChild, 10,
/*18317*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18320*/         OPC_RecordNode, // #9 = $lwe
/*18321*/         OPC_MoveParent,
/*18322*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*18324*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*18327*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*18330*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18333*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18336*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*18339*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18342*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18345*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18348*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6123:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*18364*/       /*Scope*/ 96, /*->18461*/
/*18365*/         OPC_CheckChild1Type, MVT::v4i32,
/*18367*/         OPC_RecordChild2, // #1 = $rsrc
/*18368*/         OPC_RecordChild3, // #2 = $dmask
/*18369*/         OPC_MoveChild3,
/*18370*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18373*/         OPC_MoveParent,
/*18374*/         OPC_RecordChild4, // #3 = $unorm
/*18375*/         OPC_MoveChild4,
/*18376*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18379*/         OPC_MoveParent,
/*18380*/         OPC_RecordChild5, // #4 = $r128
/*18381*/         OPC_MoveChild5,
/*18382*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18385*/         OPC_MoveParent,
/*18386*/         OPC_RecordChild6, // #5 = $da
/*18387*/         OPC_MoveChild6,
/*18388*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18391*/         OPC_MoveParent,
/*18392*/         OPC_RecordChild7, // #6 = $glc
/*18393*/         OPC_MoveChild7,
/*18394*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18397*/         OPC_MoveParent,
/*18398*/         OPC_MoveChild, 8,
/*18400*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18403*/         OPC_RecordNode, // #7 = $slc
/*18404*/         OPC_MoveParent,
/*18405*/         OPC_MoveChild, 9,
/*18407*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18410*/         OPC_RecordNode, // #8 = $tfe
/*18411*/         OPC_MoveParent,
/*18412*/         OPC_MoveChild, 10,
/*18414*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18417*/         OPC_RecordNode, // #9 = $lwe
/*18418*/         OPC_MoveParent,
/*18419*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*18421*/         OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*18424*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*18427*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18430*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18433*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*18436*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18439*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18442*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18445*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                      MVT::v4f32, 10/*#Ops*/, 0, 1, 10, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (intrinsic_wo_chain:v4f32 6123:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i32):$dmask, (imm:i32):$unorm, (imm:i32):$r128, (imm:i32):$da, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe, (imm:i32):$lwe) - Complexity = 32
                  // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*18461*/       0, /*End of Scope*/
/*18462*/     /*Scope*/ 52|128,2/*308*/, /*->18772*/
/*18464*/       OPC_CheckChild0Integer, 70|128,47/*6086*/, 
/*18467*/       OPC_RecordChild1, // #0 = $src0
/*18468*/       OPC_Scope, 9, /*->18479*/ // 3 children in Scope
/*18470*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*18472*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CUBE_r600_pseudo), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 6086:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_r600_pseudo:v4f32 v4f32:v4f32:$src0)
/*18479*/       /*Scope*/ 9, /*->18489*/
/*18480*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18482*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CUBE_eg_pseudo), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 6086:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_eg_pseudo:v4f32 v4f32:v4f32:$src0)
/*18489*/       /*Scope*/ 24|128,2/*280*/, /*->18771*/
/*18491*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*18493*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_128RegClassID,
/*18496*/         OPC_EmitInteger, MVT::i32, 0, 
/*18499*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*18502*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*18510*/         OPC_EmitInteger, MVT::i32, 0, 
/*18513*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*18516*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 6,  // Results = #7
/*18524*/         OPC_EmitInteger, MVT::i32, 0, 
/*18527*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*18530*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 9,  // Results = #10
/*18538*/         OPC_EmitInteger, MVT::i1, 0, 
/*18541*/         OPC_EmitInteger, MVT::i32, 0, 
/*18544*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                      MVT::i32, 8/*#Ops*/, 2, 4, 5, 7, 8, 10, 11, 12,  // Results = #13
/*18558*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*18561*/         OPC_EmitInteger, MVT::i32, 0, 
/*18564*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*18567*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 16,  // Results = #17
/*18575*/         OPC_EmitInteger, MVT::i32, 0, 
/*18578*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*18581*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 19,  // Results = #20
/*18589*/         OPC_EmitInteger, MVT::i32, 0, 
/*18592*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*18595*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 22,  // Results = #23
/*18603*/         OPC_EmitInteger, MVT::i1, 0, 
/*18606*/         OPC_EmitInteger, MVT::i32, 0, 
/*18609*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                      MVT::i32, 8/*#Ops*/, 15, 17, 18, 20, 21, 23, 24, 25,  // Results = #26
/*18623*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*18626*/         OPC_EmitInteger, MVT::i32, 0, 
/*18629*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*18632*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 29,  // Results = #30
/*18640*/         OPC_EmitInteger, MVT::i32, 0, 
/*18643*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*18646*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 32,  // Results = #33
/*18654*/         OPC_EmitInteger, MVT::i32, 0, 
/*18657*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*18660*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 35,  // Results = #36
/*18668*/         OPC_EmitInteger, MVT::i1, 0, 
/*18671*/         OPC_EmitInteger, MVT::i32, 0, 
/*18674*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                      MVT::i32, 8/*#Ops*/, 28, 30, 31, 33, 34, 36, 37, 38,  // Results = #39
/*18688*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*18691*/         OPC_EmitInteger, MVT::i32, 0, 
/*18694*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*18697*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 42,  // Results = #43
/*18705*/         OPC_EmitInteger, MVT::i32, 0, 
/*18708*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*18711*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 45,  // Results = #46
/*18719*/         OPC_EmitInteger, MVT::i32, 0, 
/*18722*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*18725*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 48,  // Results = #49
/*18733*/         OPC_EmitInteger, MVT::i1, 0, 
/*18736*/         OPC_EmitInteger, MVT::i32, 0, 
/*18739*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                      MVT::i32, 8/*#Ops*/, 41, 43, 44, 46, 47, 49, 50, 51,  // Results = #52
/*18753*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*18756*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::v4f32, 9/*#Ops*/, 1, 13, 14, 26, 27, 39, 40, 52, 53, 
                  // Src: (intrinsic_wo_chain:v4f32 6086:iPTR, v4f32:v4f32:$src) - Complexity = 8
                  // Dst: (REG_SEQUENCE:v4f32 VReg_128:i32, (V_CUBETC_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub0:i32, (V_CUBESC_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub1:i32, (V_CUBEMA_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub2:i32, (V_CUBEID_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub3:i32)
/*18771*/       0, /*End of Scope*/
/*18772*/     /*Scope*/ 90|128,2/*346*/, /*->19120*/
/*18774*/       OPC_CheckChild0Integer, 108|128,47/*6124*/, 
/*18777*/       OPC_RecordChild1, // #0 = $addr
/*18778*/       OPC_Scope, 67, /*->18847*/ // 5 children in Scope
/*18780*/         OPC_CheckChild1Type, MVT::i32,
/*18782*/         OPC_RecordChild2, // #1 = $rsrc
/*18783*/         OPC_RecordChild3, // #2 = $sampler
/*18784*/         OPC_RecordChild4, // #3 = $dmask
/*18785*/         OPC_RecordChild5, // #4 = $unorm
/*18786*/         OPC_RecordChild6, // #5 = $r128
/*18787*/         OPC_RecordChild7, // #6 = $da
/*18788*/         OPC_MoveChild, 8,
/*18790*/         OPC_RecordNode, // #7 = $glc
/*18791*/         OPC_MoveParent,
/*18792*/         OPC_MoveChild, 9,
/*18794*/         OPC_RecordNode, // #8 = $slc
/*18795*/         OPC_MoveParent,
/*18796*/         OPC_MoveChild, 10,
/*18798*/         OPC_RecordNode, // #9 = $tfe
/*18799*/         OPC_MoveParent,
/*18800*/         OPC_MoveChild, 11,
/*18802*/         OPC_RecordNode, // #10 = $lwe
/*18803*/         OPC_MoveParent,
/*18804*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*18806*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*18809*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*18812*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18815*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18818*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18821*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18824*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*18827*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18830*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6124:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*18847*/       /*Scope*/ 67, /*->18915*/
/*18848*/         OPC_CheckChild1Type, MVT::v2i32,
/*18850*/         OPC_RecordChild2, // #1 = $rsrc
/*18851*/         OPC_RecordChild3, // #2 = $sampler
/*18852*/         OPC_RecordChild4, // #3 = $dmask
/*18853*/         OPC_RecordChild5, // #4 = $unorm
/*18854*/         OPC_RecordChild6, // #5 = $r128
/*18855*/         OPC_RecordChild7, // #6 = $da
/*18856*/         OPC_MoveChild, 8,
/*18858*/         OPC_RecordNode, // #7 = $glc
/*18859*/         OPC_MoveParent,
/*18860*/         OPC_MoveChild, 9,
/*18862*/         OPC_RecordNode, // #8 = $slc
/*18863*/         OPC_MoveParent,
/*18864*/         OPC_MoveChild, 10,
/*18866*/         OPC_RecordNode, // #9 = $tfe
/*18867*/         OPC_MoveParent,
/*18868*/         OPC_MoveChild, 11,
/*18870*/         OPC_RecordNode, // #10 = $lwe
/*18871*/         OPC_MoveParent,
/*18872*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*18874*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*18877*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*18880*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18883*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18886*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18889*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18892*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*18895*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18898*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6124:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*18915*/       /*Scope*/ 67, /*->18983*/
/*18916*/         OPC_CheckChild1Type, MVT::v4i32,
/*18918*/         OPC_RecordChild2, // #1 = $rsrc
/*18919*/         OPC_RecordChild3, // #2 = $sampler
/*18920*/         OPC_RecordChild4, // #3 = $dmask
/*18921*/         OPC_RecordChild5, // #4 = $unorm
/*18922*/         OPC_RecordChild6, // #5 = $r128
/*18923*/         OPC_RecordChild7, // #6 = $da
/*18924*/         OPC_MoveChild, 8,
/*18926*/         OPC_RecordNode, // #7 = $glc
/*18927*/         OPC_MoveParent,
/*18928*/         OPC_MoveChild, 9,
/*18930*/         OPC_RecordNode, // #8 = $slc
/*18931*/         OPC_MoveParent,
/*18932*/         OPC_MoveChild, 10,
/*18934*/         OPC_RecordNode, // #9 = $tfe
/*18935*/         OPC_MoveParent,
/*18936*/         OPC_MoveChild, 11,
/*18938*/         OPC_RecordNode, // #10 = $lwe
/*18939*/         OPC_MoveParent,
/*18940*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*18942*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*18945*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*18948*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18951*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18954*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18957*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18960*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*18963*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18966*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6124:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*18983*/       /*Scope*/ 67, /*->19051*/
/*18984*/         OPC_CheckChild1Type, MVT::v8i32,
/*18986*/         OPC_RecordChild2, // #1 = $rsrc
/*18987*/         OPC_RecordChild3, // #2 = $sampler
/*18988*/         OPC_RecordChild4, // #3 = $dmask
/*18989*/         OPC_RecordChild5, // #4 = $unorm
/*18990*/         OPC_RecordChild6, // #5 = $r128
/*18991*/         OPC_RecordChild7, // #6 = $da
/*18992*/         OPC_MoveChild, 8,
/*18994*/         OPC_RecordNode, // #7 = $glc
/*18995*/         OPC_MoveParent,
/*18996*/         OPC_MoveChild, 9,
/*18998*/         OPC_RecordNode, // #8 = $slc
/*18999*/         OPC_MoveParent,
/*19000*/         OPC_MoveChild, 10,
/*19002*/         OPC_RecordNode, // #9 = $tfe
/*19003*/         OPC_MoveParent,
/*19004*/         OPC_MoveChild, 11,
/*19006*/         OPC_RecordNode, // #10 = $lwe
/*19007*/         OPC_MoveParent,
/*19008*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*19010*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*19013*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*19016*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19019*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19022*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19025*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19028*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*19031*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19034*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6124:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*19051*/       /*Scope*/ 67, /*->19119*/
/*19052*/         OPC_CheckChild1Type, MVT::v16i32,
/*19054*/         OPC_RecordChild2, // #1 = $rsrc
/*19055*/         OPC_RecordChild3, // #2 = $sampler
/*19056*/         OPC_RecordChild4, // #3 = $dmask
/*19057*/         OPC_RecordChild5, // #4 = $unorm
/*19058*/         OPC_RecordChild6, // #5 = $r128
/*19059*/         OPC_RecordChild7, // #6 = $da
/*19060*/         OPC_MoveChild, 8,
/*19062*/         OPC_RecordNode, // #7 = $glc
/*19063*/         OPC_MoveParent,
/*19064*/         OPC_MoveChild, 9,
/*19066*/         OPC_RecordNode, // #8 = $slc
/*19067*/         OPC_MoveParent,
/*19068*/         OPC_MoveChild, 10,
/*19070*/         OPC_RecordNode, // #9 = $tfe
/*19071*/         OPC_MoveParent,
/*19072*/         OPC_MoveChild, 11,
/*19074*/         OPC_RecordNode, // #10 = $lwe
/*19075*/         OPC_MoveParent,
/*19076*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*19078*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*19081*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*19084*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19087*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19090*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19093*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19096*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*19099*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19102*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6124:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*19119*/       0, /*End of Scope*/
/*19120*/     /*Scope*/ 90|128,2/*346*/, /*->19468*/
/*19122*/       OPC_CheckChild0Integer, 9|128,48/*6153*/, 
/*19125*/       OPC_RecordChild1, // #0 = $addr
/*19126*/       OPC_Scope, 67, /*->19195*/ // 5 children in Scope
/*19128*/         OPC_CheckChild1Type, MVT::i32,
/*19130*/         OPC_RecordChild2, // #1 = $rsrc
/*19131*/         OPC_RecordChild3, // #2 = $sampler
/*19132*/         OPC_RecordChild4, // #3 = $dmask
/*19133*/         OPC_RecordChild5, // #4 = $unorm
/*19134*/         OPC_RecordChild6, // #5 = $r128
/*19135*/         OPC_RecordChild7, // #6 = $da
/*19136*/         OPC_MoveChild, 8,
/*19138*/         OPC_RecordNode, // #7 = $glc
/*19139*/         OPC_MoveParent,
/*19140*/         OPC_MoveChild, 9,
/*19142*/         OPC_RecordNode, // #8 = $slc
/*19143*/         OPC_MoveParent,
/*19144*/         OPC_MoveChild, 10,
/*19146*/         OPC_RecordNode, // #9 = $tfe
/*19147*/         OPC_MoveParent,
/*19148*/         OPC_MoveChild, 11,
/*19150*/         OPC_RecordNode, // #10 = $lwe
/*19151*/         OPC_MoveParent,
/*19152*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*19154*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*19157*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*19160*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19163*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19166*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19169*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19172*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*19175*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19178*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6153:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*19195*/       /*Scope*/ 67, /*->19263*/
/*19196*/         OPC_CheckChild1Type, MVT::v2i32,
/*19198*/         OPC_RecordChild2, // #1 = $rsrc
/*19199*/         OPC_RecordChild3, // #2 = $sampler
/*19200*/         OPC_RecordChild4, // #3 = $dmask
/*19201*/         OPC_RecordChild5, // #4 = $unorm
/*19202*/         OPC_RecordChild6, // #5 = $r128
/*19203*/         OPC_RecordChild7, // #6 = $da
/*19204*/         OPC_MoveChild, 8,
/*19206*/         OPC_RecordNode, // #7 = $glc
/*19207*/         OPC_MoveParent,
/*19208*/         OPC_MoveChild, 9,
/*19210*/         OPC_RecordNode, // #8 = $slc
/*19211*/         OPC_MoveParent,
/*19212*/         OPC_MoveChild, 10,
/*19214*/         OPC_RecordNode, // #9 = $tfe
/*19215*/         OPC_MoveParent,
/*19216*/         OPC_MoveChild, 11,
/*19218*/         OPC_RecordNode, // #10 = $lwe
/*19219*/         OPC_MoveParent,
/*19220*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*19222*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*19225*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*19228*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19231*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19234*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19237*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19240*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*19243*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19246*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6153:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*19263*/       /*Scope*/ 67, /*->19331*/
/*19264*/         OPC_CheckChild1Type, MVT::v4i32,
/*19266*/         OPC_RecordChild2, // #1 = $rsrc
/*19267*/         OPC_RecordChild3, // #2 = $sampler
/*19268*/         OPC_RecordChild4, // #3 = $dmask
/*19269*/         OPC_RecordChild5, // #4 = $unorm
/*19270*/         OPC_RecordChild6, // #5 = $r128
/*19271*/         OPC_RecordChild7, // #6 = $da
/*19272*/         OPC_MoveChild, 8,
/*19274*/         OPC_RecordNode, // #7 = $glc
/*19275*/         OPC_MoveParent,
/*19276*/         OPC_MoveChild, 9,
/*19278*/         OPC_RecordNode, // #8 = $slc
/*19279*/         OPC_MoveParent,
/*19280*/         OPC_MoveChild, 10,
/*19282*/         OPC_RecordNode, // #9 = $tfe
/*19283*/         OPC_MoveParent,
/*19284*/         OPC_MoveChild, 11,
/*19286*/         OPC_RecordNode, // #10 = $lwe
/*19287*/         OPC_MoveParent,
/*19288*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*19290*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*19293*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*19296*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19299*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19302*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19305*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19308*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*19311*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19314*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6153:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*19331*/       /*Scope*/ 67, /*->19399*/
/*19332*/         OPC_CheckChild1Type, MVT::v8i32,
/*19334*/         OPC_RecordChild2, // #1 = $rsrc
/*19335*/         OPC_RecordChild3, // #2 = $sampler
/*19336*/         OPC_RecordChild4, // #3 = $dmask
/*19337*/         OPC_RecordChild5, // #4 = $unorm
/*19338*/         OPC_RecordChild6, // #5 = $r128
/*19339*/         OPC_RecordChild7, // #6 = $da
/*19340*/         OPC_MoveChild, 8,
/*19342*/         OPC_RecordNode, // #7 = $glc
/*19343*/         OPC_MoveParent,
/*19344*/         OPC_MoveChild, 9,
/*19346*/         OPC_RecordNode, // #8 = $slc
/*19347*/         OPC_MoveParent,
/*19348*/         OPC_MoveChild, 10,
/*19350*/         OPC_RecordNode, // #9 = $tfe
/*19351*/         OPC_MoveParent,
/*19352*/         OPC_MoveChild, 11,
/*19354*/         OPC_RecordNode, // #10 = $lwe
/*19355*/         OPC_MoveParent,
/*19356*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*19358*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*19361*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*19364*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19367*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19370*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19373*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19376*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*19379*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19382*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6153:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*19399*/       /*Scope*/ 67, /*->19467*/
/*19400*/         OPC_CheckChild1Type, MVT::v16i32,
/*19402*/         OPC_RecordChild2, // #1 = $rsrc
/*19403*/         OPC_RecordChild3, // #2 = $sampler
/*19404*/         OPC_RecordChild4, // #3 = $dmask
/*19405*/         OPC_RecordChild5, // #4 = $unorm
/*19406*/         OPC_RecordChild6, // #5 = $r128
/*19407*/         OPC_RecordChild7, // #6 = $da
/*19408*/         OPC_MoveChild, 8,
/*19410*/         OPC_RecordNode, // #7 = $glc
/*19411*/         OPC_MoveParent,
/*19412*/         OPC_MoveChild, 9,
/*19414*/         OPC_RecordNode, // #8 = $slc
/*19415*/         OPC_MoveParent,
/*19416*/         OPC_MoveChild, 10,
/*19418*/         OPC_RecordNode, // #9 = $tfe
/*19419*/         OPC_MoveParent,
/*19420*/         OPC_MoveChild, 11,
/*19422*/         OPC_RecordNode, // #10 = $lwe
/*19423*/         OPC_MoveParent,
/*19424*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*19426*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*19429*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*19432*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19435*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19438*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19441*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19444*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*19447*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19450*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6153:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*19467*/       0, /*End of Scope*/
/*19468*/     /*Scope*/ 90|128,2/*346*/, /*->19816*/
/*19470*/       OPC_CheckChild0Integer, 11|128,48/*6155*/, 
/*19473*/       OPC_RecordChild1, // #0 = $addr
/*19474*/       OPC_Scope, 67, /*->19543*/ // 5 children in Scope
/*19476*/         OPC_CheckChild1Type, MVT::i32,
/*19478*/         OPC_RecordChild2, // #1 = $rsrc
/*19479*/         OPC_RecordChild3, // #2 = $sampler
/*19480*/         OPC_RecordChild4, // #3 = $dmask
/*19481*/         OPC_RecordChild5, // #4 = $unorm
/*19482*/         OPC_RecordChild6, // #5 = $r128
/*19483*/         OPC_RecordChild7, // #6 = $da
/*19484*/         OPC_MoveChild, 8,
/*19486*/         OPC_RecordNode, // #7 = $glc
/*19487*/         OPC_MoveParent,
/*19488*/         OPC_MoveChild, 9,
/*19490*/         OPC_RecordNode, // #8 = $slc
/*19491*/         OPC_MoveParent,
/*19492*/         OPC_MoveChild, 10,
/*19494*/         OPC_RecordNode, // #9 = $tfe
/*19495*/         OPC_MoveParent,
/*19496*/         OPC_MoveChild, 11,
/*19498*/         OPC_RecordNode, // #10 = $lwe
/*19499*/         OPC_MoveParent,
/*19500*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*19502*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*19505*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*19508*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19511*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19514*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19517*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19520*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*19523*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19526*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6155:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*19543*/       /*Scope*/ 67, /*->19611*/
/*19544*/         OPC_CheckChild1Type, MVT::v2i32,
/*19546*/         OPC_RecordChild2, // #1 = $rsrc
/*19547*/         OPC_RecordChild3, // #2 = $sampler
/*19548*/         OPC_RecordChild4, // #3 = $dmask
/*19549*/         OPC_RecordChild5, // #4 = $unorm
/*19550*/         OPC_RecordChild6, // #5 = $r128
/*19551*/         OPC_RecordChild7, // #6 = $da
/*19552*/         OPC_MoveChild, 8,
/*19554*/         OPC_RecordNode, // #7 = $glc
/*19555*/         OPC_MoveParent,
/*19556*/         OPC_MoveChild, 9,
/*19558*/         OPC_RecordNode, // #8 = $slc
/*19559*/         OPC_MoveParent,
/*19560*/         OPC_MoveChild, 10,
/*19562*/         OPC_RecordNode, // #9 = $tfe
/*19563*/         OPC_MoveParent,
/*19564*/         OPC_MoveChild, 11,
/*19566*/         OPC_RecordNode, // #10 = $lwe
/*19567*/         OPC_MoveParent,
/*19568*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*19570*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*19573*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*19576*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19579*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19582*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19585*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19588*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*19591*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19594*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6155:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*19611*/       /*Scope*/ 67, /*->19679*/
/*19612*/         OPC_CheckChild1Type, MVT::v4i32,
/*19614*/         OPC_RecordChild2, // #1 = $rsrc
/*19615*/         OPC_RecordChild3, // #2 = $sampler
/*19616*/         OPC_RecordChild4, // #3 = $dmask
/*19617*/         OPC_RecordChild5, // #4 = $unorm
/*19618*/         OPC_RecordChild6, // #5 = $r128
/*19619*/         OPC_RecordChild7, // #6 = $da
/*19620*/         OPC_MoveChild, 8,
/*19622*/         OPC_RecordNode, // #7 = $glc
/*19623*/         OPC_MoveParent,
/*19624*/         OPC_MoveChild, 9,
/*19626*/         OPC_RecordNode, // #8 = $slc
/*19627*/         OPC_MoveParent,
/*19628*/         OPC_MoveChild, 10,
/*19630*/         OPC_RecordNode, // #9 = $tfe
/*19631*/         OPC_MoveParent,
/*19632*/         OPC_MoveChild, 11,
/*19634*/         OPC_RecordNode, // #10 = $lwe
/*19635*/         OPC_MoveParent,
/*19636*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*19638*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*19641*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*19644*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19647*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19650*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19653*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19656*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*19659*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19662*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6155:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*19679*/       /*Scope*/ 67, /*->19747*/
/*19680*/         OPC_CheckChild1Type, MVT::v8i32,
/*19682*/         OPC_RecordChild2, // #1 = $rsrc
/*19683*/         OPC_RecordChild3, // #2 = $sampler
/*19684*/         OPC_RecordChild4, // #3 = $dmask
/*19685*/         OPC_RecordChild5, // #4 = $unorm
/*19686*/         OPC_RecordChild6, // #5 = $r128
/*19687*/         OPC_RecordChild7, // #6 = $da
/*19688*/         OPC_MoveChild, 8,
/*19690*/         OPC_RecordNode, // #7 = $glc
/*19691*/         OPC_MoveParent,
/*19692*/         OPC_MoveChild, 9,
/*19694*/         OPC_RecordNode, // #8 = $slc
/*19695*/         OPC_MoveParent,
/*19696*/         OPC_MoveChild, 10,
/*19698*/         OPC_RecordNode, // #9 = $tfe
/*19699*/         OPC_MoveParent,
/*19700*/         OPC_MoveChild, 11,
/*19702*/         OPC_RecordNode, // #10 = $lwe
/*19703*/         OPC_MoveParent,
/*19704*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*19706*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*19709*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*19712*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19715*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19718*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19721*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19724*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*19727*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19730*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6155:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*19747*/       /*Scope*/ 67, /*->19815*/
/*19748*/         OPC_CheckChild1Type, MVT::v16i32,
/*19750*/         OPC_RecordChild2, // #1 = $rsrc
/*19751*/         OPC_RecordChild3, // #2 = $sampler
/*19752*/         OPC_RecordChild4, // #3 = $dmask
/*19753*/         OPC_RecordChild5, // #4 = $unorm
/*19754*/         OPC_RecordChild6, // #5 = $r128
/*19755*/         OPC_RecordChild7, // #6 = $da
/*19756*/         OPC_MoveChild, 8,
/*19758*/         OPC_RecordNode, // #7 = $glc
/*19759*/         OPC_MoveParent,
/*19760*/         OPC_MoveChild, 9,
/*19762*/         OPC_RecordNode, // #8 = $slc
/*19763*/         OPC_MoveParent,
/*19764*/         OPC_MoveChild, 10,
/*19766*/         OPC_RecordNode, // #9 = $tfe
/*19767*/         OPC_MoveParent,
/*19768*/         OPC_MoveChild, 11,
/*19770*/         OPC_RecordNode, // #10 = $lwe
/*19771*/         OPC_MoveParent,
/*19772*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*19774*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*19777*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*19780*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19783*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19786*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19789*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19792*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*19795*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19798*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6155:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*19815*/       0, /*End of Scope*/
/*19816*/     /*Scope*/ 90|128,2/*346*/, /*->20164*/
/*19818*/       OPC_CheckChild0Integer, 12|128,48/*6156*/, 
/*19821*/       OPC_RecordChild1, // #0 = $addr
/*19822*/       OPC_Scope, 67, /*->19891*/ // 5 children in Scope
/*19824*/         OPC_CheckChild1Type, MVT::i32,
/*19826*/         OPC_RecordChild2, // #1 = $rsrc
/*19827*/         OPC_RecordChild3, // #2 = $sampler
/*19828*/         OPC_RecordChild4, // #3 = $dmask
/*19829*/         OPC_RecordChild5, // #4 = $unorm
/*19830*/         OPC_RecordChild6, // #5 = $r128
/*19831*/         OPC_RecordChild7, // #6 = $da
/*19832*/         OPC_MoveChild, 8,
/*19834*/         OPC_RecordNode, // #7 = $glc
/*19835*/         OPC_MoveParent,
/*19836*/         OPC_MoveChild, 9,
/*19838*/         OPC_RecordNode, // #8 = $slc
/*19839*/         OPC_MoveParent,
/*19840*/         OPC_MoveChild, 10,
/*19842*/         OPC_RecordNode, // #9 = $tfe
/*19843*/         OPC_MoveParent,
/*19844*/         OPC_MoveChild, 11,
/*19846*/         OPC_RecordNode, // #10 = $lwe
/*19847*/         OPC_MoveParent,
/*19848*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*19850*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*19853*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*19856*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19859*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19862*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19865*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19868*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*19871*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19874*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6156:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*19891*/       /*Scope*/ 67, /*->19959*/
/*19892*/         OPC_CheckChild1Type, MVT::v2i32,
/*19894*/         OPC_RecordChild2, // #1 = $rsrc
/*19895*/         OPC_RecordChild3, // #2 = $sampler
/*19896*/         OPC_RecordChild4, // #3 = $dmask
/*19897*/         OPC_RecordChild5, // #4 = $unorm
/*19898*/         OPC_RecordChild6, // #5 = $r128
/*19899*/         OPC_RecordChild7, // #6 = $da
/*19900*/         OPC_MoveChild, 8,
/*19902*/         OPC_RecordNode, // #7 = $glc
/*19903*/         OPC_MoveParent,
/*19904*/         OPC_MoveChild, 9,
/*19906*/         OPC_RecordNode, // #8 = $slc
/*19907*/         OPC_MoveParent,
/*19908*/         OPC_MoveChild, 10,
/*19910*/         OPC_RecordNode, // #9 = $tfe
/*19911*/         OPC_MoveParent,
/*19912*/         OPC_MoveChild, 11,
/*19914*/         OPC_RecordNode, // #10 = $lwe
/*19915*/         OPC_MoveParent,
/*19916*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*19918*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*19921*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*19924*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19927*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19930*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19933*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19936*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*19939*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19942*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6156:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*19959*/       /*Scope*/ 67, /*->20027*/
/*19960*/         OPC_CheckChild1Type, MVT::v4i32,
/*19962*/         OPC_RecordChild2, // #1 = $rsrc
/*19963*/         OPC_RecordChild3, // #2 = $sampler
/*19964*/         OPC_RecordChild4, // #3 = $dmask
/*19965*/         OPC_RecordChild5, // #4 = $unorm
/*19966*/         OPC_RecordChild6, // #5 = $r128
/*19967*/         OPC_RecordChild7, // #6 = $da
/*19968*/         OPC_MoveChild, 8,
/*19970*/         OPC_RecordNode, // #7 = $glc
/*19971*/         OPC_MoveParent,
/*19972*/         OPC_MoveChild, 9,
/*19974*/         OPC_RecordNode, // #8 = $slc
/*19975*/         OPC_MoveParent,
/*19976*/         OPC_MoveChild, 10,
/*19978*/         OPC_RecordNode, // #9 = $tfe
/*19979*/         OPC_MoveParent,
/*19980*/         OPC_MoveChild, 11,
/*19982*/         OPC_RecordNode, // #10 = $lwe
/*19983*/         OPC_MoveParent,
/*19984*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*19986*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*19989*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*19992*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19995*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19998*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20001*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20004*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*20007*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20010*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6156:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*20027*/       /*Scope*/ 67, /*->20095*/
/*20028*/         OPC_CheckChild1Type, MVT::v8i32,
/*20030*/         OPC_RecordChild2, // #1 = $rsrc
/*20031*/         OPC_RecordChild3, // #2 = $sampler
/*20032*/         OPC_RecordChild4, // #3 = $dmask
/*20033*/         OPC_RecordChild5, // #4 = $unorm
/*20034*/         OPC_RecordChild6, // #5 = $r128
/*20035*/         OPC_RecordChild7, // #6 = $da
/*20036*/         OPC_MoveChild, 8,
/*20038*/         OPC_RecordNode, // #7 = $glc
/*20039*/         OPC_MoveParent,
/*20040*/         OPC_MoveChild, 9,
/*20042*/         OPC_RecordNode, // #8 = $slc
/*20043*/         OPC_MoveParent,
/*20044*/         OPC_MoveChild, 10,
/*20046*/         OPC_RecordNode, // #9 = $tfe
/*20047*/         OPC_MoveParent,
/*20048*/         OPC_MoveChild, 11,
/*20050*/         OPC_RecordNode, // #10 = $lwe
/*20051*/         OPC_MoveParent,
/*20052*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*20054*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*20057*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*20060*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20063*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20066*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20069*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20072*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*20075*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20078*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6156:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*20095*/       /*Scope*/ 67, /*->20163*/
/*20096*/         OPC_CheckChild1Type, MVT::v16i32,
/*20098*/         OPC_RecordChild2, // #1 = $rsrc
/*20099*/         OPC_RecordChild3, // #2 = $sampler
/*20100*/         OPC_RecordChild4, // #3 = $dmask
/*20101*/         OPC_RecordChild5, // #4 = $unorm
/*20102*/         OPC_RecordChild6, // #5 = $r128
/*20103*/         OPC_RecordChild7, // #6 = $da
/*20104*/         OPC_MoveChild, 8,
/*20106*/         OPC_RecordNode, // #7 = $glc
/*20107*/         OPC_MoveParent,
/*20108*/         OPC_MoveChild, 9,
/*20110*/         OPC_RecordNode, // #8 = $slc
/*20111*/         OPC_MoveParent,
/*20112*/         OPC_MoveChild, 10,
/*20114*/         OPC_RecordNode, // #9 = $tfe
/*20115*/         OPC_MoveParent,
/*20116*/         OPC_MoveChild, 11,
/*20118*/         OPC_RecordNode, // #10 = $lwe
/*20119*/         OPC_MoveParent,
/*20120*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*20122*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*20125*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*20128*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20131*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20134*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20137*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20140*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*20143*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20146*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6156:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*20163*/       0, /*End of Scope*/
/*20164*/     /*Scope*/ 90|128,2/*346*/, /*->20512*/
/*20166*/       OPC_CheckChild0Integer, 15|128,48/*6159*/, 
/*20169*/       OPC_RecordChild1, // #0 = $addr
/*20170*/       OPC_Scope, 67, /*->20239*/ // 5 children in Scope
/*20172*/         OPC_CheckChild1Type, MVT::i32,
/*20174*/         OPC_RecordChild2, // #1 = $rsrc
/*20175*/         OPC_RecordChild3, // #2 = $sampler
/*20176*/         OPC_RecordChild4, // #3 = $dmask
/*20177*/         OPC_RecordChild5, // #4 = $unorm
/*20178*/         OPC_RecordChild6, // #5 = $r128
/*20179*/         OPC_RecordChild7, // #6 = $da
/*20180*/         OPC_MoveChild, 8,
/*20182*/         OPC_RecordNode, // #7 = $glc
/*20183*/         OPC_MoveParent,
/*20184*/         OPC_MoveChild, 9,
/*20186*/         OPC_RecordNode, // #8 = $slc
/*20187*/         OPC_MoveParent,
/*20188*/         OPC_MoveChild, 10,
/*20190*/         OPC_RecordNode, // #9 = $tfe
/*20191*/         OPC_MoveParent,
/*20192*/         OPC_MoveChild, 11,
/*20194*/         OPC_RecordNode, // #10 = $lwe
/*20195*/         OPC_MoveParent,
/*20196*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*20198*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*20201*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*20204*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20207*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20210*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20213*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20216*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*20219*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20222*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6159:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*20239*/       /*Scope*/ 67, /*->20307*/
/*20240*/         OPC_CheckChild1Type, MVT::v2i32,
/*20242*/         OPC_RecordChild2, // #1 = $rsrc
/*20243*/         OPC_RecordChild3, // #2 = $sampler
/*20244*/         OPC_RecordChild4, // #3 = $dmask
/*20245*/         OPC_RecordChild5, // #4 = $unorm
/*20246*/         OPC_RecordChild6, // #5 = $r128
/*20247*/         OPC_RecordChild7, // #6 = $da
/*20248*/         OPC_MoveChild, 8,
/*20250*/         OPC_RecordNode, // #7 = $glc
/*20251*/         OPC_MoveParent,
/*20252*/         OPC_MoveChild, 9,
/*20254*/         OPC_RecordNode, // #8 = $slc
/*20255*/         OPC_MoveParent,
/*20256*/         OPC_MoveChild, 10,
/*20258*/         OPC_RecordNode, // #9 = $tfe
/*20259*/         OPC_MoveParent,
/*20260*/         OPC_MoveChild, 11,
/*20262*/         OPC_RecordNode, // #10 = $lwe
/*20263*/         OPC_MoveParent,
/*20264*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*20266*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*20269*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*20272*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20275*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20278*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20281*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20284*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*20287*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20290*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6159:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*20307*/       /*Scope*/ 67, /*->20375*/
/*20308*/         OPC_CheckChild1Type, MVT::v4i32,
/*20310*/         OPC_RecordChild2, // #1 = $rsrc
/*20311*/         OPC_RecordChild3, // #2 = $sampler
/*20312*/         OPC_RecordChild4, // #3 = $dmask
/*20313*/         OPC_RecordChild5, // #4 = $unorm
/*20314*/         OPC_RecordChild6, // #5 = $r128
/*20315*/         OPC_RecordChild7, // #6 = $da
/*20316*/         OPC_MoveChild, 8,
/*20318*/         OPC_RecordNode, // #7 = $glc
/*20319*/         OPC_MoveParent,
/*20320*/         OPC_MoveChild, 9,
/*20322*/         OPC_RecordNode, // #8 = $slc
/*20323*/         OPC_MoveParent,
/*20324*/         OPC_MoveChild, 10,
/*20326*/         OPC_RecordNode, // #9 = $tfe
/*20327*/         OPC_MoveParent,
/*20328*/         OPC_MoveChild, 11,
/*20330*/         OPC_RecordNode, // #10 = $lwe
/*20331*/         OPC_MoveParent,
/*20332*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*20334*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*20337*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*20340*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20343*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20346*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20349*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20352*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*20355*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20358*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6159:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*20375*/       /*Scope*/ 67, /*->20443*/
/*20376*/         OPC_CheckChild1Type, MVT::v8i32,
/*20378*/         OPC_RecordChild2, // #1 = $rsrc
/*20379*/         OPC_RecordChild3, // #2 = $sampler
/*20380*/         OPC_RecordChild4, // #3 = $dmask
/*20381*/         OPC_RecordChild5, // #4 = $unorm
/*20382*/         OPC_RecordChild6, // #5 = $r128
/*20383*/         OPC_RecordChild7, // #6 = $da
/*20384*/         OPC_MoveChild, 8,
/*20386*/         OPC_RecordNode, // #7 = $glc
/*20387*/         OPC_MoveParent,
/*20388*/         OPC_MoveChild, 9,
/*20390*/         OPC_RecordNode, // #8 = $slc
/*20391*/         OPC_MoveParent,
/*20392*/         OPC_MoveChild, 10,
/*20394*/         OPC_RecordNode, // #9 = $tfe
/*20395*/         OPC_MoveParent,
/*20396*/         OPC_MoveChild, 11,
/*20398*/         OPC_RecordNode, // #10 = $lwe
/*20399*/         OPC_MoveParent,
/*20400*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*20402*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*20405*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*20408*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20411*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20414*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20417*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20420*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*20423*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20426*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6159:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*20443*/       /*Scope*/ 67, /*->20511*/
/*20444*/         OPC_CheckChild1Type, MVT::v16i32,
/*20446*/         OPC_RecordChild2, // #1 = $rsrc
/*20447*/         OPC_RecordChild3, // #2 = $sampler
/*20448*/         OPC_RecordChild4, // #3 = $dmask
/*20449*/         OPC_RecordChild5, // #4 = $unorm
/*20450*/         OPC_RecordChild6, // #5 = $r128
/*20451*/         OPC_RecordChild7, // #6 = $da
/*20452*/         OPC_MoveChild, 8,
/*20454*/         OPC_RecordNode, // #7 = $glc
/*20455*/         OPC_MoveParent,
/*20456*/         OPC_MoveChild, 9,
/*20458*/         OPC_RecordNode, // #8 = $slc
/*20459*/         OPC_MoveParent,
/*20460*/         OPC_MoveChild, 10,
/*20462*/         OPC_RecordNode, // #9 = $tfe
/*20463*/         OPC_MoveParent,
/*20464*/         OPC_MoveChild, 11,
/*20466*/         OPC_RecordNode, // #10 = $lwe
/*20467*/         OPC_MoveParent,
/*20468*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*20470*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*20473*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*20476*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20479*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20482*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20485*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20488*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*20491*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20494*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6159:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*20511*/       0, /*End of Scope*/
/*20512*/     /*Scope*/ 90|128,2/*346*/, /*->20860*/
/*20514*/       OPC_CheckChild0Integer, 109|128,47/*6125*/, 
/*20517*/       OPC_RecordChild1, // #0 = $addr
/*20518*/       OPC_Scope, 67, /*->20587*/ // 5 children in Scope
/*20520*/         OPC_CheckChild1Type, MVT::i32,
/*20522*/         OPC_RecordChild2, // #1 = $rsrc
/*20523*/         OPC_RecordChild3, // #2 = $sampler
/*20524*/         OPC_RecordChild4, // #3 = $dmask
/*20525*/         OPC_RecordChild5, // #4 = $unorm
/*20526*/         OPC_RecordChild6, // #5 = $r128
/*20527*/         OPC_RecordChild7, // #6 = $da
/*20528*/         OPC_MoveChild, 8,
/*20530*/         OPC_RecordNode, // #7 = $glc
/*20531*/         OPC_MoveParent,
/*20532*/         OPC_MoveChild, 9,
/*20534*/         OPC_RecordNode, // #8 = $slc
/*20535*/         OPC_MoveParent,
/*20536*/         OPC_MoveChild, 10,
/*20538*/         OPC_RecordNode, // #9 = $tfe
/*20539*/         OPC_MoveParent,
/*20540*/         OPC_MoveChild, 11,
/*20542*/         OPC_RecordNode, // #10 = $lwe
/*20543*/         OPC_MoveParent,
/*20544*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*20546*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*20549*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*20552*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20555*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20558*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20561*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20564*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*20567*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20570*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6125:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*20587*/       /*Scope*/ 67, /*->20655*/
/*20588*/         OPC_CheckChild1Type, MVT::v2i32,
/*20590*/         OPC_RecordChild2, // #1 = $rsrc
/*20591*/         OPC_RecordChild3, // #2 = $sampler
/*20592*/         OPC_RecordChild4, // #3 = $dmask
/*20593*/         OPC_RecordChild5, // #4 = $unorm
/*20594*/         OPC_RecordChild6, // #5 = $r128
/*20595*/         OPC_RecordChild7, // #6 = $da
/*20596*/         OPC_MoveChild, 8,
/*20598*/         OPC_RecordNode, // #7 = $glc
/*20599*/         OPC_MoveParent,
/*20600*/         OPC_MoveChild, 9,
/*20602*/         OPC_RecordNode, // #8 = $slc
/*20603*/         OPC_MoveParent,
/*20604*/         OPC_MoveChild, 10,
/*20606*/         OPC_RecordNode, // #9 = $tfe
/*20607*/         OPC_MoveParent,
/*20608*/         OPC_MoveChild, 11,
/*20610*/         OPC_RecordNode, // #10 = $lwe
/*20611*/         OPC_MoveParent,
/*20612*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*20614*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*20617*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*20620*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20623*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20626*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20629*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20632*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*20635*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20638*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6125:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*20655*/       /*Scope*/ 67, /*->20723*/
/*20656*/         OPC_CheckChild1Type, MVT::v4i32,
/*20658*/         OPC_RecordChild2, // #1 = $rsrc
/*20659*/         OPC_RecordChild3, // #2 = $sampler
/*20660*/         OPC_RecordChild4, // #3 = $dmask
/*20661*/         OPC_RecordChild5, // #4 = $unorm
/*20662*/         OPC_RecordChild6, // #5 = $r128
/*20663*/         OPC_RecordChild7, // #6 = $da
/*20664*/         OPC_MoveChild, 8,
/*20666*/         OPC_RecordNode, // #7 = $glc
/*20667*/         OPC_MoveParent,
/*20668*/         OPC_MoveChild, 9,
/*20670*/         OPC_RecordNode, // #8 = $slc
/*20671*/         OPC_MoveParent,
/*20672*/         OPC_MoveChild, 10,
/*20674*/         OPC_RecordNode, // #9 = $tfe
/*20675*/         OPC_MoveParent,
/*20676*/         OPC_MoveChild, 11,
/*20678*/         OPC_RecordNode, // #10 = $lwe
/*20679*/         OPC_MoveParent,
/*20680*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*20682*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*20685*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*20688*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20691*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20694*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20697*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20700*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*20703*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20706*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6125:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*20723*/       /*Scope*/ 67, /*->20791*/
/*20724*/         OPC_CheckChild1Type, MVT::v8i32,
/*20726*/         OPC_RecordChild2, // #1 = $rsrc
/*20727*/         OPC_RecordChild3, // #2 = $sampler
/*20728*/         OPC_RecordChild4, // #3 = $dmask
/*20729*/         OPC_RecordChild5, // #4 = $unorm
/*20730*/         OPC_RecordChild6, // #5 = $r128
/*20731*/         OPC_RecordChild7, // #6 = $da
/*20732*/         OPC_MoveChild, 8,
/*20734*/         OPC_RecordNode, // #7 = $glc
/*20735*/         OPC_MoveParent,
/*20736*/         OPC_MoveChild, 9,
/*20738*/         OPC_RecordNode, // #8 = $slc
/*20739*/         OPC_MoveParent,
/*20740*/         OPC_MoveChild, 10,
/*20742*/         OPC_RecordNode, // #9 = $tfe
/*20743*/         OPC_MoveParent,
/*20744*/         OPC_MoveChild, 11,
/*20746*/         OPC_RecordNode, // #10 = $lwe
/*20747*/         OPC_MoveParent,
/*20748*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*20750*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*20753*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*20756*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20759*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20762*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20765*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20768*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*20771*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20774*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6125:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*20791*/       /*Scope*/ 67, /*->20859*/
/*20792*/         OPC_CheckChild1Type, MVT::v16i32,
/*20794*/         OPC_RecordChild2, // #1 = $rsrc
/*20795*/         OPC_RecordChild3, // #2 = $sampler
/*20796*/         OPC_RecordChild4, // #3 = $dmask
/*20797*/         OPC_RecordChild5, // #4 = $unorm
/*20798*/         OPC_RecordChild6, // #5 = $r128
/*20799*/         OPC_RecordChild7, // #6 = $da
/*20800*/         OPC_MoveChild, 8,
/*20802*/         OPC_RecordNode, // #7 = $glc
/*20803*/         OPC_MoveParent,
/*20804*/         OPC_MoveChild, 9,
/*20806*/         OPC_RecordNode, // #8 = $slc
/*20807*/         OPC_MoveParent,
/*20808*/         OPC_MoveChild, 10,
/*20810*/         OPC_RecordNode, // #9 = $tfe
/*20811*/         OPC_MoveParent,
/*20812*/         OPC_MoveChild, 11,
/*20814*/         OPC_RecordNode, // #10 = $lwe
/*20815*/         OPC_MoveParent,
/*20816*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*20818*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*20821*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*20824*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20827*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20830*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20833*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20836*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*20839*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20842*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6125:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*20859*/       0, /*End of Scope*/
/*20860*/     /*Scope*/ 90|128,2/*346*/, /*->21208*/
/*20862*/       OPC_CheckChild0Integer, 110|128,47/*6126*/, 
/*20865*/       OPC_RecordChild1, // #0 = $addr
/*20866*/       OPC_Scope, 67, /*->20935*/ // 5 children in Scope
/*20868*/         OPC_CheckChild1Type, MVT::i32,
/*20870*/         OPC_RecordChild2, // #1 = $rsrc
/*20871*/         OPC_RecordChild3, // #2 = $sampler
/*20872*/         OPC_RecordChild4, // #3 = $dmask
/*20873*/         OPC_RecordChild5, // #4 = $unorm
/*20874*/         OPC_RecordChild6, // #5 = $r128
/*20875*/         OPC_RecordChild7, // #6 = $da
/*20876*/         OPC_MoveChild, 8,
/*20878*/         OPC_RecordNode, // #7 = $glc
/*20879*/         OPC_MoveParent,
/*20880*/         OPC_MoveChild, 9,
/*20882*/         OPC_RecordNode, // #8 = $slc
/*20883*/         OPC_MoveParent,
/*20884*/         OPC_MoveChild, 10,
/*20886*/         OPC_RecordNode, // #9 = $tfe
/*20887*/         OPC_MoveParent,
/*20888*/         OPC_MoveChild, 11,
/*20890*/         OPC_RecordNode, // #10 = $lwe
/*20891*/         OPC_MoveParent,
/*20892*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*20894*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*20897*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*20900*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20903*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20906*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20909*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20912*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*20915*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20918*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6126:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*20935*/       /*Scope*/ 67, /*->21003*/
/*20936*/         OPC_CheckChild1Type, MVT::v2i32,
/*20938*/         OPC_RecordChild2, // #1 = $rsrc
/*20939*/         OPC_RecordChild3, // #2 = $sampler
/*20940*/         OPC_RecordChild4, // #3 = $dmask
/*20941*/         OPC_RecordChild5, // #4 = $unorm
/*20942*/         OPC_RecordChild6, // #5 = $r128
/*20943*/         OPC_RecordChild7, // #6 = $da
/*20944*/         OPC_MoveChild, 8,
/*20946*/         OPC_RecordNode, // #7 = $glc
/*20947*/         OPC_MoveParent,
/*20948*/         OPC_MoveChild, 9,
/*20950*/         OPC_RecordNode, // #8 = $slc
/*20951*/         OPC_MoveParent,
/*20952*/         OPC_MoveChild, 10,
/*20954*/         OPC_RecordNode, // #9 = $tfe
/*20955*/         OPC_MoveParent,
/*20956*/         OPC_MoveChild, 11,
/*20958*/         OPC_RecordNode, // #10 = $lwe
/*20959*/         OPC_MoveParent,
/*20960*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*20962*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*20965*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*20968*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20971*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20974*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20977*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20980*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*20983*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20986*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6126:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*21003*/       /*Scope*/ 67, /*->21071*/
/*21004*/         OPC_CheckChild1Type, MVT::v4i32,
/*21006*/         OPC_RecordChild2, // #1 = $rsrc
/*21007*/         OPC_RecordChild3, // #2 = $sampler
/*21008*/         OPC_RecordChild4, // #3 = $dmask
/*21009*/         OPC_RecordChild5, // #4 = $unorm
/*21010*/         OPC_RecordChild6, // #5 = $r128
/*21011*/         OPC_RecordChild7, // #6 = $da
/*21012*/         OPC_MoveChild, 8,
/*21014*/         OPC_RecordNode, // #7 = $glc
/*21015*/         OPC_MoveParent,
/*21016*/         OPC_MoveChild, 9,
/*21018*/         OPC_RecordNode, // #8 = $slc
/*21019*/         OPC_MoveParent,
/*21020*/         OPC_MoveChild, 10,
/*21022*/         OPC_RecordNode, // #9 = $tfe
/*21023*/         OPC_MoveParent,
/*21024*/         OPC_MoveChild, 11,
/*21026*/         OPC_RecordNode, // #10 = $lwe
/*21027*/         OPC_MoveParent,
/*21028*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*21030*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*21033*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*21036*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21039*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21042*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21045*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21048*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*21051*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21054*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6126:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*21071*/       /*Scope*/ 67, /*->21139*/
/*21072*/         OPC_CheckChild1Type, MVT::v8i32,
/*21074*/         OPC_RecordChild2, // #1 = $rsrc
/*21075*/         OPC_RecordChild3, // #2 = $sampler
/*21076*/         OPC_RecordChild4, // #3 = $dmask
/*21077*/         OPC_RecordChild5, // #4 = $unorm
/*21078*/         OPC_RecordChild6, // #5 = $r128
/*21079*/         OPC_RecordChild7, // #6 = $da
/*21080*/         OPC_MoveChild, 8,
/*21082*/         OPC_RecordNode, // #7 = $glc
/*21083*/         OPC_MoveParent,
/*21084*/         OPC_MoveChild, 9,
/*21086*/         OPC_RecordNode, // #8 = $slc
/*21087*/         OPC_MoveParent,
/*21088*/         OPC_MoveChild, 10,
/*21090*/         OPC_RecordNode, // #9 = $tfe
/*21091*/         OPC_MoveParent,
/*21092*/         OPC_MoveChild, 11,
/*21094*/         OPC_RecordNode, // #10 = $lwe
/*21095*/         OPC_MoveParent,
/*21096*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*21098*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*21101*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*21104*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21107*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21110*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21113*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21116*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*21119*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21122*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6126:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*21139*/       /*Scope*/ 67, /*->21207*/
/*21140*/         OPC_CheckChild1Type, MVT::v16i32,
/*21142*/         OPC_RecordChild2, // #1 = $rsrc
/*21143*/         OPC_RecordChild3, // #2 = $sampler
/*21144*/         OPC_RecordChild4, // #3 = $dmask
/*21145*/         OPC_RecordChild5, // #4 = $unorm
/*21146*/         OPC_RecordChild6, // #5 = $r128
/*21147*/         OPC_RecordChild7, // #6 = $da
/*21148*/         OPC_MoveChild, 8,
/*21150*/         OPC_RecordNode, // #7 = $glc
/*21151*/         OPC_MoveParent,
/*21152*/         OPC_MoveChild, 9,
/*21154*/         OPC_RecordNode, // #8 = $slc
/*21155*/         OPC_MoveParent,
/*21156*/         OPC_MoveChild, 10,
/*21158*/         OPC_RecordNode, // #9 = $tfe
/*21159*/         OPC_MoveParent,
/*21160*/         OPC_MoveChild, 11,
/*21162*/         OPC_RecordNode, // #10 = $lwe
/*21163*/         OPC_MoveParent,
/*21164*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*21166*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*21169*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*21172*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21175*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21178*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21181*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21184*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*21187*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21190*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6126:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*21207*/       0, /*End of Scope*/
/*21208*/     /*Scope*/ 90|128,2/*346*/, /*->21556*/
/*21210*/       OPC_CheckChild0Integer, 17|128,48/*6161*/, 
/*21213*/       OPC_RecordChild1, // #0 = $addr
/*21214*/       OPC_Scope, 67, /*->21283*/ // 5 children in Scope
/*21216*/         OPC_CheckChild1Type, MVT::i32,
/*21218*/         OPC_RecordChild2, // #1 = $rsrc
/*21219*/         OPC_RecordChild3, // #2 = $sampler
/*21220*/         OPC_RecordChild4, // #3 = $dmask
/*21221*/         OPC_RecordChild5, // #4 = $unorm
/*21222*/         OPC_RecordChild6, // #5 = $r128
/*21223*/         OPC_RecordChild7, // #6 = $da
/*21224*/         OPC_MoveChild, 8,
/*21226*/         OPC_RecordNode, // #7 = $glc
/*21227*/         OPC_MoveParent,
/*21228*/         OPC_MoveChild, 9,
/*21230*/         OPC_RecordNode, // #8 = $slc
/*21231*/         OPC_MoveParent,
/*21232*/         OPC_MoveChild, 10,
/*21234*/         OPC_RecordNode, // #9 = $tfe
/*21235*/         OPC_MoveParent,
/*21236*/         OPC_MoveChild, 11,
/*21238*/         OPC_RecordNode, // #10 = $lwe
/*21239*/         OPC_MoveParent,
/*21240*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*21242*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*21245*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*21248*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21251*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21254*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21257*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21260*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*21263*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21266*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6161:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*21283*/       /*Scope*/ 67, /*->21351*/
/*21284*/         OPC_CheckChild1Type, MVT::v2i32,
/*21286*/         OPC_RecordChild2, // #1 = $rsrc
/*21287*/         OPC_RecordChild3, // #2 = $sampler
/*21288*/         OPC_RecordChild4, // #3 = $dmask
/*21289*/         OPC_RecordChild5, // #4 = $unorm
/*21290*/         OPC_RecordChild6, // #5 = $r128
/*21291*/         OPC_RecordChild7, // #6 = $da
/*21292*/         OPC_MoveChild, 8,
/*21294*/         OPC_RecordNode, // #7 = $glc
/*21295*/         OPC_MoveParent,
/*21296*/         OPC_MoveChild, 9,
/*21298*/         OPC_RecordNode, // #8 = $slc
/*21299*/         OPC_MoveParent,
/*21300*/         OPC_MoveChild, 10,
/*21302*/         OPC_RecordNode, // #9 = $tfe
/*21303*/         OPC_MoveParent,
/*21304*/         OPC_MoveChild, 11,
/*21306*/         OPC_RecordNode, // #10 = $lwe
/*21307*/         OPC_MoveParent,
/*21308*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*21310*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*21313*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*21316*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21319*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21322*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21325*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21328*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*21331*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21334*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6161:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*21351*/       /*Scope*/ 67, /*->21419*/
/*21352*/         OPC_CheckChild1Type, MVT::v4i32,
/*21354*/         OPC_RecordChild2, // #1 = $rsrc
/*21355*/         OPC_RecordChild3, // #2 = $sampler
/*21356*/         OPC_RecordChild4, // #3 = $dmask
/*21357*/         OPC_RecordChild5, // #4 = $unorm
/*21358*/         OPC_RecordChild6, // #5 = $r128
/*21359*/         OPC_RecordChild7, // #6 = $da
/*21360*/         OPC_MoveChild, 8,
/*21362*/         OPC_RecordNode, // #7 = $glc
/*21363*/         OPC_MoveParent,
/*21364*/         OPC_MoveChild, 9,
/*21366*/         OPC_RecordNode, // #8 = $slc
/*21367*/         OPC_MoveParent,
/*21368*/         OPC_MoveChild, 10,
/*21370*/         OPC_RecordNode, // #9 = $tfe
/*21371*/         OPC_MoveParent,
/*21372*/         OPC_MoveChild, 11,
/*21374*/         OPC_RecordNode, // #10 = $lwe
/*21375*/         OPC_MoveParent,
/*21376*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*21378*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*21381*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*21384*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21387*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21390*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21393*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21396*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*21399*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21402*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6161:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*21419*/       /*Scope*/ 67, /*->21487*/
/*21420*/         OPC_CheckChild1Type, MVT::v8i32,
/*21422*/         OPC_RecordChild2, // #1 = $rsrc
/*21423*/         OPC_RecordChild3, // #2 = $sampler
/*21424*/         OPC_RecordChild4, // #3 = $dmask
/*21425*/         OPC_RecordChild5, // #4 = $unorm
/*21426*/         OPC_RecordChild6, // #5 = $r128
/*21427*/         OPC_RecordChild7, // #6 = $da
/*21428*/         OPC_MoveChild, 8,
/*21430*/         OPC_RecordNode, // #7 = $glc
/*21431*/         OPC_MoveParent,
/*21432*/         OPC_MoveChild, 9,
/*21434*/         OPC_RecordNode, // #8 = $slc
/*21435*/         OPC_MoveParent,
/*21436*/         OPC_MoveChild, 10,
/*21438*/         OPC_RecordNode, // #9 = $tfe
/*21439*/         OPC_MoveParent,
/*21440*/         OPC_MoveChild, 11,
/*21442*/         OPC_RecordNode, // #10 = $lwe
/*21443*/         OPC_MoveParent,
/*21444*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*21446*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*21449*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*21452*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21455*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21458*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21461*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21464*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*21467*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21470*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6161:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*21487*/       /*Scope*/ 67, /*->21555*/
/*21488*/         OPC_CheckChild1Type, MVT::v16i32,
/*21490*/         OPC_RecordChild2, // #1 = $rsrc
/*21491*/         OPC_RecordChild3, // #2 = $sampler
/*21492*/         OPC_RecordChild4, // #3 = $dmask
/*21493*/         OPC_RecordChild5, // #4 = $unorm
/*21494*/         OPC_RecordChild6, // #5 = $r128
/*21495*/         OPC_RecordChild7, // #6 = $da
/*21496*/         OPC_MoveChild, 8,
/*21498*/         OPC_RecordNode, // #7 = $glc
/*21499*/         OPC_MoveParent,
/*21500*/         OPC_MoveChild, 9,
/*21502*/         OPC_RecordNode, // #8 = $slc
/*21503*/         OPC_MoveParent,
/*21504*/         OPC_MoveChild, 10,
/*21506*/         OPC_RecordNode, // #9 = $tfe
/*21507*/         OPC_MoveParent,
/*21508*/         OPC_MoveChild, 11,
/*21510*/         OPC_RecordNode, // #10 = $lwe
/*21511*/         OPC_MoveParent,
/*21512*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*21514*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*21517*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*21520*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21523*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21526*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21529*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21532*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*21535*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21538*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6161:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*21555*/       0, /*End of Scope*/
/*21556*/     /*Scope*/ 90|128,2/*346*/, /*->21904*/
/*21558*/       OPC_CheckChild0Integer, 5|128,48/*6149*/, 
/*21561*/       OPC_RecordChild1, // #0 = $addr
/*21562*/       OPC_Scope, 67, /*->21631*/ // 5 children in Scope
/*21564*/         OPC_CheckChild1Type, MVT::i32,
/*21566*/         OPC_RecordChild2, // #1 = $rsrc
/*21567*/         OPC_RecordChild3, // #2 = $sampler
/*21568*/         OPC_RecordChild4, // #3 = $dmask
/*21569*/         OPC_RecordChild5, // #4 = $unorm
/*21570*/         OPC_RecordChild6, // #5 = $r128
/*21571*/         OPC_RecordChild7, // #6 = $da
/*21572*/         OPC_MoveChild, 8,
/*21574*/         OPC_RecordNode, // #7 = $glc
/*21575*/         OPC_MoveParent,
/*21576*/         OPC_MoveChild, 9,
/*21578*/         OPC_RecordNode, // #8 = $slc
/*21579*/         OPC_MoveParent,
/*21580*/         OPC_MoveChild, 10,
/*21582*/         OPC_RecordNode, // #9 = $tfe
/*21583*/         OPC_MoveParent,
/*21584*/         OPC_MoveChild, 11,
/*21586*/         OPC_RecordNode, // #10 = $lwe
/*21587*/         OPC_MoveParent,
/*21588*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*21590*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*21593*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*21596*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21599*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21602*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21605*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21608*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*21611*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21614*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6149:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*21631*/       /*Scope*/ 67, /*->21699*/
/*21632*/         OPC_CheckChild1Type, MVT::v2i32,
/*21634*/         OPC_RecordChild2, // #1 = $rsrc
/*21635*/         OPC_RecordChild3, // #2 = $sampler
/*21636*/         OPC_RecordChild4, // #3 = $dmask
/*21637*/         OPC_RecordChild5, // #4 = $unorm
/*21638*/         OPC_RecordChild6, // #5 = $r128
/*21639*/         OPC_RecordChild7, // #6 = $da
/*21640*/         OPC_MoveChild, 8,
/*21642*/         OPC_RecordNode, // #7 = $glc
/*21643*/         OPC_MoveParent,
/*21644*/         OPC_MoveChild, 9,
/*21646*/         OPC_RecordNode, // #8 = $slc
/*21647*/         OPC_MoveParent,
/*21648*/         OPC_MoveChild, 10,
/*21650*/         OPC_RecordNode, // #9 = $tfe
/*21651*/         OPC_MoveParent,
/*21652*/         OPC_MoveChild, 11,
/*21654*/         OPC_RecordNode, // #10 = $lwe
/*21655*/         OPC_MoveParent,
/*21656*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*21658*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*21661*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*21664*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21667*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21670*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21673*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21676*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*21679*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21682*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6149:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*21699*/       /*Scope*/ 67, /*->21767*/
/*21700*/         OPC_CheckChild1Type, MVT::v4i32,
/*21702*/         OPC_RecordChild2, // #1 = $rsrc
/*21703*/         OPC_RecordChild3, // #2 = $sampler
/*21704*/         OPC_RecordChild4, // #3 = $dmask
/*21705*/         OPC_RecordChild5, // #4 = $unorm
/*21706*/         OPC_RecordChild6, // #5 = $r128
/*21707*/         OPC_RecordChild7, // #6 = $da
/*21708*/         OPC_MoveChild, 8,
/*21710*/         OPC_RecordNode, // #7 = $glc
/*21711*/         OPC_MoveParent,
/*21712*/         OPC_MoveChild, 9,
/*21714*/         OPC_RecordNode, // #8 = $slc
/*21715*/         OPC_MoveParent,
/*21716*/         OPC_MoveChild, 10,
/*21718*/         OPC_RecordNode, // #9 = $tfe
/*21719*/         OPC_MoveParent,
/*21720*/         OPC_MoveChild, 11,
/*21722*/         OPC_RecordNode, // #10 = $lwe
/*21723*/         OPC_MoveParent,
/*21724*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*21726*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*21729*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*21732*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21735*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21738*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21741*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21744*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*21747*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21750*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6149:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*21767*/       /*Scope*/ 67, /*->21835*/
/*21768*/         OPC_CheckChild1Type, MVT::v8i32,
/*21770*/         OPC_RecordChild2, // #1 = $rsrc
/*21771*/         OPC_RecordChild3, // #2 = $sampler
/*21772*/         OPC_RecordChild4, // #3 = $dmask
/*21773*/         OPC_RecordChild5, // #4 = $unorm
/*21774*/         OPC_RecordChild6, // #5 = $r128
/*21775*/         OPC_RecordChild7, // #6 = $da
/*21776*/         OPC_MoveChild, 8,
/*21778*/         OPC_RecordNode, // #7 = $glc
/*21779*/         OPC_MoveParent,
/*21780*/         OPC_MoveChild, 9,
/*21782*/         OPC_RecordNode, // #8 = $slc
/*21783*/         OPC_MoveParent,
/*21784*/         OPC_MoveChild, 10,
/*21786*/         OPC_RecordNode, // #9 = $tfe
/*21787*/         OPC_MoveParent,
/*21788*/         OPC_MoveChild, 11,
/*21790*/         OPC_RecordNode, // #10 = $lwe
/*21791*/         OPC_MoveParent,
/*21792*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*21794*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*21797*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*21800*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21803*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21806*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21809*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21812*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*21815*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21818*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6149:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*21835*/       /*Scope*/ 67, /*->21903*/
/*21836*/         OPC_CheckChild1Type, MVT::v16i32,
/*21838*/         OPC_RecordChild2, // #1 = $rsrc
/*21839*/         OPC_RecordChild3, // #2 = $sampler
/*21840*/         OPC_RecordChild4, // #3 = $dmask
/*21841*/         OPC_RecordChild5, // #4 = $unorm
/*21842*/         OPC_RecordChild6, // #5 = $r128
/*21843*/         OPC_RecordChild7, // #6 = $da
/*21844*/         OPC_MoveChild, 8,
/*21846*/         OPC_RecordNode, // #7 = $glc
/*21847*/         OPC_MoveParent,
/*21848*/         OPC_MoveChild, 9,
/*21850*/         OPC_RecordNode, // #8 = $slc
/*21851*/         OPC_MoveParent,
/*21852*/         OPC_MoveChild, 10,
/*21854*/         OPC_RecordNode, // #9 = $tfe
/*21855*/         OPC_MoveParent,
/*21856*/         OPC_MoveChild, 11,
/*21858*/         OPC_RecordNode, // #10 = $lwe
/*21859*/         OPC_MoveParent,
/*21860*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*21862*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*21865*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*21868*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21871*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21874*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21877*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21880*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*21883*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21886*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6149:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*21903*/       0, /*End of Scope*/
/*21904*/     /*Scope*/ 90|128,2/*346*/, /*->22252*/
/*21906*/       OPC_CheckChild0Integer, 6|128,48/*6150*/, 
/*21909*/       OPC_RecordChild1, // #0 = $addr
/*21910*/       OPC_Scope, 67, /*->21979*/ // 5 children in Scope
/*21912*/         OPC_CheckChild1Type, MVT::i32,
/*21914*/         OPC_RecordChild2, // #1 = $rsrc
/*21915*/         OPC_RecordChild3, // #2 = $sampler
/*21916*/         OPC_RecordChild4, // #3 = $dmask
/*21917*/         OPC_RecordChild5, // #4 = $unorm
/*21918*/         OPC_RecordChild6, // #5 = $r128
/*21919*/         OPC_RecordChild7, // #6 = $da
/*21920*/         OPC_MoveChild, 8,
/*21922*/         OPC_RecordNode, // #7 = $glc
/*21923*/         OPC_MoveParent,
/*21924*/         OPC_MoveChild, 9,
/*21926*/         OPC_RecordNode, // #8 = $slc
/*21927*/         OPC_MoveParent,
/*21928*/         OPC_MoveChild, 10,
/*21930*/         OPC_RecordNode, // #9 = $tfe
/*21931*/         OPC_MoveParent,
/*21932*/         OPC_MoveChild, 11,
/*21934*/         OPC_RecordNode, // #10 = $lwe
/*21935*/         OPC_MoveParent,
/*21936*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*21938*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*21941*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*21944*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21947*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21950*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21953*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21956*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*21959*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21962*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6150:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*21979*/       /*Scope*/ 67, /*->22047*/
/*21980*/         OPC_CheckChild1Type, MVT::v2i32,
/*21982*/         OPC_RecordChild2, // #1 = $rsrc
/*21983*/         OPC_RecordChild3, // #2 = $sampler
/*21984*/         OPC_RecordChild4, // #3 = $dmask
/*21985*/         OPC_RecordChild5, // #4 = $unorm
/*21986*/         OPC_RecordChild6, // #5 = $r128
/*21987*/         OPC_RecordChild7, // #6 = $da
/*21988*/         OPC_MoveChild, 8,
/*21990*/         OPC_RecordNode, // #7 = $glc
/*21991*/         OPC_MoveParent,
/*21992*/         OPC_MoveChild, 9,
/*21994*/         OPC_RecordNode, // #8 = $slc
/*21995*/         OPC_MoveParent,
/*21996*/         OPC_MoveChild, 10,
/*21998*/         OPC_RecordNode, // #9 = $tfe
/*21999*/         OPC_MoveParent,
/*22000*/         OPC_MoveChild, 11,
/*22002*/         OPC_RecordNode, // #10 = $lwe
/*22003*/         OPC_MoveParent,
/*22004*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*22006*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*22009*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*22012*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22015*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22018*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22021*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22024*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*22027*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22030*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6150:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*22047*/       /*Scope*/ 67, /*->22115*/
/*22048*/         OPC_CheckChild1Type, MVT::v4i32,
/*22050*/         OPC_RecordChild2, // #1 = $rsrc
/*22051*/         OPC_RecordChild3, // #2 = $sampler
/*22052*/         OPC_RecordChild4, // #3 = $dmask
/*22053*/         OPC_RecordChild5, // #4 = $unorm
/*22054*/         OPC_RecordChild6, // #5 = $r128
/*22055*/         OPC_RecordChild7, // #6 = $da
/*22056*/         OPC_MoveChild, 8,
/*22058*/         OPC_RecordNode, // #7 = $glc
/*22059*/         OPC_MoveParent,
/*22060*/         OPC_MoveChild, 9,
/*22062*/         OPC_RecordNode, // #8 = $slc
/*22063*/         OPC_MoveParent,
/*22064*/         OPC_MoveChild, 10,
/*22066*/         OPC_RecordNode, // #9 = $tfe
/*22067*/         OPC_MoveParent,
/*22068*/         OPC_MoveChild, 11,
/*22070*/         OPC_RecordNode, // #10 = $lwe
/*22071*/         OPC_MoveParent,
/*22072*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*22074*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*22077*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*22080*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22083*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22086*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22089*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22092*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*22095*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22098*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6150:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*22115*/       /*Scope*/ 67, /*->22183*/
/*22116*/         OPC_CheckChild1Type, MVT::v8i32,
/*22118*/         OPC_RecordChild2, // #1 = $rsrc
/*22119*/         OPC_RecordChild3, // #2 = $sampler
/*22120*/         OPC_RecordChild4, // #3 = $dmask
/*22121*/         OPC_RecordChild5, // #4 = $unorm
/*22122*/         OPC_RecordChild6, // #5 = $r128
/*22123*/         OPC_RecordChild7, // #6 = $da
/*22124*/         OPC_MoveChild, 8,
/*22126*/         OPC_RecordNode, // #7 = $glc
/*22127*/         OPC_MoveParent,
/*22128*/         OPC_MoveChild, 9,
/*22130*/         OPC_RecordNode, // #8 = $slc
/*22131*/         OPC_MoveParent,
/*22132*/         OPC_MoveChild, 10,
/*22134*/         OPC_RecordNode, // #9 = $tfe
/*22135*/         OPC_MoveParent,
/*22136*/         OPC_MoveChild, 11,
/*22138*/         OPC_RecordNode, // #10 = $lwe
/*22139*/         OPC_MoveParent,
/*22140*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*22142*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*22145*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*22148*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22151*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22154*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22157*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22160*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*22163*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22166*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6150:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*22183*/       /*Scope*/ 67, /*->22251*/
/*22184*/         OPC_CheckChild1Type, MVT::v16i32,
/*22186*/         OPC_RecordChild2, // #1 = $rsrc
/*22187*/         OPC_RecordChild3, // #2 = $sampler
/*22188*/         OPC_RecordChild4, // #3 = $dmask
/*22189*/         OPC_RecordChild5, // #4 = $unorm
/*22190*/         OPC_RecordChild6, // #5 = $r128
/*22191*/         OPC_RecordChild7, // #6 = $da
/*22192*/         OPC_MoveChild, 8,
/*22194*/         OPC_RecordNode, // #7 = $glc
/*22195*/         OPC_MoveParent,
/*22196*/         OPC_MoveChild, 9,
/*22198*/         OPC_RecordNode, // #8 = $slc
/*22199*/         OPC_MoveParent,
/*22200*/         OPC_MoveChild, 10,
/*22202*/         OPC_RecordNode, // #9 = $tfe
/*22203*/         OPC_MoveParent,
/*22204*/         OPC_MoveChild, 11,
/*22206*/         OPC_RecordNode, // #10 = $lwe
/*22207*/         OPC_MoveParent,
/*22208*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*22210*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*22213*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*22216*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22219*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22222*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22225*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22228*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*22231*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22234*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6150:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*22251*/       0, /*End of Scope*/
/*22252*/     /*Scope*/ 90|128,2/*346*/, /*->22600*/
/*22254*/       OPC_CheckChild0Integer, 113|128,47/*6129*/, 
/*22257*/       OPC_RecordChild1, // #0 = $addr
/*22258*/       OPC_Scope, 67, /*->22327*/ // 5 children in Scope
/*22260*/         OPC_CheckChild1Type, MVT::i32,
/*22262*/         OPC_RecordChild2, // #1 = $rsrc
/*22263*/         OPC_RecordChild3, // #2 = $sampler
/*22264*/         OPC_RecordChild4, // #3 = $dmask
/*22265*/         OPC_RecordChild5, // #4 = $unorm
/*22266*/         OPC_RecordChild6, // #5 = $r128
/*22267*/         OPC_RecordChild7, // #6 = $da
/*22268*/         OPC_MoveChild, 8,
/*22270*/         OPC_RecordNode, // #7 = $glc
/*22271*/         OPC_MoveParent,
/*22272*/         OPC_MoveChild, 9,
/*22274*/         OPC_RecordNode, // #8 = $slc
/*22275*/         OPC_MoveParent,
/*22276*/         OPC_MoveChild, 10,
/*22278*/         OPC_RecordNode, // #9 = $tfe
/*22279*/         OPC_MoveParent,
/*22280*/         OPC_MoveChild, 11,
/*22282*/         OPC_RecordNode, // #10 = $lwe
/*22283*/         OPC_MoveParent,
/*22284*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*22286*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*22289*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*22292*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22295*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22298*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22301*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22304*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*22307*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22310*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6129:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*22327*/       /*Scope*/ 67, /*->22395*/
/*22328*/         OPC_CheckChild1Type, MVT::v2i32,
/*22330*/         OPC_RecordChild2, // #1 = $rsrc
/*22331*/         OPC_RecordChild3, // #2 = $sampler
/*22332*/         OPC_RecordChild4, // #3 = $dmask
/*22333*/         OPC_RecordChild5, // #4 = $unorm
/*22334*/         OPC_RecordChild6, // #5 = $r128
/*22335*/         OPC_RecordChild7, // #6 = $da
/*22336*/         OPC_MoveChild, 8,
/*22338*/         OPC_RecordNode, // #7 = $glc
/*22339*/         OPC_MoveParent,
/*22340*/         OPC_MoveChild, 9,
/*22342*/         OPC_RecordNode, // #8 = $slc
/*22343*/         OPC_MoveParent,
/*22344*/         OPC_MoveChild, 10,
/*22346*/         OPC_RecordNode, // #9 = $tfe
/*22347*/         OPC_MoveParent,
/*22348*/         OPC_MoveChild, 11,
/*22350*/         OPC_RecordNode, // #10 = $lwe
/*22351*/         OPC_MoveParent,
/*22352*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*22354*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*22357*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*22360*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22363*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22366*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22369*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22372*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*22375*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22378*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6129:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*22395*/       /*Scope*/ 67, /*->22463*/
/*22396*/         OPC_CheckChild1Type, MVT::v4i32,
/*22398*/         OPC_RecordChild2, // #1 = $rsrc
/*22399*/         OPC_RecordChild3, // #2 = $sampler
/*22400*/         OPC_RecordChild4, // #3 = $dmask
/*22401*/         OPC_RecordChild5, // #4 = $unorm
/*22402*/         OPC_RecordChild6, // #5 = $r128
/*22403*/         OPC_RecordChild7, // #6 = $da
/*22404*/         OPC_MoveChild, 8,
/*22406*/         OPC_RecordNode, // #7 = $glc
/*22407*/         OPC_MoveParent,
/*22408*/         OPC_MoveChild, 9,
/*22410*/         OPC_RecordNode, // #8 = $slc
/*22411*/         OPC_MoveParent,
/*22412*/         OPC_MoveChild, 10,
/*22414*/         OPC_RecordNode, // #9 = $tfe
/*22415*/         OPC_MoveParent,
/*22416*/         OPC_MoveChild, 11,
/*22418*/         OPC_RecordNode, // #10 = $lwe
/*22419*/         OPC_MoveParent,
/*22420*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*22422*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*22425*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*22428*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22431*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22434*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22437*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22440*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*22443*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22446*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6129:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*22463*/       /*Scope*/ 67, /*->22531*/
/*22464*/         OPC_CheckChild1Type, MVT::v8i32,
/*22466*/         OPC_RecordChild2, // #1 = $rsrc
/*22467*/         OPC_RecordChild3, // #2 = $sampler
/*22468*/         OPC_RecordChild4, // #3 = $dmask
/*22469*/         OPC_RecordChild5, // #4 = $unorm
/*22470*/         OPC_RecordChild6, // #5 = $r128
/*22471*/         OPC_RecordChild7, // #6 = $da
/*22472*/         OPC_MoveChild, 8,
/*22474*/         OPC_RecordNode, // #7 = $glc
/*22475*/         OPC_MoveParent,
/*22476*/         OPC_MoveChild, 9,
/*22478*/         OPC_RecordNode, // #8 = $slc
/*22479*/         OPC_MoveParent,
/*22480*/         OPC_MoveChild, 10,
/*22482*/         OPC_RecordNode, // #9 = $tfe
/*22483*/         OPC_MoveParent,
/*22484*/         OPC_MoveChild, 11,
/*22486*/         OPC_RecordNode, // #10 = $lwe
/*22487*/         OPC_MoveParent,
/*22488*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*22490*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*22493*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*22496*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22499*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22502*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22505*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22508*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*22511*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22514*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6129:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*22531*/       /*Scope*/ 67, /*->22599*/
/*22532*/         OPC_CheckChild1Type, MVT::v16i32,
/*22534*/         OPC_RecordChild2, // #1 = $rsrc
/*22535*/         OPC_RecordChild3, // #2 = $sampler
/*22536*/         OPC_RecordChild4, // #3 = $dmask
/*22537*/         OPC_RecordChild5, // #4 = $unorm
/*22538*/         OPC_RecordChild6, // #5 = $r128
/*22539*/         OPC_RecordChild7, // #6 = $da
/*22540*/         OPC_MoveChild, 8,
/*22542*/         OPC_RecordNode, // #7 = $glc
/*22543*/         OPC_MoveParent,
/*22544*/         OPC_MoveChild, 9,
/*22546*/         OPC_RecordNode, // #8 = $slc
/*22547*/         OPC_MoveParent,
/*22548*/         OPC_MoveChild, 10,
/*22550*/         OPC_RecordNode, // #9 = $tfe
/*22551*/         OPC_MoveParent,
/*22552*/         OPC_MoveChild, 11,
/*22554*/         OPC_RecordNode, // #10 = $lwe
/*22555*/         OPC_MoveParent,
/*22556*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*22558*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*22561*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*22564*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22567*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22570*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22573*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22576*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*22579*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22582*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6129:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*22599*/       0, /*End of Scope*/
/*22600*/     /*Scope*/ 90|128,2/*346*/, /*->22948*/
/*22602*/       OPC_CheckChild0Integer, 122|128,47/*6138*/, 
/*22605*/       OPC_RecordChild1, // #0 = $addr
/*22606*/       OPC_Scope, 67, /*->22675*/ // 5 children in Scope
/*22608*/         OPC_CheckChild1Type, MVT::i32,
/*22610*/         OPC_RecordChild2, // #1 = $rsrc
/*22611*/         OPC_RecordChild3, // #2 = $sampler
/*22612*/         OPC_RecordChild4, // #3 = $dmask
/*22613*/         OPC_RecordChild5, // #4 = $unorm
/*22614*/         OPC_RecordChild6, // #5 = $r128
/*22615*/         OPC_RecordChild7, // #6 = $da
/*22616*/         OPC_MoveChild, 8,
/*22618*/         OPC_RecordNode, // #7 = $glc
/*22619*/         OPC_MoveParent,
/*22620*/         OPC_MoveChild, 9,
/*22622*/         OPC_RecordNode, // #8 = $slc
/*22623*/         OPC_MoveParent,
/*22624*/         OPC_MoveChild, 10,
/*22626*/         OPC_RecordNode, // #9 = $tfe
/*22627*/         OPC_MoveParent,
/*22628*/         OPC_MoveChild, 11,
/*22630*/         OPC_RecordNode, // #10 = $lwe
/*22631*/         OPC_MoveParent,
/*22632*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*22634*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*22637*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*22640*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22643*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22646*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22649*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22652*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*22655*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22658*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6138:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*22675*/       /*Scope*/ 67, /*->22743*/
/*22676*/         OPC_CheckChild1Type, MVT::v2i32,
/*22678*/         OPC_RecordChild2, // #1 = $rsrc
/*22679*/         OPC_RecordChild3, // #2 = $sampler
/*22680*/         OPC_RecordChild4, // #3 = $dmask
/*22681*/         OPC_RecordChild5, // #4 = $unorm
/*22682*/         OPC_RecordChild6, // #5 = $r128
/*22683*/         OPC_RecordChild7, // #6 = $da
/*22684*/         OPC_MoveChild, 8,
/*22686*/         OPC_RecordNode, // #7 = $glc
/*22687*/         OPC_MoveParent,
/*22688*/         OPC_MoveChild, 9,
/*22690*/         OPC_RecordNode, // #8 = $slc
/*22691*/         OPC_MoveParent,
/*22692*/         OPC_MoveChild, 10,
/*22694*/         OPC_RecordNode, // #9 = $tfe
/*22695*/         OPC_MoveParent,
/*22696*/         OPC_MoveChild, 11,
/*22698*/         OPC_RecordNode, // #10 = $lwe
/*22699*/         OPC_MoveParent,
/*22700*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*22702*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*22705*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*22708*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22711*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22714*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22717*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22720*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*22723*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22726*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6138:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*22743*/       /*Scope*/ 67, /*->22811*/
/*22744*/         OPC_CheckChild1Type, MVT::v4i32,
/*22746*/         OPC_RecordChild2, // #1 = $rsrc
/*22747*/         OPC_RecordChild3, // #2 = $sampler
/*22748*/         OPC_RecordChild4, // #3 = $dmask
/*22749*/         OPC_RecordChild5, // #4 = $unorm
/*22750*/         OPC_RecordChild6, // #5 = $r128
/*22751*/         OPC_RecordChild7, // #6 = $da
/*22752*/         OPC_MoveChild, 8,
/*22754*/         OPC_RecordNode, // #7 = $glc
/*22755*/         OPC_MoveParent,
/*22756*/         OPC_MoveChild, 9,
/*22758*/         OPC_RecordNode, // #8 = $slc
/*22759*/         OPC_MoveParent,
/*22760*/         OPC_MoveChild, 10,
/*22762*/         OPC_RecordNode, // #9 = $tfe
/*22763*/         OPC_MoveParent,
/*22764*/         OPC_MoveChild, 11,
/*22766*/         OPC_RecordNode, // #10 = $lwe
/*22767*/         OPC_MoveParent,
/*22768*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*22770*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*22773*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*22776*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22779*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22782*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22785*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22788*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*22791*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22794*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6138:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*22811*/       /*Scope*/ 67, /*->22879*/
/*22812*/         OPC_CheckChild1Type, MVT::v8i32,
/*22814*/         OPC_RecordChild2, // #1 = $rsrc
/*22815*/         OPC_RecordChild3, // #2 = $sampler
/*22816*/         OPC_RecordChild4, // #3 = $dmask
/*22817*/         OPC_RecordChild5, // #4 = $unorm
/*22818*/         OPC_RecordChild6, // #5 = $r128
/*22819*/         OPC_RecordChild7, // #6 = $da
/*22820*/         OPC_MoveChild, 8,
/*22822*/         OPC_RecordNode, // #7 = $glc
/*22823*/         OPC_MoveParent,
/*22824*/         OPC_MoveChild, 9,
/*22826*/         OPC_RecordNode, // #8 = $slc
/*22827*/         OPC_MoveParent,
/*22828*/         OPC_MoveChild, 10,
/*22830*/         OPC_RecordNode, // #9 = $tfe
/*22831*/         OPC_MoveParent,
/*22832*/         OPC_MoveChild, 11,
/*22834*/         OPC_RecordNode, // #10 = $lwe
/*22835*/         OPC_MoveParent,
/*22836*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*22838*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*22841*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*22844*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22847*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22850*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22853*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22856*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*22859*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22862*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6138:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*22879*/       /*Scope*/ 67, /*->22947*/
/*22880*/         OPC_CheckChild1Type, MVT::v16i32,
/*22882*/         OPC_RecordChild2, // #1 = $rsrc
/*22883*/         OPC_RecordChild3, // #2 = $sampler
/*22884*/         OPC_RecordChild4, // #3 = $dmask
/*22885*/         OPC_RecordChild5, // #4 = $unorm
/*22886*/         OPC_RecordChild6, // #5 = $r128
/*22887*/         OPC_RecordChild7, // #6 = $da
/*22888*/         OPC_MoveChild, 8,
/*22890*/         OPC_RecordNode, // #7 = $glc
/*22891*/         OPC_MoveParent,
/*22892*/         OPC_MoveChild, 9,
/*22894*/         OPC_RecordNode, // #8 = $slc
/*22895*/         OPC_MoveParent,
/*22896*/         OPC_MoveChild, 10,
/*22898*/         OPC_RecordNode, // #9 = $tfe
/*22899*/         OPC_MoveParent,
/*22900*/         OPC_MoveChild, 11,
/*22902*/         OPC_RecordNode, // #10 = $lwe
/*22903*/         OPC_MoveParent,
/*22904*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*22906*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*22909*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*22912*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22915*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22918*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22921*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22924*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*22927*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22930*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6138:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*22947*/       0, /*End of Scope*/
/*22948*/     /*Scope*/ 90|128,2/*346*/, /*->23296*/
/*22950*/       OPC_CheckChild0Integer, 124|128,47/*6140*/, 
/*22953*/       OPC_RecordChild1, // #0 = $addr
/*22954*/       OPC_Scope, 67, /*->23023*/ // 5 children in Scope
/*22956*/         OPC_CheckChild1Type, MVT::i32,
/*22958*/         OPC_RecordChild2, // #1 = $rsrc
/*22959*/         OPC_RecordChild3, // #2 = $sampler
/*22960*/         OPC_RecordChild4, // #3 = $dmask
/*22961*/         OPC_RecordChild5, // #4 = $unorm
/*22962*/         OPC_RecordChild6, // #5 = $r128
/*22963*/         OPC_RecordChild7, // #6 = $da
/*22964*/         OPC_MoveChild, 8,
/*22966*/         OPC_RecordNode, // #7 = $glc
/*22967*/         OPC_MoveParent,
/*22968*/         OPC_MoveChild, 9,
/*22970*/         OPC_RecordNode, // #8 = $slc
/*22971*/         OPC_MoveParent,
/*22972*/         OPC_MoveChild, 10,
/*22974*/         OPC_RecordNode, // #9 = $tfe
/*22975*/         OPC_MoveParent,
/*22976*/         OPC_MoveChild, 11,
/*22978*/         OPC_RecordNode, // #10 = $lwe
/*22979*/         OPC_MoveParent,
/*22980*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*22982*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*22985*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*22988*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22991*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22994*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22997*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23000*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23003*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23006*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6140:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*23023*/       /*Scope*/ 67, /*->23091*/
/*23024*/         OPC_CheckChild1Type, MVT::v2i32,
/*23026*/         OPC_RecordChild2, // #1 = $rsrc
/*23027*/         OPC_RecordChild3, // #2 = $sampler
/*23028*/         OPC_RecordChild4, // #3 = $dmask
/*23029*/         OPC_RecordChild5, // #4 = $unorm
/*23030*/         OPC_RecordChild6, // #5 = $r128
/*23031*/         OPC_RecordChild7, // #6 = $da
/*23032*/         OPC_MoveChild, 8,
/*23034*/         OPC_RecordNode, // #7 = $glc
/*23035*/         OPC_MoveParent,
/*23036*/         OPC_MoveChild, 9,
/*23038*/         OPC_RecordNode, // #8 = $slc
/*23039*/         OPC_MoveParent,
/*23040*/         OPC_MoveChild, 10,
/*23042*/         OPC_RecordNode, // #9 = $tfe
/*23043*/         OPC_MoveParent,
/*23044*/         OPC_MoveChild, 11,
/*23046*/         OPC_RecordNode, // #10 = $lwe
/*23047*/         OPC_MoveParent,
/*23048*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*23050*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*23053*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23056*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23059*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23062*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23065*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23068*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23071*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23074*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6140:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*23091*/       /*Scope*/ 67, /*->23159*/
/*23092*/         OPC_CheckChild1Type, MVT::v4i32,
/*23094*/         OPC_RecordChild2, // #1 = $rsrc
/*23095*/         OPC_RecordChild3, // #2 = $sampler
/*23096*/         OPC_RecordChild4, // #3 = $dmask
/*23097*/         OPC_RecordChild5, // #4 = $unorm
/*23098*/         OPC_RecordChild6, // #5 = $r128
/*23099*/         OPC_RecordChild7, // #6 = $da
/*23100*/         OPC_MoveChild, 8,
/*23102*/         OPC_RecordNode, // #7 = $glc
/*23103*/         OPC_MoveParent,
/*23104*/         OPC_MoveChild, 9,
/*23106*/         OPC_RecordNode, // #8 = $slc
/*23107*/         OPC_MoveParent,
/*23108*/         OPC_MoveChild, 10,
/*23110*/         OPC_RecordNode, // #9 = $tfe
/*23111*/         OPC_MoveParent,
/*23112*/         OPC_MoveChild, 11,
/*23114*/         OPC_RecordNode, // #10 = $lwe
/*23115*/         OPC_MoveParent,
/*23116*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*23118*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*23121*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23124*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23127*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23130*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23133*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23136*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23139*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23142*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6140:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*23159*/       /*Scope*/ 67, /*->23227*/
/*23160*/         OPC_CheckChild1Type, MVT::v8i32,
/*23162*/         OPC_RecordChild2, // #1 = $rsrc
/*23163*/         OPC_RecordChild3, // #2 = $sampler
/*23164*/         OPC_RecordChild4, // #3 = $dmask
/*23165*/         OPC_RecordChild5, // #4 = $unorm
/*23166*/         OPC_RecordChild6, // #5 = $r128
/*23167*/         OPC_RecordChild7, // #6 = $da
/*23168*/         OPC_MoveChild, 8,
/*23170*/         OPC_RecordNode, // #7 = $glc
/*23171*/         OPC_MoveParent,
/*23172*/         OPC_MoveChild, 9,
/*23174*/         OPC_RecordNode, // #8 = $slc
/*23175*/         OPC_MoveParent,
/*23176*/         OPC_MoveChild, 10,
/*23178*/         OPC_RecordNode, // #9 = $tfe
/*23179*/         OPC_MoveParent,
/*23180*/         OPC_MoveChild, 11,
/*23182*/         OPC_RecordNode, // #10 = $lwe
/*23183*/         OPC_MoveParent,
/*23184*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*23186*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*23189*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23192*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23195*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23198*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23201*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23204*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23207*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23210*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6140:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*23227*/       /*Scope*/ 67, /*->23295*/
/*23228*/         OPC_CheckChild1Type, MVT::v16i32,
/*23230*/         OPC_RecordChild2, // #1 = $rsrc
/*23231*/         OPC_RecordChild3, // #2 = $sampler
/*23232*/         OPC_RecordChild4, // #3 = $dmask
/*23233*/         OPC_RecordChild5, // #4 = $unorm
/*23234*/         OPC_RecordChild6, // #5 = $r128
/*23235*/         OPC_RecordChild7, // #6 = $da
/*23236*/         OPC_MoveChild, 8,
/*23238*/         OPC_RecordNode, // #7 = $glc
/*23239*/         OPC_MoveParent,
/*23240*/         OPC_MoveChild, 9,
/*23242*/         OPC_RecordNode, // #8 = $slc
/*23243*/         OPC_MoveParent,
/*23244*/         OPC_MoveChild, 10,
/*23246*/         OPC_RecordNode, // #9 = $tfe
/*23247*/         OPC_MoveParent,
/*23248*/         OPC_MoveChild, 11,
/*23250*/         OPC_RecordNode, // #10 = $lwe
/*23251*/         OPC_MoveParent,
/*23252*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*23254*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*23257*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23260*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23263*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23266*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23269*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23272*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23275*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23278*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6140:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*23295*/       0, /*End of Scope*/
/*23296*/     /*Scope*/ 90|128,2/*346*/, /*->23644*/
/*23298*/       OPC_CheckChild0Integer, 125|128,47/*6141*/, 
/*23301*/       OPC_RecordChild1, // #0 = $addr
/*23302*/       OPC_Scope, 67, /*->23371*/ // 5 children in Scope
/*23304*/         OPC_CheckChild1Type, MVT::i32,
/*23306*/         OPC_RecordChild2, // #1 = $rsrc
/*23307*/         OPC_RecordChild3, // #2 = $sampler
/*23308*/         OPC_RecordChild4, // #3 = $dmask
/*23309*/         OPC_RecordChild5, // #4 = $unorm
/*23310*/         OPC_RecordChild6, // #5 = $r128
/*23311*/         OPC_RecordChild7, // #6 = $da
/*23312*/         OPC_MoveChild, 8,
/*23314*/         OPC_RecordNode, // #7 = $glc
/*23315*/         OPC_MoveParent,
/*23316*/         OPC_MoveChild, 9,
/*23318*/         OPC_RecordNode, // #8 = $slc
/*23319*/         OPC_MoveParent,
/*23320*/         OPC_MoveChild, 10,
/*23322*/         OPC_RecordNode, // #9 = $tfe
/*23323*/         OPC_MoveParent,
/*23324*/         OPC_MoveChild, 11,
/*23326*/         OPC_RecordNode, // #10 = $lwe
/*23327*/         OPC_MoveParent,
/*23328*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*23330*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*23333*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23336*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23339*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23342*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23345*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23348*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23351*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23354*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6141:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*23371*/       /*Scope*/ 67, /*->23439*/
/*23372*/         OPC_CheckChild1Type, MVT::v2i32,
/*23374*/         OPC_RecordChild2, // #1 = $rsrc
/*23375*/         OPC_RecordChild3, // #2 = $sampler
/*23376*/         OPC_RecordChild4, // #3 = $dmask
/*23377*/         OPC_RecordChild5, // #4 = $unorm
/*23378*/         OPC_RecordChild6, // #5 = $r128
/*23379*/         OPC_RecordChild7, // #6 = $da
/*23380*/         OPC_MoveChild, 8,
/*23382*/         OPC_RecordNode, // #7 = $glc
/*23383*/         OPC_MoveParent,
/*23384*/         OPC_MoveChild, 9,
/*23386*/         OPC_RecordNode, // #8 = $slc
/*23387*/         OPC_MoveParent,
/*23388*/         OPC_MoveChild, 10,
/*23390*/         OPC_RecordNode, // #9 = $tfe
/*23391*/         OPC_MoveParent,
/*23392*/         OPC_MoveChild, 11,
/*23394*/         OPC_RecordNode, // #10 = $lwe
/*23395*/         OPC_MoveParent,
/*23396*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*23398*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*23401*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23404*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23407*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23410*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23413*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23416*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23419*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23422*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6141:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*23439*/       /*Scope*/ 67, /*->23507*/
/*23440*/         OPC_CheckChild1Type, MVT::v4i32,
/*23442*/         OPC_RecordChild2, // #1 = $rsrc
/*23443*/         OPC_RecordChild3, // #2 = $sampler
/*23444*/         OPC_RecordChild4, // #3 = $dmask
/*23445*/         OPC_RecordChild5, // #4 = $unorm
/*23446*/         OPC_RecordChild6, // #5 = $r128
/*23447*/         OPC_RecordChild7, // #6 = $da
/*23448*/         OPC_MoveChild, 8,
/*23450*/         OPC_RecordNode, // #7 = $glc
/*23451*/         OPC_MoveParent,
/*23452*/         OPC_MoveChild, 9,
/*23454*/         OPC_RecordNode, // #8 = $slc
/*23455*/         OPC_MoveParent,
/*23456*/         OPC_MoveChild, 10,
/*23458*/         OPC_RecordNode, // #9 = $tfe
/*23459*/         OPC_MoveParent,
/*23460*/         OPC_MoveChild, 11,
/*23462*/         OPC_RecordNode, // #10 = $lwe
/*23463*/         OPC_MoveParent,
/*23464*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*23466*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*23469*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23472*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23475*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23478*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23481*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23484*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23487*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23490*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6141:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*23507*/       /*Scope*/ 67, /*->23575*/
/*23508*/         OPC_CheckChild1Type, MVT::v8i32,
/*23510*/         OPC_RecordChild2, // #1 = $rsrc
/*23511*/         OPC_RecordChild3, // #2 = $sampler
/*23512*/         OPC_RecordChild4, // #3 = $dmask
/*23513*/         OPC_RecordChild5, // #4 = $unorm
/*23514*/         OPC_RecordChild6, // #5 = $r128
/*23515*/         OPC_RecordChild7, // #6 = $da
/*23516*/         OPC_MoveChild, 8,
/*23518*/         OPC_RecordNode, // #7 = $glc
/*23519*/         OPC_MoveParent,
/*23520*/         OPC_MoveChild, 9,
/*23522*/         OPC_RecordNode, // #8 = $slc
/*23523*/         OPC_MoveParent,
/*23524*/         OPC_MoveChild, 10,
/*23526*/         OPC_RecordNode, // #9 = $tfe
/*23527*/         OPC_MoveParent,
/*23528*/         OPC_MoveChild, 11,
/*23530*/         OPC_RecordNode, // #10 = $lwe
/*23531*/         OPC_MoveParent,
/*23532*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*23534*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*23537*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23540*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23543*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23546*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23549*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23552*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23555*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23558*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6141:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*23575*/       /*Scope*/ 67, /*->23643*/
/*23576*/         OPC_CheckChild1Type, MVT::v16i32,
/*23578*/         OPC_RecordChild2, // #1 = $rsrc
/*23579*/         OPC_RecordChild3, // #2 = $sampler
/*23580*/         OPC_RecordChild4, // #3 = $dmask
/*23581*/         OPC_RecordChild5, // #4 = $unorm
/*23582*/         OPC_RecordChild6, // #5 = $r128
/*23583*/         OPC_RecordChild7, // #6 = $da
/*23584*/         OPC_MoveChild, 8,
/*23586*/         OPC_RecordNode, // #7 = $glc
/*23587*/         OPC_MoveParent,
/*23588*/         OPC_MoveChild, 9,
/*23590*/         OPC_RecordNode, // #8 = $slc
/*23591*/         OPC_MoveParent,
/*23592*/         OPC_MoveChild, 10,
/*23594*/         OPC_RecordNode, // #9 = $tfe
/*23595*/         OPC_MoveParent,
/*23596*/         OPC_MoveChild, 11,
/*23598*/         OPC_RecordNode, // #10 = $lwe
/*23599*/         OPC_MoveParent,
/*23600*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*23602*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*23605*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23608*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23611*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23614*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23617*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23620*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23623*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23626*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6141:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*23643*/       0, /*End of Scope*/
/*23644*/     /*Scope*/ 90|128,2/*346*/, /*->23992*/
/*23646*/       OPC_CheckChild0Integer, 0|128,48/*6144*/, 
/*23649*/       OPC_RecordChild1, // #0 = $addr
/*23650*/       OPC_Scope, 67, /*->23719*/ // 5 children in Scope
/*23652*/         OPC_CheckChild1Type, MVT::i32,
/*23654*/         OPC_RecordChild2, // #1 = $rsrc
/*23655*/         OPC_RecordChild3, // #2 = $sampler
/*23656*/         OPC_RecordChild4, // #3 = $dmask
/*23657*/         OPC_RecordChild5, // #4 = $unorm
/*23658*/         OPC_RecordChild6, // #5 = $r128
/*23659*/         OPC_RecordChild7, // #6 = $da
/*23660*/         OPC_MoveChild, 8,
/*23662*/         OPC_RecordNode, // #7 = $glc
/*23663*/         OPC_MoveParent,
/*23664*/         OPC_MoveChild, 9,
/*23666*/         OPC_RecordNode, // #8 = $slc
/*23667*/         OPC_MoveParent,
/*23668*/         OPC_MoveChild, 10,
/*23670*/         OPC_RecordNode, // #9 = $tfe
/*23671*/         OPC_MoveParent,
/*23672*/         OPC_MoveChild, 11,
/*23674*/         OPC_RecordNode, // #10 = $lwe
/*23675*/         OPC_MoveParent,
/*23676*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*23678*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*23681*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23684*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23687*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23690*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23693*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23696*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23699*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23702*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6144:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*23719*/       /*Scope*/ 67, /*->23787*/
/*23720*/         OPC_CheckChild1Type, MVT::v2i32,
/*23722*/         OPC_RecordChild2, // #1 = $rsrc
/*23723*/         OPC_RecordChild3, // #2 = $sampler
/*23724*/         OPC_RecordChild4, // #3 = $dmask
/*23725*/         OPC_RecordChild5, // #4 = $unorm
/*23726*/         OPC_RecordChild6, // #5 = $r128
/*23727*/         OPC_RecordChild7, // #6 = $da
/*23728*/         OPC_MoveChild, 8,
/*23730*/         OPC_RecordNode, // #7 = $glc
/*23731*/         OPC_MoveParent,
/*23732*/         OPC_MoveChild, 9,
/*23734*/         OPC_RecordNode, // #8 = $slc
/*23735*/         OPC_MoveParent,
/*23736*/         OPC_MoveChild, 10,
/*23738*/         OPC_RecordNode, // #9 = $tfe
/*23739*/         OPC_MoveParent,
/*23740*/         OPC_MoveChild, 11,
/*23742*/         OPC_RecordNode, // #10 = $lwe
/*23743*/         OPC_MoveParent,
/*23744*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*23746*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*23749*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23752*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23755*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23758*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23761*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23764*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23767*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23770*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6144:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*23787*/       /*Scope*/ 67, /*->23855*/
/*23788*/         OPC_CheckChild1Type, MVT::v4i32,
/*23790*/         OPC_RecordChild2, // #1 = $rsrc
/*23791*/         OPC_RecordChild3, // #2 = $sampler
/*23792*/         OPC_RecordChild4, // #3 = $dmask
/*23793*/         OPC_RecordChild5, // #4 = $unorm
/*23794*/         OPC_RecordChild6, // #5 = $r128
/*23795*/         OPC_RecordChild7, // #6 = $da
/*23796*/         OPC_MoveChild, 8,
/*23798*/         OPC_RecordNode, // #7 = $glc
/*23799*/         OPC_MoveParent,
/*23800*/         OPC_MoveChild, 9,
/*23802*/         OPC_RecordNode, // #8 = $slc
/*23803*/         OPC_MoveParent,
/*23804*/         OPC_MoveChild, 10,
/*23806*/         OPC_RecordNode, // #9 = $tfe
/*23807*/         OPC_MoveParent,
/*23808*/         OPC_MoveChild, 11,
/*23810*/         OPC_RecordNode, // #10 = $lwe
/*23811*/         OPC_MoveParent,
/*23812*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*23814*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*23817*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23820*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23823*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23826*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23829*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23832*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23835*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23838*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6144:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*23855*/       /*Scope*/ 67, /*->23923*/
/*23856*/         OPC_CheckChild1Type, MVT::v8i32,
/*23858*/         OPC_RecordChild2, // #1 = $rsrc
/*23859*/         OPC_RecordChild3, // #2 = $sampler
/*23860*/         OPC_RecordChild4, // #3 = $dmask
/*23861*/         OPC_RecordChild5, // #4 = $unorm
/*23862*/         OPC_RecordChild6, // #5 = $r128
/*23863*/         OPC_RecordChild7, // #6 = $da
/*23864*/         OPC_MoveChild, 8,
/*23866*/         OPC_RecordNode, // #7 = $glc
/*23867*/         OPC_MoveParent,
/*23868*/         OPC_MoveChild, 9,
/*23870*/         OPC_RecordNode, // #8 = $slc
/*23871*/         OPC_MoveParent,
/*23872*/         OPC_MoveChild, 10,
/*23874*/         OPC_RecordNode, // #9 = $tfe
/*23875*/         OPC_MoveParent,
/*23876*/         OPC_MoveChild, 11,
/*23878*/         OPC_RecordNode, // #10 = $lwe
/*23879*/         OPC_MoveParent,
/*23880*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*23882*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*23885*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23888*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23891*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23894*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23897*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23900*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23903*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23906*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6144:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*23923*/       /*Scope*/ 67, /*->23991*/
/*23924*/         OPC_CheckChild1Type, MVT::v16i32,
/*23926*/         OPC_RecordChild2, // #1 = $rsrc
/*23927*/         OPC_RecordChild3, // #2 = $sampler
/*23928*/         OPC_RecordChild4, // #3 = $dmask
/*23929*/         OPC_RecordChild5, // #4 = $unorm
/*23930*/         OPC_RecordChild6, // #5 = $r128
/*23931*/         OPC_RecordChild7, // #6 = $da
/*23932*/         OPC_MoveChild, 8,
/*23934*/         OPC_RecordNode, // #7 = $glc
/*23935*/         OPC_MoveParent,
/*23936*/         OPC_MoveChild, 9,
/*23938*/         OPC_RecordNode, // #8 = $slc
/*23939*/         OPC_MoveParent,
/*23940*/         OPC_MoveChild, 10,
/*23942*/         OPC_RecordNode, // #9 = $tfe
/*23943*/         OPC_MoveParent,
/*23944*/         OPC_MoveChild, 11,
/*23946*/         OPC_RecordNode, // #10 = $lwe
/*23947*/         OPC_MoveParent,
/*23948*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*23950*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*23953*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*23956*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23959*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23962*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23965*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23968*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*23971*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23974*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6144:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*23991*/       0, /*End of Scope*/
/*23992*/     /*Scope*/ 90|128,2/*346*/, /*->24340*/
/*23994*/       OPC_CheckChild0Integer, 114|128,47/*6130*/, 
/*23997*/       OPC_RecordChild1, // #0 = $addr
/*23998*/       OPC_Scope, 67, /*->24067*/ // 5 children in Scope
/*24000*/         OPC_CheckChild1Type, MVT::i32,
/*24002*/         OPC_RecordChild2, // #1 = $rsrc
/*24003*/         OPC_RecordChild3, // #2 = $sampler
/*24004*/         OPC_RecordChild4, // #3 = $dmask
/*24005*/         OPC_RecordChild5, // #4 = $unorm
/*24006*/         OPC_RecordChild6, // #5 = $r128
/*24007*/         OPC_RecordChild7, // #6 = $da
/*24008*/         OPC_MoveChild, 8,
/*24010*/         OPC_RecordNode, // #7 = $glc
/*24011*/         OPC_MoveParent,
/*24012*/         OPC_MoveChild, 9,
/*24014*/         OPC_RecordNode, // #8 = $slc
/*24015*/         OPC_MoveParent,
/*24016*/         OPC_MoveChild, 10,
/*24018*/         OPC_RecordNode, // #9 = $tfe
/*24019*/         OPC_MoveParent,
/*24020*/         OPC_MoveChild, 11,
/*24022*/         OPC_RecordNode, // #10 = $lwe
/*24023*/         OPC_MoveParent,
/*24024*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*24026*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*24029*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24032*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24035*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24038*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24041*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24044*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24047*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24050*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6130:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*24067*/       /*Scope*/ 67, /*->24135*/
/*24068*/         OPC_CheckChild1Type, MVT::v2i32,
/*24070*/         OPC_RecordChild2, // #1 = $rsrc
/*24071*/         OPC_RecordChild3, // #2 = $sampler
/*24072*/         OPC_RecordChild4, // #3 = $dmask
/*24073*/         OPC_RecordChild5, // #4 = $unorm
/*24074*/         OPC_RecordChild6, // #5 = $r128
/*24075*/         OPC_RecordChild7, // #6 = $da
/*24076*/         OPC_MoveChild, 8,
/*24078*/         OPC_RecordNode, // #7 = $glc
/*24079*/         OPC_MoveParent,
/*24080*/         OPC_MoveChild, 9,
/*24082*/         OPC_RecordNode, // #8 = $slc
/*24083*/         OPC_MoveParent,
/*24084*/         OPC_MoveChild, 10,
/*24086*/         OPC_RecordNode, // #9 = $tfe
/*24087*/         OPC_MoveParent,
/*24088*/         OPC_MoveChild, 11,
/*24090*/         OPC_RecordNode, // #10 = $lwe
/*24091*/         OPC_MoveParent,
/*24092*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*24094*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*24097*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24100*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24103*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24106*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24109*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24112*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24115*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24118*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6130:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*24135*/       /*Scope*/ 67, /*->24203*/
/*24136*/         OPC_CheckChild1Type, MVT::v4i32,
/*24138*/         OPC_RecordChild2, // #1 = $rsrc
/*24139*/         OPC_RecordChild3, // #2 = $sampler
/*24140*/         OPC_RecordChild4, // #3 = $dmask
/*24141*/         OPC_RecordChild5, // #4 = $unorm
/*24142*/         OPC_RecordChild6, // #5 = $r128
/*24143*/         OPC_RecordChild7, // #6 = $da
/*24144*/         OPC_MoveChild, 8,
/*24146*/         OPC_RecordNode, // #7 = $glc
/*24147*/         OPC_MoveParent,
/*24148*/         OPC_MoveChild, 9,
/*24150*/         OPC_RecordNode, // #8 = $slc
/*24151*/         OPC_MoveParent,
/*24152*/         OPC_MoveChild, 10,
/*24154*/         OPC_RecordNode, // #9 = $tfe
/*24155*/         OPC_MoveParent,
/*24156*/         OPC_MoveChild, 11,
/*24158*/         OPC_RecordNode, // #10 = $lwe
/*24159*/         OPC_MoveParent,
/*24160*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*24162*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*24165*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24168*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24171*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24174*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24177*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24180*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24183*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24186*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6130:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*24203*/       /*Scope*/ 67, /*->24271*/
/*24204*/         OPC_CheckChild1Type, MVT::v8i32,
/*24206*/         OPC_RecordChild2, // #1 = $rsrc
/*24207*/         OPC_RecordChild3, // #2 = $sampler
/*24208*/         OPC_RecordChild4, // #3 = $dmask
/*24209*/         OPC_RecordChild5, // #4 = $unorm
/*24210*/         OPC_RecordChild6, // #5 = $r128
/*24211*/         OPC_RecordChild7, // #6 = $da
/*24212*/         OPC_MoveChild, 8,
/*24214*/         OPC_RecordNode, // #7 = $glc
/*24215*/         OPC_MoveParent,
/*24216*/         OPC_MoveChild, 9,
/*24218*/         OPC_RecordNode, // #8 = $slc
/*24219*/         OPC_MoveParent,
/*24220*/         OPC_MoveChild, 10,
/*24222*/         OPC_RecordNode, // #9 = $tfe
/*24223*/         OPC_MoveParent,
/*24224*/         OPC_MoveChild, 11,
/*24226*/         OPC_RecordNode, // #10 = $lwe
/*24227*/         OPC_MoveParent,
/*24228*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*24230*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*24233*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24236*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24239*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24242*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24245*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24248*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24251*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24254*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6130:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*24271*/       /*Scope*/ 67, /*->24339*/
/*24272*/         OPC_CheckChild1Type, MVT::v16i32,
/*24274*/         OPC_RecordChild2, // #1 = $rsrc
/*24275*/         OPC_RecordChild3, // #2 = $sampler
/*24276*/         OPC_RecordChild4, // #3 = $dmask
/*24277*/         OPC_RecordChild5, // #4 = $unorm
/*24278*/         OPC_RecordChild6, // #5 = $r128
/*24279*/         OPC_RecordChild7, // #6 = $da
/*24280*/         OPC_MoveChild, 8,
/*24282*/         OPC_RecordNode, // #7 = $glc
/*24283*/         OPC_MoveParent,
/*24284*/         OPC_MoveChild, 9,
/*24286*/         OPC_RecordNode, // #8 = $slc
/*24287*/         OPC_MoveParent,
/*24288*/         OPC_MoveChild, 10,
/*24290*/         OPC_RecordNode, // #9 = $tfe
/*24291*/         OPC_MoveParent,
/*24292*/         OPC_MoveChild, 11,
/*24294*/         OPC_RecordNode, // #10 = $lwe
/*24295*/         OPC_MoveParent,
/*24296*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*24298*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*24301*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24304*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24307*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24310*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24313*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24316*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24319*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24322*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6130:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*24339*/       0, /*End of Scope*/
/*24340*/     /*Scope*/ 90|128,2/*346*/, /*->24688*/
/*24342*/       OPC_CheckChild0Integer, 115|128,47/*6131*/, 
/*24345*/       OPC_RecordChild1, // #0 = $addr
/*24346*/       OPC_Scope, 67, /*->24415*/ // 5 children in Scope
/*24348*/         OPC_CheckChild1Type, MVT::i32,
/*24350*/         OPC_RecordChild2, // #1 = $rsrc
/*24351*/         OPC_RecordChild3, // #2 = $sampler
/*24352*/         OPC_RecordChild4, // #3 = $dmask
/*24353*/         OPC_RecordChild5, // #4 = $unorm
/*24354*/         OPC_RecordChild6, // #5 = $r128
/*24355*/         OPC_RecordChild7, // #6 = $da
/*24356*/         OPC_MoveChild, 8,
/*24358*/         OPC_RecordNode, // #7 = $glc
/*24359*/         OPC_MoveParent,
/*24360*/         OPC_MoveChild, 9,
/*24362*/         OPC_RecordNode, // #8 = $slc
/*24363*/         OPC_MoveParent,
/*24364*/         OPC_MoveChild, 10,
/*24366*/         OPC_RecordNode, // #9 = $tfe
/*24367*/         OPC_MoveParent,
/*24368*/         OPC_MoveChild, 11,
/*24370*/         OPC_RecordNode, // #10 = $lwe
/*24371*/         OPC_MoveParent,
/*24372*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*24374*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*24377*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24380*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24383*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24386*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24389*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24392*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24395*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24398*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6131:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*24415*/       /*Scope*/ 67, /*->24483*/
/*24416*/         OPC_CheckChild1Type, MVT::v2i32,
/*24418*/         OPC_RecordChild2, // #1 = $rsrc
/*24419*/         OPC_RecordChild3, // #2 = $sampler
/*24420*/         OPC_RecordChild4, // #3 = $dmask
/*24421*/         OPC_RecordChild5, // #4 = $unorm
/*24422*/         OPC_RecordChild6, // #5 = $r128
/*24423*/         OPC_RecordChild7, // #6 = $da
/*24424*/         OPC_MoveChild, 8,
/*24426*/         OPC_RecordNode, // #7 = $glc
/*24427*/         OPC_MoveParent,
/*24428*/         OPC_MoveChild, 9,
/*24430*/         OPC_RecordNode, // #8 = $slc
/*24431*/         OPC_MoveParent,
/*24432*/         OPC_MoveChild, 10,
/*24434*/         OPC_RecordNode, // #9 = $tfe
/*24435*/         OPC_MoveParent,
/*24436*/         OPC_MoveChild, 11,
/*24438*/         OPC_RecordNode, // #10 = $lwe
/*24439*/         OPC_MoveParent,
/*24440*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*24442*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*24445*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24448*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24451*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24454*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24457*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24460*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24463*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24466*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6131:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*24483*/       /*Scope*/ 67, /*->24551*/
/*24484*/         OPC_CheckChild1Type, MVT::v4i32,
/*24486*/         OPC_RecordChild2, // #1 = $rsrc
/*24487*/         OPC_RecordChild3, // #2 = $sampler
/*24488*/         OPC_RecordChild4, // #3 = $dmask
/*24489*/         OPC_RecordChild5, // #4 = $unorm
/*24490*/         OPC_RecordChild6, // #5 = $r128
/*24491*/         OPC_RecordChild7, // #6 = $da
/*24492*/         OPC_MoveChild, 8,
/*24494*/         OPC_RecordNode, // #7 = $glc
/*24495*/         OPC_MoveParent,
/*24496*/         OPC_MoveChild, 9,
/*24498*/         OPC_RecordNode, // #8 = $slc
/*24499*/         OPC_MoveParent,
/*24500*/         OPC_MoveChild, 10,
/*24502*/         OPC_RecordNode, // #9 = $tfe
/*24503*/         OPC_MoveParent,
/*24504*/         OPC_MoveChild, 11,
/*24506*/         OPC_RecordNode, // #10 = $lwe
/*24507*/         OPC_MoveParent,
/*24508*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*24510*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*24513*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24516*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24519*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24522*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24525*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24528*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24531*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24534*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6131:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*24551*/       /*Scope*/ 67, /*->24619*/
/*24552*/         OPC_CheckChild1Type, MVT::v8i32,
/*24554*/         OPC_RecordChild2, // #1 = $rsrc
/*24555*/         OPC_RecordChild3, // #2 = $sampler
/*24556*/         OPC_RecordChild4, // #3 = $dmask
/*24557*/         OPC_RecordChild5, // #4 = $unorm
/*24558*/         OPC_RecordChild6, // #5 = $r128
/*24559*/         OPC_RecordChild7, // #6 = $da
/*24560*/         OPC_MoveChild, 8,
/*24562*/         OPC_RecordNode, // #7 = $glc
/*24563*/         OPC_MoveParent,
/*24564*/         OPC_MoveChild, 9,
/*24566*/         OPC_RecordNode, // #8 = $slc
/*24567*/         OPC_MoveParent,
/*24568*/         OPC_MoveChild, 10,
/*24570*/         OPC_RecordNode, // #9 = $tfe
/*24571*/         OPC_MoveParent,
/*24572*/         OPC_MoveChild, 11,
/*24574*/         OPC_RecordNode, // #10 = $lwe
/*24575*/         OPC_MoveParent,
/*24576*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*24578*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*24581*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24584*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24587*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24590*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24593*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24596*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24599*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24602*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6131:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*24619*/       /*Scope*/ 67, /*->24687*/
/*24620*/         OPC_CheckChild1Type, MVT::v16i32,
/*24622*/         OPC_RecordChild2, // #1 = $rsrc
/*24623*/         OPC_RecordChild3, // #2 = $sampler
/*24624*/         OPC_RecordChild4, // #3 = $dmask
/*24625*/         OPC_RecordChild5, // #4 = $unorm
/*24626*/         OPC_RecordChild6, // #5 = $r128
/*24627*/         OPC_RecordChild7, // #6 = $da
/*24628*/         OPC_MoveChild, 8,
/*24630*/         OPC_RecordNode, // #7 = $glc
/*24631*/         OPC_MoveParent,
/*24632*/         OPC_MoveChild, 9,
/*24634*/         OPC_RecordNode, // #8 = $slc
/*24635*/         OPC_MoveParent,
/*24636*/         OPC_MoveChild, 10,
/*24638*/         OPC_RecordNode, // #9 = $tfe
/*24639*/         OPC_MoveParent,
/*24640*/         OPC_MoveChild, 11,
/*24642*/         OPC_RecordNode, // #10 = $lwe
/*24643*/         OPC_MoveParent,
/*24644*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*24646*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*24649*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24652*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24655*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24658*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24661*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24664*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24667*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24670*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6131:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*24687*/       0, /*End of Scope*/
/*24688*/     /*Scope*/ 90|128,2/*346*/, /*->25036*/
/*24690*/       OPC_CheckChild0Integer, 2|128,48/*6146*/, 
/*24693*/       OPC_RecordChild1, // #0 = $addr
/*24694*/       OPC_Scope, 67, /*->24763*/ // 5 children in Scope
/*24696*/         OPC_CheckChild1Type, MVT::i32,
/*24698*/         OPC_RecordChild2, // #1 = $rsrc
/*24699*/         OPC_RecordChild3, // #2 = $sampler
/*24700*/         OPC_RecordChild4, // #3 = $dmask
/*24701*/         OPC_RecordChild5, // #4 = $unorm
/*24702*/         OPC_RecordChild6, // #5 = $r128
/*24703*/         OPC_RecordChild7, // #6 = $da
/*24704*/         OPC_MoveChild, 8,
/*24706*/         OPC_RecordNode, // #7 = $glc
/*24707*/         OPC_MoveParent,
/*24708*/         OPC_MoveChild, 9,
/*24710*/         OPC_RecordNode, // #8 = $slc
/*24711*/         OPC_MoveParent,
/*24712*/         OPC_MoveChild, 10,
/*24714*/         OPC_RecordNode, // #9 = $tfe
/*24715*/         OPC_MoveParent,
/*24716*/         OPC_MoveChild, 11,
/*24718*/         OPC_RecordNode, // #10 = $lwe
/*24719*/         OPC_MoveParent,
/*24720*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*24722*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*24725*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24728*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24731*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24734*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24737*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24740*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24743*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24746*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6146:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*24763*/       /*Scope*/ 67, /*->24831*/
/*24764*/         OPC_CheckChild1Type, MVT::v2i32,
/*24766*/         OPC_RecordChild2, // #1 = $rsrc
/*24767*/         OPC_RecordChild3, // #2 = $sampler
/*24768*/         OPC_RecordChild4, // #3 = $dmask
/*24769*/         OPC_RecordChild5, // #4 = $unorm
/*24770*/         OPC_RecordChild6, // #5 = $r128
/*24771*/         OPC_RecordChild7, // #6 = $da
/*24772*/         OPC_MoveChild, 8,
/*24774*/         OPC_RecordNode, // #7 = $glc
/*24775*/         OPC_MoveParent,
/*24776*/         OPC_MoveChild, 9,
/*24778*/         OPC_RecordNode, // #8 = $slc
/*24779*/         OPC_MoveParent,
/*24780*/         OPC_MoveChild, 10,
/*24782*/         OPC_RecordNode, // #9 = $tfe
/*24783*/         OPC_MoveParent,
/*24784*/         OPC_MoveChild, 11,
/*24786*/         OPC_RecordNode, // #10 = $lwe
/*24787*/         OPC_MoveParent,
/*24788*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*24790*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*24793*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24796*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24799*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24802*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24805*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24808*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24811*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24814*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6146:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*24831*/       /*Scope*/ 67, /*->24899*/
/*24832*/         OPC_CheckChild1Type, MVT::v4i32,
/*24834*/         OPC_RecordChild2, // #1 = $rsrc
/*24835*/         OPC_RecordChild3, // #2 = $sampler
/*24836*/         OPC_RecordChild4, // #3 = $dmask
/*24837*/         OPC_RecordChild5, // #4 = $unorm
/*24838*/         OPC_RecordChild6, // #5 = $r128
/*24839*/         OPC_RecordChild7, // #6 = $da
/*24840*/         OPC_MoveChild, 8,
/*24842*/         OPC_RecordNode, // #7 = $glc
/*24843*/         OPC_MoveParent,
/*24844*/         OPC_MoveChild, 9,
/*24846*/         OPC_RecordNode, // #8 = $slc
/*24847*/         OPC_MoveParent,
/*24848*/         OPC_MoveChild, 10,
/*24850*/         OPC_RecordNode, // #9 = $tfe
/*24851*/         OPC_MoveParent,
/*24852*/         OPC_MoveChild, 11,
/*24854*/         OPC_RecordNode, // #10 = $lwe
/*24855*/         OPC_MoveParent,
/*24856*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*24858*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*24861*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24864*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24867*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24870*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24873*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24876*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24879*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24882*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6146:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*24899*/       /*Scope*/ 67, /*->24967*/
/*24900*/         OPC_CheckChild1Type, MVT::v8i32,
/*24902*/         OPC_RecordChild2, // #1 = $rsrc
/*24903*/         OPC_RecordChild3, // #2 = $sampler
/*24904*/         OPC_RecordChild4, // #3 = $dmask
/*24905*/         OPC_RecordChild5, // #4 = $unorm
/*24906*/         OPC_RecordChild6, // #5 = $r128
/*24907*/         OPC_RecordChild7, // #6 = $da
/*24908*/         OPC_MoveChild, 8,
/*24910*/         OPC_RecordNode, // #7 = $glc
/*24911*/         OPC_MoveParent,
/*24912*/         OPC_MoveChild, 9,
/*24914*/         OPC_RecordNode, // #8 = $slc
/*24915*/         OPC_MoveParent,
/*24916*/         OPC_MoveChild, 10,
/*24918*/         OPC_RecordNode, // #9 = $tfe
/*24919*/         OPC_MoveParent,
/*24920*/         OPC_MoveChild, 11,
/*24922*/         OPC_RecordNode, // #10 = $lwe
/*24923*/         OPC_MoveParent,
/*24924*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*24926*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*24929*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24932*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24935*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24938*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24941*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24944*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24947*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24950*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6146:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*24967*/       /*Scope*/ 67, /*->25035*/
/*24968*/         OPC_CheckChild1Type, MVT::v16i32,
/*24970*/         OPC_RecordChild2, // #1 = $rsrc
/*24971*/         OPC_RecordChild3, // #2 = $sampler
/*24972*/         OPC_RecordChild4, // #3 = $dmask
/*24973*/         OPC_RecordChild5, // #4 = $unorm
/*24974*/         OPC_RecordChild6, // #5 = $r128
/*24975*/         OPC_RecordChild7, // #6 = $da
/*24976*/         OPC_MoveChild, 8,
/*24978*/         OPC_RecordNode, // #7 = $glc
/*24979*/         OPC_MoveParent,
/*24980*/         OPC_MoveChild, 9,
/*24982*/         OPC_RecordNode, // #8 = $slc
/*24983*/         OPC_MoveParent,
/*24984*/         OPC_MoveChild, 10,
/*24986*/         OPC_RecordNode, // #9 = $tfe
/*24987*/         OPC_MoveParent,
/*24988*/         OPC_MoveChild, 11,
/*24990*/         OPC_RecordNode, // #10 = $lwe
/*24991*/         OPC_MoveParent,
/*24992*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*24994*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*24997*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25000*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25003*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25006*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25009*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25012*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25015*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25018*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6146:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*25035*/       0, /*End of Scope*/
/*25036*/     /*Scope*/ 90|128,2/*346*/, /*->25384*/
/*25038*/       OPC_CheckChild0Integer, 118|128,47/*6134*/, 
/*25041*/       OPC_RecordChild1, // #0 = $addr
/*25042*/       OPC_Scope, 67, /*->25111*/ // 5 children in Scope
/*25044*/         OPC_CheckChild1Type, MVT::i32,
/*25046*/         OPC_RecordChild2, // #1 = $rsrc
/*25047*/         OPC_RecordChild3, // #2 = $sampler
/*25048*/         OPC_RecordChild4, // #3 = $dmask
/*25049*/         OPC_RecordChild5, // #4 = $unorm
/*25050*/         OPC_RecordChild6, // #5 = $r128
/*25051*/         OPC_RecordChild7, // #6 = $da
/*25052*/         OPC_MoveChild, 8,
/*25054*/         OPC_RecordNode, // #7 = $glc
/*25055*/         OPC_MoveParent,
/*25056*/         OPC_MoveChild, 9,
/*25058*/         OPC_RecordNode, // #8 = $slc
/*25059*/         OPC_MoveParent,
/*25060*/         OPC_MoveChild, 10,
/*25062*/         OPC_RecordNode, // #9 = $tfe
/*25063*/         OPC_MoveParent,
/*25064*/         OPC_MoveChild, 11,
/*25066*/         OPC_RecordNode, // #10 = $lwe
/*25067*/         OPC_MoveParent,
/*25068*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25070*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*25073*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25076*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25079*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25082*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25085*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25088*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25091*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25094*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6134:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*25111*/       /*Scope*/ 67, /*->25179*/
/*25112*/         OPC_CheckChild1Type, MVT::v2i32,
/*25114*/         OPC_RecordChild2, // #1 = $rsrc
/*25115*/         OPC_RecordChild3, // #2 = $sampler
/*25116*/         OPC_RecordChild4, // #3 = $dmask
/*25117*/         OPC_RecordChild5, // #4 = $unorm
/*25118*/         OPC_RecordChild6, // #5 = $r128
/*25119*/         OPC_RecordChild7, // #6 = $da
/*25120*/         OPC_MoveChild, 8,
/*25122*/         OPC_RecordNode, // #7 = $glc
/*25123*/         OPC_MoveParent,
/*25124*/         OPC_MoveChild, 9,
/*25126*/         OPC_RecordNode, // #8 = $slc
/*25127*/         OPC_MoveParent,
/*25128*/         OPC_MoveChild, 10,
/*25130*/         OPC_RecordNode, // #9 = $tfe
/*25131*/         OPC_MoveParent,
/*25132*/         OPC_MoveChild, 11,
/*25134*/         OPC_RecordNode, // #10 = $lwe
/*25135*/         OPC_MoveParent,
/*25136*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25138*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*25141*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25144*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25147*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25150*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25153*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25156*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25159*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25162*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6134:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*25179*/       /*Scope*/ 67, /*->25247*/
/*25180*/         OPC_CheckChild1Type, MVT::v4i32,
/*25182*/         OPC_RecordChild2, // #1 = $rsrc
/*25183*/         OPC_RecordChild3, // #2 = $sampler
/*25184*/         OPC_RecordChild4, // #3 = $dmask
/*25185*/         OPC_RecordChild5, // #4 = $unorm
/*25186*/         OPC_RecordChild6, // #5 = $r128
/*25187*/         OPC_RecordChild7, // #6 = $da
/*25188*/         OPC_MoveChild, 8,
/*25190*/         OPC_RecordNode, // #7 = $glc
/*25191*/         OPC_MoveParent,
/*25192*/         OPC_MoveChild, 9,
/*25194*/         OPC_RecordNode, // #8 = $slc
/*25195*/         OPC_MoveParent,
/*25196*/         OPC_MoveChild, 10,
/*25198*/         OPC_RecordNode, // #9 = $tfe
/*25199*/         OPC_MoveParent,
/*25200*/         OPC_MoveChild, 11,
/*25202*/         OPC_RecordNode, // #10 = $lwe
/*25203*/         OPC_MoveParent,
/*25204*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25206*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*25209*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25212*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25215*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25218*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25221*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25224*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25227*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25230*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6134:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*25247*/       /*Scope*/ 67, /*->25315*/
/*25248*/         OPC_CheckChild1Type, MVT::v8i32,
/*25250*/         OPC_RecordChild2, // #1 = $rsrc
/*25251*/         OPC_RecordChild3, // #2 = $sampler
/*25252*/         OPC_RecordChild4, // #3 = $dmask
/*25253*/         OPC_RecordChild5, // #4 = $unorm
/*25254*/         OPC_RecordChild6, // #5 = $r128
/*25255*/         OPC_RecordChild7, // #6 = $da
/*25256*/         OPC_MoveChild, 8,
/*25258*/         OPC_RecordNode, // #7 = $glc
/*25259*/         OPC_MoveParent,
/*25260*/         OPC_MoveChild, 9,
/*25262*/         OPC_RecordNode, // #8 = $slc
/*25263*/         OPC_MoveParent,
/*25264*/         OPC_MoveChild, 10,
/*25266*/         OPC_RecordNode, // #9 = $tfe
/*25267*/         OPC_MoveParent,
/*25268*/         OPC_MoveChild, 11,
/*25270*/         OPC_RecordNode, // #10 = $lwe
/*25271*/         OPC_MoveParent,
/*25272*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25274*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*25277*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25280*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25283*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25286*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25289*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25292*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25295*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25298*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6134:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*25315*/       /*Scope*/ 67, /*->25383*/
/*25316*/         OPC_CheckChild1Type, MVT::v16i32,
/*25318*/         OPC_RecordChild2, // #1 = $rsrc
/*25319*/         OPC_RecordChild3, // #2 = $sampler
/*25320*/         OPC_RecordChild4, // #3 = $dmask
/*25321*/         OPC_RecordChild5, // #4 = $unorm
/*25322*/         OPC_RecordChild6, // #5 = $r128
/*25323*/         OPC_RecordChild7, // #6 = $da
/*25324*/         OPC_MoveChild, 8,
/*25326*/         OPC_RecordNode, // #7 = $glc
/*25327*/         OPC_MoveParent,
/*25328*/         OPC_MoveChild, 9,
/*25330*/         OPC_RecordNode, // #8 = $slc
/*25331*/         OPC_MoveParent,
/*25332*/         OPC_MoveChild, 10,
/*25334*/         OPC_RecordNode, // #9 = $tfe
/*25335*/         OPC_MoveParent,
/*25336*/         OPC_MoveChild, 11,
/*25338*/         OPC_RecordNode, // #10 = $lwe
/*25339*/         OPC_MoveParent,
/*25340*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25342*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*25345*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25348*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25351*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25354*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25357*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25360*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25363*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25366*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6134:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*25383*/       0, /*End of Scope*/
/*25384*/     /*Scope*/ 90|128,2/*346*/, /*->25732*/
/*25386*/       OPC_CheckChild0Integer, 119|128,47/*6135*/, 
/*25389*/       OPC_RecordChild1, // #0 = $addr
/*25390*/       OPC_Scope, 67, /*->25459*/ // 5 children in Scope
/*25392*/         OPC_CheckChild1Type, MVT::i32,
/*25394*/         OPC_RecordChild2, // #1 = $rsrc
/*25395*/         OPC_RecordChild3, // #2 = $sampler
/*25396*/         OPC_RecordChild4, // #3 = $dmask
/*25397*/         OPC_RecordChild5, // #4 = $unorm
/*25398*/         OPC_RecordChild6, // #5 = $r128
/*25399*/         OPC_RecordChild7, // #6 = $da
/*25400*/         OPC_MoveChild, 8,
/*25402*/         OPC_RecordNode, // #7 = $glc
/*25403*/         OPC_MoveParent,
/*25404*/         OPC_MoveChild, 9,
/*25406*/         OPC_RecordNode, // #8 = $slc
/*25407*/         OPC_MoveParent,
/*25408*/         OPC_MoveChild, 10,
/*25410*/         OPC_RecordNode, // #9 = $tfe
/*25411*/         OPC_MoveParent,
/*25412*/         OPC_MoveChild, 11,
/*25414*/         OPC_RecordNode, // #10 = $lwe
/*25415*/         OPC_MoveParent,
/*25416*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25418*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*25421*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25424*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25427*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25430*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25433*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25436*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25439*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25442*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6135:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*25459*/       /*Scope*/ 67, /*->25527*/
/*25460*/         OPC_CheckChild1Type, MVT::v2i32,
/*25462*/         OPC_RecordChild2, // #1 = $rsrc
/*25463*/         OPC_RecordChild3, // #2 = $sampler
/*25464*/         OPC_RecordChild4, // #3 = $dmask
/*25465*/         OPC_RecordChild5, // #4 = $unorm
/*25466*/         OPC_RecordChild6, // #5 = $r128
/*25467*/         OPC_RecordChild7, // #6 = $da
/*25468*/         OPC_MoveChild, 8,
/*25470*/         OPC_RecordNode, // #7 = $glc
/*25471*/         OPC_MoveParent,
/*25472*/         OPC_MoveChild, 9,
/*25474*/         OPC_RecordNode, // #8 = $slc
/*25475*/         OPC_MoveParent,
/*25476*/         OPC_MoveChild, 10,
/*25478*/         OPC_RecordNode, // #9 = $tfe
/*25479*/         OPC_MoveParent,
/*25480*/         OPC_MoveChild, 11,
/*25482*/         OPC_RecordNode, // #10 = $lwe
/*25483*/         OPC_MoveParent,
/*25484*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25486*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*25489*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25492*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25495*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25498*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25501*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25504*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25507*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25510*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6135:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*25527*/       /*Scope*/ 67, /*->25595*/
/*25528*/         OPC_CheckChild1Type, MVT::v4i32,
/*25530*/         OPC_RecordChild2, // #1 = $rsrc
/*25531*/         OPC_RecordChild3, // #2 = $sampler
/*25532*/         OPC_RecordChild4, // #3 = $dmask
/*25533*/         OPC_RecordChild5, // #4 = $unorm
/*25534*/         OPC_RecordChild6, // #5 = $r128
/*25535*/         OPC_RecordChild7, // #6 = $da
/*25536*/         OPC_MoveChild, 8,
/*25538*/         OPC_RecordNode, // #7 = $glc
/*25539*/         OPC_MoveParent,
/*25540*/         OPC_MoveChild, 9,
/*25542*/         OPC_RecordNode, // #8 = $slc
/*25543*/         OPC_MoveParent,
/*25544*/         OPC_MoveChild, 10,
/*25546*/         OPC_RecordNode, // #9 = $tfe
/*25547*/         OPC_MoveParent,
/*25548*/         OPC_MoveChild, 11,
/*25550*/         OPC_RecordNode, // #10 = $lwe
/*25551*/         OPC_MoveParent,
/*25552*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25554*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*25557*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25560*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25563*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25566*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25569*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25572*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25575*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25578*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6135:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*25595*/       /*Scope*/ 67, /*->25663*/
/*25596*/         OPC_CheckChild1Type, MVT::v8i32,
/*25598*/         OPC_RecordChild2, // #1 = $rsrc
/*25599*/         OPC_RecordChild3, // #2 = $sampler
/*25600*/         OPC_RecordChild4, // #3 = $dmask
/*25601*/         OPC_RecordChild5, // #4 = $unorm
/*25602*/         OPC_RecordChild6, // #5 = $r128
/*25603*/         OPC_RecordChild7, // #6 = $da
/*25604*/         OPC_MoveChild, 8,
/*25606*/         OPC_RecordNode, // #7 = $glc
/*25607*/         OPC_MoveParent,
/*25608*/         OPC_MoveChild, 9,
/*25610*/         OPC_RecordNode, // #8 = $slc
/*25611*/         OPC_MoveParent,
/*25612*/         OPC_MoveChild, 10,
/*25614*/         OPC_RecordNode, // #9 = $tfe
/*25615*/         OPC_MoveParent,
/*25616*/         OPC_MoveChild, 11,
/*25618*/         OPC_RecordNode, // #10 = $lwe
/*25619*/         OPC_MoveParent,
/*25620*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25622*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*25625*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25628*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25631*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25634*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25637*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25640*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25643*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25646*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6135:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*25663*/       /*Scope*/ 67, /*->25731*/
/*25664*/         OPC_CheckChild1Type, MVT::v16i32,
/*25666*/         OPC_RecordChild2, // #1 = $rsrc
/*25667*/         OPC_RecordChild3, // #2 = $sampler
/*25668*/         OPC_RecordChild4, // #3 = $dmask
/*25669*/         OPC_RecordChild5, // #4 = $unorm
/*25670*/         OPC_RecordChild6, // #5 = $r128
/*25671*/         OPC_RecordChild7, // #6 = $da
/*25672*/         OPC_MoveChild, 8,
/*25674*/         OPC_RecordNode, // #7 = $glc
/*25675*/         OPC_MoveParent,
/*25676*/         OPC_MoveChild, 9,
/*25678*/         OPC_RecordNode, // #8 = $slc
/*25679*/         OPC_MoveParent,
/*25680*/         OPC_MoveChild, 10,
/*25682*/         OPC_RecordNode, // #9 = $tfe
/*25683*/         OPC_MoveParent,
/*25684*/         OPC_MoveChild, 11,
/*25686*/         OPC_RecordNode, // #10 = $lwe
/*25687*/         OPC_MoveParent,
/*25688*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25690*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*25693*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25696*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25699*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25702*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25705*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25708*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25711*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25714*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6135:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*25731*/       0, /*End of Scope*/
/*25732*/     /*Scope*/ 90|128,2/*346*/, /*->26080*/
/*25734*/       OPC_CheckChild0Integer, 19|128,48/*6163*/, 
/*25737*/       OPC_RecordChild1, // #0 = $addr
/*25738*/       OPC_Scope, 67, /*->25807*/ // 5 children in Scope
/*25740*/         OPC_CheckChild1Type, MVT::i32,
/*25742*/         OPC_RecordChild2, // #1 = $rsrc
/*25743*/         OPC_RecordChild3, // #2 = $sampler
/*25744*/         OPC_RecordChild4, // #3 = $dmask
/*25745*/         OPC_RecordChild5, // #4 = $unorm
/*25746*/         OPC_RecordChild6, // #5 = $r128
/*25747*/         OPC_RecordChild7, // #6 = $da
/*25748*/         OPC_MoveChild, 8,
/*25750*/         OPC_RecordNode, // #7 = $glc
/*25751*/         OPC_MoveParent,
/*25752*/         OPC_MoveChild, 9,
/*25754*/         OPC_RecordNode, // #8 = $slc
/*25755*/         OPC_MoveParent,
/*25756*/         OPC_MoveChild, 10,
/*25758*/         OPC_RecordNode, // #9 = $tfe
/*25759*/         OPC_MoveParent,
/*25760*/         OPC_MoveChild, 11,
/*25762*/         OPC_RecordNode, // #10 = $lwe
/*25763*/         OPC_MoveParent,
/*25764*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25766*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*25769*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25772*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25775*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25778*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25781*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25784*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25787*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25790*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6163:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*25807*/       /*Scope*/ 67, /*->25875*/
/*25808*/         OPC_CheckChild1Type, MVT::v2i32,
/*25810*/         OPC_RecordChild2, // #1 = $rsrc
/*25811*/         OPC_RecordChild3, // #2 = $sampler
/*25812*/         OPC_RecordChild4, // #3 = $dmask
/*25813*/         OPC_RecordChild5, // #4 = $unorm
/*25814*/         OPC_RecordChild6, // #5 = $r128
/*25815*/         OPC_RecordChild7, // #6 = $da
/*25816*/         OPC_MoveChild, 8,
/*25818*/         OPC_RecordNode, // #7 = $glc
/*25819*/         OPC_MoveParent,
/*25820*/         OPC_MoveChild, 9,
/*25822*/         OPC_RecordNode, // #8 = $slc
/*25823*/         OPC_MoveParent,
/*25824*/         OPC_MoveChild, 10,
/*25826*/         OPC_RecordNode, // #9 = $tfe
/*25827*/         OPC_MoveParent,
/*25828*/         OPC_MoveChild, 11,
/*25830*/         OPC_RecordNode, // #10 = $lwe
/*25831*/         OPC_MoveParent,
/*25832*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25834*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*25837*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25840*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25843*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25846*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25849*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25852*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25855*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25858*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6163:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*25875*/       /*Scope*/ 67, /*->25943*/
/*25876*/         OPC_CheckChild1Type, MVT::v4i32,
/*25878*/         OPC_RecordChild2, // #1 = $rsrc
/*25879*/         OPC_RecordChild3, // #2 = $sampler
/*25880*/         OPC_RecordChild4, // #3 = $dmask
/*25881*/         OPC_RecordChild5, // #4 = $unorm
/*25882*/         OPC_RecordChild6, // #5 = $r128
/*25883*/         OPC_RecordChild7, // #6 = $da
/*25884*/         OPC_MoveChild, 8,
/*25886*/         OPC_RecordNode, // #7 = $glc
/*25887*/         OPC_MoveParent,
/*25888*/         OPC_MoveChild, 9,
/*25890*/         OPC_RecordNode, // #8 = $slc
/*25891*/         OPC_MoveParent,
/*25892*/         OPC_MoveChild, 10,
/*25894*/         OPC_RecordNode, // #9 = $tfe
/*25895*/         OPC_MoveParent,
/*25896*/         OPC_MoveChild, 11,
/*25898*/         OPC_RecordNode, // #10 = $lwe
/*25899*/         OPC_MoveParent,
/*25900*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25902*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*25905*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25908*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25911*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25914*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25917*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25920*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25923*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25926*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6163:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*25943*/       /*Scope*/ 67, /*->26011*/
/*25944*/         OPC_CheckChild1Type, MVT::v8i32,
/*25946*/         OPC_RecordChild2, // #1 = $rsrc
/*25947*/         OPC_RecordChild3, // #2 = $sampler
/*25948*/         OPC_RecordChild4, // #3 = $dmask
/*25949*/         OPC_RecordChild5, // #4 = $unorm
/*25950*/         OPC_RecordChild6, // #5 = $r128
/*25951*/         OPC_RecordChild7, // #6 = $da
/*25952*/         OPC_MoveChild, 8,
/*25954*/         OPC_RecordNode, // #7 = $glc
/*25955*/         OPC_MoveParent,
/*25956*/         OPC_MoveChild, 9,
/*25958*/         OPC_RecordNode, // #8 = $slc
/*25959*/         OPC_MoveParent,
/*25960*/         OPC_MoveChild, 10,
/*25962*/         OPC_RecordNode, // #9 = $tfe
/*25963*/         OPC_MoveParent,
/*25964*/         OPC_MoveChild, 11,
/*25966*/         OPC_RecordNode, // #10 = $lwe
/*25967*/         OPC_MoveParent,
/*25968*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25970*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*25973*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25976*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25979*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25982*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25985*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25988*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25991*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25994*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6163:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*26011*/       /*Scope*/ 67, /*->26079*/
/*26012*/         OPC_CheckChild1Type, MVT::v16i32,
/*26014*/         OPC_RecordChild2, // #1 = $rsrc
/*26015*/         OPC_RecordChild3, // #2 = $sampler
/*26016*/         OPC_RecordChild4, // #3 = $dmask
/*26017*/         OPC_RecordChild5, // #4 = $unorm
/*26018*/         OPC_RecordChild6, // #5 = $r128
/*26019*/         OPC_RecordChild7, // #6 = $da
/*26020*/         OPC_MoveChild, 8,
/*26022*/         OPC_RecordNode, // #7 = $glc
/*26023*/         OPC_MoveParent,
/*26024*/         OPC_MoveChild, 9,
/*26026*/         OPC_RecordNode, // #8 = $slc
/*26027*/         OPC_MoveParent,
/*26028*/         OPC_MoveChild, 10,
/*26030*/         OPC_RecordNode, // #9 = $tfe
/*26031*/         OPC_MoveParent,
/*26032*/         OPC_MoveChild, 11,
/*26034*/         OPC_RecordNode, // #10 = $lwe
/*26035*/         OPC_MoveParent,
/*26036*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*26038*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*26041*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26044*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26047*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26050*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26053*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26056*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26059*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26062*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6163:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*26079*/       0, /*End of Scope*/
/*26080*/     /*Scope*/ 90|128,2/*346*/, /*->26428*/
/*26082*/       OPC_CheckChild0Integer, 10|128,48/*6154*/, 
/*26085*/       OPC_RecordChild1, // #0 = $addr
/*26086*/       OPC_Scope, 67, /*->26155*/ // 5 children in Scope
/*26088*/         OPC_CheckChild1Type, MVT::i32,
/*26090*/         OPC_RecordChild2, // #1 = $rsrc
/*26091*/         OPC_RecordChild3, // #2 = $sampler
/*26092*/         OPC_RecordChild4, // #3 = $dmask
/*26093*/         OPC_RecordChild5, // #4 = $unorm
/*26094*/         OPC_RecordChild6, // #5 = $r128
/*26095*/         OPC_RecordChild7, // #6 = $da
/*26096*/         OPC_MoveChild, 8,
/*26098*/         OPC_RecordNode, // #7 = $glc
/*26099*/         OPC_MoveParent,
/*26100*/         OPC_MoveChild, 9,
/*26102*/         OPC_RecordNode, // #8 = $slc
/*26103*/         OPC_MoveParent,
/*26104*/         OPC_MoveChild, 10,
/*26106*/         OPC_RecordNode, // #9 = $tfe
/*26107*/         OPC_MoveParent,
/*26108*/         OPC_MoveChild, 11,
/*26110*/         OPC_RecordNode, // #10 = $lwe
/*26111*/         OPC_MoveParent,
/*26112*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*26114*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*26117*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26120*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26123*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26126*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26129*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26132*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26135*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26138*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6154:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*26155*/       /*Scope*/ 67, /*->26223*/
/*26156*/         OPC_CheckChild1Type, MVT::v2i32,
/*26158*/         OPC_RecordChild2, // #1 = $rsrc
/*26159*/         OPC_RecordChild3, // #2 = $sampler
/*26160*/         OPC_RecordChild4, // #3 = $dmask
/*26161*/         OPC_RecordChild5, // #4 = $unorm
/*26162*/         OPC_RecordChild6, // #5 = $r128
/*26163*/         OPC_RecordChild7, // #6 = $da
/*26164*/         OPC_MoveChild, 8,
/*26166*/         OPC_RecordNode, // #7 = $glc
/*26167*/         OPC_MoveParent,
/*26168*/         OPC_MoveChild, 9,
/*26170*/         OPC_RecordNode, // #8 = $slc
/*26171*/         OPC_MoveParent,
/*26172*/         OPC_MoveChild, 10,
/*26174*/         OPC_RecordNode, // #9 = $tfe
/*26175*/         OPC_MoveParent,
/*26176*/         OPC_MoveChild, 11,
/*26178*/         OPC_RecordNode, // #10 = $lwe
/*26179*/         OPC_MoveParent,
/*26180*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*26182*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*26185*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26188*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26191*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26194*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26197*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26200*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26203*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26206*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6154:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*26223*/       /*Scope*/ 67, /*->26291*/
/*26224*/         OPC_CheckChild1Type, MVT::v4i32,
/*26226*/         OPC_RecordChild2, // #1 = $rsrc
/*26227*/         OPC_RecordChild3, // #2 = $sampler
/*26228*/         OPC_RecordChild4, // #3 = $dmask
/*26229*/         OPC_RecordChild5, // #4 = $unorm
/*26230*/         OPC_RecordChild6, // #5 = $r128
/*26231*/         OPC_RecordChild7, // #6 = $da
/*26232*/         OPC_MoveChild, 8,
/*26234*/         OPC_RecordNode, // #7 = $glc
/*26235*/         OPC_MoveParent,
/*26236*/         OPC_MoveChild, 9,
/*26238*/         OPC_RecordNode, // #8 = $slc
/*26239*/         OPC_MoveParent,
/*26240*/         OPC_MoveChild, 10,
/*26242*/         OPC_RecordNode, // #9 = $tfe
/*26243*/         OPC_MoveParent,
/*26244*/         OPC_MoveChild, 11,
/*26246*/         OPC_RecordNode, // #10 = $lwe
/*26247*/         OPC_MoveParent,
/*26248*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*26250*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*26253*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26256*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26259*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26262*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26265*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26268*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26271*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26274*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6154:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*26291*/       /*Scope*/ 67, /*->26359*/
/*26292*/         OPC_CheckChild1Type, MVT::v8i32,
/*26294*/         OPC_RecordChild2, // #1 = $rsrc
/*26295*/         OPC_RecordChild3, // #2 = $sampler
/*26296*/         OPC_RecordChild4, // #3 = $dmask
/*26297*/         OPC_RecordChild5, // #4 = $unorm
/*26298*/         OPC_RecordChild6, // #5 = $r128
/*26299*/         OPC_RecordChild7, // #6 = $da
/*26300*/         OPC_MoveChild, 8,
/*26302*/         OPC_RecordNode, // #7 = $glc
/*26303*/         OPC_MoveParent,
/*26304*/         OPC_MoveChild, 9,
/*26306*/         OPC_RecordNode, // #8 = $slc
/*26307*/         OPC_MoveParent,
/*26308*/         OPC_MoveChild, 10,
/*26310*/         OPC_RecordNode, // #9 = $tfe
/*26311*/         OPC_MoveParent,
/*26312*/         OPC_MoveChild, 11,
/*26314*/         OPC_RecordNode, // #10 = $lwe
/*26315*/         OPC_MoveParent,
/*26316*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*26318*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*26321*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26324*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26327*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26330*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26333*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26336*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26339*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26342*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6154:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*26359*/       /*Scope*/ 67, /*->26427*/
/*26360*/         OPC_CheckChild1Type, MVT::v16i32,
/*26362*/         OPC_RecordChild2, // #1 = $rsrc
/*26363*/         OPC_RecordChild3, // #2 = $sampler
/*26364*/         OPC_RecordChild4, // #3 = $dmask
/*26365*/         OPC_RecordChild5, // #4 = $unorm
/*26366*/         OPC_RecordChild6, // #5 = $r128
/*26367*/         OPC_RecordChild7, // #6 = $da
/*26368*/         OPC_MoveChild, 8,
/*26370*/         OPC_RecordNode, // #7 = $glc
/*26371*/         OPC_MoveParent,
/*26372*/         OPC_MoveChild, 9,
/*26374*/         OPC_RecordNode, // #8 = $slc
/*26375*/         OPC_MoveParent,
/*26376*/         OPC_MoveChild, 10,
/*26378*/         OPC_RecordNode, // #9 = $tfe
/*26379*/         OPC_MoveParent,
/*26380*/         OPC_MoveChild, 11,
/*26382*/         OPC_RecordNode, // #10 = $lwe
/*26383*/         OPC_MoveParent,
/*26384*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*26386*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*26389*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26392*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26395*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26398*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26401*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26404*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26407*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26410*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6154:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*26427*/       0, /*End of Scope*/
/*26428*/     /*Scope*/ 90|128,2/*346*/, /*->26776*/
/*26430*/       OPC_CheckChild0Integer, 14|128,48/*6158*/, 
/*26433*/       OPC_RecordChild1, // #0 = $addr
/*26434*/       OPC_Scope, 67, /*->26503*/ // 5 children in Scope
/*26436*/         OPC_CheckChild1Type, MVT::i32,
/*26438*/         OPC_RecordChild2, // #1 = $rsrc
/*26439*/         OPC_RecordChild3, // #2 = $sampler
/*26440*/         OPC_RecordChild4, // #3 = $dmask
/*26441*/         OPC_RecordChild5, // #4 = $unorm
/*26442*/         OPC_RecordChild6, // #5 = $r128
/*26443*/         OPC_RecordChild7, // #6 = $da
/*26444*/         OPC_MoveChild, 8,
/*26446*/         OPC_RecordNode, // #7 = $glc
/*26447*/         OPC_MoveParent,
/*26448*/         OPC_MoveChild, 9,
/*26450*/         OPC_RecordNode, // #8 = $slc
/*26451*/         OPC_MoveParent,
/*26452*/         OPC_MoveChild, 10,
/*26454*/         OPC_RecordNode, // #9 = $tfe
/*26455*/         OPC_MoveParent,
/*26456*/         OPC_MoveChild, 11,
/*26458*/         OPC_RecordNode, // #10 = $lwe
/*26459*/         OPC_MoveParent,
/*26460*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*26462*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*26465*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26468*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26471*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26474*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26477*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26480*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26483*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26486*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6158:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*26503*/       /*Scope*/ 67, /*->26571*/
/*26504*/         OPC_CheckChild1Type, MVT::v2i32,
/*26506*/         OPC_RecordChild2, // #1 = $rsrc
/*26507*/         OPC_RecordChild3, // #2 = $sampler
/*26508*/         OPC_RecordChild4, // #3 = $dmask
/*26509*/         OPC_RecordChild5, // #4 = $unorm
/*26510*/         OPC_RecordChild6, // #5 = $r128
/*26511*/         OPC_RecordChild7, // #6 = $da
/*26512*/         OPC_MoveChild, 8,
/*26514*/         OPC_RecordNode, // #7 = $glc
/*26515*/         OPC_MoveParent,
/*26516*/         OPC_MoveChild, 9,
/*26518*/         OPC_RecordNode, // #8 = $slc
/*26519*/         OPC_MoveParent,
/*26520*/         OPC_MoveChild, 10,
/*26522*/         OPC_RecordNode, // #9 = $tfe
/*26523*/         OPC_MoveParent,
/*26524*/         OPC_MoveChild, 11,
/*26526*/         OPC_RecordNode, // #10 = $lwe
/*26527*/         OPC_MoveParent,
/*26528*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*26530*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*26533*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26536*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26539*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26542*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26545*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26548*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26551*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26554*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6158:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*26571*/       /*Scope*/ 67, /*->26639*/
/*26572*/         OPC_CheckChild1Type, MVT::v4i32,
/*26574*/         OPC_RecordChild2, // #1 = $rsrc
/*26575*/         OPC_RecordChild3, // #2 = $sampler
/*26576*/         OPC_RecordChild4, // #3 = $dmask
/*26577*/         OPC_RecordChild5, // #4 = $unorm
/*26578*/         OPC_RecordChild6, // #5 = $r128
/*26579*/         OPC_RecordChild7, // #6 = $da
/*26580*/         OPC_MoveChild, 8,
/*26582*/         OPC_RecordNode, // #7 = $glc
/*26583*/         OPC_MoveParent,
/*26584*/         OPC_MoveChild, 9,
/*26586*/         OPC_RecordNode, // #8 = $slc
/*26587*/         OPC_MoveParent,
/*26588*/         OPC_MoveChild, 10,
/*26590*/         OPC_RecordNode, // #9 = $tfe
/*26591*/         OPC_MoveParent,
/*26592*/         OPC_MoveChild, 11,
/*26594*/         OPC_RecordNode, // #10 = $lwe
/*26595*/         OPC_MoveParent,
/*26596*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*26598*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*26601*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26604*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26607*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26610*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26613*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26616*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26619*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26622*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6158:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*26639*/       /*Scope*/ 67, /*->26707*/
/*26640*/         OPC_CheckChild1Type, MVT::v8i32,
/*26642*/         OPC_RecordChild2, // #1 = $rsrc
/*26643*/         OPC_RecordChild3, // #2 = $sampler
/*26644*/         OPC_RecordChild4, // #3 = $dmask
/*26645*/         OPC_RecordChild5, // #4 = $unorm
/*26646*/         OPC_RecordChild6, // #5 = $r128
/*26647*/         OPC_RecordChild7, // #6 = $da
/*26648*/         OPC_MoveChild, 8,
/*26650*/         OPC_RecordNode, // #7 = $glc
/*26651*/         OPC_MoveParent,
/*26652*/         OPC_MoveChild, 9,
/*26654*/         OPC_RecordNode, // #8 = $slc
/*26655*/         OPC_MoveParent,
/*26656*/         OPC_MoveChild, 10,
/*26658*/         OPC_RecordNode, // #9 = $tfe
/*26659*/         OPC_MoveParent,
/*26660*/         OPC_MoveChild, 11,
/*26662*/         OPC_RecordNode, // #10 = $lwe
/*26663*/         OPC_MoveParent,
/*26664*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*26666*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*26669*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26672*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26675*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26678*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26681*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26684*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26687*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26690*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6158:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*26707*/       /*Scope*/ 67, /*->26775*/
/*26708*/         OPC_CheckChild1Type, MVT::v16i32,
/*26710*/         OPC_RecordChild2, // #1 = $rsrc
/*26711*/         OPC_RecordChild3, // #2 = $sampler
/*26712*/         OPC_RecordChild4, // #3 = $dmask
/*26713*/         OPC_RecordChild5, // #4 = $unorm
/*26714*/         OPC_RecordChild6, // #5 = $r128
/*26715*/         OPC_RecordChild7, // #6 = $da
/*26716*/         OPC_MoveChild, 8,
/*26718*/         OPC_RecordNode, // #7 = $glc
/*26719*/         OPC_MoveParent,
/*26720*/         OPC_MoveChild, 9,
/*26722*/         OPC_RecordNode, // #8 = $slc
/*26723*/         OPC_MoveParent,
/*26724*/         OPC_MoveChild, 10,
/*26726*/         OPC_RecordNode, // #9 = $tfe
/*26727*/         OPC_MoveParent,
/*26728*/         OPC_MoveChild, 11,
/*26730*/         OPC_RecordNode, // #10 = $lwe
/*26731*/         OPC_MoveParent,
/*26732*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*26734*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*26737*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26740*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26743*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26746*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26749*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26752*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26755*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26758*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6158:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*26775*/       0, /*End of Scope*/
/*26776*/     /*Scope*/ 90|128,2/*346*/, /*->27124*/
/*26778*/       OPC_CheckChild0Integer, 13|128,48/*6157*/, 
/*26781*/       OPC_RecordChild1, // #0 = $addr
/*26782*/       OPC_Scope, 67, /*->26851*/ // 5 children in Scope
/*26784*/         OPC_CheckChild1Type, MVT::i32,
/*26786*/         OPC_RecordChild2, // #1 = $rsrc
/*26787*/         OPC_RecordChild3, // #2 = $sampler
/*26788*/         OPC_RecordChild4, // #3 = $dmask
/*26789*/         OPC_RecordChild5, // #4 = $unorm
/*26790*/         OPC_RecordChild6, // #5 = $r128
/*26791*/         OPC_RecordChild7, // #6 = $da
/*26792*/         OPC_MoveChild, 8,
/*26794*/         OPC_RecordNode, // #7 = $glc
/*26795*/         OPC_MoveParent,
/*26796*/         OPC_MoveChild, 9,
/*26798*/         OPC_RecordNode, // #8 = $slc
/*26799*/         OPC_MoveParent,
/*26800*/         OPC_MoveChild, 10,
/*26802*/         OPC_RecordNode, // #9 = $tfe
/*26803*/         OPC_MoveParent,
/*26804*/         OPC_MoveChild, 11,
/*26806*/         OPC_RecordNode, // #10 = $lwe
/*26807*/         OPC_MoveParent,
/*26808*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*26810*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*26813*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26816*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26819*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26822*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26825*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26828*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26831*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26834*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6157:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*26851*/       /*Scope*/ 67, /*->26919*/
/*26852*/         OPC_CheckChild1Type, MVT::v2i32,
/*26854*/         OPC_RecordChild2, // #1 = $rsrc
/*26855*/         OPC_RecordChild3, // #2 = $sampler
/*26856*/         OPC_RecordChild4, // #3 = $dmask
/*26857*/         OPC_RecordChild5, // #4 = $unorm
/*26858*/         OPC_RecordChild6, // #5 = $r128
/*26859*/         OPC_RecordChild7, // #6 = $da
/*26860*/         OPC_MoveChild, 8,
/*26862*/         OPC_RecordNode, // #7 = $glc
/*26863*/         OPC_MoveParent,
/*26864*/         OPC_MoveChild, 9,
/*26866*/         OPC_RecordNode, // #8 = $slc
/*26867*/         OPC_MoveParent,
/*26868*/         OPC_MoveChild, 10,
/*26870*/         OPC_RecordNode, // #9 = $tfe
/*26871*/         OPC_MoveParent,
/*26872*/         OPC_MoveChild, 11,
/*26874*/         OPC_RecordNode, // #10 = $lwe
/*26875*/         OPC_MoveParent,
/*26876*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*26878*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*26881*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26884*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26887*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26890*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26893*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26896*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26899*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26902*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6157:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*26919*/       /*Scope*/ 67, /*->26987*/
/*26920*/         OPC_CheckChild1Type, MVT::v4i32,
/*26922*/         OPC_RecordChild2, // #1 = $rsrc
/*26923*/         OPC_RecordChild3, // #2 = $sampler
/*26924*/         OPC_RecordChild4, // #3 = $dmask
/*26925*/         OPC_RecordChild5, // #4 = $unorm
/*26926*/         OPC_RecordChild6, // #5 = $r128
/*26927*/         OPC_RecordChild7, // #6 = $da
/*26928*/         OPC_MoveChild, 8,
/*26930*/         OPC_RecordNode, // #7 = $glc
/*26931*/         OPC_MoveParent,
/*26932*/         OPC_MoveChild, 9,
/*26934*/         OPC_RecordNode, // #8 = $slc
/*26935*/         OPC_MoveParent,
/*26936*/         OPC_MoveChild, 10,
/*26938*/         OPC_RecordNode, // #9 = $tfe
/*26939*/         OPC_MoveParent,
/*26940*/         OPC_MoveChild, 11,
/*26942*/         OPC_RecordNode, // #10 = $lwe
/*26943*/         OPC_MoveParent,
/*26944*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*26946*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*26949*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26952*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26955*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26958*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26961*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26964*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26967*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26970*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6157:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*26987*/       /*Scope*/ 67, /*->27055*/
/*26988*/         OPC_CheckChild1Type, MVT::v8i32,
/*26990*/         OPC_RecordChild2, // #1 = $rsrc
/*26991*/         OPC_RecordChild3, // #2 = $sampler
/*26992*/         OPC_RecordChild4, // #3 = $dmask
/*26993*/         OPC_RecordChild5, // #4 = $unorm
/*26994*/         OPC_RecordChild6, // #5 = $r128
/*26995*/         OPC_RecordChild7, // #6 = $da
/*26996*/         OPC_MoveChild, 8,
/*26998*/         OPC_RecordNode, // #7 = $glc
/*26999*/         OPC_MoveParent,
/*27000*/         OPC_MoveChild, 9,
/*27002*/         OPC_RecordNode, // #8 = $slc
/*27003*/         OPC_MoveParent,
/*27004*/         OPC_MoveChild, 10,
/*27006*/         OPC_RecordNode, // #9 = $tfe
/*27007*/         OPC_MoveParent,
/*27008*/         OPC_MoveChild, 11,
/*27010*/         OPC_RecordNode, // #10 = $lwe
/*27011*/         OPC_MoveParent,
/*27012*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*27014*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*27017*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27020*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27023*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27026*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27029*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27032*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27035*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27038*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6157:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*27055*/       /*Scope*/ 67, /*->27123*/
/*27056*/         OPC_CheckChild1Type, MVT::v16i32,
/*27058*/         OPC_RecordChild2, // #1 = $rsrc
/*27059*/         OPC_RecordChild3, // #2 = $sampler
/*27060*/         OPC_RecordChild4, // #3 = $dmask
/*27061*/         OPC_RecordChild5, // #4 = $unorm
/*27062*/         OPC_RecordChild6, // #5 = $r128
/*27063*/         OPC_RecordChild7, // #6 = $da
/*27064*/         OPC_MoveChild, 8,
/*27066*/         OPC_RecordNode, // #7 = $glc
/*27067*/         OPC_MoveParent,
/*27068*/         OPC_MoveChild, 9,
/*27070*/         OPC_RecordNode, // #8 = $slc
/*27071*/         OPC_MoveParent,
/*27072*/         OPC_MoveChild, 10,
/*27074*/         OPC_RecordNode, // #9 = $tfe
/*27075*/         OPC_MoveParent,
/*27076*/         OPC_MoveChild, 11,
/*27078*/         OPC_RecordNode, // #10 = $lwe
/*27079*/         OPC_MoveParent,
/*27080*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*27082*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*27085*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27088*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27091*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27094*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27097*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27100*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27103*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27106*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6157:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*27123*/       0, /*End of Scope*/
/*27124*/     /*Scope*/ 90|128,2/*346*/, /*->27472*/
/*27126*/       OPC_CheckChild0Integer, 16|128,48/*6160*/, 
/*27129*/       OPC_RecordChild1, // #0 = $addr
/*27130*/       OPC_Scope, 67, /*->27199*/ // 5 children in Scope
/*27132*/         OPC_CheckChild1Type, MVT::i32,
/*27134*/         OPC_RecordChild2, // #1 = $rsrc
/*27135*/         OPC_RecordChild3, // #2 = $sampler
/*27136*/         OPC_RecordChild4, // #3 = $dmask
/*27137*/         OPC_RecordChild5, // #4 = $unorm
/*27138*/         OPC_RecordChild6, // #5 = $r128
/*27139*/         OPC_RecordChild7, // #6 = $da
/*27140*/         OPC_MoveChild, 8,
/*27142*/         OPC_RecordNode, // #7 = $glc
/*27143*/         OPC_MoveParent,
/*27144*/         OPC_MoveChild, 9,
/*27146*/         OPC_RecordNode, // #8 = $slc
/*27147*/         OPC_MoveParent,
/*27148*/         OPC_MoveChild, 10,
/*27150*/         OPC_RecordNode, // #9 = $tfe
/*27151*/         OPC_MoveParent,
/*27152*/         OPC_MoveChild, 11,
/*27154*/         OPC_RecordNode, // #10 = $lwe
/*27155*/         OPC_MoveParent,
/*27156*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*27158*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*27161*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27164*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27167*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27170*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27173*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27176*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27179*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27182*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6160:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*27199*/       /*Scope*/ 67, /*->27267*/
/*27200*/         OPC_CheckChild1Type, MVT::v2i32,
/*27202*/         OPC_RecordChild2, // #1 = $rsrc
/*27203*/         OPC_RecordChild3, // #2 = $sampler
/*27204*/         OPC_RecordChild4, // #3 = $dmask
/*27205*/         OPC_RecordChild5, // #4 = $unorm
/*27206*/         OPC_RecordChild6, // #5 = $r128
/*27207*/         OPC_RecordChild7, // #6 = $da
/*27208*/         OPC_MoveChild, 8,
/*27210*/         OPC_RecordNode, // #7 = $glc
/*27211*/         OPC_MoveParent,
/*27212*/         OPC_MoveChild, 9,
/*27214*/         OPC_RecordNode, // #8 = $slc
/*27215*/         OPC_MoveParent,
/*27216*/         OPC_MoveChild, 10,
/*27218*/         OPC_RecordNode, // #9 = $tfe
/*27219*/         OPC_MoveParent,
/*27220*/         OPC_MoveChild, 11,
/*27222*/         OPC_RecordNode, // #10 = $lwe
/*27223*/         OPC_MoveParent,
/*27224*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*27226*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*27229*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27232*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27235*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27238*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27241*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27244*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27247*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27250*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6160:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*27267*/       /*Scope*/ 67, /*->27335*/
/*27268*/         OPC_CheckChild1Type, MVT::v4i32,
/*27270*/         OPC_RecordChild2, // #1 = $rsrc
/*27271*/         OPC_RecordChild3, // #2 = $sampler
/*27272*/         OPC_RecordChild4, // #3 = $dmask
/*27273*/         OPC_RecordChild5, // #4 = $unorm
/*27274*/         OPC_RecordChild6, // #5 = $r128
/*27275*/         OPC_RecordChild7, // #6 = $da
/*27276*/         OPC_MoveChild, 8,
/*27278*/         OPC_RecordNode, // #7 = $glc
/*27279*/         OPC_MoveParent,
/*27280*/         OPC_MoveChild, 9,
/*27282*/         OPC_RecordNode, // #8 = $slc
/*27283*/         OPC_MoveParent,
/*27284*/         OPC_MoveChild, 10,
/*27286*/         OPC_RecordNode, // #9 = $tfe
/*27287*/         OPC_MoveParent,
/*27288*/         OPC_MoveChild, 11,
/*27290*/         OPC_RecordNode, // #10 = $lwe
/*27291*/         OPC_MoveParent,
/*27292*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*27294*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*27297*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27300*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27303*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27306*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27309*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27312*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27315*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27318*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6160:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*27335*/       /*Scope*/ 67, /*->27403*/
/*27336*/         OPC_CheckChild1Type, MVT::v8i32,
/*27338*/         OPC_RecordChild2, // #1 = $rsrc
/*27339*/         OPC_RecordChild3, // #2 = $sampler
/*27340*/         OPC_RecordChild4, // #3 = $dmask
/*27341*/         OPC_RecordChild5, // #4 = $unorm
/*27342*/         OPC_RecordChild6, // #5 = $r128
/*27343*/         OPC_RecordChild7, // #6 = $da
/*27344*/         OPC_MoveChild, 8,
/*27346*/         OPC_RecordNode, // #7 = $glc
/*27347*/         OPC_MoveParent,
/*27348*/         OPC_MoveChild, 9,
/*27350*/         OPC_RecordNode, // #8 = $slc
/*27351*/         OPC_MoveParent,
/*27352*/         OPC_MoveChild, 10,
/*27354*/         OPC_RecordNode, // #9 = $tfe
/*27355*/         OPC_MoveParent,
/*27356*/         OPC_MoveChild, 11,
/*27358*/         OPC_RecordNode, // #10 = $lwe
/*27359*/         OPC_MoveParent,
/*27360*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*27362*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*27365*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27368*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27371*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27374*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27377*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27380*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27383*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27386*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6160:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*27403*/       /*Scope*/ 67, /*->27471*/
/*27404*/         OPC_CheckChild1Type, MVT::v16i32,
/*27406*/         OPC_RecordChild2, // #1 = $rsrc
/*27407*/         OPC_RecordChild3, // #2 = $sampler
/*27408*/         OPC_RecordChild4, // #3 = $dmask
/*27409*/         OPC_RecordChild5, // #4 = $unorm
/*27410*/         OPC_RecordChild6, // #5 = $r128
/*27411*/         OPC_RecordChild7, // #6 = $da
/*27412*/         OPC_MoveChild, 8,
/*27414*/         OPC_RecordNode, // #7 = $glc
/*27415*/         OPC_MoveParent,
/*27416*/         OPC_MoveChild, 9,
/*27418*/         OPC_RecordNode, // #8 = $slc
/*27419*/         OPC_MoveParent,
/*27420*/         OPC_MoveChild, 10,
/*27422*/         OPC_RecordNode, // #9 = $tfe
/*27423*/         OPC_MoveParent,
/*27424*/         OPC_MoveChild, 11,
/*27426*/         OPC_RecordNode, // #10 = $lwe
/*27427*/         OPC_MoveParent,
/*27428*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*27430*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*27433*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27436*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27439*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27442*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27445*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27448*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27451*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27454*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6160:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*27471*/       0, /*End of Scope*/
/*27472*/     /*Scope*/ 90|128,2/*346*/, /*->27820*/
/*27474*/       OPC_CheckChild0Integer, 112|128,47/*6128*/, 
/*27477*/       OPC_RecordChild1, // #0 = $addr
/*27478*/       OPC_Scope, 67, /*->27547*/ // 5 children in Scope
/*27480*/         OPC_CheckChild1Type, MVT::i32,
/*27482*/         OPC_RecordChild2, // #1 = $rsrc
/*27483*/         OPC_RecordChild3, // #2 = $sampler
/*27484*/         OPC_RecordChild4, // #3 = $dmask
/*27485*/         OPC_RecordChild5, // #4 = $unorm
/*27486*/         OPC_RecordChild6, // #5 = $r128
/*27487*/         OPC_RecordChild7, // #6 = $da
/*27488*/         OPC_MoveChild, 8,
/*27490*/         OPC_RecordNode, // #7 = $glc
/*27491*/         OPC_MoveParent,
/*27492*/         OPC_MoveChild, 9,
/*27494*/         OPC_RecordNode, // #8 = $slc
/*27495*/         OPC_MoveParent,
/*27496*/         OPC_MoveChild, 10,
/*27498*/         OPC_RecordNode, // #9 = $tfe
/*27499*/         OPC_MoveParent,
/*27500*/         OPC_MoveChild, 11,
/*27502*/         OPC_RecordNode, // #10 = $lwe
/*27503*/         OPC_MoveParent,
/*27504*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*27506*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*27509*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27512*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27515*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27518*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27521*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27524*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27527*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27530*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6128:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*27547*/       /*Scope*/ 67, /*->27615*/
/*27548*/         OPC_CheckChild1Type, MVT::v2i32,
/*27550*/         OPC_RecordChild2, // #1 = $rsrc
/*27551*/         OPC_RecordChild3, // #2 = $sampler
/*27552*/         OPC_RecordChild4, // #3 = $dmask
/*27553*/         OPC_RecordChild5, // #4 = $unorm
/*27554*/         OPC_RecordChild6, // #5 = $r128
/*27555*/         OPC_RecordChild7, // #6 = $da
/*27556*/         OPC_MoveChild, 8,
/*27558*/         OPC_RecordNode, // #7 = $glc
/*27559*/         OPC_MoveParent,
/*27560*/         OPC_MoveChild, 9,
/*27562*/         OPC_RecordNode, // #8 = $slc
/*27563*/         OPC_MoveParent,
/*27564*/         OPC_MoveChild, 10,
/*27566*/         OPC_RecordNode, // #9 = $tfe
/*27567*/         OPC_MoveParent,
/*27568*/         OPC_MoveChild, 11,
/*27570*/         OPC_RecordNode, // #10 = $lwe
/*27571*/         OPC_MoveParent,
/*27572*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*27574*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*27577*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27580*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27583*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27586*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27589*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27592*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27595*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27598*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6128:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*27615*/       /*Scope*/ 67, /*->27683*/
/*27616*/         OPC_CheckChild1Type, MVT::v4i32,
/*27618*/         OPC_RecordChild2, // #1 = $rsrc
/*27619*/         OPC_RecordChild3, // #2 = $sampler
/*27620*/         OPC_RecordChild4, // #3 = $dmask
/*27621*/         OPC_RecordChild5, // #4 = $unorm
/*27622*/         OPC_RecordChild6, // #5 = $r128
/*27623*/         OPC_RecordChild7, // #6 = $da
/*27624*/         OPC_MoveChild, 8,
/*27626*/         OPC_RecordNode, // #7 = $glc
/*27627*/         OPC_MoveParent,
/*27628*/         OPC_MoveChild, 9,
/*27630*/         OPC_RecordNode, // #8 = $slc
/*27631*/         OPC_MoveParent,
/*27632*/         OPC_MoveChild, 10,
/*27634*/         OPC_RecordNode, // #9 = $tfe
/*27635*/         OPC_MoveParent,
/*27636*/         OPC_MoveChild, 11,
/*27638*/         OPC_RecordNode, // #10 = $lwe
/*27639*/         OPC_MoveParent,
/*27640*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*27642*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*27645*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27648*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27651*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27654*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27657*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27660*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27663*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27666*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6128:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*27683*/       /*Scope*/ 67, /*->27751*/
/*27684*/         OPC_CheckChild1Type, MVT::v8i32,
/*27686*/         OPC_RecordChild2, // #1 = $rsrc
/*27687*/         OPC_RecordChild3, // #2 = $sampler
/*27688*/         OPC_RecordChild4, // #3 = $dmask
/*27689*/         OPC_RecordChild5, // #4 = $unorm
/*27690*/         OPC_RecordChild6, // #5 = $r128
/*27691*/         OPC_RecordChild7, // #6 = $da
/*27692*/         OPC_MoveChild, 8,
/*27694*/         OPC_RecordNode, // #7 = $glc
/*27695*/         OPC_MoveParent,
/*27696*/         OPC_MoveChild, 9,
/*27698*/         OPC_RecordNode, // #8 = $slc
/*27699*/         OPC_MoveParent,
/*27700*/         OPC_MoveChild, 10,
/*27702*/         OPC_RecordNode, // #9 = $tfe
/*27703*/         OPC_MoveParent,
/*27704*/         OPC_MoveChild, 11,
/*27706*/         OPC_RecordNode, // #10 = $lwe
/*27707*/         OPC_MoveParent,
/*27708*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*27710*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*27713*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27716*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27719*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27722*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27725*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27728*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27731*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27734*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6128:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*27751*/       /*Scope*/ 67, /*->27819*/
/*27752*/         OPC_CheckChild1Type, MVT::v16i32,
/*27754*/         OPC_RecordChild2, // #1 = $rsrc
/*27755*/         OPC_RecordChild3, // #2 = $sampler
/*27756*/         OPC_RecordChild4, // #3 = $dmask
/*27757*/         OPC_RecordChild5, // #4 = $unorm
/*27758*/         OPC_RecordChild6, // #5 = $r128
/*27759*/         OPC_RecordChild7, // #6 = $da
/*27760*/         OPC_MoveChild, 8,
/*27762*/         OPC_RecordNode, // #7 = $glc
/*27763*/         OPC_MoveParent,
/*27764*/         OPC_MoveChild, 9,
/*27766*/         OPC_RecordNode, // #8 = $slc
/*27767*/         OPC_MoveParent,
/*27768*/         OPC_MoveChild, 10,
/*27770*/         OPC_RecordNode, // #9 = $tfe
/*27771*/         OPC_MoveParent,
/*27772*/         OPC_MoveChild, 11,
/*27774*/         OPC_RecordNode, // #10 = $lwe
/*27775*/         OPC_MoveParent,
/*27776*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*27778*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*27781*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27784*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27787*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27790*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27793*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27796*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27799*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27802*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6128:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*27819*/       0, /*End of Scope*/
/*27820*/     /*Scope*/ 90|128,2/*346*/, /*->28168*/
/*27822*/       OPC_CheckChild0Integer, 111|128,47/*6127*/, 
/*27825*/       OPC_RecordChild1, // #0 = $addr
/*27826*/       OPC_Scope, 67, /*->27895*/ // 5 children in Scope
/*27828*/         OPC_CheckChild1Type, MVT::i32,
/*27830*/         OPC_RecordChild2, // #1 = $rsrc
/*27831*/         OPC_RecordChild3, // #2 = $sampler
/*27832*/         OPC_RecordChild4, // #3 = $dmask
/*27833*/         OPC_RecordChild5, // #4 = $unorm
/*27834*/         OPC_RecordChild6, // #5 = $r128
/*27835*/         OPC_RecordChild7, // #6 = $da
/*27836*/         OPC_MoveChild, 8,
/*27838*/         OPC_RecordNode, // #7 = $glc
/*27839*/         OPC_MoveParent,
/*27840*/         OPC_MoveChild, 9,
/*27842*/         OPC_RecordNode, // #8 = $slc
/*27843*/         OPC_MoveParent,
/*27844*/         OPC_MoveChild, 10,
/*27846*/         OPC_RecordNode, // #9 = $tfe
/*27847*/         OPC_MoveParent,
/*27848*/         OPC_MoveChild, 11,
/*27850*/         OPC_RecordNode, // #10 = $lwe
/*27851*/         OPC_MoveParent,
/*27852*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*27854*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*27857*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27860*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27863*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27866*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27869*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27872*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27875*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27878*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6127:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*27895*/       /*Scope*/ 67, /*->27963*/
/*27896*/         OPC_CheckChild1Type, MVT::v2i32,
/*27898*/         OPC_RecordChild2, // #1 = $rsrc
/*27899*/         OPC_RecordChild3, // #2 = $sampler
/*27900*/         OPC_RecordChild4, // #3 = $dmask
/*27901*/         OPC_RecordChild5, // #4 = $unorm
/*27902*/         OPC_RecordChild6, // #5 = $r128
/*27903*/         OPC_RecordChild7, // #6 = $da
/*27904*/         OPC_MoveChild, 8,
/*27906*/         OPC_RecordNode, // #7 = $glc
/*27907*/         OPC_MoveParent,
/*27908*/         OPC_MoveChild, 9,
/*27910*/         OPC_RecordNode, // #8 = $slc
/*27911*/         OPC_MoveParent,
/*27912*/         OPC_MoveChild, 10,
/*27914*/         OPC_RecordNode, // #9 = $tfe
/*27915*/         OPC_MoveParent,
/*27916*/         OPC_MoveChild, 11,
/*27918*/         OPC_RecordNode, // #10 = $lwe
/*27919*/         OPC_MoveParent,
/*27920*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*27922*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*27925*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27928*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27931*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27934*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27937*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27940*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27943*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27946*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6127:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*27963*/       /*Scope*/ 67, /*->28031*/
/*27964*/         OPC_CheckChild1Type, MVT::v4i32,
/*27966*/         OPC_RecordChild2, // #1 = $rsrc
/*27967*/         OPC_RecordChild3, // #2 = $sampler
/*27968*/         OPC_RecordChild4, // #3 = $dmask
/*27969*/         OPC_RecordChild5, // #4 = $unorm
/*27970*/         OPC_RecordChild6, // #5 = $r128
/*27971*/         OPC_RecordChild7, // #6 = $da
/*27972*/         OPC_MoveChild, 8,
/*27974*/         OPC_RecordNode, // #7 = $glc
/*27975*/         OPC_MoveParent,
/*27976*/         OPC_MoveChild, 9,
/*27978*/         OPC_RecordNode, // #8 = $slc
/*27979*/         OPC_MoveParent,
/*27980*/         OPC_MoveChild, 10,
/*27982*/         OPC_RecordNode, // #9 = $tfe
/*27983*/         OPC_MoveParent,
/*27984*/         OPC_MoveChild, 11,
/*27986*/         OPC_RecordNode, // #10 = $lwe
/*27987*/         OPC_MoveParent,
/*27988*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*27990*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*27993*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27996*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27999*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28002*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28005*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28008*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28011*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28014*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6127:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*28031*/       /*Scope*/ 67, /*->28099*/
/*28032*/         OPC_CheckChild1Type, MVT::v8i32,
/*28034*/         OPC_RecordChild2, // #1 = $rsrc
/*28035*/         OPC_RecordChild3, // #2 = $sampler
/*28036*/         OPC_RecordChild4, // #3 = $dmask
/*28037*/         OPC_RecordChild5, // #4 = $unorm
/*28038*/         OPC_RecordChild6, // #5 = $r128
/*28039*/         OPC_RecordChild7, // #6 = $da
/*28040*/         OPC_MoveChild, 8,
/*28042*/         OPC_RecordNode, // #7 = $glc
/*28043*/         OPC_MoveParent,
/*28044*/         OPC_MoveChild, 9,
/*28046*/         OPC_RecordNode, // #8 = $slc
/*28047*/         OPC_MoveParent,
/*28048*/         OPC_MoveChild, 10,
/*28050*/         OPC_RecordNode, // #9 = $tfe
/*28051*/         OPC_MoveParent,
/*28052*/         OPC_MoveChild, 11,
/*28054*/         OPC_RecordNode, // #10 = $lwe
/*28055*/         OPC_MoveParent,
/*28056*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*28058*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28061*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28064*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28067*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28070*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28073*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28076*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28079*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28082*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6127:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*28099*/       /*Scope*/ 67, /*->28167*/
/*28100*/         OPC_CheckChild1Type, MVT::v16i32,
/*28102*/         OPC_RecordChild2, // #1 = $rsrc
/*28103*/         OPC_RecordChild3, // #2 = $sampler
/*28104*/         OPC_RecordChild4, // #3 = $dmask
/*28105*/         OPC_RecordChild5, // #4 = $unorm
/*28106*/         OPC_RecordChild6, // #5 = $r128
/*28107*/         OPC_RecordChild7, // #6 = $da
/*28108*/         OPC_MoveChild, 8,
/*28110*/         OPC_RecordNode, // #7 = $glc
/*28111*/         OPC_MoveParent,
/*28112*/         OPC_MoveChild, 9,
/*28114*/         OPC_RecordNode, // #8 = $slc
/*28115*/         OPC_MoveParent,
/*28116*/         OPC_MoveChild, 10,
/*28118*/         OPC_RecordNode, // #9 = $tfe
/*28119*/         OPC_MoveParent,
/*28120*/         OPC_MoveChild, 11,
/*28122*/         OPC_RecordNode, // #10 = $lwe
/*28123*/         OPC_MoveParent,
/*28124*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*28126*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28129*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28132*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28135*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28138*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28141*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28144*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28147*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28150*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6127:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*28167*/       0, /*End of Scope*/
/*28168*/     /*Scope*/ 90|128,2/*346*/, /*->28516*/
/*28170*/       OPC_CheckChild0Integer, 18|128,48/*6162*/, 
/*28173*/       OPC_RecordChild1, // #0 = $addr
/*28174*/       OPC_Scope, 67, /*->28243*/ // 5 children in Scope
/*28176*/         OPC_CheckChild1Type, MVT::i32,
/*28178*/         OPC_RecordChild2, // #1 = $rsrc
/*28179*/         OPC_RecordChild3, // #2 = $sampler
/*28180*/         OPC_RecordChild4, // #3 = $dmask
/*28181*/         OPC_RecordChild5, // #4 = $unorm
/*28182*/         OPC_RecordChild6, // #5 = $r128
/*28183*/         OPC_RecordChild7, // #6 = $da
/*28184*/         OPC_MoveChild, 8,
/*28186*/         OPC_RecordNode, // #7 = $glc
/*28187*/         OPC_MoveParent,
/*28188*/         OPC_MoveChild, 9,
/*28190*/         OPC_RecordNode, // #8 = $slc
/*28191*/         OPC_MoveParent,
/*28192*/         OPC_MoveChild, 10,
/*28194*/         OPC_RecordNode, // #9 = $tfe
/*28195*/         OPC_MoveParent,
/*28196*/         OPC_MoveChild, 11,
/*28198*/         OPC_RecordNode, // #10 = $lwe
/*28199*/         OPC_MoveParent,
/*28200*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*28202*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28205*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28208*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28211*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28214*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28217*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28220*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28223*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28226*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6162:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*28243*/       /*Scope*/ 67, /*->28311*/
/*28244*/         OPC_CheckChild1Type, MVT::v2i32,
/*28246*/         OPC_RecordChild2, // #1 = $rsrc
/*28247*/         OPC_RecordChild3, // #2 = $sampler
/*28248*/         OPC_RecordChild4, // #3 = $dmask
/*28249*/         OPC_RecordChild5, // #4 = $unorm
/*28250*/         OPC_RecordChild6, // #5 = $r128
/*28251*/         OPC_RecordChild7, // #6 = $da
/*28252*/         OPC_MoveChild, 8,
/*28254*/         OPC_RecordNode, // #7 = $glc
/*28255*/         OPC_MoveParent,
/*28256*/         OPC_MoveChild, 9,
/*28258*/         OPC_RecordNode, // #8 = $slc
/*28259*/         OPC_MoveParent,
/*28260*/         OPC_MoveChild, 10,
/*28262*/         OPC_RecordNode, // #9 = $tfe
/*28263*/         OPC_MoveParent,
/*28264*/         OPC_MoveChild, 11,
/*28266*/         OPC_RecordNode, // #10 = $lwe
/*28267*/         OPC_MoveParent,
/*28268*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*28270*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28273*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28276*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28279*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28282*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28285*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28288*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28291*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28294*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6162:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*28311*/       /*Scope*/ 67, /*->28379*/
/*28312*/         OPC_CheckChild1Type, MVT::v4i32,
/*28314*/         OPC_RecordChild2, // #1 = $rsrc
/*28315*/         OPC_RecordChild3, // #2 = $sampler
/*28316*/         OPC_RecordChild4, // #3 = $dmask
/*28317*/         OPC_RecordChild5, // #4 = $unorm
/*28318*/         OPC_RecordChild6, // #5 = $r128
/*28319*/         OPC_RecordChild7, // #6 = $da
/*28320*/         OPC_MoveChild, 8,
/*28322*/         OPC_RecordNode, // #7 = $glc
/*28323*/         OPC_MoveParent,
/*28324*/         OPC_MoveChild, 9,
/*28326*/         OPC_RecordNode, // #8 = $slc
/*28327*/         OPC_MoveParent,
/*28328*/         OPC_MoveChild, 10,
/*28330*/         OPC_RecordNode, // #9 = $tfe
/*28331*/         OPC_MoveParent,
/*28332*/         OPC_MoveChild, 11,
/*28334*/         OPC_RecordNode, // #10 = $lwe
/*28335*/         OPC_MoveParent,
/*28336*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*28338*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28341*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28344*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28347*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28350*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28353*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28356*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28359*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28362*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6162:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*28379*/       /*Scope*/ 67, /*->28447*/
/*28380*/         OPC_CheckChild1Type, MVT::v8i32,
/*28382*/         OPC_RecordChild2, // #1 = $rsrc
/*28383*/         OPC_RecordChild3, // #2 = $sampler
/*28384*/         OPC_RecordChild4, // #3 = $dmask
/*28385*/         OPC_RecordChild5, // #4 = $unorm
/*28386*/         OPC_RecordChild6, // #5 = $r128
/*28387*/         OPC_RecordChild7, // #6 = $da
/*28388*/         OPC_MoveChild, 8,
/*28390*/         OPC_RecordNode, // #7 = $glc
/*28391*/         OPC_MoveParent,
/*28392*/         OPC_MoveChild, 9,
/*28394*/         OPC_RecordNode, // #8 = $slc
/*28395*/         OPC_MoveParent,
/*28396*/         OPC_MoveChild, 10,
/*28398*/         OPC_RecordNode, // #9 = $tfe
/*28399*/         OPC_MoveParent,
/*28400*/         OPC_MoveChild, 11,
/*28402*/         OPC_RecordNode, // #10 = $lwe
/*28403*/         OPC_MoveParent,
/*28404*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*28406*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28409*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28412*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28415*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28418*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28421*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28424*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28427*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28430*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6162:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*28447*/       /*Scope*/ 67, /*->28515*/
/*28448*/         OPC_CheckChild1Type, MVT::v16i32,
/*28450*/         OPC_RecordChild2, // #1 = $rsrc
/*28451*/         OPC_RecordChild3, // #2 = $sampler
/*28452*/         OPC_RecordChild4, // #3 = $dmask
/*28453*/         OPC_RecordChild5, // #4 = $unorm
/*28454*/         OPC_RecordChild6, // #5 = $r128
/*28455*/         OPC_RecordChild7, // #6 = $da
/*28456*/         OPC_MoveChild, 8,
/*28458*/         OPC_RecordNode, // #7 = $glc
/*28459*/         OPC_MoveParent,
/*28460*/         OPC_MoveChild, 9,
/*28462*/         OPC_RecordNode, // #8 = $slc
/*28463*/         OPC_MoveParent,
/*28464*/         OPC_MoveChild, 10,
/*28466*/         OPC_RecordNode, // #9 = $tfe
/*28467*/         OPC_MoveParent,
/*28468*/         OPC_MoveChild, 11,
/*28470*/         OPC_RecordNode, // #10 = $lwe
/*28471*/         OPC_MoveParent,
/*28472*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*28474*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28477*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28480*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28483*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28486*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28489*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28492*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28495*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28498*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6162:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*28515*/       0, /*End of Scope*/
/*28516*/     /*Scope*/ 90|128,2/*346*/, /*->28864*/
/*28518*/       OPC_CheckChild0Integer, 8|128,48/*6152*/, 
/*28521*/       OPC_RecordChild1, // #0 = $addr
/*28522*/       OPC_Scope, 67, /*->28591*/ // 5 children in Scope
/*28524*/         OPC_CheckChild1Type, MVT::i32,
/*28526*/         OPC_RecordChild2, // #1 = $rsrc
/*28527*/         OPC_RecordChild3, // #2 = $sampler
/*28528*/         OPC_RecordChild4, // #3 = $dmask
/*28529*/         OPC_RecordChild5, // #4 = $unorm
/*28530*/         OPC_RecordChild6, // #5 = $r128
/*28531*/         OPC_RecordChild7, // #6 = $da
/*28532*/         OPC_MoveChild, 8,
/*28534*/         OPC_RecordNode, // #7 = $glc
/*28535*/         OPC_MoveParent,
/*28536*/         OPC_MoveChild, 9,
/*28538*/         OPC_RecordNode, // #8 = $slc
/*28539*/         OPC_MoveParent,
/*28540*/         OPC_MoveChild, 10,
/*28542*/         OPC_RecordNode, // #9 = $tfe
/*28543*/         OPC_MoveParent,
/*28544*/         OPC_MoveChild, 11,
/*28546*/         OPC_RecordNode, // #10 = $lwe
/*28547*/         OPC_MoveParent,
/*28548*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*28550*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28553*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28556*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28559*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28562*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28565*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28568*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28571*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28574*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6152:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*28591*/       /*Scope*/ 67, /*->28659*/
/*28592*/         OPC_CheckChild1Type, MVT::v2i32,
/*28594*/         OPC_RecordChild2, // #1 = $rsrc
/*28595*/         OPC_RecordChild3, // #2 = $sampler
/*28596*/         OPC_RecordChild4, // #3 = $dmask
/*28597*/         OPC_RecordChild5, // #4 = $unorm
/*28598*/         OPC_RecordChild6, // #5 = $r128
/*28599*/         OPC_RecordChild7, // #6 = $da
/*28600*/         OPC_MoveChild, 8,
/*28602*/         OPC_RecordNode, // #7 = $glc
/*28603*/         OPC_MoveParent,
/*28604*/         OPC_MoveChild, 9,
/*28606*/         OPC_RecordNode, // #8 = $slc
/*28607*/         OPC_MoveParent,
/*28608*/         OPC_MoveChild, 10,
/*28610*/         OPC_RecordNode, // #9 = $tfe
/*28611*/         OPC_MoveParent,
/*28612*/         OPC_MoveChild, 11,
/*28614*/         OPC_RecordNode, // #10 = $lwe
/*28615*/         OPC_MoveParent,
/*28616*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*28618*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28621*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28624*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28627*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28630*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28633*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28636*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28639*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28642*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6152:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*28659*/       /*Scope*/ 67, /*->28727*/
/*28660*/         OPC_CheckChild1Type, MVT::v4i32,
/*28662*/         OPC_RecordChild2, // #1 = $rsrc
/*28663*/         OPC_RecordChild3, // #2 = $sampler
/*28664*/         OPC_RecordChild4, // #3 = $dmask
/*28665*/         OPC_RecordChild5, // #4 = $unorm
/*28666*/         OPC_RecordChild6, // #5 = $r128
/*28667*/         OPC_RecordChild7, // #6 = $da
/*28668*/         OPC_MoveChild, 8,
/*28670*/         OPC_RecordNode, // #7 = $glc
/*28671*/         OPC_MoveParent,
/*28672*/         OPC_MoveChild, 9,
/*28674*/         OPC_RecordNode, // #8 = $slc
/*28675*/         OPC_MoveParent,
/*28676*/         OPC_MoveChild, 10,
/*28678*/         OPC_RecordNode, // #9 = $tfe
/*28679*/         OPC_MoveParent,
/*28680*/         OPC_MoveChild, 11,
/*28682*/         OPC_RecordNode, // #10 = $lwe
/*28683*/         OPC_MoveParent,
/*28684*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*28686*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28689*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28692*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28695*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28698*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28701*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28704*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28707*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28710*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6152:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*28727*/       /*Scope*/ 67, /*->28795*/
/*28728*/         OPC_CheckChild1Type, MVT::v8i32,
/*28730*/         OPC_RecordChild2, // #1 = $rsrc
/*28731*/         OPC_RecordChild3, // #2 = $sampler
/*28732*/         OPC_RecordChild4, // #3 = $dmask
/*28733*/         OPC_RecordChild5, // #4 = $unorm
/*28734*/         OPC_RecordChild6, // #5 = $r128
/*28735*/         OPC_RecordChild7, // #6 = $da
/*28736*/         OPC_MoveChild, 8,
/*28738*/         OPC_RecordNode, // #7 = $glc
/*28739*/         OPC_MoveParent,
/*28740*/         OPC_MoveChild, 9,
/*28742*/         OPC_RecordNode, // #8 = $slc
/*28743*/         OPC_MoveParent,
/*28744*/         OPC_MoveChild, 10,
/*28746*/         OPC_RecordNode, // #9 = $tfe
/*28747*/         OPC_MoveParent,
/*28748*/         OPC_MoveChild, 11,
/*28750*/         OPC_RecordNode, // #10 = $lwe
/*28751*/         OPC_MoveParent,
/*28752*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*28754*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28757*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28760*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28763*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28766*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28769*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28772*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28775*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28778*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6152:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*28795*/       /*Scope*/ 67, /*->28863*/
/*28796*/         OPC_CheckChild1Type, MVT::v16i32,
/*28798*/         OPC_RecordChild2, // #1 = $rsrc
/*28799*/         OPC_RecordChild3, // #2 = $sampler
/*28800*/         OPC_RecordChild4, // #3 = $dmask
/*28801*/         OPC_RecordChild5, // #4 = $unorm
/*28802*/         OPC_RecordChild6, // #5 = $r128
/*28803*/         OPC_RecordChild7, // #6 = $da
/*28804*/         OPC_MoveChild, 8,
/*28806*/         OPC_RecordNode, // #7 = $glc
/*28807*/         OPC_MoveParent,
/*28808*/         OPC_MoveChild, 9,
/*28810*/         OPC_RecordNode, // #8 = $slc
/*28811*/         OPC_MoveParent,
/*28812*/         OPC_MoveChild, 10,
/*28814*/         OPC_RecordNode, // #9 = $tfe
/*28815*/         OPC_MoveParent,
/*28816*/         OPC_MoveChild, 11,
/*28818*/         OPC_RecordNode, // #10 = $lwe
/*28819*/         OPC_MoveParent,
/*28820*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*28822*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28825*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28828*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28831*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28834*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28837*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28840*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28843*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28846*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6152:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*28863*/       0, /*End of Scope*/
/*28864*/     /*Scope*/ 90|128,2/*346*/, /*->29212*/
/*28866*/       OPC_CheckChild0Integer, 7|128,48/*6151*/, 
/*28869*/       OPC_RecordChild1, // #0 = $addr
/*28870*/       OPC_Scope, 67, /*->28939*/ // 5 children in Scope
/*28872*/         OPC_CheckChild1Type, MVT::i32,
/*28874*/         OPC_RecordChild2, // #1 = $rsrc
/*28875*/         OPC_RecordChild3, // #2 = $sampler
/*28876*/         OPC_RecordChild4, // #3 = $dmask
/*28877*/         OPC_RecordChild5, // #4 = $unorm
/*28878*/         OPC_RecordChild6, // #5 = $r128
/*28879*/         OPC_RecordChild7, // #6 = $da
/*28880*/         OPC_MoveChild, 8,
/*28882*/         OPC_RecordNode, // #7 = $glc
/*28883*/         OPC_MoveParent,
/*28884*/         OPC_MoveChild, 9,
/*28886*/         OPC_RecordNode, // #8 = $slc
/*28887*/         OPC_MoveParent,
/*28888*/         OPC_MoveChild, 10,
/*28890*/         OPC_RecordNode, // #9 = $tfe
/*28891*/         OPC_MoveParent,
/*28892*/         OPC_MoveChild, 11,
/*28894*/         OPC_RecordNode, // #10 = $lwe
/*28895*/         OPC_MoveParent,
/*28896*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*28898*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28901*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28904*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28907*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28910*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28913*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28916*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28919*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28922*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6151:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*28939*/       /*Scope*/ 67, /*->29007*/
/*28940*/         OPC_CheckChild1Type, MVT::v2i32,
/*28942*/         OPC_RecordChild2, // #1 = $rsrc
/*28943*/         OPC_RecordChild3, // #2 = $sampler
/*28944*/         OPC_RecordChild4, // #3 = $dmask
/*28945*/         OPC_RecordChild5, // #4 = $unorm
/*28946*/         OPC_RecordChild6, // #5 = $r128
/*28947*/         OPC_RecordChild7, // #6 = $da
/*28948*/         OPC_MoveChild, 8,
/*28950*/         OPC_RecordNode, // #7 = $glc
/*28951*/         OPC_MoveParent,
/*28952*/         OPC_MoveChild, 9,
/*28954*/         OPC_RecordNode, // #8 = $slc
/*28955*/         OPC_MoveParent,
/*28956*/         OPC_MoveChild, 10,
/*28958*/         OPC_RecordNode, // #9 = $tfe
/*28959*/         OPC_MoveParent,
/*28960*/         OPC_MoveChild, 11,
/*28962*/         OPC_RecordNode, // #10 = $lwe
/*28963*/         OPC_MoveParent,
/*28964*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*28966*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28969*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28972*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28975*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28978*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28981*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28984*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28987*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28990*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6151:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*29007*/       /*Scope*/ 67, /*->29075*/
/*29008*/         OPC_CheckChild1Type, MVT::v4i32,
/*29010*/         OPC_RecordChild2, // #1 = $rsrc
/*29011*/         OPC_RecordChild3, // #2 = $sampler
/*29012*/         OPC_RecordChild4, // #3 = $dmask
/*29013*/         OPC_RecordChild5, // #4 = $unorm
/*29014*/         OPC_RecordChild6, // #5 = $r128
/*29015*/         OPC_RecordChild7, // #6 = $da
/*29016*/         OPC_MoveChild, 8,
/*29018*/         OPC_RecordNode, // #7 = $glc
/*29019*/         OPC_MoveParent,
/*29020*/         OPC_MoveChild, 9,
/*29022*/         OPC_RecordNode, // #8 = $slc
/*29023*/         OPC_MoveParent,
/*29024*/         OPC_MoveChild, 10,
/*29026*/         OPC_RecordNode, // #9 = $tfe
/*29027*/         OPC_MoveParent,
/*29028*/         OPC_MoveChild, 11,
/*29030*/         OPC_RecordNode, // #10 = $lwe
/*29031*/         OPC_MoveParent,
/*29032*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*29034*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29037*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29040*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29043*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29046*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29049*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29052*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29055*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29058*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6151:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*29075*/       /*Scope*/ 67, /*->29143*/
/*29076*/         OPC_CheckChild1Type, MVT::v8i32,
/*29078*/         OPC_RecordChild2, // #1 = $rsrc
/*29079*/         OPC_RecordChild3, // #2 = $sampler
/*29080*/         OPC_RecordChild4, // #3 = $dmask
/*29081*/         OPC_RecordChild5, // #4 = $unorm
/*29082*/         OPC_RecordChild6, // #5 = $r128
/*29083*/         OPC_RecordChild7, // #6 = $da
/*29084*/         OPC_MoveChild, 8,
/*29086*/         OPC_RecordNode, // #7 = $glc
/*29087*/         OPC_MoveParent,
/*29088*/         OPC_MoveChild, 9,
/*29090*/         OPC_RecordNode, // #8 = $slc
/*29091*/         OPC_MoveParent,
/*29092*/         OPC_MoveChild, 10,
/*29094*/         OPC_RecordNode, // #9 = $tfe
/*29095*/         OPC_MoveParent,
/*29096*/         OPC_MoveChild, 11,
/*29098*/         OPC_RecordNode, // #10 = $lwe
/*29099*/         OPC_MoveParent,
/*29100*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*29102*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29105*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29108*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29111*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29114*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29117*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29120*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29123*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29126*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6151:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*29143*/       /*Scope*/ 67, /*->29211*/
/*29144*/         OPC_CheckChild1Type, MVT::v16i32,
/*29146*/         OPC_RecordChild2, // #1 = $rsrc
/*29147*/         OPC_RecordChild3, // #2 = $sampler
/*29148*/         OPC_RecordChild4, // #3 = $dmask
/*29149*/         OPC_RecordChild5, // #4 = $unorm
/*29150*/         OPC_RecordChild6, // #5 = $r128
/*29151*/         OPC_RecordChild7, // #6 = $da
/*29152*/         OPC_MoveChild, 8,
/*29154*/         OPC_RecordNode, // #7 = $glc
/*29155*/         OPC_MoveParent,
/*29156*/         OPC_MoveChild, 9,
/*29158*/         OPC_RecordNode, // #8 = $slc
/*29159*/         OPC_MoveParent,
/*29160*/         OPC_MoveChild, 10,
/*29162*/         OPC_RecordNode, // #9 = $tfe
/*29163*/         OPC_MoveParent,
/*29164*/         OPC_MoveChild, 11,
/*29166*/         OPC_RecordNode, // #10 = $lwe
/*29167*/         OPC_MoveParent,
/*29168*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*29170*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29173*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29176*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29179*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29182*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29185*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29188*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29191*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29194*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6151:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*29211*/       0, /*End of Scope*/
/*29212*/     /*Scope*/ 90|128,2/*346*/, /*->29560*/
/*29214*/       OPC_CheckChild0Integer, 4|128,48/*6148*/, 
/*29217*/       OPC_RecordChild1, // #0 = $addr
/*29218*/       OPC_Scope, 67, /*->29287*/ // 5 children in Scope
/*29220*/         OPC_CheckChild1Type, MVT::i32,
/*29222*/         OPC_RecordChild2, // #1 = $rsrc
/*29223*/         OPC_RecordChild3, // #2 = $sampler
/*29224*/         OPC_RecordChild4, // #3 = $dmask
/*29225*/         OPC_RecordChild5, // #4 = $unorm
/*29226*/         OPC_RecordChild6, // #5 = $r128
/*29227*/         OPC_RecordChild7, // #6 = $da
/*29228*/         OPC_MoveChild, 8,
/*29230*/         OPC_RecordNode, // #7 = $glc
/*29231*/         OPC_MoveParent,
/*29232*/         OPC_MoveChild, 9,
/*29234*/         OPC_RecordNode, // #8 = $slc
/*29235*/         OPC_MoveParent,
/*29236*/         OPC_MoveChild, 10,
/*29238*/         OPC_RecordNode, // #9 = $tfe
/*29239*/         OPC_MoveParent,
/*29240*/         OPC_MoveChild, 11,
/*29242*/         OPC_RecordNode, // #10 = $lwe
/*29243*/         OPC_MoveParent,
/*29244*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*29246*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29249*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29252*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29255*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29258*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29261*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29264*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29267*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29270*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6148:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*29287*/       /*Scope*/ 67, /*->29355*/
/*29288*/         OPC_CheckChild1Type, MVT::v2i32,
/*29290*/         OPC_RecordChild2, // #1 = $rsrc
/*29291*/         OPC_RecordChild3, // #2 = $sampler
/*29292*/         OPC_RecordChild4, // #3 = $dmask
/*29293*/         OPC_RecordChild5, // #4 = $unorm
/*29294*/         OPC_RecordChild6, // #5 = $r128
/*29295*/         OPC_RecordChild7, // #6 = $da
/*29296*/         OPC_MoveChild, 8,
/*29298*/         OPC_RecordNode, // #7 = $glc
/*29299*/         OPC_MoveParent,
/*29300*/         OPC_MoveChild, 9,
/*29302*/         OPC_RecordNode, // #8 = $slc
/*29303*/         OPC_MoveParent,
/*29304*/         OPC_MoveChild, 10,
/*29306*/         OPC_RecordNode, // #9 = $tfe
/*29307*/         OPC_MoveParent,
/*29308*/         OPC_MoveChild, 11,
/*29310*/         OPC_RecordNode, // #10 = $lwe
/*29311*/         OPC_MoveParent,
/*29312*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*29314*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29317*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29320*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29323*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29326*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29329*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29332*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29335*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29338*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6148:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*29355*/       /*Scope*/ 67, /*->29423*/
/*29356*/         OPC_CheckChild1Type, MVT::v4i32,
/*29358*/         OPC_RecordChild2, // #1 = $rsrc
/*29359*/         OPC_RecordChild3, // #2 = $sampler
/*29360*/         OPC_RecordChild4, // #3 = $dmask
/*29361*/         OPC_RecordChild5, // #4 = $unorm
/*29362*/         OPC_RecordChild6, // #5 = $r128
/*29363*/         OPC_RecordChild7, // #6 = $da
/*29364*/         OPC_MoveChild, 8,
/*29366*/         OPC_RecordNode, // #7 = $glc
/*29367*/         OPC_MoveParent,
/*29368*/         OPC_MoveChild, 9,
/*29370*/         OPC_RecordNode, // #8 = $slc
/*29371*/         OPC_MoveParent,
/*29372*/         OPC_MoveChild, 10,
/*29374*/         OPC_RecordNode, // #9 = $tfe
/*29375*/         OPC_MoveParent,
/*29376*/         OPC_MoveChild, 11,
/*29378*/         OPC_RecordNode, // #10 = $lwe
/*29379*/         OPC_MoveParent,
/*29380*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*29382*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29385*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29388*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29391*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29394*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29397*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29400*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29403*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29406*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6148:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*29423*/       /*Scope*/ 67, /*->29491*/
/*29424*/         OPC_CheckChild1Type, MVT::v8i32,
/*29426*/         OPC_RecordChild2, // #1 = $rsrc
/*29427*/         OPC_RecordChild3, // #2 = $sampler
/*29428*/         OPC_RecordChild4, // #3 = $dmask
/*29429*/         OPC_RecordChild5, // #4 = $unorm
/*29430*/         OPC_RecordChild6, // #5 = $r128
/*29431*/         OPC_RecordChild7, // #6 = $da
/*29432*/         OPC_MoveChild, 8,
/*29434*/         OPC_RecordNode, // #7 = $glc
/*29435*/         OPC_MoveParent,
/*29436*/         OPC_MoveChild, 9,
/*29438*/         OPC_RecordNode, // #8 = $slc
/*29439*/         OPC_MoveParent,
/*29440*/         OPC_MoveChild, 10,
/*29442*/         OPC_RecordNode, // #9 = $tfe
/*29443*/         OPC_MoveParent,
/*29444*/         OPC_MoveChild, 11,
/*29446*/         OPC_RecordNode, // #10 = $lwe
/*29447*/         OPC_MoveParent,
/*29448*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*29450*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29453*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29456*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29459*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29462*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29465*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29468*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29471*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29474*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6148:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*29491*/       /*Scope*/ 67, /*->29559*/
/*29492*/         OPC_CheckChild1Type, MVT::v16i32,
/*29494*/         OPC_RecordChild2, // #1 = $rsrc
/*29495*/         OPC_RecordChild3, // #2 = $sampler
/*29496*/         OPC_RecordChild4, // #3 = $dmask
/*29497*/         OPC_RecordChild5, // #4 = $unorm
/*29498*/         OPC_RecordChild6, // #5 = $r128
/*29499*/         OPC_RecordChild7, // #6 = $da
/*29500*/         OPC_MoveChild, 8,
/*29502*/         OPC_RecordNode, // #7 = $glc
/*29503*/         OPC_MoveParent,
/*29504*/         OPC_MoveChild, 9,
/*29506*/         OPC_RecordNode, // #8 = $slc
/*29507*/         OPC_MoveParent,
/*29508*/         OPC_MoveChild, 10,
/*29510*/         OPC_RecordNode, // #9 = $tfe
/*29511*/         OPC_MoveParent,
/*29512*/         OPC_MoveChild, 11,
/*29514*/         OPC_RecordNode, // #10 = $lwe
/*29515*/         OPC_MoveParent,
/*29516*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*29518*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29521*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29524*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29527*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29530*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29533*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29536*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29539*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29542*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6148:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*29559*/       0, /*End of Scope*/
/*29560*/     /*Scope*/ 90|128,2/*346*/, /*->29908*/
/*29562*/       OPC_CheckChild0Integer, 123|128,47/*6139*/, 
/*29565*/       OPC_RecordChild1, // #0 = $addr
/*29566*/       OPC_Scope, 67, /*->29635*/ // 5 children in Scope
/*29568*/         OPC_CheckChild1Type, MVT::i32,
/*29570*/         OPC_RecordChild2, // #1 = $rsrc
/*29571*/         OPC_RecordChild3, // #2 = $sampler
/*29572*/         OPC_RecordChild4, // #3 = $dmask
/*29573*/         OPC_RecordChild5, // #4 = $unorm
/*29574*/         OPC_RecordChild6, // #5 = $r128
/*29575*/         OPC_RecordChild7, // #6 = $da
/*29576*/         OPC_MoveChild, 8,
/*29578*/         OPC_RecordNode, // #7 = $glc
/*29579*/         OPC_MoveParent,
/*29580*/         OPC_MoveChild, 9,
/*29582*/         OPC_RecordNode, // #8 = $slc
/*29583*/         OPC_MoveParent,
/*29584*/         OPC_MoveChild, 10,
/*29586*/         OPC_RecordNode, // #9 = $tfe
/*29587*/         OPC_MoveParent,
/*29588*/         OPC_MoveChild, 11,
/*29590*/         OPC_RecordNode, // #10 = $lwe
/*29591*/         OPC_MoveParent,
/*29592*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*29594*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29597*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29600*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29603*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29606*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29609*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29612*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29615*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29618*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6139:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*29635*/       /*Scope*/ 67, /*->29703*/
/*29636*/         OPC_CheckChild1Type, MVT::v2i32,
/*29638*/         OPC_RecordChild2, // #1 = $rsrc
/*29639*/         OPC_RecordChild3, // #2 = $sampler
/*29640*/         OPC_RecordChild4, // #3 = $dmask
/*29641*/         OPC_RecordChild5, // #4 = $unorm
/*29642*/         OPC_RecordChild6, // #5 = $r128
/*29643*/         OPC_RecordChild7, // #6 = $da
/*29644*/         OPC_MoveChild, 8,
/*29646*/         OPC_RecordNode, // #7 = $glc
/*29647*/         OPC_MoveParent,
/*29648*/         OPC_MoveChild, 9,
/*29650*/         OPC_RecordNode, // #8 = $slc
/*29651*/         OPC_MoveParent,
/*29652*/         OPC_MoveChild, 10,
/*29654*/         OPC_RecordNode, // #9 = $tfe
/*29655*/         OPC_MoveParent,
/*29656*/         OPC_MoveChild, 11,
/*29658*/         OPC_RecordNode, // #10 = $lwe
/*29659*/         OPC_MoveParent,
/*29660*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*29662*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29665*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29668*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29671*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29674*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29677*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29680*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29683*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29686*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6139:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*29703*/       /*Scope*/ 67, /*->29771*/
/*29704*/         OPC_CheckChild1Type, MVT::v4i32,
/*29706*/         OPC_RecordChild2, // #1 = $rsrc
/*29707*/         OPC_RecordChild3, // #2 = $sampler
/*29708*/         OPC_RecordChild4, // #3 = $dmask
/*29709*/         OPC_RecordChild5, // #4 = $unorm
/*29710*/         OPC_RecordChild6, // #5 = $r128
/*29711*/         OPC_RecordChild7, // #6 = $da
/*29712*/         OPC_MoveChild, 8,
/*29714*/         OPC_RecordNode, // #7 = $glc
/*29715*/         OPC_MoveParent,
/*29716*/         OPC_MoveChild, 9,
/*29718*/         OPC_RecordNode, // #8 = $slc
/*29719*/         OPC_MoveParent,
/*29720*/         OPC_MoveChild, 10,
/*29722*/         OPC_RecordNode, // #9 = $tfe
/*29723*/         OPC_MoveParent,
/*29724*/         OPC_MoveChild, 11,
/*29726*/         OPC_RecordNode, // #10 = $lwe
/*29727*/         OPC_MoveParent,
/*29728*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*29730*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29733*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29736*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29739*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29742*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29745*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29748*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29751*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29754*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6139:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*29771*/       /*Scope*/ 67, /*->29839*/
/*29772*/         OPC_CheckChild1Type, MVT::v8i32,
/*29774*/         OPC_RecordChild2, // #1 = $rsrc
/*29775*/         OPC_RecordChild3, // #2 = $sampler
/*29776*/         OPC_RecordChild4, // #3 = $dmask
/*29777*/         OPC_RecordChild5, // #4 = $unorm
/*29778*/         OPC_RecordChild6, // #5 = $r128
/*29779*/         OPC_RecordChild7, // #6 = $da
/*29780*/         OPC_MoveChild, 8,
/*29782*/         OPC_RecordNode, // #7 = $glc
/*29783*/         OPC_MoveParent,
/*29784*/         OPC_MoveChild, 9,
/*29786*/         OPC_RecordNode, // #8 = $slc
/*29787*/         OPC_MoveParent,
/*29788*/         OPC_MoveChild, 10,
/*29790*/         OPC_RecordNode, // #9 = $tfe
/*29791*/         OPC_MoveParent,
/*29792*/         OPC_MoveChild, 11,
/*29794*/         OPC_RecordNode, // #10 = $lwe
/*29795*/         OPC_MoveParent,
/*29796*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*29798*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29801*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29804*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29807*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29810*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29813*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29816*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29819*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29822*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6139:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*29839*/       /*Scope*/ 67, /*->29907*/
/*29840*/         OPC_CheckChild1Type, MVT::v16i32,
/*29842*/         OPC_RecordChild2, // #1 = $rsrc
/*29843*/         OPC_RecordChild3, // #2 = $sampler
/*29844*/         OPC_RecordChild4, // #3 = $dmask
/*29845*/         OPC_RecordChild5, // #4 = $unorm
/*29846*/         OPC_RecordChild6, // #5 = $r128
/*29847*/         OPC_RecordChild7, // #6 = $da
/*29848*/         OPC_MoveChild, 8,
/*29850*/         OPC_RecordNode, // #7 = $glc
/*29851*/         OPC_MoveParent,
/*29852*/         OPC_MoveChild, 9,
/*29854*/         OPC_RecordNode, // #8 = $slc
/*29855*/         OPC_MoveParent,
/*29856*/         OPC_MoveChild, 10,
/*29858*/         OPC_RecordNode, // #9 = $tfe
/*29859*/         OPC_MoveParent,
/*29860*/         OPC_MoveChild, 11,
/*29862*/         OPC_RecordNode, // #10 = $lwe
/*29863*/         OPC_MoveParent,
/*29864*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*29866*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29869*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29872*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29875*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29878*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29881*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29884*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29887*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29890*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6139:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*29907*/       0, /*End of Scope*/
/*29908*/     /*Scope*/ 90|128,2/*346*/, /*->30256*/
/*29910*/       OPC_CheckChild0Integer, 127|128,47/*6143*/, 
/*29913*/       OPC_RecordChild1, // #0 = $addr
/*29914*/       OPC_Scope, 67, /*->29983*/ // 5 children in Scope
/*29916*/         OPC_CheckChild1Type, MVT::i32,
/*29918*/         OPC_RecordChild2, // #1 = $rsrc
/*29919*/         OPC_RecordChild3, // #2 = $sampler
/*29920*/         OPC_RecordChild4, // #3 = $dmask
/*29921*/         OPC_RecordChild5, // #4 = $unorm
/*29922*/         OPC_RecordChild6, // #5 = $r128
/*29923*/         OPC_RecordChild7, // #6 = $da
/*29924*/         OPC_MoveChild, 8,
/*29926*/         OPC_RecordNode, // #7 = $glc
/*29927*/         OPC_MoveParent,
/*29928*/         OPC_MoveChild, 9,
/*29930*/         OPC_RecordNode, // #8 = $slc
/*29931*/         OPC_MoveParent,
/*29932*/         OPC_MoveChild, 10,
/*29934*/         OPC_RecordNode, // #9 = $tfe
/*29935*/         OPC_MoveParent,
/*29936*/         OPC_MoveChild, 11,
/*29938*/         OPC_RecordNode, // #10 = $lwe
/*29939*/         OPC_MoveParent,
/*29940*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*29942*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29945*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29948*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29951*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29954*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29957*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29960*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29963*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29966*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6143:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*29983*/       /*Scope*/ 67, /*->30051*/
/*29984*/         OPC_CheckChild1Type, MVT::v2i32,
/*29986*/         OPC_RecordChild2, // #1 = $rsrc
/*29987*/         OPC_RecordChild3, // #2 = $sampler
/*29988*/         OPC_RecordChild4, // #3 = $dmask
/*29989*/         OPC_RecordChild5, // #4 = $unorm
/*29990*/         OPC_RecordChild6, // #5 = $r128
/*29991*/         OPC_RecordChild7, // #6 = $da
/*29992*/         OPC_MoveChild, 8,
/*29994*/         OPC_RecordNode, // #7 = $glc
/*29995*/         OPC_MoveParent,
/*29996*/         OPC_MoveChild, 9,
/*29998*/         OPC_RecordNode, // #8 = $slc
/*29999*/         OPC_MoveParent,
/*30000*/         OPC_MoveChild, 10,
/*30002*/         OPC_RecordNode, // #9 = $tfe
/*30003*/         OPC_MoveParent,
/*30004*/         OPC_MoveChild, 11,
/*30006*/         OPC_RecordNode, // #10 = $lwe
/*30007*/         OPC_MoveParent,
/*30008*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*30010*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30013*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30016*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30019*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30022*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30025*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30028*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30031*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30034*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6143:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*30051*/       /*Scope*/ 67, /*->30119*/
/*30052*/         OPC_CheckChild1Type, MVT::v4i32,
/*30054*/         OPC_RecordChild2, // #1 = $rsrc
/*30055*/         OPC_RecordChild3, // #2 = $sampler
/*30056*/         OPC_RecordChild4, // #3 = $dmask
/*30057*/         OPC_RecordChild5, // #4 = $unorm
/*30058*/         OPC_RecordChild6, // #5 = $r128
/*30059*/         OPC_RecordChild7, // #6 = $da
/*30060*/         OPC_MoveChild, 8,
/*30062*/         OPC_RecordNode, // #7 = $glc
/*30063*/         OPC_MoveParent,
/*30064*/         OPC_MoveChild, 9,
/*30066*/         OPC_RecordNode, // #8 = $slc
/*30067*/         OPC_MoveParent,
/*30068*/         OPC_MoveChild, 10,
/*30070*/         OPC_RecordNode, // #9 = $tfe
/*30071*/         OPC_MoveParent,
/*30072*/         OPC_MoveChild, 11,
/*30074*/         OPC_RecordNode, // #10 = $lwe
/*30075*/         OPC_MoveParent,
/*30076*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*30078*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30081*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30084*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30087*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30090*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30093*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30096*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30099*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30102*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6143:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*30119*/       /*Scope*/ 67, /*->30187*/
/*30120*/         OPC_CheckChild1Type, MVT::v8i32,
/*30122*/         OPC_RecordChild2, // #1 = $rsrc
/*30123*/         OPC_RecordChild3, // #2 = $sampler
/*30124*/         OPC_RecordChild4, // #3 = $dmask
/*30125*/         OPC_RecordChild5, // #4 = $unorm
/*30126*/         OPC_RecordChild6, // #5 = $r128
/*30127*/         OPC_RecordChild7, // #6 = $da
/*30128*/         OPC_MoveChild, 8,
/*30130*/         OPC_RecordNode, // #7 = $glc
/*30131*/         OPC_MoveParent,
/*30132*/         OPC_MoveChild, 9,
/*30134*/         OPC_RecordNode, // #8 = $slc
/*30135*/         OPC_MoveParent,
/*30136*/         OPC_MoveChild, 10,
/*30138*/         OPC_RecordNode, // #9 = $tfe
/*30139*/         OPC_MoveParent,
/*30140*/         OPC_MoveChild, 11,
/*30142*/         OPC_RecordNode, // #10 = $lwe
/*30143*/         OPC_MoveParent,
/*30144*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*30146*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30149*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30152*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30155*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30158*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30161*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30164*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30167*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30170*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6143:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*30187*/       /*Scope*/ 67, /*->30255*/
/*30188*/         OPC_CheckChild1Type, MVT::v16i32,
/*30190*/         OPC_RecordChild2, // #1 = $rsrc
/*30191*/         OPC_RecordChild3, // #2 = $sampler
/*30192*/         OPC_RecordChild4, // #3 = $dmask
/*30193*/         OPC_RecordChild5, // #4 = $unorm
/*30194*/         OPC_RecordChild6, // #5 = $r128
/*30195*/         OPC_RecordChild7, // #6 = $da
/*30196*/         OPC_MoveChild, 8,
/*30198*/         OPC_RecordNode, // #7 = $glc
/*30199*/         OPC_MoveParent,
/*30200*/         OPC_MoveChild, 9,
/*30202*/         OPC_RecordNode, // #8 = $slc
/*30203*/         OPC_MoveParent,
/*30204*/         OPC_MoveChild, 10,
/*30206*/         OPC_RecordNode, // #9 = $tfe
/*30207*/         OPC_MoveParent,
/*30208*/         OPC_MoveChild, 11,
/*30210*/         OPC_RecordNode, // #10 = $lwe
/*30211*/         OPC_MoveParent,
/*30212*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*30214*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30217*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30220*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30223*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30226*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30229*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30232*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30235*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30238*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6143:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*30255*/       0, /*End of Scope*/
/*30256*/     /*Scope*/ 90|128,2/*346*/, /*->30604*/
/*30258*/       OPC_CheckChild0Integer, 126|128,47/*6142*/, 
/*30261*/       OPC_RecordChild1, // #0 = $addr
/*30262*/       OPC_Scope, 67, /*->30331*/ // 5 children in Scope
/*30264*/         OPC_CheckChild1Type, MVT::i32,
/*30266*/         OPC_RecordChild2, // #1 = $rsrc
/*30267*/         OPC_RecordChild3, // #2 = $sampler
/*30268*/         OPC_RecordChild4, // #3 = $dmask
/*30269*/         OPC_RecordChild5, // #4 = $unorm
/*30270*/         OPC_RecordChild6, // #5 = $r128
/*30271*/         OPC_RecordChild7, // #6 = $da
/*30272*/         OPC_MoveChild, 8,
/*30274*/         OPC_RecordNode, // #7 = $glc
/*30275*/         OPC_MoveParent,
/*30276*/         OPC_MoveChild, 9,
/*30278*/         OPC_RecordNode, // #8 = $slc
/*30279*/         OPC_MoveParent,
/*30280*/         OPC_MoveChild, 10,
/*30282*/         OPC_RecordNode, // #9 = $tfe
/*30283*/         OPC_MoveParent,
/*30284*/         OPC_MoveChild, 11,
/*30286*/         OPC_RecordNode, // #10 = $lwe
/*30287*/         OPC_MoveParent,
/*30288*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*30290*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30293*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30296*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30299*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30302*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30305*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30308*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30311*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30314*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6142:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*30331*/       /*Scope*/ 67, /*->30399*/
/*30332*/         OPC_CheckChild1Type, MVT::v2i32,
/*30334*/         OPC_RecordChild2, // #1 = $rsrc
/*30335*/         OPC_RecordChild3, // #2 = $sampler
/*30336*/         OPC_RecordChild4, // #3 = $dmask
/*30337*/         OPC_RecordChild5, // #4 = $unorm
/*30338*/         OPC_RecordChild6, // #5 = $r128
/*30339*/         OPC_RecordChild7, // #6 = $da
/*30340*/         OPC_MoveChild, 8,
/*30342*/         OPC_RecordNode, // #7 = $glc
/*30343*/         OPC_MoveParent,
/*30344*/         OPC_MoveChild, 9,
/*30346*/         OPC_RecordNode, // #8 = $slc
/*30347*/         OPC_MoveParent,
/*30348*/         OPC_MoveChild, 10,
/*30350*/         OPC_RecordNode, // #9 = $tfe
/*30351*/         OPC_MoveParent,
/*30352*/         OPC_MoveChild, 11,
/*30354*/         OPC_RecordNode, // #10 = $lwe
/*30355*/         OPC_MoveParent,
/*30356*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*30358*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30361*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30364*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30367*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30370*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30373*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30376*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30379*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30382*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6142:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*30399*/       /*Scope*/ 67, /*->30467*/
/*30400*/         OPC_CheckChild1Type, MVT::v4i32,
/*30402*/         OPC_RecordChild2, // #1 = $rsrc
/*30403*/         OPC_RecordChild3, // #2 = $sampler
/*30404*/         OPC_RecordChild4, // #3 = $dmask
/*30405*/         OPC_RecordChild5, // #4 = $unorm
/*30406*/         OPC_RecordChild6, // #5 = $r128
/*30407*/         OPC_RecordChild7, // #6 = $da
/*30408*/         OPC_MoveChild, 8,
/*30410*/         OPC_RecordNode, // #7 = $glc
/*30411*/         OPC_MoveParent,
/*30412*/         OPC_MoveChild, 9,
/*30414*/         OPC_RecordNode, // #8 = $slc
/*30415*/         OPC_MoveParent,
/*30416*/         OPC_MoveChild, 10,
/*30418*/         OPC_RecordNode, // #9 = $tfe
/*30419*/         OPC_MoveParent,
/*30420*/         OPC_MoveChild, 11,
/*30422*/         OPC_RecordNode, // #10 = $lwe
/*30423*/         OPC_MoveParent,
/*30424*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*30426*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30429*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30432*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30435*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30438*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30441*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30444*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30447*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30450*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6142:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*30467*/       /*Scope*/ 67, /*->30535*/
/*30468*/         OPC_CheckChild1Type, MVT::v8i32,
/*30470*/         OPC_RecordChild2, // #1 = $rsrc
/*30471*/         OPC_RecordChild3, // #2 = $sampler
/*30472*/         OPC_RecordChild4, // #3 = $dmask
/*30473*/         OPC_RecordChild5, // #4 = $unorm
/*30474*/         OPC_RecordChild6, // #5 = $r128
/*30475*/         OPC_RecordChild7, // #6 = $da
/*30476*/         OPC_MoveChild, 8,
/*30478*/         OPC_RecordNode, // #7 = $glc
/*30479*/         OPC_MoveParent,
/*30480*/         OPC_MoveChild, 9,
/*30482*/         OPC_RecordNode, // #8 = $slc
/*30483*/         OPC_MoveParent,
/*30484*/         OPC_MoveChild, 10,
/*30486*/         OPC_RecordNode, // #9 = $tfe
/*30487*/         OPC_MoveParent,
/*30488*/         OPC_MoveChild, 11,
/*30490*/         OPC_RecordNode, // #10 = $lwe
/*30491*/         OPC_MoveParent,
/*30492*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*30494*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30497*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30500*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30503*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30506*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30509*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30512*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30515*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30518*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6142:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*30535*/       /*Scope*/ 67, /*->30603*/
/*30536*/         OPC_CheckChild1Type, MVT::v16i32,
/*30538*/         OPC_RecordChild2, // #1 = $rsrc
/*30539*/         OPC_RecordChild3, // #2 = $sampler
/*30540*/         OPC_RecordChild4, // #3 = $dmask
/*30541*/         OPC_RecordChild5, // #4 = $unorm
/*30542*/         OPC_RecordChild6, // #5 = $r128
/*30543*/         OPC_RecordChild7, // #6 = $da
/*30544*/         OPC_MoveChild, 8,
/*30546*/         OPC_RecordNode, // #7 = $glc
/*30547*/         OPC_MoveParent,
/*30548*/         OPC_MoveChild, 9,
/*30550*/         OPC_RecordNode, // #8 = $slc
/*30551*/         OPC_MoveParent,
/*30552*/         OPC_MoveChild, 10,
/*30554*/         OPC_RecordNode, // #9 = $tfe
/*30555*/         OPC_MoveParent,
/*30556*/         OPC_MoveChild, 11,
/*30558*/         OPC_RecordNode, // #10 = $lwe
/*30559*/         OPC_MoveParent,
/*30560*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*30562*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30565*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30568*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30571*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30574*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30577*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30580*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30583*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30586*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6142:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*30603*/       0, /*End of Scope*/
/*30604*/     /*Scope*/ 90|128,2/*346*/, /*->30952*/
/*30606*/       OPC_CheckChild0Integer, 1|128,48/*6145*/, 
/*30609*/       OPC_RecordChild1, // #0 = $addr
/*30610*/       OPC_Scope, 67, /*->30679*/ // 5 children in Scope
/*30612*/         OPC_CheckChild1Type, MVT::i32,
/*30614*/         OPC_RecordChild2, // #1 = $rsrc
/*30615*/         OPC_RecordChild3, // #2 = $sampler
/*30616*/         OPC_RecordChild4, // #3 = $dmask
/*30617*/         OPC_RecordChild5, // #4 = $unorm
/*30618*/         OPC_RecordChild6, // #5 = $r128
/*30619*/         OPC_RecordChild7, // #6 = $da
/*30620*/         OPC_MoveChild, 8,
/*30622*/         OPC_RecordNode, // #7 = $glc
/*30623*/         OPC_MoveParent,
/*30624*/         OPC_MoveChild, 9,
/*30626*/         OPC_RecordNode, // #8 = $slc
/*30627*/         OPC_MoveParent,
/*30628*/         OPC_MoveChild, 10,
/*30630*/         OPC_RecordNode, // #9 = $tfe
/*30631*/         OPC_MoveParent,
/*30632*/         OPC_MoveChild, 11,
/*30634*/         OPC_RecordNode, // #10 = $lwe
/*30635*/         OPC_MoveParent,
/*30636*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*30638*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30641*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30644*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30647*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30650*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30653*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30656*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30659*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30662*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6145:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*30679*/       /*Scope*/ 67, /*->30747*/
/*30680*/         OPC_CheckChild1Type, MVT::v2i32,
/*30682*/         OPC_RecordChild2, // #1 = $rsrc
/*30683*/         OPC_RecordChild3, // #2 = $sampler
/*30684*/         OPC_RecordChild4, // #3 = $dmask
/*30685*/         OPC_RecordChild5, // #4 = $unorm
/*30686*/         OPC_RecordChild6, // #5 = $r128
/*30687*/         OPC_RecordChild7, // #6 = $da
/*30688*/         OPC_MoveChild, 8,
/*30690*/         OPC_RecordNode, // #7 = $glc
/*30691*/         OPC_MoveParent,
/*30692*/         OPC_MoveChild, 9,
/*30694*/         OPC_RecordNode, // #8 = $slc
/*30695*/         OPC_MoveParent,
/*30696*/         OPC_MoveChild, 10,
/*30698*/         OPC_RecordNode, // #9 = $tfe
/*30699*/         OPC_MoveParent,
/*30700*/         OPC_MoveChild, 11,
/*30702*/         OPC_RecordNode, // #10 = $lwe
/*30703*/         OPC_MoveParent,
/*30704*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*30706*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30709*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30712*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30715*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30718*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30721*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30724*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30727*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30730*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6145:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*30747*/       /*Scope*/ 67, /*->30815*/
/*30748*/         OPC_CheckChild1Type, MVT::v4i32,
/*30750*/         OPC_RecordChild2, // #1 = $rsrc
/*30751*/         OPC_RecordChild3, // #2 = $sampler
/*30752*/         OPC_RecordChild4, // #3 = $dmask
/*30753*/         OPC_RecordChild5, // #4 = $unorm
/*30754*/         OPC_RecordChild6, // #5 = $r128
/*30755*/         OPC_RecordChild7, // #6 = $da
/*30756*/         OPC_MoveChild, 8,
/*30758*/         OPC_RecordNode, // #7 = $glc
/*30759*/         OPC_MoveParent,
/*30760*/         OPC_MoveChild, 9,
/*30762*/         OPC_RecordNode, // #8 = $slc
/*30763*/         OPC_MoveParent,
/*30764*/         OPC_MoveChild, 10,
/*30766*/         OPC_RecordNode, // #9 = $tfe
/*30767*/         OPC_MoveParent,
/*30768*/         OPC_MoveChild, 11,
/*30770*/         OPC_RecordNode, // #10 = $lwe
/*30771*/         OPC_MoveParent,
/*30772*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*30774*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30777*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30780*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30783*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30786*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30789*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30792*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30795*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30798*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6145:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*30815*/       /*Scope*/ 67, /*->30883*/
/*30816*/         OPC_CheckChild1Type, MVT::v8i32,
/*30818*/         OPC_RecordChild2, // #1 = $rsrc
/*30819*/         OPC_RecordChild3, // #2 = $sampler
/*30820*/         OPC_RecordChild4, // #3 = $dmask
/*30821*/         OPC_RecordChild5, // #4 = $unorm
/*30822*/         OPC_RecordChild6, // #5 = $r128
/*30823*/         OPC_RecordChild7, // #6 = $da
/*30824*/         OPC_MoveChild, 8,
/*30826*/         OPC_RecordNode, // #7 = $glc
/*30827*/         OPC_MoveParent,
/*30828*/         OPC_MoveChild, 9,
/*30830*/         OPC_RecordNode, // #8 = $slc
/*30831*/         OPC_MoveParent,
/*30832*/         OPC_MoveChild, 10,
/*30834*/         OPC_RecordNode, // #9 = $tfe
/*30835*/         OPC_MoveParent,
/*30836*/         OPC_MoveChild, 11,
/*30838*/         OPC_RecordNode, // #10 = $lwe
/*30839*/         OPC_MoveParent,
/*30840*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*30842*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30845*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30848*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30851*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30854*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30857*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30860*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30863*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30866*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6145:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*30883*/       /*Scope*/ 67, /*->30951*/
/*30884*/         OPC_CheckChild1Type, MVT::v16i32,
/*30886*/         OPC_RecordChild2, // #1 = $rsrc
/*30887*/         OPC_RecordChild3, // #2 = $sampler
/*30888*/         OPC_RecordChild4, // #3 = $dmask
/*30889*/         OPC_RecordChild5, // #4 = $unorm
/*30890*/         OPC_RecordChild6, // #5 = $r128
/*30891*/         OPC_RecordChild7, // #6 = $da
/*30892*/         OPC_MoveChild, 8,
/*30894*/         OPC_RecordNode, // #7 = $glc
/*30895*/         OPC_MoveParent,
/*30896*/         OPC_MoveChild, 9,
/*30898*/         OPC_RecordNode, // #8 = $slc
/*30899*/         OPC_MoveParent,
/*30900*/         OPC_MoveChild, 10,
/*30902*/         OPC_RecordNode, // #9 = $tfe
/*30903*/         OPC_MoveParent,
/*30904*/         OPC_MoveChild, 11,
/*30906*/         OPC_RecordNode, // #10 = $lwe
/*30907*/         OPC_MoveParent,
/*30908*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*30910*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30913*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30916*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30919*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30922*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30925*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30928*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30931*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30934*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6145:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*30951*/       0, /*End of Scope*/
/*30952*/     /*Scope*/ 90|128,2/*346*/, /*->31300*/
/*30954*/       OPC_CheckChild0Integer, 117|128,47/*6133*/, 
/*30957*/       OPC_RecordChild1, // #0 = $addr
/*30958*/       OPC_Scope, 67, /*->31027*/ // 5 children in Scope
/*30960*/         OPC_CheckChild1Type, MVT::i32,
/*30962*/         OPC_RecordChild2, // #1 = $rsrc
/*30963*/         OPC_RecordChild3, // #2 = $sampler
/*30964*/         OPC_RecordChild4, // #3 = $dmask
/*30965*/         OPC_RecordChild5, // #4 = $unorm
/*30966*/         OPC_RecordChild6, // #5 = $r128
/*30967*/         OPC_RecordChild7, // #6 = $da
/*30968*/         OPC_MoveChild, 8,
/*30970*/         OPC_RecordNode, // #7 = $glc
/*30971*/         OPC_MoveParent,
/*30972*/         OPC_MoveChild, 9,
/*30974*/         OPC_RecordNode, // #8 = $slc
/*30975*/         OPC_MoveParent,
/*30976*/         OPC_MoveChild, 10,
/*30978*/         OPC_RecordNode, // #9 = $tfe
/*30979*/         OPC_MoveParent,
/*30980*/         OPC_MoveChild, 11,
/*30982*/         OPC_RecordNode, // #10 = $lwe
/*30983*/         OPC_MoveParent,
/*30984*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*30986*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*30989*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30992*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30995*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30998*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31001*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31004*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31007*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31010*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6133:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*31027*/       /*Scope*/ 67, /*->31095*/
/*31028*/         OPC_CheckChild1Type, MVT::v2i32,
/*31030*/         OPC_RecordChild2, // #1 = $rsrc
/*31031*/         OPC_RecordChild3, // #2 = $sampler
/*31032*/         OPC_RecordChild4, // #3 = $dmask
/*31033*/         OPC_RecordChild5, // #4 = $unorm
/*31034*/         OPC_RecordChild6, // #5 = $r128
/*31035*/         OPC_RecordChild7, // #6 = $da
/*31036*/         OPC_MoveChild, 8,
/*31038*/         OPC_RecordNode, // #7 = $glc
/*31039*/         OPC_MoveParent,
/*31040*/         OPC_MoveChild, 9,
/*31042*/         OPC_RecordNode, // #8 = $slc
/*31043*/         OPC_MoveParent,
/*31044*/         OPC_MoveChild, 10,
/*31046*/         OPC_RecordNode, // #9 = $tfe
/*31047*/         OPC_MoveParent,
/*31048*/         OPC_MoveChild, 11,
/*31050*/         OPC_RecordNode, // #10 = $lwe
/*31051*/         OPC_MoveParent,
/*31052*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*31054*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*31057*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31060*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31063*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31066*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31069*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31072*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31075*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31078*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6133:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*31095*/       /*Scope*/ 67, /*->31163*/
/*31096*/         OPC_CheckChild1Type, MVT::v4i32,
/*31098*/         OPC_RecordChild2, // #1 = $rsrc
/*31099*/         OPC_RecordChild3, // #2 = $sampler
/*31100*/         OPC_RecordChild4, // #3 = $dmask
/*31101*/         OPC_RecordChild5, // #4 = $unorm
/*31102*/         OPC_RecordChild6, // #5 = $r128
/*31103*/         OPC_RecordChild7, // #6 = $da
/*31104*/         OPC_MoveChild, 8,
/*31106*/         OPC_RecordNode, // #7 = $glc
/*31107*/         OPC_MoveParent,
/*31108*/         OPC_MoveChild, 9,
/*31110*/         OPC_RecordNode, // #8 = $slc
/*31111*/         OPC_MoveParent,
/*31112*/         OPC_MoveChild, 10,
/*31114*/         OPC_RecordNode, // #9 = $tfe
/*31115*/         OPC_MoveParent,
/*31116*/         OPC_MoveChild, 11,
/*31118*/         OPC_RecordNode, // #10 = $lwe
/*31119*/         OPC_MoveParent,
/*31120*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*31122*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*31125*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31128*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31131*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31134*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31137*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31140*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31143*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31146*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6133:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*31163*/       /*Scope*/ 67, /*->31231*/
/*31164*/         OPC_CheckChild1Type, MVT::v8i32,
/*31166*/         OPC_RecordChild2, // #1 = $rsrc
/*31167*/         OPC_RecordChild3, // #2 = $sampler
/*31168*/         OPC_RecordChild4, // #3 = $dmask
/*31169*/         OPC_RecordChild5, // #4 = $unorm
/*31170*/         OPC_RecordChild6, // #5 = $r128
/*31171*/         OPC_RecordChild7, // #6 = $da
/*31172*/         OPC_MoveChild, 8,
/*31174*/         OPC_RecordNode, // #7 = $glc
/*31175*/         OPC_MoveParent,
/*31176*/         OPC_MoveChild, 9,
/*31178*/         OPC_RecordNode, // #8 = $slc
/*31179*/         OPC_MoveParent,
/*31180*/         OPC_MoveChild, 10,
/*31182*/         OPC_RecordNode, // #9 = $tfe
/*31183*/         OPC_MoveParent,
/*31184*/         OPC_MoveChild, 11,
/*31186*/         OPC_RecordNode, // #10 = $lwe
/*31187*/         OPC_MoveParent,
/*31188*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*31190*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*31193*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31196*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31199*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31202*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31205*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31208*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31211*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31214*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6133:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*31231*/       /*Scope*/ 67, /*->31299*/
/*31232*/         OPC_CheckChild1Type, MVT::v16i32,
/*31234*/         OPC_RecordChild2, // #1 = $rsrc
/*31235*/         OPC_RecordChild3, // #2 = $sampler
/*31236*/         OPC_RecordChild4, // #3 = $dmask
/*31237*/         OPC_RecordChild5, // #4 = $unorm
/*31238*/         OPC_RecordChild6, // #5 = $r128
/*31239*/         OPC_RecordChild7, // #6 = $da
/*31240*/         OPC_MoveChild, 8,
/*31242*/         OPC_RecordNode, // #7 = $glc
/*31243*/         OPC_MoveParent,
/*31244*/         OPC_MoveChild, 9,
/*31246*/         OPC_RecordNode, // #8 = $slc
/*31247*/         OPC_MoveParent,
/*31248*/         OPC_MoveChild, 10,
/*31250*/         OPC_RecordNode, // #9 = $tfe
/*31251*/         OPC_MoveParent,
/*31252*/         OPC_MoveChild, 11,
/*31254*/         OPC_RecordNode, // #10 = $lwe
/*31255*/         OPC_MoveParent,
/*31256*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*31258*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*31261*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31264*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31267*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31270*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31273*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31276*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31279*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31282*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6133:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*31299*/       0, /*End of Scope*/
/*31300*/     /*Scope*/ 90|128,2/*346*/, /*->31648*/
/*31302*/       OPC_CheckChild0Integer, 116|128,47/*6132*/, 
/*31305*/       OPC_RecordChild1, // #0 = $addr
/*31306*/       OPC_Scope, 67, /*->31375*/ // 5 children in Scope
/*31308*/         OPC_CheckChild1Type, MVT::i32,
/*31310*/         OPC_RecordChild2, // #1 = $rsrc
/*31311*/         OPC_RecordChild3, // #2 = $sampler
/*31312*/         OPC_RecordChild4, // #3 = $dmask
/*31313*/         OPC_RecordChild5, // #4 = $unorm
/*31314*/         OPC_RecordChild6, // #5 = $r128
/*31315*/         OPC_RecordChild7, // #6 = $da
/*31316*/         OPC_MoveChild, 8,
/*31318*/         OPC_RecordNode, // #7 = $glc
/*31319*/         OPC_MoveParent,
/*31320*/         OPC_MoveChild, 9,
/*31322*/         OPC_RecordNode, // #8 = $slc
/*31323*/         OPC_MoveParent,
/*31324*/         OPC_MoveChild, 10,
/*31326*/         OPC_RecordNode, // #9 = $tfe
/*31327*/         OPC_MoveParent,
/*31328*/         OPC_MoveChild, 11,
/*31330*/         OPC_RecordNode, // #10 = $lwe
/*31331*/         OPC_MoveParent,
/*31332*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*31334*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*31337*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31340*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31343*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31346*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31349*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31352*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31355*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31358*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6132:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*31375*/       /*Scope*/ 67, /*->31443*/
/*31376*/         OPC_CheckChild1Type, MVT::v2i32,
/*31378*/         OPC_RecordChild2, // #1 = $rsrc
/*31379*/         OPC_RecordChild3, // #2 = $sampler
/*31380*/         OPC_RecordChild4, // #3 = $dmask
/*31381*/         OPC_RecordChild5, // #4 = $unorm
/*31382*/         OPC_RecordChild6, // #5 = $r128
/*31383*/         OPC_RecordChild7, // #6 = $da
/*31384*/         OPC_MoveChild, 8,
/*31386*/         OPC_RecordNode, // #7 = $glc
/*31387*/         OPC_MoveParent,
/*31388*/         OPC_MoveChild, 9,
/*31390*/         OPC_RecordNode, // #8 = $slc
/*31391*/         OPC_MoveParent,
/*31392*/         OPC_MoveChild, 10,
/*31394*/         OPC_RecordNode, // #9 = $tfe
/*31395*/         OPC_MoveParent,
/*31396*/         OPC_MoveChild, 11,
/*31398*/         OPC_RecordNode, // #10 = $lwe
/*31399*/         OPC_MoveParent,
/*31400*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*31402*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*31405*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31408*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31411*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31414*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31417*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31420*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31423*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31426*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6132:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*31443*/       /*Scope*/ 67, /*->31511*/
/*31444*/         OPC_CheckChild1Type, MVT::v4i32,
/*31446*/         OPC_RecordChild2, // #1 = $rsrc
/*31447*/         OPC_RecordChild3, // #2 = $sampler
/*31448*/         OPC_RecordChild4, // #3 = $dmask
/*31449*/         OPC_RecordChild5, // #4 = $unorm
/*31450*/         OPC_RecordChild6, // #5 = $r128
/*31451*/         OPC_RecordChild7, // #6 = $da
/*31452*/         OPC_MoveChild, 8,
/*31454*/         OPC_RecordNode, // #7 = $glc
/*31455*/         OPC_MoveParent,
/*31456*/         OPC_MoveChild, 9,
/*31458*/         OPC_RecordNode, // #8 = $slc
/*31459*/         OPC_MoveParent,
/*31460*/         OPC_MoveChild, 10,
/*31462*/         OPC_RecordNode, // #9 = $tfe
/*31463*/         OPC_MoveParent,
/*31464*/         OPC_MoveChild, 11,
/*31466*/         OPC_RecordNode, // #10 = $lwe
/*31467*/         OPC_MoveParent,
/*31468*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*31470*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*31473*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31476*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31479*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31482*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31485*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31488*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31491*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31494*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6132:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*31511*/       /*Scope*/ 67, /*->31579*/
/*31512*/         OPC_CheckChild1Type, MVT::v8i32,
/*31514*/         OPC_RecordChild2, // #1 = $rsrc
/*31515*/         OPC_RecordChild3, // #2 = $sampler
/*31516*/         OPC_RecordChild4, // #3 = $dmask
/*31517*/         OPC_RecordChild5, // #4 = $unorm
/*31518*/         OPC_RecordChild6, // #5 = $r128
/*31519*/         OPC_RecordChild7, // #6 = $da
/*31520*/         OPC_MoveChild, 8,
/*31522*/         OPC_RecordNode, // #7 = $glc
/*31523*/         OPC_MoveParent,
/*31524*/         OPC_MoveChild, 9,
/*31526*/         OPC_RecordNode, // #8 = $slc
/*31527*/         OPC_MoveParent,
/*31528*/         OPC_MoveChild, 10,
/*31530*/         OPC_RecordNode, // #9 = $tfe
/*31531*/         OPC_MoveParent,
/*31532*/         OPC_MoveChild, 11,
/*31534*/         OPC_RecordNode, // #10 = $lwe
/*31535*/         OPC_MoveParent,
/*31536*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*31538*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*31541*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31544*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31547*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31550*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31553*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31556*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31559*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31562*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6132:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*31579*/       /*Scope*/ 67, /*->31647*/
/*31580*/         OPC_CheckChild1Type, MVT::v16i32,
/*31582*/         OPC_RecordChild2, // #1 = $rsrc
/*31583*/         OPC_RecordChild3, // #2 = $sampler
/*31584*/         OPC_RecordChild4, // #3 = $dmask
/*31585*/         OPC_RecordChild5, // #4 = $unorm
/*31586*/         OPC_RecordChild6, // #5 = $r128
/*31587*/         OPC_RecordChild7, // #6 = $da
/*31588*/         OPC_MoveChild, 8,
/*31590*/         OPC_RecordNode, // #7 = $glc
/*31591*/         OPC_MoveParent,
/*31592*/         OPC_MoveChild, 9,
/*31594*/         OPC_RecordNode, // #8 = $slc
/*31595*/         OPC_MoveParent,
/*31596*/         OPC_MoveChild, 10,
/*31598*/         OPC_RecordNode, // #9 = $tfe
/*31599*/         OPC_MoveParent,
/*31600*/         OPC_MoveChild, 11,
/*31602*/         OPC_RecordNode, // #10 = $lwe
/*31603*/         OPC_MoveParent,
/*31604*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*31606*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*31609*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31612*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31615*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31618*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31621*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31624*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31627*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31630*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6132:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*31647*/       0, /*End of Scope*/
/*31648*/     /*Scope*/ 90|128,2/*346*/, /*->31996*/
/*31650*/       OPC_CheckChild0Integer, 3|128,48/*6147*/, 
/*31653*/       OPC_RecordChild1, // #0 = $addr
/*31654*/       OPC_Scope, 67, /*->31723*/ // 5 children in Scope
/*31656*/         OPC_CheckChild1Type, MVT::i32,
/*31658*/         OPC_RecordChild2, // #1 = $rsrc
/*31659*/         OPC_RecordChild3, // #2 = $sampler
/*31660*/         OPC_RecordChild4, // #3 = $dmask
/*31661*/         OPC_RecordChild5, // #4 = $unorm
/*31662*/         OPC_RecordChild6, // #5 = $r128
/*31663*/         OPC_RecordChild7, // #6 = $da
/*31664*/         OPC_MoveChild, 8,
/*31666*/         OPC_RecordNode, // #7 = $glc
/*31667*/         OPC_MoveParent,
/*31668*/         OPC_MoveChild, 9,
/*31670*/         OPC_RecordNode, // #8 = $slc
/*31671*/         OPC_MoveParent,
/*31672*/         OPC_MoveChild, 10,
/*31674*/         OPC_RecordNode, // #9 = $tfe
/*31675*/         OPC_MoveParent,
/*31676*/         OPC_MoveChild, 11,
/*31678*/         OPC_RecordNode, // #10 = $lwe
/*31679*/         OPC_MoveParent,
/*31680*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*31682*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*31685*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31688*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31691*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31694*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31697*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31700*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31703*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31706*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6147:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*31723*/       /*Scope*/ 67, /*->31791*/
/*31724*/         OPC_CheckChild1Type, MVT::v2i32,
/*31726*/         OPC_RecordChild2, // #1 = $rsrc
/*31727*/         OPC_RecordChild3, // #2 = $sampler
/*31728*/         OPC_RecordChild4, // #3 = $dmask
/*31729*/         OPC_RecordChild5, // #4 = $unorm
/*31730*/         OPC_RecordChild6, // #5 = $r128
/*31731*/         OPC_RecordChild7, // #6 = $da
/*31732*/         OPC_MoveChild, 8,
/*31734*/         OPC_RecordNode, // #7 = $glc
/*31735*/         OPC_MoveParent,
/*31736*/         OPC_MoveChild, 9,
/*31738*/         OPC_RecordNode, // #8 = $slc
/*31739*/         OPC_MoveParent,
/*31740*/         OPC_MoveChild, 10,
/*31742*/         OPC_RecordNode, // #9 = $tfe
/*31743*/         OPC_MoveParent,
/*31744*/         OPC_MoveChild, 11,
/*31746*/         OPC_RecordNode, // #10 = $lwe
/*31747*/         OPC_MoveParent,
/*31748*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*31750*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*31753*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31756*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31759*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31762*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31765*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31768*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31771*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31774*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6147:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*31791*/       /*Scope*/ 67, /*->31859*/
/*31792*/         OPC_CheckChild1Type, MVT::v4i32,
/*31794*/         OPC_RecordChild2, // #1 = $rsrc
/*31795*/         OPC_RecordChild3, // #2 = $sampler
/*31796*/         OPC_RecordChild4, // #3 = $dmask
/*31797*/         OPC_RecordChild5, // #4 = $unorm
/*31798*/         OPC_RecordChild6, // #5 = $r128
/*31799*/         OPC_RecordChild7, // #6 = $da
/*31800*/         OPC_MoveChild, 8,
/*31802*/         OPC_RecordNode, // #7 = $glc
/*31803*/         OPC_MoveParent,
/*31804*/         OPC_MoveChild, 9,
/*31806*/         OPC_RecordNode, // #8 = $slc
/*31807*/         OPC_MoveParent,
/*31808*/         OPC_MoveChild, 10,
/*31810*/         OPC_RecordNode, // #9 = $tfe
/*31811*/         OPC_MoveParent,
/*31812*/         OPC_MoveChild, 11,
/*31814*/         OPC_RecordNode, // #10 = $lwe
/*31815*/         OPC_MoveParent,
/*31816*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*31818*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*31821*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31824*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31827*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31830*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31833*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31836*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31839*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31842*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6147:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*31859*/       /*Scope*/ 67, /*->31927*/
/*31860*/         OPC_CheckChild1Type, MVT::v8i32,
/*31862*/         OPC_RecordChild2, // #1 = $rsrc
/*31863*/         OPC_RecordChild3, // #2 = $sampler
/*31864*/         OPC_RecordChild4, // #3 = $dmask
/*31865*/         OPC_RecordChild5, // #4 = $unorm
/*31866*/         OPC_RecordChild6, // #5 = $r128
/*31867*/         OPC_RecordChild7, // #6 = $da
/*31868*/         OPC_MoveChild, 8,
/*31870*/         OPC_RecordNode, // #7 = $glc
/*31871*/         OPC_MoveParent,
/*31872*/         OPC_MoveChild, 9,
/*31874*/         OPC_RecordNode, // #8 = $slc
/*31875*/         OPC_MoveParent,
/*31876*/         OPC_MoveChild, 10,
/*31878*/         OPC_RecordNode, // #9 = $tfe
/*31879*/         OPC_MoveParent,
/*31880*/         OPC_MoveChild, 11,
/*31882*/         OPC_RecordNode, // #10 = $lwe
/*31883*/         OPC_MoveParent,
/*31884*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*31886*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*31889*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31892*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31895*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31898*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31901*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31904*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31907*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31910*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6147:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*31927*/       /*Scope*/ 67, /*->31995*/
/*31928*/         OPC_CheckChild1Type, MVT::v16i32,
/*31930*/         OPC_RecordChild2, // #1 = $rsrc
/*31931*/         OPC_RecordChild3, // #2 = $sampler
/*31932*/         OPC_RecordChild4, // #3 = $dmask
/*31933*/         OPC_RecordChild5, // #4 = $unorm
/*31934*/         OPC_RecordChild6, // #5 = $r128
/*31935*/         OPC_RecordChild7, // #6 = $da
/*31936*/         OPC_MoveChild, 8,
/*31938*/         OPC_RecordNode, // #7 = $glc
/*31939*/         OPC_MoveParent,
/*31940*/         OPC_MoveChild, 9,
/*31942*/         OPC_RecordNode, // #8 = $slc
/*31943*/         OPC_MoveParent,
/*31944*/         OPC_MoveChild, 10,
/*31946*/         OPC_RecordNode, // #9 = $tfe
/*31947*/         OPC_MoveParent,
/*31948*/         OPC_MoveChild, 11,
/*31950*/         OPC_RecordNode, // #10 = $lwe
/*31951*/         OPC_MoveParent,
/*31952*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*31954*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*31957*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31960*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31963*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31966*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31969*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31972*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31975*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31978*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6147:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*31995*/       0, /*End of Scope*/
/*31996*/     /*Scope*/ 90|128,2/*346*/, /*->32344*/
/*31998*/       OPC_CheckChild0Integer, 121|128,47/*6137*/, 
/*32001*/       OPC_RecordChild1, // #0 = $addr
/*32002*/       OPC_Scope, 67, /*->32071*/ // 5 children in Scope
/*32004*/         OPC_CheckChild1Type, MVT::i32,
/*32006*/         OPC_RecordChild2, // #1 = $rsrc
/*32007*/         OPC_RecordChild3, // #2 = $sampler
/*32008*/         OPC_RecordChild4, // #3 = $dmask
/*32009*/         OPC_RecordChild5, // #4 = $unorm
/*32010*/         OPC_RecordChild6, // #5 = $r128
/*32011*/         OPC_RecordChild7, // #6 = $da
/*32012*/         OPC_MoveChild, 8,
/*32014*/         OPC_RecordNode, // #7 = $glc
/*32015*/         OPC_MoveParent,
/*32016*/         OPC_MoveChild, 9,
/*32018*/         OPC_RecordNode, // #8 = $slc
/*32019*/         OPC_MoveParent,
/*32020*/         OPC_MoveChild, 10,
/*32022*/         OPC_RecordNode, // #9 = $tfe
/*32023*/         OPC_MoveParent,
/*32024*/         OPC_MoveChild, 11,
/*32026*/         OPC_RecordNode, // #10 = $lwe
/*32027*/         OPC_MoveParent,
/*32028*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*32030*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*32033*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32036*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32039*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32042*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32045*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32048*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32051*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32054*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6137:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*32071*/       /*Scope*/ 67, /*->32139*/
/*32072*/         OPC_CheckChild1Type, MVT::v2i32,
/*32074*/         OPC_RecordChild2, // #1 = $rsrc
/*32075*/         OPC_RecordChild3, // #2 = $sampler
/*32076*/         OPC_RecordChild4, // #3 = $dmask
/*32077*/         OPC_RecordChild5, // #4 = $unorm
/*32078*/         OPC_RecordChild6, // #5 = $r128
/*32079*/         OPC_RecordChild7, // #6 = $da
/*32080*/         OPC_MoveChild, 8,
/*32082*/         OPC_RecordNode, // #7 = $glc
/*32083*/         OPC_MoveParent,
/*32084*/         OPC_MoveChild, 9,
/*32086*/         OPC_RecordNode, // #8 = $slc
/*32087*/         OPC_MoveParent,
/*32088*/         OPC_MoveChild, 10,
/*32090*/         OPC_RecordNode, // #9 = $tfe
/*32091*/         OPC_MoveParent,
/*32092*/         OPC_MoveChild, 11,
/*32094*/         OPC_RecordNode, // #10 = $lwe
/*32095*/         OPC_MoveParent,
/*32096*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*32098*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*32101*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32104*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32107*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32110*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32113*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32116*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32119*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32122*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6137:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*32139*/       /*Scope*/ 67, /*->32207*/
/*32140*/         OPC_CheckChild1Type, MVT::v4i32,
/*32142*/         OPC_RecordChild2, // #1 = $rsrc
/*32143*/         OPC_RecordChild3, // #2 = $sampler
/*32144*/         OPC_RecordChild4, // #3 = $dmask
/*32145*/         OPC_RecordChild5, // #4 = $unorm
/*32146*/         OPC_RecordChild6, // #5 = $r128
/*32147*/         OPC_RecordChild7, // #6 = $da
/*32148*/         OPC_MoveChild, 8,
/*32150*/         OPC_RecordNode, // #7 = $glc
/*32151*/         OPC_MoveParent,
/*32152*/         OPC_MoveChild, 9,
/*32154*/         OPC_RecordNode, // #8 = $slc
/*32155*/         OPC_MoveParent,
/*32156*/         OPC_MoveChild, 10,
/*32158*/         OPC_RecordNode, // #9 = $tfe
/*32159*/         OPC_MoveParent,
/*32160*/         OPC_MoveChild, 11,
/*32162*/         OPC_RecordNode, // #10 = $lwe
/*32163*/         OPC_MoveParent,
/*32164*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*32166*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*32169*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32172*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32175*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32178*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32181*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32184*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32187*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32190*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6137:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*32207*/       /*Scope*/ 67, /*->32275*/
/*32208*/         OPC_CheckChild1Type, MVT::v8i32,
/*32210*/         OPC_RecordChild2, // #1 = $rsrc
/*32211*/         OPC_RecordChild3, // #2 = $sampler
/*32212*/         OPC_RecordChild4, // #3 = $dmask
/*32213*/         OPC_RecordChild5, // #4 = $unorm
/*32214*/         OPC_RecordChild6, // #5 = $r128
/*32215*/         OPC_RecordChild7, // #6 = $da
/*32216*/         OPC_MoveChild, 8,
/*32218*/         OPC_RecordNode, // #7 = $glc
/*32219*/         OPC_MoveParent,
/*32220*/         OPC_MoveChild, 9,
/*32222*/         OPC_RecordNode, // #8 = $slc
/*32223*/         OPC_MoveParent,
/*32224*/         OPC_MoveChild, 10,
/*32226*/         OPC_RecordNode, // #9 = $tfe
/*32227*/         OPC_MoveParent,
/*32228*/         OPC_MoveChild, 11,
/*32230*/         OPC_RecordNode, // #10 = $lwe
/*32231*/         OPC_MoveParent,
/*32232*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*32234*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*32237*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32240*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32243*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32246*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32249*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32252*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32255*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32258*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6137:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*32275*/       /*Scope*/ 67, /*->32343*/
/*32276*/         OPC_CheckChild1Type, MVT::v16i32,
/*32278*/         OPC_RecordChild2, // #1 = $rsrc
/*32279*/         OPC_RecordChild3, // #2 = $sampler
/*32280*/         OPC_RecordChild4, // #3 = $dmask
/*32281*/         OPC_RecordChild5, // #4 = $unorm
/*32282*/         OPC_RecordChild6, // #5 = $r128
/*32283*/         OPC_RecordChild7, // #6 = $da
/*32284*/         OPC_MoveChild, 8,
/*32286*/         OPC_RecordNode, // #7 = $glc
/*32287*/         OPC_MoveParent,
/*32288*/         OPC_MoveChild, 9,
/*32290*/         OPC_RecordNode, // #8 = $slc
/*32291*/         OPC_MoveParent,
/*32292*/         OPC_MoveChild, 10,
/*32294*/         OPC_RecordNode, // #9 = $tfe
/*32295*/         OPC_MoveParent,
/*32296*/         OPC_MoveChild, 11,
/*32298*/         OPC_RecordNode, // #10 = $lwe
/*32299*/         OPC_MoveParent,
/*32300*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*32302*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*32305*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32308*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32311*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32314*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32317*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32320*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32323*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32326*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6137:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*32343*/       0, /*End of Scope*/
/*32344*/     /*Scope*/ 90|128,2/*346*/, /*->32692*/
/*32346*/       OPC_CheckChild0Integer, 120|128,47/*6136*/, 
/*32349*/       OPC_RecordChild1, // #0 = $addr
/*32350*/       OPC_Scope, 67, /*->32419*/ // 5 children in Scope
/*32352*/         OPC_CheckChild1Type, MVT::i32,
/*32354*/         OPC_RecordChild2, // #1 = $rsrc
/*32355*/         OPC_RecordChild3, // #2 = $sampler
/*32356*/         OPC_RecordChild4, // #3 = $dmask
/*32357*/         OPC_RecordChild5, // #4 = $unorm
/*32358*/         OPC_RecordChild6, // #5 = $r128
/*32359*/         OPC_RecordChild7, // #6 = $da
/*32360*/         OPC_MoveChild, 8,
/*32362*/         OPC_RecordNode, // #7 = $glc
/*32363*/         OPC_MoveParent,
/*32364*/         OPC_MoveChild, 9,
/*32366*/         OPC_RecordNode, // #8 = $slc
/*32367*/         OPC_MoveParent,
/*32368*/         OPC_MoveChild, 10,
/*32370*/         OPC_RecordNode, // #9 = $tfe
/*32371*/         OPC_MoveParent,
/*32372*/         OPC_MoveChild, 11,
/*32374*/         OPC_RecordNode, // #10 = $lwe
/*32375*/         OPC_MoveParent,
/*32376*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*32378*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*32381*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32384*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32387*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32390*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32393*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32396*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32399*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32402*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6136:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*32419*/       /*Scope*/ 67, /*->32487*/
/*32420*/         OPC_CheckChild1Type, MVT::v2i32,
/*32422*/         OPC_RecordChild2, // #1 = $rsrc
/*32423*/         OPC_RecordChild3, // #2 = $sampler
/*32424*/         OPC_RecordChild4, // #3 = $dmask
/*32425*/         OPC_RecordChild5, // #4 = $unorm
/*32426*/         OPC_RecordChild6, // #5 = $r128
/*32427*/         OPC_RecordChild7, // #6 = $da
/*32428*/         OPC_MoveChild, 8,
/*32430*/         OPC_RecordNode, // #7 = $glc
/*32431*/         OPC_MoveParent,
/*32432*/         OPC_MoveChild, 9,
/*32434*/         OPC_RecordNode, // #8 = $slc
/*32435*/         OPC_MoveParent,
/*32436*/         OPC_MoveChild, 10,
/*32438*/         OPC_RecordNode, // #9 = $tfe
/*32439*/         OPC_MoveParent,
/*32440*/         OPC_MoveChild, 11,
/*32442*/         OPC_RecordNode, // #10 = $lwe
/*32443*/         OPC_MoveParent,
/*32444*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*32446*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*32449*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32452*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32455*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32458*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32461*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32464*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32467*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32470*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6136:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*32487*/       /*Scope*/ 67, /*->32555*/
/*32488*/         OPC_CheckChild1Type, MVT::v4i32,
/*32490*/         OPC_RecordChild2, // #1 = $rsrc
/*32491*/         OPC_RecordChild3, // #2 = $sampler
/*32492*/         OPC_RecordChild4, // #3 = $dmask
/*32493*/         OPC_RecordChild5, // #4 = $unorm
/*32494*/         OPC_RecordChild6, // #5 = $r128
/*32495*/         OPC_RecordChild7, // #6 = $da
/*32496*/         OPC_MoveChild, 8,
/*32498*/         OPC_RecordNode, // #7 = $glc
/*32499*/         OPC_MoveParent,
/*32500*/         OPC_MoveChild, 9,
/*32502*/         OPC_RecordNode, // #8 = $slc
/*32503*/         OPC_MoveParent,
/*32504*/         OPC_MoveChild, 10,
/*32506*/         OPC_RecordNode, // #9 = $tfe
/*32507*/         OPC_MoveParent,
/*32508*/         OPC_MoveChild, 11,
/*32510*/         OPC_RecordNode, // #10 = $lwe
/*32511*/         OPC_MoveParent,
/*32512*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*32514*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*32517*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32520*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32523*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32526*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32529*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32532*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32535*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32538*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6136:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*32555*/       /*Scope*/ 67, /*->32623*/
/*32556*/         OPC_CheckChild1Type, MVT::v8i32,
/*32558*/         OPC_RecordChild2, // #1 = $rsrc
/*32559*/         OPC_RecordChild3, // #2 = $sampler
/*32560*/         OPC_RecordChild4, // #3 = $dmask
/*32561*/         OPC_RecordChild5, // #4 = $unorm
/*32562*/         OPC_RecordChild6, // #5 = $r128
/*32563*/         OPC_RecordChild7, // #6 = $da
/*32564*/         OPC_MoveChild, 8,
/*32566*/         OPC_RecordNode, // #7 = $glc
/*32567*/         OPC_MoveParent,
/*32568*/         OPC_MoveChild, 9,
/*32570*/         OPC_RecordNode, // #8 = $slc
/*32571*/         OPC_MoveParent,
/*32572*/         OPC_MoveChild, 10,
/*32574*/         OPC_RecordNode, // #9 = $tfe
/*32575*/         OPC_MoveParent,
/*32576*/         OPC_MoveChild, 11,
/*32578*/         OPC_RecordNode, // #10 = $lwe
/*32579*/         OPC_MoveParent,
/*32580*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*32582*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*32585*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32588*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32591*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32594*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32597*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32600*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32603*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32606*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6136:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*32623*/       /*Scope*/ 67, /*->32691*/
/*32624*/         OPC_CheckChild1Type, MVT::v16i32,
/*32626*/         OPC_RecordChild2, // #1 = $rsrc
/*32627*/         OPC_RecordChild3, // #2 = $sampler
/*32628*/         OPC_RecordChild4, // #3 = $dmask
/*32629*/         OPC_RecordChild5, // #4 = $unorm
/*32630*/         OPC_RecordChild6, // #5 = $r128
/*32631*/         OPC_RecordChild7, // #6 = $da
/*32632*/         OPC_MoveChild, 8,
/*32634*/         OPC_RecordNode, // #7 = $glc
/*32635*/         OPC_MoveParent,
/*32636*/         OPC_MoveChild, 9,
/*32638*/         OPC_RecordNode, // #8 = $slc
/*32639*/         OPC_MoveParent,
/*32640*/         OPC_MoveChild, 10,
/*32642*/         OPC_RecordNode, // #9 = $tfe
/*32643*/         OPC_MoveParent,
/*32644*/         OPC_MoveChild, 11,
/*32646*/         OPC_RecordNode, // #10 = $lwe
/*32647*/         OPC_MoveParent,
/*32648*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*32650*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*32653*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32656*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32659*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32662*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32665*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32668*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32671*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32674*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6136:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*32691*/       0, /*End of Scope*/
/*32692*/     /*Scope*/ 14|128,1/*142*/, /*->32836*/
/*32694*/       OPC_CheckChild0Integer, 80|128,47/*6096*/, 
/*32697*/       OPC_RecordChild1, // #0 = $addr
/*32698*/       OPC_Scope, 67, /*->32767*/ // 2 children in Scope
/*32700*/         OPC_CheckChild1Type, MVT::v2i32,
/*32702*/         OPC_RecordChild2, // #1 = $rsrc
/*32703*/         OPC_RecordChild3, // #2 = $sampler
/*32704*/         OPC_RecordChild4, // #3 = $dmask
/*32705*/         OPC_RecordChild5, // #4 = $unorm
/*32706*/         OPC_RecordChild6, // #5 = $r128
/*32707*/         OPC_RecordChild7, // #6 = $da
/*32708*/         OPC_MoveChild, 8,
/*32710*/         OPC_RecordNode, // #7 = $glc
/*32711*/         OPC_MoveParent,
/*32712*/         OPC_MoveChild, 9,
/*32714*/         OPC_RecordNode, // #8 = $slc
/*32715*/         OPC_MoveParent,
/*32716*/         OPC_MoveChild, 10,
/*32718*/         OPC_RecordNode, // #9 = $tfe
/*32719*/         OPC_MoveParent,
/*32720*/         OPC_MoveChild, 11,
/*32722*/         OPC_RecordNode, // #10 = $lwe
/*32723*/         OPC_MoveParent,
/*32724*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*32726*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*32729*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32732*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32735*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32738*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32741*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32744*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32747*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32750*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6096:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*32767*/       /*Scope*/ 67, /*->32835*/
/*32768*/         OPC_CheckChild1Type, MVT::v4i32,
/*32770*/         OPC_RecordChild2, // #1 = $rsrc
/*32771*/         OPC_RecordChild3, // #2 = $sampler
/*32772*/         OPC_RecordChild4, // #3 = $dmask
/*32773*/         OPC_RecordChild5, // #4 = $unorm
/*32774*/         OPC_RecordChild6, // #5 = $r128
/*32775*/         OPC_RecordChild7, // #6 = $da
/*32776*/         OPC_MoveChild, 8,
/*32778*/         OPC_RecordNode, // #7 = $glc
/*32779*/         OPC_MoveParent,
/*32780*/         OPC_MoveChild, 9,
/*32782*/         OPC_RecordNode, // #8 = $slc
/*32783*/         OPC_MoveParent,
/*32784*/         OPC_MoveChild, 10,
/*32786*/         OPC_RecordNode, // #9 = $tfe
/*32787*/         OPC_MoveParent,
/*32788*/         OPC_MoveChild, 11,
/*32790*/         OPC_RecordNode, // #10 = $lwe
/*32791*/         OPC_MoveParent,
/*32792*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*32794*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*32797*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32800*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32803*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32806*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32809*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32812*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32815*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32818*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6096:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*32835*/       0, /*End of Scope*/
/*32836*/     /*Scope*/ 71, /*->32908*/
/*32837*/       OPC_CheckChild0Integer, 97|128,47/*6113*/, 
/*32840*/       OPC_RecordChild1, // #0 = $addr
/*32841*/       OPC_CheckChild1Type, MVT::v4i32,
/*32843*/       OPC_RecordChild2, // #1 = $rsrc
/*32844*/       OPC_RecordChild3, // #2 = $sampler
/*32845*/       OPC_RecordChild4, // #3 = $dmask
/*32846*/       OPC_RecordChild5, // #4 = $unorm
/*32847*/       OPC_RecordChild6, // #5 = $r128
/*32848*/       OPC_RecordChild7, // #6 = $da
/*32849*/       OPC_MoveChild, 8,
/*32851*/       OPC_RecordNode, // #7 = $glc
/*32852*/       OPC_MoveParent,
/*32853*/       OPC_MoveChild, 9,
/*32855*/       OPC_RecordNode, // #8 = $slc
/*32856*/       OPC_MoveParent,
/*32857*/       OPC_MoveChild, 10,
/*32859*/       OPC_RecordNode, // #9 = $tfe
/*32860*/       OPC_MoveParent,
/*32861*/       OPC_MoveChild, 11,
/*32863*/       OPC_RecordNode, // #10 = $lwe
/*32864*/       OPC_MoveParent,
/*32865*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*32867*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*32870*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32873*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32876*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32879*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32882*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32885*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32888*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32891*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6113:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*32908*/     /*Scope*/ 71, /*->32980*/
/*32909*/       OPC_CheckChild0Integer, 99|128,47/*6115*/, 
/*32912*/       OPC_RecordChild1, // #0 = $addr
/*32913*/       OPC_CheckChild1Type, MVT::v4i32,
/*32915*/       OPC_RecordChild2, // #1 = $rsrc
/*32916*/       OPC_RecordChild3, // #2 = $sampler
/*32917*/       OPC_RecordChild4, // #3 = $dmask
/*32918*/       OPC_RecordChild5, // #4 = $unorm
/*32919*/       OPC_RecordChild6, // #5 = $r128
/*32920*/       OPC_RecordChild7, // #6 = $da
/*32921*/       OPC_MoveChild, 8,
/*32923*/       OPC_RecordNode, // #7 = $glc
/*32924*/       OPC_MoveParent,
/*32925*/       OPC_MoveChild, 9,
/*32927*/       OPC_RecordNode, // #8 = $slc
/*32928*/       OPC_MoveParent,
/*32929*/       OPC_MoveChild, 10,
/*32931*/       OPC_RecordNode, // #9 = $tfe
/*32932*/       OPC_MoveParent,
/*32933*/       OPC_MoveChild, 11,
/*32935*/       OPC_RecordNode, // #10 = $lwe
/*32936*/       OPC_MoveParent,
/*32937*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*32939*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*32942*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32945*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32948*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32951*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32954*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32957*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32960*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32963*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6115:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*32980*/     /*Scope*/ 71, /*->33052*/
/*32981*/       OPC_CheckChild0Integer, 81|128,47/*6097*/, 
/*32984*/       OPC_RecordChild1, // #0 = $addr
/*32985*/       OPC_CheckChild1Type, MVT::v4i32,
/*32987*/       OPC_RecordChild2, // #1 = $rsrc
/*32988*/       OPC_RecordChild3, // #2 = $sampler
/*32989*/       OPC_RecordChild4, // #3 = $dmask
/*32990*/       OPC_RecordChild5, // #4 = $unorm
/*32991*/       OPC_RecordChild6, // #5 = $r128
/*32992*/       OPC_RecordChild7, // #6 = $da
/*32993*/       OPC_MoveChild, 8,
/*32995*/       OPC_RecordNode, // #7 = $glc
/*32996*/       OPC_MoveParent,
/*32997*/       OPC_MoveChild, 9,
/*32999*/       OPC_RecordNode, // #8 = $slc
/*33000*/       OPC_MoveParent,
/*33001*/       OPC_MoveChild, 10,
/*33003*/       OPC_RecordNode, // #9 = $tfe
/*33004*/       OPC_MoveParent,
/*33005*/       OPC_MoveChild, 11,
/*33007*/       OPC_RecordNode, // #10 = $lwe
/*33008*/       OPC_MoveParent,
/*33009*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*33011*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*33014*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33017*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33020*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33023*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33026*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33029*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33032*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33035*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6097:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*33052*/     /*Scope*/ 14|128,1/*142*/, /*->33196*/
/*33054*/       OPC_CheckChild0Integer, 82|128,47/*6098*/, 
/*33057*/       OPC_RecordChild1, // #0 = $addr
/*33058*/       OPC_Scope, 67, /*->33127*/ // 2 children in Scope
/*33060*/         OPC_CheckChild1Type, MVT::v4i32,
/*33062*/         OPC_RecordChild2, // #1 = $rsrc
/*33063*/         OPC_RecordChild3, // #2 = $sampler
/*33064*/         OPC_RecordChild4, // #3 = $dmask
/*33065*/         OPC_RecordChild5, // #4 = $unorm
/*33066*/         OPC_RecordChild6, // #5 = $r128
/*33067*/         OPC_RecordChild7, // #6 = $da
/*33068*/         OPC_MoveChild, 8,
/*33070*/         OPC_RecordNode, // #7 = $glc
/*33071*/         OPC_MoveParent,
/*33072*/         OPC_MoveChild, 9,
/*33074*/         OPC_RecordNode, // #8 = $slc
/*33075*/         OPC_MoveParent,
/*33076*/         OPC_MoveChild, 10,
/*33078*/         OPC_RecordNode, // #9 = $tfe
/*33079*/         OPC_MoveParent,
/*33080*/         OPC_MoveChild, 11,
/*33082*/         OPC_RecordNode, // #10 = $lwe
/*33083*/         OPC_MoveParent,
/*33084*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*33086*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*33089*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33092*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33095*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33098*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33101*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33104*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33107*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33110*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6098:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*33127*/       /*Scope*/ 67, /*->33195*/
/*33128*/         OPC_CheckChild1Type, MVT::v8i32,
/*33130*/         OPC_RecordChild2, // #1 = $rsrc
/*33131*/         OPC_RecordChild3, // #2 = $sampler
/*33132*/         OPC_RecordChild4, // #3 = $dmask
/*33133*/         OPC_RecordChild5, // #4 = $unorm
/*33134*/         OPC_RecordChild6, // #5 = $r128
/*33135*/         OPC_RecordChild7, // #6 = $da
/*33136*/         OPC_MoveChild, 8,
/*33138*/         OPC_RecordNode, // #7 = $glc
/*33139*/         OPC_MoveParent,
/*33140*/         OPC_MoveChild, 9,
/*33142*/         OPC_RecordNode, // #8 = $slc
/*33143*/         OPC_MoveParent,
/*33144*/         OPC_MoveChild, 10,
/*33146*/         OPC_RecordNode, // #9 = $tfe
/*33147*/         OPC_MoveParent,
/*33148*/         OPC_MoveChild, 11,
/*33150*/         OPC_RecordNode, // #10 = $lwe
/*33151*/         OPC_MoveParent,
/*33152*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*33154*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*33157*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33160*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33163*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33166*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33169*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33172*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33175*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33178*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6098:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*33195*/       0, /*End of Scope*/
/*33196*/     /*Scope*/ 14|128,1/*142*/, /*->33340*/
/*33198*/       OPC_CheckChild0Integer, 101|128,47/*6117*/, 
/*33201*/       OPC_RecordChild1, // #0 = $addr
/*33202*/       OPC_Scope, 67, /*->33271*/ // 2 children in Scope
/*33204*/         OPC_CheckChild1Type, MVT::v2i32,
/*33206*/         OPC_RecordChild2, // #1 = $rsrc
/*33207*/         OPC_RecordChild3, // #2 = $sampler
/*33208*/         OPC_RecordChild4, // #3 = $dmask
/*33209*/         OPC_RecordChild5, // #4 = $unorm
/*33210*/         OPC_RecordChild6, // #5 = $r128
/*33211*/         OPC_RecordChild7, // #6 = $da
/*33212*/         OPC_MoveChild, 8,
/*33214*/         OPC_RecordNode, // #7 = $glc
/*33215*/         OPC_MoveParent,
/*33216*/         OPC_MoveChild, 9,
/*33218*/         OPC_RecordNode, // #8 = $slc
/*33219*/         OPC_MoveParent,
/*33220*/         OPC_MoveChild, 10,
/*33222*/         OPC_RecordNode, // #9 = $tfe
/*33223*/         OPC_MoveParent,
/*33224*/         OPC_MoveChild, 11,
/*33226*/         OPC_RecordNode, // #10 = $lwe
/*33227*/         OPC_MoveParent,
/*33228*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*33230*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*33233*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33236*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33239*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33242*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33245*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33248*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33251*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33254*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6117:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*33271*/       /*Scope*/ 67, /*->33339*/
/*33272*/         OPC_CheckChild1Type, MVT::v4i32,
/*33274*/         OPC_RecordChild2, // #1 = $rsrc
/*33275*/         OPC_RecordChild3, // #2 = $sampler
/*33276*/         OPC_RecordChild4, // #3 = $dmask
/*33277*/         OPC_RecordChild5, // #4 = $unorm
/*33278*/         OPC_RecordChild6, // #5 = $r128
/*33279*/         OPC_RecordChild7, // #6 = $da
/*33280*/         OPC_MoveChild, 8,
/*33282*/         OPC_RecordNode, // #7 = $glc
/*33283*/         OPC_MoveParent,
/*33284*/         OPC_MoveChild, 9,
/*33286*/         OPC_RecordNode, // #8 = $slc
/*33287*/         OPC_MoveParent,
/*33288*/         OPC_MoveChild, 10,
/*33290*/         OPC_RecordNode, // #9 = $tfe
/*33291*/         OPC_MoveParent,
/*33292*/         OPC_MoveChild, 11,
/*33294*/         OPC_RecordNode, // #10 = $lwe
/*33295*/         OPC_MoveParent,
/*33296*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*33298*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*33301*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33304*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33307*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33310*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33313*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33316*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33319*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33322*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6117:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*33339*/       0, /*End of Scope*/
/*33340*/     /*Scope*/ 71, /*->33412*/
/*33341*/       OPC_CheckChild0Integer, 85|128,47/*6101*/, 
/*33344*/       OPC_RecordChild1, // #0 = $addr
/*33345*/       OPC_CheckChild1Type, MVT::v4i32,
/*33347*/       OPC_RecordChild2, // #1 = $rsrc
/*33348*/       OPC_RecordChild3, // #2 = $sampler
/*33349*/       OPC_RecordChild4, // #3 = $dmask
/*33350*/       OPC_RecordChild5, // #4 = $unorm
/*33351*/       OPC_RecordChild6, // #5 = $r128
/*33352*/       OPC_RecordChild7, // #6 = $da
/*33353*/       OPC_MoveChild, 8,
/*33355*/       OPC_RecordNode, // #7 = $glc
/*33356*/       OPC_MoveParent,
/*33357*/       OPC_MoveChild, 9,
/*33359*/       OPC_RecordNode, // #8 = $slc
/*33360*/       OPC_MoveParent,
/*33361*/       OPC_MoveChild, 10,
/*33363*/       OPC_RecordNode, // #9 = $tfe
/*33364*/       OPC_MoveParent,
/*33365*/       OPC_MoveChild, 11,
/*33367*/       OPC_RecordNode, // #10 = $lwe
/*33368*/       OPC_MoveParent,
/*33369*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*33371*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*33374*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33377*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33380*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33383*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33386*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33389*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33392*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33395*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6101:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*33412*/     /*Scope*/ 14|128,1/*142*/, /*->33556*/
/*33414*/       OPC_CheckChild0Integer, 90|128,47/*6106*/, 
/*33417*/       OPC_RecordChild1, // #0 = $addr
/*33418*/       OPC_Scope, 67, /*->33487*/ // 2 children in Scope
/*33420*/         OPC_CheckChild1Type, MVT::v4i32,
/*33422*/         OPC_RecordChild2, // #1 = $rsrc
/*33423*/         OPC_RecordChild3, // #2 = $sampler
/*33424*/         OPC_RecordChild4, // #3 = $dmask
/*33425*/         OPC_RecordChild5, // #4 = $unorm
/*33426*/         OPC_RecordChild6, // #5 = $r128
/*33427*/         OPC_RecordChild7, // #6 = $da
/*33428*/         OPC_MoveChild, 8,
/*33430*/         OPC_RecordNode, // #7 = $glc
/*33431*/         OPC_MoveParent,
/*33432*/         OPC_MoveChild, 9,
/*33434*/         OPC_RecordNode, // #8 = $slc
/*33435*/         OPC_MoveParent,
/*33436*/         OPC_MoveChild, 10,
/*33438*/         OPC_RecordNode, // #9 = $tfe
/*33439*/         OPC_MoveParent,
/*33440*/         OPC_MoveChild, 11,
/*33442*/         OPC_RecordNode, // #10 = $lwe
/*33443*/         OPC_MoveParent,
/*33444*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*33446*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*33449*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33452*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33455*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33458*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33461*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33464*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33467*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33470*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6106:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*33487*/       /*Scope*/ 67, /*->33555*/
/*33488*/         OPC_CheckChild1Type, MVT::v8i32,
/*33490*/         OPC_RecordChild2, // #1 = $rsrc
/*33491*/         OPC_RecordChild3, // #2 = $sampler
/*33492*/         OPC_RecordChild4, // #3 = $dmask
/*33493*/         OPC_RecordChild5, // #4 = $unorm
/*33494*/         OPC_RecordChild6, // #5 = $r128
/*33495*/         OPC_RecordChild7, // #6 = $da
/*33496*/         OPC_MoveChild, 8,
/*33498*/         OPC_RecordNode, // #7 = $glc
/*33499*/         OPC_MoveParent,
/*33500*/         OPC_MoveChild, 9,
/*33502*/         OPC_RecordNode, // #8 = $slc
/*33503*/         OPC_MoveParent,
/*33504*/         OPC_MoveChild, 10,
/*33506*/         OPC_RecordNode, // #9 = $tfe
/*33507*/         OPC_MoveParent,
/*33508*/         OPC_MoveChild, 11,
/*33510*/         OPC_RecordNode, // #10 = $lwe
/*33511*/         OPC_MoveParent,
/*33512*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*33514*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*33517*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33520*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33523*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33526*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33529*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33532*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33535*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33538*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6106:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*33555*/       0, /*End of Scope*/
/*33556*/     /*Scope*/ 14|128,1/*142*/, /*->33700*/
/*33558*/       OPC_CheckChild0Integer, 92|128,47/*6108*/, 
/*33561*/       OPC_RecordChild1, // #0 = $addr
/*33562*/       OPC_Scope, 67, /*->33631*/ // 2 children in Scope
/*33564*/         OPC_CheckChild1Type, MVT::v4i32,
/*33566*/         OPC_RecordChild2, // #1 = $rsrc
/*33567*/         OPC_RecordChild3, // #2 = $sampler
/*33568*/         OPC_RecordChild4, // #3 = $dmask
/*33569*/         OPC_RecordChild5, // #4 = $unorm
/*33570*/         OPC_RecordChild6, // #5 = $r128
/*33571*/         OPC_RecordChild7, // #6 = $da
/*33572*/         OPC_MoveChild, 8,
/*33574*/         OPC_RecordNode, // #7 = $glc
/*33575*/         OPC_MoveParent,
/*33576*/         OPC_MoveChild, 9,
/*33578*/         OPC_RecordNode, // #8 = $slc
/*33579*/         OPC_MoveParent,
/*33580*/         OPC_MoveChild, 10,
/*33582*/         OPC_RecordNode, // #9 = $tfe
/*33583*/         OPC_MoveParent,
/*33584*/         OPC_MoveChild, 11,
/*33586*/         OPC_RecordNode, // #10 = $lwe
/*33587*/         OPC_MoveParent,
/*33588*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*33590*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*33593*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33596*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33599*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33602*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33605*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33608*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33611*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33614*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6108:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*33631*/       /*Scope*/ 67, /*->33699*/
/*33632*/         OPC_CheckChild1Type, MVT::v8i32,
/*33634*/         OPC_RecordChild2, // #1 = $rsrc
/*33635*/         OPC_RecordChild3, // #2 = $sampler
/*33636*/         OPC_RecordChild4, // #3 = $dmask
/*33637*/         OPC_RecordChild5, // #4 = $unorm
/*33638*/         OPC_RecordChild6, // #5 = $r128
/*33639*/         OPC_RecordChild7, // #6 = $da
/*33640*/         OPC_MoveChild, 8,
/*33642*/         OPC_RecordNode, // #7 = $glc
/*33643*/         OPC_MoveParent,
/*33644*/         OPC_MoveChild, 9,
/*33646*/         OPC_RecordNode, // #8 = $slc
/*33647*/         OPC_MoveParent,
/*33648*/         OPC_MoveChild, 10,
/*33650*/         OPC_RecordNode, // #9 = $tfe
/*33651*/         OPC_MoveParent,
/*33652*/         OPC_MoveChild, 11,
/*33654*/         OPC_RecordNode, // #10 = $lwe
/*33655*/         OPC_MoveParent,
/*33656*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*33658*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*33661*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33664*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33667*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33670*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33673*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33676*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33679*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33682*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6108:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*33699*/       0, /*End of Scope*/
/*33700*/     /*Scope*/ 14|128,1/*142*/, /*->33844*/
/*33702*/       OPC_CheckChild0Integer, 86|128,47/*6102*/, 
/*33705*/       OPC_RecordChild1, // #0 = $addr
/*33706*/       OPC_Scope, 67, /*->33775*/ // 2 children in Scope
/*33708*/         OPC_CheckChild1Type, MVT::v4i32,
/*33710*/         OPC_RecordChild2, // #1 = $rsrc
/*33711*/         OPC_RecordChild3, // #2 = $sampler
/*33712*/         OPC_RecordChild4, // #3 = $dmask
/*33713*/         OPC_RecordChild5, // #4 = $unorm
/*33714*/         OPC_RecordChild6, // #5 = $r128
/*33715*/         OPC_RecordChild7, // #6 = $da
/*33716*/         OPC_MoveChild, 8,
/*33718*/         OPC_RecordNode, // #7 = $glc
/*33719*/         OPC_MoveParent,
/*33720*/         OPC_MoveChild, 9,
/*33722*/         OPC_RecordNode, // #8 = $slc
/*33723*/         OPC_MoveParent,
/*33724*/         OPC_MoveChild, 10,
/*33726*/         OPC_RecordNode, // #9 = $tfe
/*33727*/         OPC_MoveParent,
/*33728*/         OPC_MoveChild, 11,
/*33730*/         OPC_RecordNode, // #10 = $lwe
/*33731*/         OPC_MoveParent,
/*33732*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*33734*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*33737*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33740*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33743*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33746*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33749*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33752*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33755*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33758*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6102:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*33775*/       /*Scope*/ 67, /*->33843*/
/*33776*/         OPC_CheckChild1Type, MVT::v8i32,
/*33778*/         OPC_RecordChild2, // #1 = $rsrc
/*33779*/         OPC_RecordChild3, // #2 = $sampler
/*33780*/         OPC_RecordChild4, // #3 = $dmask
/*33781*/         OPC_RecordChild5, // #4 = $unorm
/*33782*/         OPC_RecordChild6, // #5 = $r128
/*33783*/         OPC_RecordChild7, // #6 = $da
/*33784*/         OPC_MoveChild, 8,
/*33786*/         OPC_RecordNode, // #7 = $glc
/*33787*/         OPC_MoveParent,
/*33788*/         OPC_MoveChild, 9,
/*33790*/         OPC_RecordNode, // #8 = $slc
/*33791*/         OPC_MoveParent,
/*33792*/         OPC_MoveChild, 10,
/*33794*/         OPC_RecordNode, // #9 = $tfe
/*33795*/         OPC_MoveParent,
/*33796*/         OPC_MoveChild, 11,
/*33798*/         OPC_RecordNode, // #10 = $lwe
/*33799*/         OPC_MoveParent,
/*33800*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*33802*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*33805*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33808*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33811*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33814*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33817*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33820*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33823*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33826*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6102:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*33843*/       0, /*End of Scope*/
/*33844*/     /*Scope*/ 71, /*->33916*/
/*33845*/       OPC_CheckChild0Integer, 87|128,47/*6103*/, 
/*33848*/       OPC_RecordChild1, // #0 = $addr
/*33849*/       OPC_CheckChild1Type, MVT::v8i32,
/*33851*/       OPC_RecordChild2, // #1 = $rsrc
/*33852*/       OPC_RecordChild3, // #2 = $sampler
/*33853*/       OPC_RecordChild4, // #3 = $dmask
/*33854*/       OPC_RecordChild5, // #4 = $unorm
/*33855*/       OPC_RecordChild6, // #5 = $r128
/*33856*/       OPC_RecordChild7, // #6 = $da
/*33857*/       OPC_MoveChild, 8,
/*33859*/       OPC_RecordNode, // #7 = $glc
/*33860*/       OPC_MoveParent,
/*33861*/       OPC_MoveChild, 9,
/*33863*/       OPC_RecordNode, // #8 = $slc
/*33864*/       OPC_MoveParent,
/*33865*/       OPC_MoveChild, 10,
/*33867*/       OPC_RecordNode, // #9 = $tfe
/*33868*/       OPC_MoveParent,
/*33869*/       OPC_MoveChild, 11,
/*33871*/       OPC_RecordNode, // #10 = $lwe
/*33872*/       OPC_MoveParent,
/*33873*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*33875*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*33878*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33881*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33884*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33887*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33890*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33893*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33896*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33899*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6103:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*33916*/     /*Scope*/ 71, /*->33988*/
/*33917*/       OPC_CheckChild0Integer, 94|128,47/*6110*/, 
/*33920*/       OPC_RecordChild1, // #0 = $addr
/*33921*/       OPC_CheckChild1Type, MVT::v4i32,
/*33923*/       OPC_RecordChild2, // #1 = $rsrc
/*33924*/       OPC_RecordChild3, // #2 = $sampler
/*33925*/       OPC_RecordChild4, // #3 = $dmask
/*33926*/       OPC_RecordChild5, // #4 = $unorm
/*33927*/       OPC_RecordChild6, // #5 = $r128
/*33928*/       OPC_RecordChild7, // #6 = $da
/*33929*/       OPC_MoveChild, 8,
/*33931*/       OPC_RecordNode, // #7 = $glc
/*33932*/       OPC_MoveParent,
/*33933*/       OPC_MoveChild, 9,
/*33935*/       OPC_RecordNode, // #8 = $slc
/*33936*/       OPC_MoveParent,
/*33937*/       OPC_MoveChild, 10,
/*33939*/       OPC_RecordNode, // #9 = $tfe
/*33940*/       OPC_MoveParent,
/*33941*/       OPC_MoveChild, 11,
/*33943*/       OPC_RecordNode, // #10 = $lwe
/*33944*/       OPC_MoveParent,
/*33945*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*33947*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*33950*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33953*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33956*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33959*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33962*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33965*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33968*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33971*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6110:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*33988*/     /*Scope*/ 71, /*->34060*/
/*33989*/       OPC_CheckChild0Integer, 103|128,47/*6119*/, 
/*33992*/       OPC_RecordChild1, // #0 = $addr
/*33993*/       OPC_CheckChild1Type, MVT::v4i32,
/*33995*/       OPC_RecordChild2, // #1 = $rsrc
/*33996*/       OPC_RecordChild3, // #2 = $sampler
/*33997*/       OPC_RecordChild4, // #3 = $dmask
/*33998*/       OPC_RecordChild5, // #4 = $unorm
/*33999*/       OPC_RecordChild6, // #5 = $r128
/*34000*/       OPC_RecordChild7, // #6 = $da
/*34001*/       OPC_MoveChild, 8,
/*34003*/       OPC_RecordNode, // #7 = $glc
/*34004*/       OPC_MoveParent,
/*34005*/       OPC_MoveChild, 9,
/*34007*/       OPC_RecordNode, // #8 = $slc
/*34008*/       OPC_MoveParent,
/*34009*/       OPC_MoveChild, 10,
/*34011*/       OPC_RecordNode, // #9 = $tfe
/*34012*/       OPC_MoveParent,
/*34013*/       OPC_MoveChild, 11,
/*34015*/       OPC_RecordNode, // #10 = $lwe
/*34016*/       OPC_MoveParent,
/*34017*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*34019*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*34022*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34025*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34028*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34031*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34034*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34037*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34040*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34043*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6119:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*34060*/     /*Scope*/ 14|128,1/*142*/, /*->34204*/
/*34062*/       OPC_CheckChild0Integer, 98|128,47/*6114*/, 
/*34065*/       OPC_RecordChild1, // #0 = $addr
/*34066*/       OPC_Scope, 67, /*->34135*/ // 2 children in Scope
/*34068*/         OPC_CheckChild1Type, MVT::v4i32,
/*34070*/         OPC_RecordChild2, // #1 = $rsrc
/*34071*/         OPC_RecordChild3, // #2 = $sampler
/*34072*/         OPC_RecordChild4, // #3 = $dmask
/*34073*/         OPC_RecordChild5, // #4 = $unorm
/*34074*/         OPC_RecordChild6, // #5 = $r128
/*34075*/         OPC_RecordChild7, // #6 = $da
/*34076*/         OPC_MoveChild, 8,
/*34078*/         OPC_RecordNode, // #7 = $glc
/*34079*/         OPC_MoveParent,
/*34080*/         OPC_MoveChild, 9,
/*34082*/         OPC_RecordNode, // #8 = $slc
/*34083*/         OPC_MoveParent,
/*34084*/         OPC_MoveChild, 10,
/*34086*/         OPC_RecordNode, // #9 = $tfe
/*34087*/         OPC_MoveParent,
/*34088*/         OPC_MoveChild, 11,
/*34090*/         OPC_RecordNode, // #10 = $lwe
/*34091*/         OPC_MoveParent,
/*34092*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*34094*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*34097*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34100*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34103*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34106*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34109*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34112*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34115*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34118*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6114:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*34135*/       /*Scope*/ 67, /*->34203*/
/*34136*/         OPC_CheckChild1Type, MVT::v8i32,
/*34138*/         OPC_RecordChild2, // #1 = $rsrc
/*34139*/         OPC_RecordChild3, // #2 = $sampler
/*34140*/         OPC_RecordChild4, // #3 = $dmask
/*34141*/         OPC_RecordChild5, // #4 = $unorm
/*34142*/         OPC_RecordChild6, // #5 = $r128
/*34143*/         OPC_RecordChild7, // #6 = $da
/*34144*/         OPC_MoveChild, 8,
/*34146*/         OPC_RecordNode, // #7 = $glc
/*34147*/         OPC_MoveParent,
/*34148*/         OPC_MoveChild, 9,
/*34150*/         OPC_RecordNode, // #8 = $slc
/*34151*/         OPC_MoveParent,
/*34152*/         OPC_MoveChild, 10,
/*34154*/         OPC_RecordNode, // #9 = $tfe
/*34155*/         OPC_MoveParent,
/*34156*/         OPC_MoveChild, 11,
/*34158*/         OPC_RecordNode, // #10 = $lwe
/*34159*/         OPC_MoveParent,
/*34160*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*34162*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*34165*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34168*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34171*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34174*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34177*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34180*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34183*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34186*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6114:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*34203*/       0, /*End of Scope*/
/*34204*/     /*Scope*/ 14|128,1/*142*/, /*->34348*/
/*34206*/       OPC_CheckChild0Integer, 100|128,47/*6116*/, 
/*34209*/       OPC_RecordChild1, // #0 = $addr
/*34210*/       OPC_Scope, 67, /*->34279*/ // 2 children in Scope
/*34212*/         OPC_CheckChild1Type, MVT::v4i32,
/*34214*/         OPC_RecordChild2, // #1 = $rsrc
/*34215*/         OPC_RecordChild3, // #2 = $sampler
/*34216*/         OPC_RecordChild4, // #3 = $dmask
/*34217*/         OPC_RecordChild5, // #4 = $unorm
/*34218*/         OPC_RecordChild6, // #5 = $r128
/*34219*/         OPC_RecordChild7, // #6 = $da
/*34220*/         OPC_MoveChild, 8,
/*34222*/         OPC_RecordNode, // #7 = $glc
/*34223*/         OPC_MoveParent,
/*34224*/         OPC_MoveChild, 9,
/*34226*/         OPC_RecordNode, // #8 = $slc
/*34227*/         OPC_MoveParent,
/*34228*/         OPC_MoveChild, 10,
/*34230*/         OPC_RecordNode, // #9 = $tfe
/*34231*/         OPC_MoveParent,
/*34232*/         OPC_MoveChild, 11,
/*34234*/         OPC_RecordNode, // #10 = $lwe
/*34235*/         OPC_MoveParent,
/*34236*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*34238*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*34241*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34244*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34247*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34250*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34253*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34256*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34259*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34262*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6116:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*34279*/       /*Scope*/ 67, /*->34347*/
/*34280*/         OPC_CheckChild1Type, MVT::v8i32,
/*34282*/         OPC_RecordChild2, // #1 = $rsrc
/*34283*/         OPC_RecordChild3, // #2 = $sampler
/*34284*/         OPC_RecordChild4, // #3 = $dmask
/*34285*/         OPC_RecordChild5, // #4 = $unorm
/*34286*/         OPC_RecordChild6, // #5 = $r128
/*34287*/         OPC_RecordChild7, // #6 = $da
/*34288*/         OPC_MoveChild, 8,
/*34290*/         OPC_RecordNode, // #7 = $glc
/*34291*/         OPC_MoveParent,
/*34292*/         OPC_MoveChild, 9,
/*34294*/         OPC_RecordNode, // #8 = $slc
/*34295*/         OPC_MoveParent,
/*34296*/         OPC_MoveChild, 10,
/*34298*/         OPC_RecordNode, // #9 = $tfe
/*34299*/         OPC_MoveParent,
/*34300*/         OPC_MoveChild, 11,
/*34302*/         OPC_RecordNode, // #10 = $lwe
/*34303*/         OPC_MoveParent,
/*34304*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*34306*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*34309*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34312*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34315*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34318*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34321*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34324*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34327*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34330*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6116:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*34347*/       0, /*End of Scope*/
/*34348*/     /*Scope*/ 14|128,1/*142*/, /*->34492*/
/*34350*/       OPC_CheckChild0Integer, 84|128,47/*6100*/, 
/*34353*/       OPC_RecordChild1, // #0 = $addr
/*34354*/       OPC_Scope, 67, /*->34423*/ // 2 children in Scope
/*34356*/         OPC_CheckChild1Type, MVT::v4i32,
/*34358*/         OPC_RecordChild2, // #1 = $rsrc
/*34359*/         OPC_RecordChild3, // #2 = $sampler
/*34360*/         OPC_RecordChild4, // #3 = $dmask
/*34361*/         OPC_RecordChild5, // #4 = $unorm
/*34362*/         OPC_RecordChild6, // #5 = $r128
/*34363*/         OPC_RecordChild7, // #6 = $da
/*34364*/         OPC_MoveChild, 8,
/*34366*/         OPC_RecordNode, // #7 = $glc
/*34367*/         OPC_MoveParent,
/*34368*/         OPC_MoveChild, 9,
/*34370*/         OPC_RecordNode, // #8 = $slc
/*34371*/         OPC_MoveParent,
/*34372*/         OPC_MoveChild, 10,
/*34374*/         OPC_RecordNode, // #9 = $tfe
/*34375*/         OPC_MoveParent,
/*34376*/         OPC_MoveChild, 11,
/*34378*/         OPC_RecordNode, // #10 = $lwe
/*34379*/         OPC_MoveParent,
/*34380*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*34382*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*34385*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34388*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34391*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34394*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34397*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34400*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34403*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34406*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6100:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*34423*/       /*Scope*/ 67, /*->34491*/
/*34424*/         OPC_CheckChild1Type, MVT::v8i32,
/*34426*/         OPC_RecordChild2, // #1 = $rsrc
/*34427*/         OPC_RecordChild3, // #2 = $sampler
/*34428*/         OPC_RecordChild4, // #3 = $dmask
/*34429*/         OPC_RecordChild5, // #4 = $unorm
/*34430*/         OPC_RecordChild6, // #5 = $r128
/*34431*/         OPC_RecordChild7, // #6 = $da
/*34432*/         OPC_MoveChild, 8,
/*34434*/         OPC_RecordNode, // #7 = $glc
/*34435*/         OPC_MoveParent,
/*34436*/         OPC_MoveChild, 9,
/*34438*/         OPC_RecordNode, // #8 = $slc
/*34439*/         OPC_MoveParent,
/*34440*/         OPC_MoveChild, 10,
/*34442*/         OPC_RecordNode, // #9 = $tfe
/*34443*/         OPC_MoveParent,
/*34444*/         OPC_MoveChild, 11,
/*34446*/         OPC_RecordNode, // #10 = $lwe
/*34447*/         OPC_MoveParent,
/*34448*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*34450*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*34453*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34456*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34459*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34462*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34465*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34468*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34471*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34474*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6100:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*34491*/       0, /*End of Scope*/
/*34492*/     /*Scope*/ 71, /*->34564*/
/*34493*/       OPC_CheckChild0Integer, 83|128,47/*6099*/, 
/*34496*/       OPC_RecordChild1, // #0 = $addr
/*34497*/       OPC_CheckChild1Type, MVT::v8i32,
/*34499*/       OPC_RecordChild2, // #1 = $rsrc
/*34500*/       OPC_RecordChild3, // #2 = $sampler
/*34501*/       OPC_RecordChild4, // #3 = $dmask
/*34502*/       OPC_RecordChild5, // #4 = $unorm
/*34503*/       OPC_RecordChild6, // #5 = $r128
/*34504*/       OPC_RecordChild7, // #6 = $da
/*34505*/       OPC_MoveChild, 8,
/*34507*/       OPC_RecordNode, // #7 = $glc
/*34508*/       OPC_MoveParent,
/*34509*/       OPC_MoveChild, 9,
/*34511*/       OPC_RecordNode, // #8 = $slc
/*34512*/       OPC_MoveParent,
/*34513*/       OPC_MoveChild, 10,
/*34515*/       OPC_RecordNode, // #9 = $tfe
/*34516*/       OPC_MoveParent,
/*34517*/       OPC_MoveChild, 11,
/*34519*/       OPC_RecordNode, // #10 = $lwe
/*34520*/       OPC_MoveParent,
/*34521*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*34523*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*34526*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34529*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34532*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34535*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34538*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34541*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34544*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34547*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6099:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*34564*/     /*Scope*/ 71, /*->34636*/
/*34565*/       OPC_CheckChild0Integer, 102|128,47/*6118*/, 
/*34568*/       OPC_RecordChild1, // #0 = $addr
/*34569*/       OPC_CheckChild1Type, MVT::v4i32,
/*34571*/       OPC_RecordChild2, // #1 = $rsrc
/*34572*/       OPC_RecordChild3, // #2 = $sampler
/*34573*/       OPC_RecordChild4, // #3 = $dmask
/*34574*/       OPC_RecordChild5, // #4 = $unorm
/*34575*/       OPC_RecordChild6, // #5 = $r128
/*34576*/       OPC_RecordChild7, // #6 = $da
/*34577*/       OPC_MoveChild, 8,
/*34579*/       OPC_RecordNode, // #7 = $glc
/*34580*/       OPC_MoveParent,
/*34581*/       OPC_MoveChild, 9,
/*34583*/       OPC_RecordNode, // #8 = $slc
/*34584*/       OPC_MoveParent,
/*34585*/       OPC_MoveChild, 10,
/*34587*/       OPC_RecordNode, // #9 = $tfe
/*34588*/       OPC_MoveParent,
/*34589*/       OPC_MoveChild, 11,
/*34591*/       OPC_RecordNode, // #10 = $lwe
/*34592*/       OPC_MoveParent,
/*34593*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*34595*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*34598*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34601*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34604*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34607*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34610*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34613*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34616*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34619*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6118:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*34636*/     /*Scope*/ 14|128,1/*142*/, /*->34780*/
/*34638*/       OPC_CheckChild0Integer, 96|128,47/*6112*/, 
/*34641*/       OPC_RecordChild1, // #0 = $addr
/*34642*/       OPC_Scope, 67, /*->34711*/ // 2 children in Scope
/*34644*/         OPC_CheckChild1Type, MVT::v4i32,
/*34646*/         OPC_RecordChild2, // #1 = $rsrc
/*34647*/         OPC_RecordChild3, // #2 = $sampler
/*34648*/         OPC_RecordChild4, // #3 = $dmask
/*34649*/         OPC_RecordChild5, // #4 = $unorm
/*34650*/         OPC_RecordChild6, // #5 = $r128
/*34651*/         OPC_RecordChild7, // #6 = $da
/*34652*/         OPC_MoveChild, 8,
/*34654*/         OPC_RecordNode, // #7 = $glc
/*34655*/         OPC_MoveParent,
/*34656*/         OPC_MoveChild, 9,
/*34658*/         OPC_RecordNode, // #8 = $slc
/*34659*/         OPC_MoveParent,
/*34660*/         OPC_MoveChild, 10,
/*34662*/         OPC_RecordNode, // #9 = $tfe
/*34663*/         OPC_MoveParent,
/*34664*/         OPC_MoveChild, 11,
/*34666*/         OPC_RecordNode, // #10 = $lwe
/*34667*/         OPC_MoveParent,
/*34668*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*34670*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*34673*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34676*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34679*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34682*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34685*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34688*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34691*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34694*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6112:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*34711*/       /*Scope*/ 67, /*->34779*/
/*34712*/         OPC_CheckChild1Type, MVT::v8i32,
/*34714*/         OPC_RecordChild2, // #1 = $rsrc
/*34715*/         OPC_RecordChild3, // #2 = $sampler
/*34716*/         OPC_RecordChild4, // #3 = $dmask
/*34717*/         OPC_RecordChild5, // #4 = $unorm
/*34718*/         OPC_RecordChild6, // #5 = $r128
/*34719*/         OPC_RecordChild7, // #6 = $da
/*34720*/         OPC_MoveChild, 8,
/*34722*/         OPC_RecordNode, // #7 = $glc
/*34723*/         OPC_MoveParent,
/*34724*/         OPC_MoveChild, 9,
/*34726*/         OPC_RecordNode, // #8 = $slc
/*34727*/         OPC_MoveParent,
/*34728*/         OPC_MoveChild, 10,
/*34730*/         OPC_RecordNode, // #9 = $tfe
/*34731*/         OPC_MoveParent,
/*34732*/         OPC_MoveChild, 11,
/*34734*/         OPC_RecordNode, // #10 = $lwe
/*34735*/         OPC_MoveParent,
/*34736*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*34738*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*34741*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34744*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34747*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34750*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34753*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34756*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34759*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34762*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6112:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*34779*/       0, /*End of Scope*/
/*34780*/     /*Scope*/ 71, /*->34852*/
/*34781*/       OPC_CheckChild0Integer, 91|128,47/*6107*/, 
/*34784*/       OPC_RecordChild1, // #0 = $addr
/*34785*/       OPC_CheckChild1Type, MVT::v8i32,
/*34787*/       OPC_RecordChild2, // #1 = $rsrc
/*34788*/       OPC_RecordChild3, // #2 = $sampler
/*34789*/       OPC_RecordChild4, // #3 = $dmask
/*34790*/       OPC_RecordChild5, // #4 = $unorm
/*34791*/       OPC_RecordChild6, // #5 = $r128
/*34792*/       OPC_RecordChild7, // #6 = $da
/*34793*/       OPC_MoveChild, 8,
/*34795*/       OPC_RecordNode, // #7 = $glc
/*34796*/       OPC_MoveParent,
/*34797*/       OPC_MoveChild, 9,
/*34799*/       OPC_RecordNode, // #8 = $slc
/*34800*/       OPC_MoveParent,
/*34801*/       OPC_MoveChild, 10,
/*34803*/       OPC_RecordNode, // #9 = $tfe
/*34804*/       OPC_MoveParent,
/*34805*/       OPC_MoveChild, 11,
/*34807*/       OPC_RecordNode, // #10 = $lwe
/*34808*/       OPC_MoveParent,
/*34809*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*34811*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*34814*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34817*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34820*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34823*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34826*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34829*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34832*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34835*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6107:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*34852*/     /*Scope*/ 71, /*->34924*/
/*34853*/       OPC_CheckChild0Integer, 93|128,47/*6109*/, 
/*34856*/       OPC_RecordChild1, // #0 = $addr
/*34857*/       OPC_CheckChild1Type, MVT::v8i32,
/*34859*/       OPC_RecordChild2, // #1 = $rsrc
/*34860*/       OPC_RecordChild3, // #2 = $sampler
/*34861*/       OPC_RecordChild4, // #3 = $dmask
/*34862*/       OPC_RecordChild5, // #4 = $unorm
/*34863*/       OPC_RecordChild6, // #5 = $r128
/*34864*/       OPC_RecordChild7, // #6 = $da
/*34865*/       OPC_MoveChild, 8,
/*34867*/       OPC_RecordNode, // #7 = $glc
/*34868*/       OPC_MoveParent,
/*34869*/       OPC_MoveChild, 9,
/*34871*/       OPC_RecordNode, // #8 = $slc
/*34872*/       OPC_MoveParent,
/*34873*/       OPC_MoveChild, 10,
/*34875*/       OPC_RecordNode, // #9 = $tfe
/*34876*/       OPC_MoveParent,
/*34877*/       OPC_MoveChild, 11,
/*34879*/       OPC_RecordNode, // #10 = $lwe
/*34880*/       OPC_MoveParent,
/*34881*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*34883*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*34886*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34889*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34892*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34895*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34898*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34901*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34904*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34907*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6109:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*34924*/     /*Scope*/ 71, /*->34996*/
/*34925*/       OPC_CheckChild0Integer, 89|128,47/*6105*/, 
/*34928*/       OPC_RecordChild1, // #0 = $addr
/*34929*/       OPC_CheckChild1Type, MVT::v8i32,
/*34931*/       OPC_RecordChild2, // #1 = $rsrc
/*34932*/       OPC_RecordChild3, // #2 = $sampler
/*34933*/       OPC_RecordChild4, // #3 = $dmask
/*34934*/       OPC_RecordChild5, // #4 = $unorm
/*34935*/       OPC_RecordChild6, // #5 = $r128
/*34936*/       OPC_RecordChild7, // #6 = $da
/*34937*/       OPC_MoveChild, 8,
/*34939*/       OPC_RecordNode, // #7 = $glc
/*34940*/       OPC_MoveParent,
/*34941*/       OPC_MoveChild, 9,
/*34943*/       OPC_RecordNode, // #8 = $slc
/*34944*/       OPC_MoveParent,
/*34945*/       OPC_MoveChild, 10,
/*34947*/       OPC_RecordNode, // #9 = $tfe
/*34948*/       OPC_MoveParent,
/*34949*/       OPC_MoveChild, 11,
/*34951*/       OPC_RecordNode, // #10 = $lwe
/*34952*/       OPC_MoveParent,
/*34953*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*34955*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*34958*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34961*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34964*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34967*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34970*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34973*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34976*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34979*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6105:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*34996*/     /*Scope*/ 71, /*->35068*/
/*34997*/       OPC_CheckChild0Integer, 88|128,47/*6104*/, 
/*35000*/       OPC_RecordChild1, // #0 = $addr
/*35001*/       OPC_CheckChild1Type, MVT::v8i32,
/*35003*/       OPC_RecordChild2, // #1 = $rsrc
/*35004*/       OPC_RecordChild3, // #2 = $sampler
/*35005*/       OPC_RecordChild4, // #3 = $dmask
/*35006*/       OPC_RecordChild5, // #4 = $unorm
/*35007*/       OPC_RecordChild6, // #5 = $r128
/*35008*/       OPC_RecordChild7, // #6 = $da
/*35009*/       OPC_MoveChild, 8,
/*35011*/       OPC_RecordNode, // #7 = $glc
/*35012*/       OPC_MoveParent,
/*35013*/       OPC_MoveChild, 9,
/*35015*/       OPC_RecordNode, // #8 = $slc
/*35016*/       OPC_MoveParent,
/*35017*/       OPC_MoveChild, 10,
/*35019*/       OPC_RecordNode, // #9 = $tfe
/*35020*/       OPC_MoveParent,
/*35021*/       OPC_MoveChild, 11,
/*35023*/       OPC_RecordNode, // #10 = $lwe
/*35024*/       OPC_MoveParent,
/*35025*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*35027*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*35030*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35033*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35036*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35039*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35042*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35045*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35048*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35051*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                // Src: (intrinsic_wo_chain:v4f32 6104:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*35068*/     /*Scope*/ 14|128,1/*142*/, /*->35212*/
/*35070*/       OPC_CheckChild0Integer, 95|128,47/*6111*/, 
/*35073*/       OPC_RecordChild1, // #0 = $addr
/*35074*/       OPC_Scope, 67, /*->35143*/ // 2 children in Scope
/*35076*/         OPC_CheckChild1Type, MVT::v4i32,
/*35078*/         OPC_RecordChild2, // #1 = $rsrc
/*35079*/         OPC_RecordChild3, // #2 = $sampler
/*35080*/         OPC_RecordChild4, // #3 = $dmask
/*35081*/         OPC_RecordChild5, // #4 = $unorm
/*35082*/         OPC_RecordChild6, // #5 = $r128
/*35083*/         OPC_RecordChild7, // #6 = $da
/*35084*/         OPC_MoveChild, 8,
/*35086*/         OPC_RecordNode, // #7 = $glc
/*35087*/         OPC_MoveParent,
/*35088*/         OPC_MoveChild, 9,
/*35090*/         OPC_RecordNode, // #8 = $slc
/*35091*/         OPC_MoveParent,
/*35092*/         OPC_MoveChild, 10,
/*35094*/         OPC_RecordNode, // #9 = $tfe
/*35095*/         OPC_MoveParent,
/*35096*/         OPC_MoveChild, 11,
/*35098*/         OPC_RecordNode, // #10 = $lwe
/*35099*/         OPC_MoveParent,
/*35100*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*35102*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*35105*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35108*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35111*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35114*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35117*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35120*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35123*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35126*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6111:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*35143*/       /*Scope*/ 67, /*->35211*/
/*35144*/         OPC_CheckChild1Type, MVT::v8i32,
/*35146*/         OPC_RecordChild2, // #1 = $rsrc
/*35147*/         OPC_RecordChild3, // #2 = $sampler
/*35148*/         OPC_RecordChild4, // #3 = $dmask
/*35149*/         OPC_RecordChild5, // #4 = $unorm
/*35150*/         OPC_RecordChild6, // #5 = $r128
/*35151*/         OPC_RecordChild7, // #6 = $da
/*35152*/         OPC_MoveChild, 8,
/*35154*/         OPC_RecordNode, // #7 = $glc
/*35155*/         OPC_MoveParent,
/*35156*/         OPC_MoveChild, 9,
/*35158*/         OPC_RecordNode, // #8 = $slc
/*35159*/         OPC_MoveParent,
/*35160*/         OPC_MoveChild, 10,
/*35162*/         OPC_RecordNode, // #9 = $tfe
/*35163*/         OPC_MoveParent,
/*35164*/         OPC_MoveChild, 11,
/*35166*/         OPC_RecordNode, // #10 = $lwe
/*35167*/         OPC_MoveParent,
/*35168*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*35170*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*35173*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35176*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35179*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35182*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35185*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35188*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35191*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35194*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6111:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*35211*/       0, /*End of Scope*/
/*35212*/     /*Scope*/ 82|128,1/*210*/, /*->35424*/
/*35214*/       OPC_CheckChild0Integer, 104|128,47/*6120*/, 
/*35217*/       OPC_RecordChild1, // #0 = $addr
/*35218*/       OPC_Scope, 67, /*->35287*/ // 3 children in Scope
/*35220*/         OPC_CheckChild1Type, MVT::i32,
/*35222*/         OPC_RecordChild2, // #1 = $rsrc
/*35223*/         OPC_RecordChild3, // #2 = $sampler
/*35224*/         OPC_RecordChild4, // #3 = $dmask
/*35225*/         OPC_RecordChild5, // #4 = $unorm
/*35226*/         OPC_RecordChild6, // #5 = $r128
/*35227*/         OPC_RecordChild7, // #6 = $da
/*35228*/         OPC_MoveChild, 8,
/*35230*/         OPC_RecordNode, // #7 = $glc
/*35231*/         OPC_MoveParent,
/*35232*/         OPC_MoveChild, 9,
/*35234*/         OPC_RecordNode, // #8 = $slc
/*35235*/         OPC_MoveParent,
/*35236*/         OPC_MoveChild, 10,
/*35238*/         OPC_RecordNode, // #9 = $tfe
/*35239*/         OPC_MoveParent,
/*35240*/         OPC_MoveChild, 11,
/*35242*/         OPC_RecordNode, // #10 = $lwe
/*35243*/         OPC_MoveParent,
/*35244*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*35246*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*35249*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35252*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35255*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35258*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35261*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35264*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35267*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35270*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6120:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*35287*/       /*Scope*/ 67, /*->35355*/
/*35288*/         OPC_CheckChild1Type, MVT::v2i32,
/*35290*/         OPC_RecordChild2, // #1 = $rsrc
/*35291*/         OPC_RecordChild3, // #2 = $sampler
/*35292*/         OPC_RecordChild4, // #3 = $dmask
/*35293*/         OPC_RecordChild5, // #4 = $unorm
/*35294*/         OPC_RecordChild6, // #5 = $r128
/*35295*/         OPC_RecordChild7, // #6 = $da
/*35296*/         OPC_MoveChild, 8,
/*35298*/         OPC_RecordNode, // #7 = $glc
/*35299*/         OPC_MoveParent,
/*35300*/         OPC_MoveChild, 9,
/*35302*/         OPC_RecordNode, // #8 = $slc
/*35303*/         OPC_MoveParent,
/*35304*/         OPC_MoveChild, 10,
/*35306*/         OPC_RecordNode, // #9 = $tfe
/*35307*/         OPC_MoveParent,
/*35308*/         OPC_MoveChild, 11,
/*35310*/         OPC_RecordNode, // #10 = $lwe
/*35311*/         OPC_MoveParent,
/*35312*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*35314*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*35317*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35320*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35323*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35326*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35329*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35332*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35335*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35338*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6120:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*35355*/       /*Scope*/ 67, /*->35423*/
/*35356*/         OPC_CheckChild1Type, MVT::v4i32,
/*35358*/         OPC_RecordChild2, // #1 = $rsrc
/*35359*/         OPC_RecordChild3, // #2 = $sampler
/*35360*/         OPC_RecordChild4, // #3 = $dmask
/*35361*/         OPC_RecordChild5, // #4 = $unorm
/*35362*/         OPC_RecordChild6, // #5 = $r128
/*35363*/         OPC_RecordChild7, // #6 = $da
/*35364*/         OPC_MoveChild, 8,
/*35366*/         OPC_RecordNode, // #7 = $glc
/*35367*/         OPC_MoveParent,
/*35368*/         OPC_MoveChild, 9,
/*35370*/         OPC_RecordNode, // #8 = $slc
/*35371*/         OPC_MoveParent,
/*35372*/         OPC_MoveChild, 10,
/*35374*/         OPC_RecordNode, // #9 = $tfe
/*35375*/         OPC_MoveParent,
/*35376*/         OPC_MoveChild, 11,
/*35378*/         OPC_RecordNode, // #10 = $lwe
/*35379*/         OPC_MoveParent,
/*35380*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*35382*/         OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*35385*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35388*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35391*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35394*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35397*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35400*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35403*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35406*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 11, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (intrinsic_wo_chain:v4f32 6120:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$da))
/*35423*/       0, /*End of Scope*/
/*35424*/     0, /*End of Scope*/
/*35425*/   /*SwitchOpcode*/ 28|128,2/*284*/, TARGET_VAL(ISD::SHL),// ->35713
/*35429*/     OPC_Scope, 41, /*->35472*/ // 2 children in Scope
/*35431*/       OPC_MoveChild0,
/*35432*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35435*/       OPC_MoveChild0,
/*35436*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*35439*/       OPC_CheckChild0Integer, 1, 
/*35441*/       OPC_RecordChild1, // #0 = $a
/*35442*/       OPC_CheckChild1Type, MVT::i32,
/*35444*/       OPC_MoveParent,
/*35445*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35456*/       OPC_MoveParent,
/*35457*/       OPC_RecordChild1, // #1 = $b
/*35458*/       OPC_CheckChild1Type, MVT::i32,
/*35460*/       OPC_CheckType, MVT::i32,
/*35462*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*35464*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (shl:i32 (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32), i32:i32:$b) - Complexity = 19
                // Dst: (S_BFM_B32:i32 ?:i32:$a, ?:i32:$b)
/*35472*/     /*Scope*/ 110|128,1/*238*/, /*->35712*/
/*35474*/       OPC_RecordChild0, // #0 = $src0
/*35475*/       OPC_RecordChild1, // #1 = $src1
/*35476*/       OPC_CheckChild1Type, MVT::i32,
/*35478*/       OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->35698
/*35482*/         OPC_Scope, 11, /*->35495*/ // 3 children in Scope
/*35484*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*35486*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHL_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHL_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*35495*/         /*Scope*/ 100, /*->35596*/
/*35496*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*35498*/           OPC_EmitInteger, MVT::i32, 0, 
/*35501*/           OPC_EmitInteger, MVT::i32, 0, 
/*35504*/           OPC_EmitInteger, MVT::i32, 1, 
/*35507*/           OPC_EmitInteger, MVT::i32, 0, 
/*35510*/           OPC_EmitInteger, MVT::i32, 0, 
/*35513*/           OPC_EmitInteger, MVT::i32, 0, 
/*35516*/           OPC_EmitInteger, MVT::i32, 0, 
/*35519*/           OPC_EmitInteger, MVT::i32, 0, 
/*35522*/           OPC_EmitInteger, MVT::i32, 0, 
/*35525*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35537*/           OPC_EmitInteger, MVT::i32, 0, 
/*35540*/           OPC_EmitInteger, MVT::i32, 0, 
/*35543*/           OPC_EmitInteger, MVT::i32, 0, 
/*35546*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35558*/           OPC_EmitInteger, MVT::i32, 1, 
/*35561*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*35564*/           OPC_EmitInteger, MVT::i32, 0, 
/*35567*/           OPC_EmitInteger, MVT::i32, 0, 
/*35570*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHL_r600), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (LSHL_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*35596*/         /*Scope*/ 100, /*->35697*/
/*35597*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*35599*/           OPC_EmitInteger, MVT::i32, 0, 
/*35602*/           OPC_EmitInteger, MVT::i32, 0, 
/*35605*/           OPC_EmitInteger, MVT::i32, 1, 
/*35608*/           OPC_EmitInteger, MVT::i32, 0, 
/*35611*/           OPC_EmitInteger, MVT::i32, 0, 
/*35614*/           OPC_EmitInteger, MVT::i32, 0, 
/*35617*/           OPC_EmitInteger, MVT::i32, 0, 
/*35620*/           OPC_EmitInteger, MVT::i32, 0, 
/*35623*/           OPC_EmitInteger, MVT::i32, 0, 
/*35626*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35638*/           OPC_EmitInteger, MVT::i32, 0, 
/*35641*/           OPC_EmitInteger, MVT::i32, 0, 
/*35644*/           OPC_EmitInteger, MVT::i32, 0, 
/*35647*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35659*/           OPC_EmitInteger, MVT::i32, 1, 
/*35662*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*35665*/           OPC_EmitInteger, MVT::i32, 0, 
/*35668*/           OPC_EmitInteger, MVT::i32, 0, 
/*35671*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHL_eg), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (LSHL_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*35697*/         0, /*End of Scope*/
/*35698*/       /*SwitchType*/ 11, MVT::i64,// ->35711
/*35700*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*35702*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHL_B64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHL_B64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*35711*/       0, // EndSwitchType
/*35712*/     0, /*End of Scope*/
/*35713*/   /*SwitchOpcode*/ 100|128,39/*5092*/, TARGET_VAL(ISD::OR),// ->40809
/*35717*/     OPC_Scope, 75|128,38/*4939*/, /*->40659*/ // 2 children in Scope
/*35720*/       OPC_MoveChild0,
/*35721*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*35724*/       OPC_Scope, 57|128,2/*313*/, /*->36040*/ // 8 children in Scope
/*35727*/         OPC_RecordChild0, // #0 = $y
/*35728*/         OPC_Scope, 119|128,1/*247*/, /*->35978*/ // 2 children in Scope
/*35731*/           OPC_RecordChild1, // #1 = $x
/*35732*/           OPC_MoveParent,
/*35733*/           OPC_MoveChild1,
/*35734*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*35737*/           OPC_Scope, 7|128,1/*135*/, /*->35875*/ // 4 children in Scope
/*35740*/             OPC_RecordChild0, // #2 = $z
/*35741*/             OPC_MoveChild1,
/*35742*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*35745*/             OPC_CheckChild0Same, 1,
/*35747*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35758*/             OPC_MoveParent,
/*35759*/             OPC_MoveParent,
/*35760*/             OPC_CheckType, MVT::i32,
/*35762*/             OPC_Scope, 98, /*->35862*/ // 2 children in Scope
/*35764*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*35766*/               OPC_EmitInteger, MVT::i32, 0, 
/*35769*/               OPC_EmitInteger, MVT::i32, 0, 
/*35772*/               OPC_EmitInteger, MVT::i32, 0, 
/*35775*/               OPC_EmitInteger, MVT::i32, 0, 
/*35778*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35790*/               OPC_EmitInteger, MVT::i32, 0, 
/*35793*/               OPC_EmitInteger, MVT::i32, 0, 
/*35796*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35808*/               OPC_EmitInteger, MVT::i32, 0, 
/*35811*/               OPC_EmitInteger, MVT::i32, 0, 
/*35814*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35826*/               OPC_EmitInteger, MVT::i32, 1, 
/*35829*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*35832*/               OPC_EmitInteger, MVT::i32, 0, 
/*35835*/               OPC_EmitInteger, MVT::i32, 0, 
/*35838*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*35862*/             /*Scope*/ 11, /*->35874*/
/*35863*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*35865*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*35874*/             0, /*End of Scope*/
/*35875*/           /*Scope*/ 33, /*->35909*/
/*35876*/             OPC_MoveChild0,
/*35877*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*35880*/             OPC_CheckChild0Same, 1,
/*35882*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35893*/             OPC_MoveParent,
/*35894*/             OPC_RecordChild1, // #2 = $z
/*35895*/             OPC_MoveParent,
/*35896*/             OPC_CheckType, MVT::i32,
/*35898*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*35900*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*35909*/           /*Scope*/ 33, /*->35943*/
/*35910*/             OPC_RecordChild0, // #2 = $z
/*35911*/             OPC_MoveChild1,
/*35912*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*35915*/             OPC_CheckChild0Same, 0,
/*35917*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35928*/             OPC_MoveParent,
/*35929*/             OPC_MoveParent,
/*35930*/             OPC_CheckType, MVT::i32,
/*35932*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*35934*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*35943*/           /*Scope*/ 33, /*->35977*/
/*35944*/             OPC_MoveChild0,
/*35945*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*35948*/             OPC_CheckChild0Same, 0,
/*35950*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35961*/             OPC_MoveParent,
/*35962*/             OPC_RecordChild1, // #2 = $z
/*35963*/             OPC_MoveParent,
/*35964*/             OPC_CheckType, MVT::i32,
/*35966*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*35968*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*35977*/           0, /*End of Scope*/
/*35978*/         /*Scope*/ 60, /*->36039*/
/*35979*/           OPC_MoveChild1,
/*35980*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*35983*/           OPC_RecordChild0, // #1 = $x
/*35984*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35995*/           OPC_MoveParent,
/*35996*/           OPC_MoveParent,
/*35997*/           OPC_MoveChild1,
/*35998*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*36001*/           OPC_Scope, 17, /*->36020*/ // 2 children in Scope
/*36003*/             OPC_RecordChild0, // #2 = $y
/*36004*/             OPC_CheckChild1Same, 1,
/*36006*/             OPC_MoveParent,
/*36007*/             OPC_CheckType, MVT::i32,
/*36009*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*36011*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*36020*/           /*Scope*/ 17, /*->36038*/
/*36021*/             OPC_CheckChild0Same, 1,
/*36023*/             OPC_RecordChild1, // #2 = $y
/*36024*/             OPC_MoveParent,
/*36025*/             OPC_CheckType, MVT::i32,
/*36027*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*36029*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*36038*/           0, /*End of Scope*/
/*36039*/         0, /*End of Scope*/
/*36040*/       /*Scope*/ 61, /*->36102*/
/*36041*/         OPC_MoveChild0,
/*36042*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*36045*/         OPC_RecordChild0, // #0 = $x
/*36046*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36057*/         OPC_MoveParent,
/*36058*/         OPC_RecordChild1, // #1 = $z
/*36059*/         OPC_MoveParent,
/*36060*/         OPC_MoveChild1,
/*36061*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*36064*/         OPC_Scope, 17, /*->36083*/ // 2 children in Scope
/*36066*/           OPC_RecordChild0, // #2 = $y
/*36067*/           OPC_CheckChild1Same, 0,
/*36069*/           OPC_MoveParent,
/*36070*/           OPC_CheckType, MVT::i32,
/*36072*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*36074*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*36083*/         /*Scope*/ 17, /*->36101*/
/*36084*/           OPC_CheckChild0Same, 0,
/*36086*/           OPC_RecordChild1, // #2 = $y
/*36087*/           OPC_MoveParent,
/*36088*/           OPC_CheckType, MVT::i32,
/*36090*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*36092*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*36101*/         0, /*End of Scope*/
/*36102*/       /*Scope*/ 100|128,4/*612*/, /*->36716*/
/*36104*/         OPC_RecordChild0, // #0 = $y
/*36105*/         OPC_Scope, 115|128,2/*371*/, /*->36479*/ // 2 children in Scope
/*36108*/           OPC_RecordChild1, // #1 = $x
/*36109*/           OPC_MoveParent,
/*36110*/           OPC_MoveChild1,
/*36111*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*36114*/           OPC_Scope, 120, /*->36236*/ // 3 children in Scope
/*36116*/             OPC_MoveChild0,
/*36117*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*36120*/             OPC_CheckChild0Same, 1,
/*36122*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36133*/             OPC_MoveParent,
/*36134*/             OPC_RecordChild1, // #2 = $z
/*36135*/             OPC_MoveParent,
/*36136*/             OPC_CheckType, MVT::i32,
/*36138*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*36140*/             OPC_EmitInteger, MVT::i32, 0, 
/*36143*/             OPC_EmitInteger, MVT::i32, 0, 
/*36146*/             OPC_EmitInteger, MVT::i32, 0, 
/*36149*/             OPC_EmitInteger, MVT::i32, 0, 
/*36152*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36164*/             OPC_EmitInteger, MVT::i32, 0, 
/*36167*/             OPC_EmitInteger, MVT::i32, 0, 
/*36170*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36182*/             OPC_EmitInteger, MVT::i32, 0, 
/*36185*/             OPC_EmitInteger, MVT::i32, 0, 
/*36188*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36200*/             OPC_EmitInteger, MVT::i32, 1, 
/*36203*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*36206*/             OPC_EmitInteger, MVT::i32, 0, 
/*36209*/             OPC_EmitInteger, MVT::i32, 0, 
/*36212*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*36236*/           /*Scope*/ 120, /*->36357*/
/*36237*/             OPC_RecordChild0, // #2 = $z
/*36238*/             OPC_MoveChild1,
/*36239*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*36242*/             OPC_CheckChild0Same, 0,
/*36244*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36255*/             OPC_MoveParent,
/*36256*/             OPC_MoveParent,
/*36257*/             OPC_CheckType, MVT::i32,
/*36259*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*36261*/             OPC_EmitInteger, MVT::i32, 0, 
/*36264*/             OPC_EmitInteger, MVT::i32, 0, 
/*36267*/             OPC_EmitInteger, MVT::i32, 0, 
/*36270*/             OPC_EmitInteger, MVT::i32, 0, 
/*36273*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36285*/             OPC_EmitInteger, MVT::i32, 0, 
/*36288*/             OPC_EmitInteger, MVT::i32, 0, 
/*36291*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36303*/             OPC_EmitInteger, MVT::i32, 0, 
/*36306*/             OPC_EmitInteger, MVT::i32, 0, 
/*36309*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36321*/             OPC_EmitInteger, MVT::i32, 1, 
/*36324*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*36327*/             OPC_EmitInteger, MVT::i32, 0, 
/*36330*/             OPC_EmitInteger, MVT::i32, 0, 
/*36333*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*36357*/           /*Scope*/ 120, /*->36478*/
/*36358*/             OPC_MoveChild0,
/*36359*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*36362*/             OPC_CheckChild0Same, 0,
/*36364*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36375*/             OPC_MoveParent,
/*36376*/             OPC_RecordChild1, // #2 = $z
/*36377*/             OPC_MoveParent,
/*36378*/             OPC_CheckType, MVT::i32,
/*36380*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*36382*/             OPC_EmitInteger, MVT::i32, 0, 
/*36385*/             OPC_EmitInteger, MVT::i32, 0, 
/*36388*/             OPC_EmitInteger, MVT::i32, 0, 
/*36391*/             OPC_EmitInteger, MVT::i32, 0, 
/*36394*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36406*/             OPC_EmitInteger, MVT::i32, 0, 
/*36409*/             OPC_EmitInteger, MVT::i32, 0, 
/*36412*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36424*/             OPC_EmitInteger, MVT::i32, 0, 
/*36427*/             OPC_EmitInteger, MVT::i32, 0, 
/*36430*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36442*/             OPC_EmitInteger, MVT::i32, 1, 
/*36445*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*36448*/             OPC_EmitInteger, MVT::i32, 0, 
/*36451*/             OPC_EmitInteger, MVT::i32, 0, 
/*36454*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*36478*/           0, /*End of Scope*/
/*36479*/         /*Scope*/ 106|128,1/*234*/, /*->36715*/
/*36481*/           OPC_MoveChild1,
/*36482*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*36485*/           OPC_RecordChild0, // #1 = $x
/*36486*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36497*/           OPC_MoveParent,
/*36498*/           OPC_MoveParent,
/*36499*/           OPC_MoveChild1,
/*36500*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*36503*/           OPC_Scope, 104, /*->36609*/ // 2 children in Scope
/*36505*/             OPC_RecordChild0, // #2 = $y
/*36506*/             OPC_CheckChild1Same, 1,
/*36508*/             OPC_MoveParent,
/*36509*/             OPC_CheckType, MVT::i32,
/*36511*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*36513*/             OPC_EmitInteger, MVT::i32, 0, 
/*36516*/             OPC_EmitInteger, MVT::i32, 0, 
/*36519*/             OPC_EmitInteger, MVT::i32, 0, 
/*36522*/             OPC_EmitInteger, MVT::i32, 0, 
/*36525*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36537*/             OPC_EmitInteger, MVT::i32, 0, 
/*36540*/             OPC_EmitInteger, MVT::i32, 0, 
/*36543*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36555*/             OPC_EmitInteger, MVT::i32, 0, 
/*36558*/             OPC_EmitInteger, MVT::i32, 0, 
/*36561*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36573*/             OPC_EmitInteger, MVT::i32, 1, 
/*36576*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*36579*/             OPC_EmitInteger, MVT::i32, 0, 
/*36582*/             OPC_EmitInteger, MVT::i32, 0, 
/*36585*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*36609*/           /*Scope*/ 104, /*->36714*/
/*36610*/             OPC_CheckChild0Same, 1,
/*36612*/             OPC_RecordChild1, // #2 = $y
/*36613*/             OPC_MoveParent,
/*36614*/             OPC_CheckType, MVT::i32,
/*36616*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*36618*/             OPC_EmitInteger, MVT::i32, 0, 
/*36621*/             OPC_EmitInteger, MVT::i32, 0, 
/*36624*/             OPC_EmitInteger, MVT::i32, 0, 
/*36627*/             OPC_EmitInteger, MVT::i32, 0, 
/*36630*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36642*/             OPC_EmitInteger, MVT::i32, 0, 
/*36645*/             OPC_EmitInteger, MVT::i32, 0, 
/*36648*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36660*/             OPC_EmitInteger, MVT::i32, 0, 
/*36663*/             OPC_EmitInteger, MVT::i32, 0, 
/*36666*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36678*/             OPC_EmitInteger, MVT::i32, 1, 
/*36681*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*36684*/             OPC_EmitInteger, MVT::i32, 0, 
/*36687*/             OPC_EmitInteger, MVT::i32, 0, 
/*36690*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*36714*/           0, /*End of Scope*/
/*36715*/         0, /*End of Scope*/
/*36716*/       /*Scope*/ 107|128,1/*235*/, /*->36953*/
/*36718*/         OPC_MoveChild0,
/*36719*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*36722*/         OPC_RecordChild0, // #0 = $x
/*36723*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36734*/         OPC_MoveParent,
/*36735*/         OPC_RecordChild1, // #1 = $z
/*36736*/         OPC_MoveParent,
/*36737*/         OPC_MoveChild1,
/*36738*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*36741*/         OPC_Scope, 104, /*->36847*/ // 2 children in Scope
/*36743*/           OPC_RecordChild0, // #2 = $y
/*36744*/           OPC_CheckChild1Same, 0,
/*36746*/           OPC_MoveParent,
/*36747*/           OPC_CheckType, MVT::i32,
/*36749*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*36751*/           OPC_EmitInteger, MVT::i32, 0, 
/*36754*/           OPC_EmitInteger, MVT::i32, 0, 
/*36757*/           OPC_EmitInteger, MVT::i32, 0, 
/*36760*/           OPC_EmitInteger, MVT::i32, 0, 
/*36763*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36775*/           OPC_EmitInteger, MVT::i32, 0, 
/*36778*/           OPC_EmitInteger, MVT::i32, 0, 
/*36781*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36793*/           OPC_EmitInteger, MVT::i32, 0, 
/*36796*/           OPC_EmitInteger, MVT::i32, 0, 
/*36799*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36811*/           OPC_EmitInteger, MVT::i32, 1, 
/*36814*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*36817*/           OPC_EmitInteger, MVT::i32, 0, 
/*36820*/           OPC_EmitInteger, MVT::i32, 0, 
/*36823*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*36847*/         /*Scope*/ 104, /*->36952*/
/*36848*/           OPC_CheckChild0Same, 0,
/*36850*/           OPC_RecordChild1, // #2 = $y
/*36851*/           OPC_MoveParent,
/*36852*/           OPC_CheckType, MVT::i32,
/*36854*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*36856*/           OPC_EmitInteger, MVT::i32, 0, 
/*36859*/           OPC_EmitInteger, MVT::i32, 0, 
/*36862*/           OPC_EmitInteger, MVT::i32, 0, 
/*36865*/           OPC_EmitInteger, MVT::i32, 0, 
/*36868*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36880*/           OPC_EmitInteger, MVT::i32, 0, 
/*36883*/           OPC_EmitInteger, MVT::i32, 0, 
/*36886*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36898*/           OPC_EmitInteger, MVT::i32, 0, 
/*36901*/           OPC_EmitInteger, MVT::i32, 0, 
/*36904*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36916*/           OPC_EmitInteger, MVT::i32, 1, 
/*36919*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*36922*/           OPC_EmitInteger, MVT::i32, 0, 
/*36925*/           OPC_EmitInteger, MVT::i32, 0, 
/*36928*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*36952*/         0, /*End of Scope*/
/*36953*/       /*Scope*/ 79|128,4/*591*/, /*->37546*/
/*36955*/         OPC_RecordChild0, // #0 = $x
/*36956*/         OPC_Scope, 85|128,3/*469*/, /*->37428*/ // 2 children in Scope
/*36959*/           OPC_RecordChild1, // #1 = $z
/*36960*/           OPC_MoveParent,
/*36961*/           OPC_MoveChild1,
/*36962*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*36965*/           OPC_Scope, 9|128,2/*265*/, /*->37233*/ // 4 children in Scope
/*36968*/             OPC_RecordChild0, // #2 = $y
/*36969*/             OPC_MoveChild1,
/*36970*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*36973*/             OPC_Scope, 100|128,1/*228*/, /*->37204*/ // 2 children in Scope
/*36976*/               OPC_CheckChild0Same, 0,
/*36978*/               OPC_CheckChild1Same, 1,
/*36980*/               OPC_MoveParent,
/*36981*/               OPC_MoveParent,
/*36982*/               OPC_CheckType, MVT::i32,
/*36984*/               OPC_Scope, 68|128,1/*196*/, /*->37183*/ // 2 children in Scope
/*36987*/                 OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*36989*/                 OPC_EmitInteger, MVT::i32, 0, 
/*36992*/                 OPC_EmitInteger, MVT::i32, 0, 
/*36995*/                 OPC_EmitInteger, MVT::i32, 0, 
/*36998*/                 OPC_EmitInteger, MVT::i32, 0, 
/*37001*/                 OPC_EmitInteger, MVT::i32, 1, 
/*37004*/                 OPC_EmitInteger, MVT::i32, 0, 
/*37007*/                 OPC_EmitInteger, MVT::i32, 0, 
/*37010*/                 OPC_EmitInteger, MVT::i32, 0, 
/*37013*/                 OPC_EmitInteger, MVT::i32, 0, 
/*37016*/                 OPC_EmitInteger, MVT::i32, 0, 
/*37019*/                 OPC_EmitInteger, MVT::i32, 0, 
/*37022*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37034*/                 OPC_EmitInteger, MVT::i32, 0, 
/*37037*/                 OPC_EmitInteger, MVT::i32, 0, 
/*37040*/                 OPC_EmitInteger, MVT::i32, 0, 
/*37043*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37055*/                 OPC_EmitInteger, MVT::i32, 1, 
/*37058*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*37061*/                 OPC_EmitInteger, MVT::i32, 0, 
/*37064*/                 OPC_EmitInteger, MVT::i32, 0, 
/*37067*/                 OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                              MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*37093*/                 OPC_EmitInteger, MVT::i32, 0, 
/*37096*/                 OPC_EmitInteger, MVT::i32, 0, 
/*37099*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37111*/                 OPC_EmitInteger, MVT::i32, 0, 
/*37114*/                 OPC_EmitInteger, MVT::i32, 0, 
/*37117*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37129*/                 OPC_EmitInteger, MVT::i32, 0, 
/*37132*/                 OPC_EmitInteger, MVT::i32, 0, 
/*37135*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37147*/                 OPC_EmitInteger, MVT::i32, 1, 
/*37150*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*37153*/                 OPC_EmitInteger, MVT::i32, 0, 
/*37156*/                 OPC_EmitInteger, MVT::i32, 0, 
/*37159*/                 OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                              MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*37183*/               /*Scope*/ 19, /*->37203*/
/*37184*/                 OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*37186*/                 OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                              MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*37194*/                 OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                              MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*37203*/               0, /*End of Scope*/
/*37204*/             /*Scope*/ 27, /*->37232*/
/*37205*/               OPC_CheckChild0Same, 1,
/*37207*/               OPC_CheckChild1Same, 0,
/*37209*/               OPC_MoveParent,
/*37210*/               OPC_MoveParent,
/*37211*/               OPC_CheckType, MVT::i32,
/*37213*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*37215*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*37223*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*37232*/             0, /*End of Scope*/
/*37233*/           /*Scope*/ 64, /*->37298*/
/*37234*/             OPC_MoveChild0,
/*37235*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*37238*/             OPC_Scope, 28, /*->37268*/ // 2 children in Scope
/*37240*/               OPC_CheckChild0Same, 0,
/*37242*/               OPC_CheckChild1Same, 1,
/*37244*/               OPC_MoveParent,
/*37245*/               OPC_RecordChild1, // #2 = $y
/*37246*/               OPC_MoveParent,
/*37247*/               OPC_CheckType, MVT::i32,
/*37249*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*37251*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*37259*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*37268*/             /*Scope*/ 28, /*->37297*/
/*37269*/               OPC_CheckChild0Same, 1,
/*37271*/               OPC_CheckChild1Same, 0,
/*37273*/               OPC_MoveParent,
/*37274*/               OPC_RecordChild1, // #2 = $y
/*37275*/               OPC_MoveParent,
/*37276*/               OPC_CheckType, MVT::i32,
/*37278*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*37280*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*37288*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*37297*/             0, /*End of Scope*/
/*37298*/           /*Scope*/ 63, /*->37362*/
/*37299*/             OPC_RecordChild0, // #2 = $y
/*37300*/             OPC_MoveChild1,
/*37301*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*37304*/             OPC_Scope, 27, /*->37333*/ // 2 children in Scope
/*37306*/               OPC_CheckChild0Same, 1,
/*37308*/               OPC_CheckChild1Same, 0,
/*37310*/               OPC_MoveParent,
/*37311*/               OPC_MoveParent,
/*37312*/               OPC_CheckType, MVT::i32,
/*37314*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*37316*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*37324*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*37333*/             /*Scope*/ 27, /*->37361*/
/*37334*/               OPC_CheckChild0Same, 0,
/*37336*/               OPC_CheckChild1Same, 1,
/*37338*/               OPC_MoveParent,
/*37339*/               OPC_MoveParent,
/*37340*/               OPC_CheckType, MVT::i32,
/*37342*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*37344*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*37352*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*37361*/             0, /*End of Scope*/
/*37362*/           /*Scope*/ 64, /*->37427*/
/*37363*/             OPC_MoveChild0,
/*37364*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*37367*/             OPC_Scope, 28, /*->37397*/ // 2 children in Scope
/*37369*/               OPC_CheckChild0Same, 1,
/*37371*/               OPC_CheckChild1Same, 0,
/*37373*/               OPC_MoveParent,
/*37374*/               OPC_RecordChild1, // #2 = $y
/*37375*/               OPC_MoveParent,
/*37376*/               OPC_CheckType, MVT::i32,
/*37378*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*37380*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*37388*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*37397*/             /*Scope*/ 28, /*->37426*/
/*37398*/               OPC_CheckChild0Same, 0,
/*37400*/               OPC_CheckChild1Same, 1,
/*37402*/               OPC_MoveParent,
/*37403*/               OPC_RecordChild1, // #2 = $y
/*37404*/               OPC_MoveParent,
/*37405*/               OPC_CheckType, MVT::i32,
/*37407*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*37409*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*37417*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*37426*/             0, /*End of Scope*/
/*37427*/           0, /*End of Scope*/
/*37428*/         /*Scope*/ 116, /*->37545*/
/*37429*/           OPC_MoveChild1,
/*37430*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*37433*/           OPC_RecordChild0, // #1 = $x
/*37434*/           OPC_RecordChild1, // #2 = $z
/*37435*/           OPC_MoveParent,
/*37436*/           OPC_MoveParent,
/*37437*/           OPC_MoveChild1,
/*37438*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*37441*/           OPC_Scope, 26, /*->37469*/ // 3 children in Scope
/*37443*/             OPC_CheckChild0Same, 1,
/*37445*/             OPC_CheckChild1Same, 2,
/*37447*/             OPC_MoveParent,
/*37448*/             OPC_CheckType, MVT::i32,
/*37450*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*37452*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3
/*37460*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*37469*/           /*Scope*/ 47, /*->37517*/
/*37470*/             OPC_CheckChild0Same, 2,
/*37472*/             OPC_CheckChild1Same, 1,
/*37474*/             OPC_MoveParent,
/*37475*/             OPC_CheckType, MVT::i32,
/*37477*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*37479*/             OPC_Scope, 17, /*->37498*/ // 2 children in Scope
/*37481*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3
/*37489*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*37498*/             /*Scope*/ 17, /*->37516*/
/*37499*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*37507*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*37516*/             0, /*End of Scope*/
/*37517*/           /*Scope*/ 26, /*->37544*/
/*37518*/             OPC_CheckChild0Same, 1,
/*37520*/             OPC_CheckChild1Same, 2,
/*37522*/             OPC_MoveParent,
/*37523*/             OPC_CheckType, MVT::i32,
/*37525*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*37527*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*37535*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*37544*/           0, /*End of Scope*/
/*37545*/         0, /*End of Scope*/
/*37546*/       /*Scope*/ 117, /*->37664*/
/*37547*/         OPC_MoveChild0,
/*37548*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*37551*/         OPC_RecordChild0, // #0 = $x
/*37552*/         OPC_RecordChild1, // #1 = $z
/*37553*/         OPC_MoveParent,
/*37554*/         OPC_RecordChild1, // #2 = $y
/*37555*/         OPC_MoveParent,
/*37556*/         OPC_MoveChild1,
/*37557*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*37560*/         OPC_Scope, 26, /*->37588*/ // 3 children in Scope
/*37562*/           OPC_CheckChild0Same, 0,
/*37564*/           OPC_CheckChild1Same, 1,
/*37566*/           OPC_MoveParent,
/*37567*/           OPC_CheckType, MVT::i32,
/*37569*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*37571*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*37579*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*37588*/         /*Scope*/ 47, /*->37636*/
/*37589*/           OPC_CheckChild0Same, 1,
/*37591*/           OPC_CheckChild1Same, 0,
/*37593*/           OPC_MoveParent,
/*37594*/           OPC_CheckType, MVT::i32,
/*37596*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*37598*/           OPC_Scope, 17, /*->37617*/ // 2 children in Scope
/*37600*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*37608*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*37617*/           /*Scope*/ 17, /*->37635*/
/*37618*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*37626*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*37635*/           0, /*End of Scope*/
/*37636*/         /*Scope*/ 26, /*->37663*/
/*37637*/           OPC_CheckChild0Same, 0,
/*37639*/           OPC_CheckChild1Same, 1,
/*37641*/           OPC_MoveParent,
/*37642*/           OPC_CheckType, MVT::i32,
/*37644*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*37646*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*37654*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*37663*/         0, /*End of Scope*/
/*37664*/       /*Scope*/ 64|128,17/*2240*/, /*->39906*/
/*37666*/         OPC_RecordChild0, // #0 = $x
/*37667*/         OPC_Scope, 76|128,11/*1484*/, /*->39154*/ // 2 children in Scope
/*37670*/           OPC_RecordChild1, // #1 = $z
/*37671*/           OPC_MoveParent,
/*37672*/           OPC_MoveChild1,
/*37673*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*37676*/           OPC_Scope, 81|128,1/*209*/, /*->37888*/ // 4 children in Scope
/*37679*/             OPC_RecordChild0, // #2 = $y
/*37680*/             OPC_MoveChild1,
/*37681*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*37684*/             OPC_CheckChild0Same, 1,
/*37686*/             OPC_CheckChild1Same, 0,
/*37688*/             OPC_MoveParent,
/*37689*/             OPC_MoveParent,
/*37690*/             OPC_CheckType, MVT::i32,
/*37692*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*37694*/             OPC_EmitInteger, MVT::i32, 0, 
/*37697*/             OPC_EmitInteger, MVT::i32, 0, 
/*37700*/             OPC_EmitInteger, MVT::i32, 0, 
/*37703*/             OPC_EmitInteger, MVT::i32, 0, 
/*37706*/             OPC_EmitInteger, MVT::i32, 1, 
/*37709*/             OPC_EmitInteger, MVT::i32, 0, 
/*37712*/             OPC_EmitInteger, MVT::i32, 0, 
/*37715*/             OPC_EmitInteger, MVT::i32, 0, 
/*37718*/             OPC_EmitInteger, MVT::i32, 0, 
/*37721*/             OPC_EmitInteger, MVT::i32, 0, 
/*37724*/             OPC_EmitInteger, MVT::i32, 0, 
/*37727*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37739*/             OPC_EmitInteger, MVT::i32, 0, 
/*37742*/             OPC_EmitInteger, MVT::i32, 0, 
/*37745*/             OPC_EmitInteger, MVT::i32, 0, 
/*37748*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37760*/             OPC_EmitInteger, MVT::i32, 1, 
/*37763*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*37766*/             OPC_EmitInteger, MVT::i32, 0, 
/*37769*/             OPC_EmitInteger, MVT::i32, 0, 
/*37772*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*37798*/             OPC_EmitInteger, MVT::i32, 0, 
/*37801*/             OPC_EmitInteger, MVT::i32, 0, 
/*37804*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37816*/             OPC_EmitInteger, MVT::i32, 0, 
/*37819*/             OPC_EmitInteger, MVT::i32, 0, 
/*37822*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37834*/             OPC_EmitInteger, MVT::i32, 0, 
/*37837*/             OPC_EmitInteger, MVT::i32, 0, 
/*37840*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37852*/             OPC_EmitInteger, MVT::i32, 1, 
/*37855*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*37858*/             OPC_EmitInteger, MVT::i32, 0, 
/*37861*/             OPC_EmitInteger, MVT::i32, 0, 
/*37864*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*37888*/           /*Scope*/ 36|128,3/*420*/, /*->38310*/
/*37890*/             OPC_MoveChild0,
/*37891*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*37894*/             OPC_Scope, 77|128,1/*205*/, /*->38102*/ // 2 children in Scope
/*37897*/               OPC_CheckChild0Same, 0,
/*37899*/               OPC_CheckChild1Same, 1,
/*37901*/               OPC_MoveParent,
/*37902*/               OPC_RecordChild1, // #2 = $y
/*37903*/               OPC_MoveParent,
/*37904*/               OPC_CheckType, MVT::i32,
/*37906*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*37908*/               OPC_EmitInteger, MVT::i32, 0, 
/*37911*/               OPC_EmitInteger, MVT::i32, 0, 
/*37914*/               OPC_EmitInteger, MVT::i32, 0, 
/*37917*/               OPC_EmitInteger, MVT::i32, 0, 
/*37920*/               OPC_EmitInteger, MVT::i32, 1, 
/*37923*/               OPC_EmitInteger, MVT::i32, 0, 
/*37926*/               OPC_EmitInteger, MVT::i32, 0, 
/*37929*/               OPC_EmitInteger, MVT::i32, 0, 
/*37932*/               OPC_EmitInteger, MVT::i32, 0, 
/*37935*/               OPC_EmitInteger, MVT::i32, 0, 
/*37938*/               OPC_EmitInteger, MVT::i32, 0, 
/*37941*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37953*/               OPC_EmitInteger, MVT::i32, 0, 
/*37956*/               OPC_EmitInteger, MVT::i32, 0, 
/*37959*/               OPC_EmitInteger, MVT::i32, 0, 
/*37962*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37974*/               OPC_EmitInteger, MVT::i32, 1, 
/*37977*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*37980*/               OPC_EmitInteger, MVT::i32, 0, 
/*37983*/               OPC_EmitInteger, MVT::i32, 0, 
/*37986*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*38012*/               OPC_EmitInteger, MVT::i32, 0, 
/*38015*/               OPC_EmitInteger, MVT::i32, 0, 
/*38018*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38030*/               OPC_EmitInteger, MVT::i32, 0, 
/*38033*/               OPC_EmitInteger, MVT::i32, 0, 
/*38036*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38048*/               OPC_EmitInteger, MVT::i32, 0, 
/*38051*/               OPC_EmitInteger, MVT::i32, 0, 
/*38054*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38066*/               OPC_EmitInteger, MVT::i32, 1, 
/*38069*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*38072*/               OPC_EmitInteger, MVT::i32, 0, 
/*38075*/               OPC_EmitInteger, MVT::i32, 0, 
/*38078*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*38102*/             /*Scope*/ 77|128,1/*205*/, /*->38309*/
/*38104*/               OPC_CheckChild0Same, 1,
/*38106*/               OPC_CheckChild1Same, 0,
/*38108*/               OPC_MoveParent,
/*38109*/               OPC_RecordChild1, // #2 = $y
/*38110*/               OPC_MoveParent,
/*38111*/               OPC_CheckType, MVT::i32,
/*38113*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*38115*/               OPC_EmitInteger, MVT::i32, 0, 
/*38118*/               OPC_EmitInteger, MVT::i32, 0, 
/*38121*/               OPC_EmitInteger, MVT::i32, 0, 
/*38124*/               OPC_EmitInteger, MVT::i32, 0, 
/*38127*/               OPC_EmitInteger, MVT::i32, 1, 
/*38130*/               OPC_EmitInteger, MVT::i32, 0, 
/*38133*/               OPC_EmitInteger, MVT::i32, 0, 
/*38136*/               OPC_EmitInteger, MVT::i32, 0, 
/*38139*/               OPC_EmitInteger, MVT::i32, 0, 
/*38142*/               OPC_EmitInteger, MVT::i32, 0, 
/*38145*/               OPC_EmitInteger, MVT::i32, 0, 
/*38148*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38160*/               OPC_EmitInteger, MVT::i32, 0, 
/*38163*/               OPC_EmitInteger, MVT::i32, 0, 
/*38166*/               OPC_EmitInteger, MVT::i32, 0, 
/*38169*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38181*/               OPC_EmitInteger, MVT::i32, 1, 
/*38184*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*38187*/               OPC_EmitInteger, MVT::i32, 0, 
/*38190*/               OPC_EmitInteger, MVT::i32, 0, 
/*38193*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*38219*/               OPC_EmitInteger, MVT::i32, 0, 
/*38222*/               OPC_EmitInteger, MVT::i32, 0, 
/*38225*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38237*/               OPC_EmitInteger, MVT::i32, 0, 
/*38240*/               OPC_EmitInteger, MVT::i32, 0, 
/*38243*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38255*/               OPC_EmitInteger, MVT::i32, 0, 
/*38258*/               OPC_EmitInteger, MVT::i32, 0, 
/*38261*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38273*/               OPC_EmitInteger, MVT::i32, 1, 
/*38276*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*38279*/               OPC_EmitInteger, MVT::i32, 0, 
/*38282*/               OPC_EmitInteger, MVT::i32, 0, 
/*38285*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*38309*/             0, /*End of Scope*/
/*38310*/           /*Scope*/ 35|128,3/*419*/, /*->38731*/
/*38312*/             OPC_RecordChild0, // #2 = $y
/*38313*/             OPC_MoveChild1,
/*38314*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*38317*/             OPC_Scope, 76|128,1/*204*/, /*->38524*/ // 2 children in Scope
/*38320*/               OPC_CheckChild0Same, 1,
/*38322*/               OPC_CheckChild1Same, 0,
/*38324*/               OPC_MoveParent,
/*38325*/               OPC_MoveParent,
/*38326*/               OPC_CheckType, MVT::i32,
/*38328*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*38330*/               OPC_EmitInteger, MVT::i32, 0, 
/*38333*/               OPC_EmitInteger, MVT::i32, 0, 
/*38336*/               OPC_EmitInteger, MVT::i32, 0, 
/*38339*/               OPC_EmitInteger, MVT::i32, 0, 
/*38342*/               OPC_EmitInteger, MVT::i32, 1, 
/*38345*/               OPC_EmitInteger, MVT::i32, 0, 
/*38348*/               OPC_EmitInteger, MVT::i32, 0, 
/*38351*/               OPC_EmitInteger, MVT::i32, 0, 
/*38354*/               OPC_EmitInteger, MVT::i32, 0, 
/*38357*/               OPC_EmitInteger, MVT::i32, 0, 
/*38360*/               OPC_EmitInteger, MVT::i32, 0, 
/*38363*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38375*/               OPC_EmitInteger, MVT::i32, 0, 
/*38378*/               OPC_EmitInteger, MVT::i32, 0, 
/*38381*/               OPC_EmitInteger, MVT::i32, 0, 
/*38384*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38396*/               OPC_EmitInteger, MVT::i32, 1, 
/*38399*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*38402*/               OPC_EmitInteger, MVT::i32, 0, 
/*38405*/               OPC_EmitInteger, MVT::i32, 0, 
/*38408*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*38434*/               OPC_EmitInteger, MVT::i32, 0, 
/*38437*/               OPC_EmitInteger, MVT::i32, 0, 
/*38440*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38452*/               OPC_EmitInteger, MVT::i32, 0, 
/*38455*/               OPC_EmitInteger, MVT::i32, 0, 
/*38458*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38470*/               OPC_EmitInteger, MVT::i32, 0, 
/*38473*/               OPC_EmitInteger, MVT::i32, 0, 
/*38476*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38488*/               OPC_EmitInteger, MVT::i32, 1, 
/*38491*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*38494*/               OPC_EmitInteger, MVT::i32, 0, 
/*38497*/               OPC_EmitInteger, MVT::i32, 0, 
/*38500*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*38524*/             /*Scope*/ 76|128,1/*204*/, /*->38730*/
/*38526*/               OPC_CheckChild0Same, 0,
/*38528*/               OPC_CheckChild1Same, 1,
/*38530*/               OPC_MoveParent,
/*38531*/               OPC_MoveParent,
/*38532*/               OPC_CheckType, MVT::i32,
/*38534*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*38536*/               OPC_EmitInteger, MVT::i32, 0, 
/*38539*/               OPC_EmitInteger, MVT::i32, 0, 
/*38542*/               OPC_EmitInteger, MVT::i32, 0, 
/*38545*/               OPC_EmitInteger, MVT::i32, 0, 
/*38548*/               OPC_EmitInteger, MVT::i32, 1, 
/*38551*/               OPC_EmitInteger, MVT::i32, 0, 
/*38554*/               OPC_EmitInteger, MVT::i32, 0, 
/*38557*/               OPC_EmitInteger, MVT::i32, 0, 
/*38560*/               OPC_EmitInteger, MVT::i32, 0, 
/*38563*/               OPC_EmitInteger, MVT::i32, 0, 
/*38566*/               OPC_EmitInteger, MVT::i32, 0, 
/*38569*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38581*/               OPC_EmitInteger, MVT::i32, 0, 
/*38584*/               OPC_EmitInteger, MVT::i32, 0, 
/*38587*/               OPC_EmitInteger, MVT::i32, 0, 
/*38590*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38602*/               OPC_EmitInteger, MVT::i32, 1, 
/*38605*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*38608*/               OPC_EmitInteger, MVT::i32, 0, 
/*38611*/               OPC_EmitInteger, MVT::i32, 0, 
/*38614*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*38640*/               OPC_EmitInteger, MVT::i32, 0, 
/*38643*/               OPC_EmitInteger, MVT::i32, 0, 
/*38646*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38658*/               OPC_EmitInteger, MVT::i32, 0, 
/*38661*/               OPC_EmitInteger, MVT::i32, 0, 
/*38664*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38676*/               OPC_EmitInteger, MVT::i32, 0, 
/*38679*/               OPC_EmitInteger, MVT::i32, 0, 
/*38682*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38694*/               OPC_EmitInteger, MVT::i32, 1, 
/*38697*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*38700*/               OPC_EmitInteger, MVT::i32, 0, 
/*38703*/               OPC_EmitInteger, MVT::i32, 0, 
/*38706*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*38730*/             0, /*End of Scope*/
/*38731*/           /*Scope*/ 36|128,3/*420*/, /*->39153*/
/*38733*/             OPC_MoveChild0,
/*38734*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*38737*/             OPC_Scope, 77|128,1/*205*/, /*->38945*/ // 2 children in Scope
/*38740*/               OPC_CheckChild0Same, 1,
/*38742*/               OPC_CheckChild1Same, 0,
/*38744*/               OPC_MoveParent,
/*38745*/               OPC_RecordChild1, // #2 = $y
/*38746*/               OPC_MoveParent,
/*38747*/               OPC_CheckType, MVT::i32,
/*38749*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*38751*/               OPC_EmitInteger, MVT::i32, 0, 
/*38754*/               OPC_EmitInteger, MVT::i32, 0, 
/*38757*/               OPC_EmitInteger, MVT::i32, 0, 
/*38760*/               OPC_EmitInteger, MVT::i32, 0, 
/*38763*/               OPC_EmitInteger, MVT::i32, 1, 
/*38766*/               OPC_EmitInteger, MVT::i32, 0, 
/*38769*/               OPC_EmitInteger, MVT::i32, 0, 
/*38772*/               OPC_EmitInteger, MVT::i32, 0, 
/*38775*/               OPC_EmitInteger, MVT::i32, 0, 
/*38778*/               OPC_EmitInteger, MVT::i32, 0, 
/*38781*/               OPC_EmitInteger, MVT::i32, 0, 
/*38784*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38796*/               OPC_EmitInteger, MVT::i32, 0, 
/*38799*/               OPC_EmitInteger, MVT::i32, 0, 
/*38802*/               OPC_EmitInteger, MVT::i32, 0, 
/*38805*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38817*/               OPC_EmitInteger, MVT::i32, 1, 
/*38820*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*38823*/               OPC_EmitInteger, MVT::i32, 0, 
/*38826*/               OPC_EmitInteger, MVT::i32, 0, 
/*38829*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*38855*/               OPC_EmitInteger, MVT::i32, 0, 
/*38858*/               OPC_EmitInteger, MVT::i32, 0, 
/*38861*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38873*/               OPC_EmitInteger, MVT::i32, 0, 
/*38876*/               OPC_EmitInteger, MVT::i32, 0, 
/*38879*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38891*/               OPC_EmitInteger, MVT::i32, 0, 
/*38894*/               OPC_EmitInteger, MVT::i32, 0, 
/*38897*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38909*/               OPC_EmitInteger, MVT::i32, 1, 
/*38912*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*38915*/               OPC_EmitInteger, MVT::i32, 0, 
/*38918*/               OPC_EmitInteger, MVT::i32, 0, 
/*38921*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*38945*/             /*Scope*/ 77|128,1/*205*/, /*->39152*/
/*38947*/               OPC_CheckChild0Same, 0,
/*38949*/               OPC_CheckChild1Same, 1,
/*38951*/               OPC_MoveParent,
/*38952*/               OPC_RecordChild1, // #2 = $y
/*38953*/               OPC_MoveParent,
/*38954*/               OPC_CheckType, MVT::i32,
/*38956*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*38958*/               OPC_EmitInteger, MVT::i32, 0, 
/*38961*/               OPC_EmitInteger, MVT::i32, 0, 
/*38964*/               OPC_EmitInteger, MVT::i32, 0, 
/*38967*/               OPC_EmitInteger, MVT::i32, 0, 
/*38970*/               OPC_EmitInteger, MVT::i32, 1, 
/*38973*/               OPC_EmitInteger, MVT::i32, 0, 
/*38976*/               OPC_EmitInteger, MVT::i32, 0, 
/*38979*/               OPC_EmitInteger, MVT::i32, 0, 
/*38982*/               OPC_EmitInteger, MVT::i32, 0, 
/*38985*/               OPC_EmitInteger, MVT::i32, 0, 
/*38988*/               OPC_EmitInteger, MVT::i32, 0, 
/*38991*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39003*/               OPC_EmitInteger, MVT::i32, 0, 
/*39006*/               OPC_EmitInteger, MVT::i32, 0, 
/*39009*/               OPC_EmitInteger, MVT::i32, 0, 
/*39012*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39024*/               OPC_EmitInteger, MVT::i32, 1, 
/*39027*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*39030*/               OPC_EmitInteger, MVT::i32, 0, 
/*39033*/               OPC_EmitInteger, MVT::i32, 0, 
/*39036*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*39062*/               OPC_EmitInteger, MVT::i32, 0, 
/*39065*/               OPC_EmitInteger, MVT::i32, 0, 
/*39068*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39080*/               OPC_EmitInteger, MVT::i32, 0, 
/*39083*/               OPC_EmitInteger, MVT::i32, 0, 
/*39086*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39098*/               OPC_EmitInteger, MVT::i32, 0, 
/*39101*/               OPC_EmitInteger, MVT::i32, 0, 
/*39104*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39116*/               OPC_EmitInteger, MVT::i32, 1, 
/*39119*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*39122*/               OPC_EmitInteger, MVT::i32, 0, 
/*39125*/               OPC_EmitInteger, MVT::i32, 0, 
/*39128*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*39152*/             0, /*End of Scope*/
/*39153*/           0, /*End of Scope*/
/*39154*/         /*Scope*/ 109|128,5/*749*/, /*->39905*/
/*39156*/           OPC_MoveChild1,
/*39157*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*39160*/           OPC_RecordChild0, // #1 = $x
/*39161*/           OPC_RecordChild1, // #2 = $z
/*39162*/           OPC_MoveParent,
/*39163*/           OPC_MoveParent,
/*39164*/           OPC_MoveChild1,
/*39165*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*39168*/           OPC_Scope, 75|128,1/*203*/, /*->39374*/ // 3 children in Scope
/*39171*/             OPC_CheckChild0Same, 1,
/*39173*/             OPC_CheckChild1Same, 2,
/*39175*/             OPC_MoveParent,
/*39176*/             OPC_CheckType, MVT::i32,
/*39178*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*39180*/             OPC_EmitInteger, MVT::i32, 0, 
/*39183*/             OPC_EmitInteger, MVT::i32, 0, 
/*39186*/             OPC_EmitInteger, MVT::i32, 0, 
/*39189*/             OPC_EmitInteger, MVT::i32, 0, 
/*39192*/             OPC_EmitInteger, MVT::i32, 1, 
/*39195*/             OPC_EmitInteger, MVT::i32, 0, 
/*39198*/             OPC_EmitInteger, MVT::i32, 0, 
/*39201*/             OPC_EmitInteger, MVT::i32, 0, 
/*39204*/             OPC_EmitInteger, MVT::i32, 0, 
/*39207*/             OPC_EmitInteger, MVT::i32, 0, 
/*39210*/             OPC_EmitInteger, MVT::i32, 0, 
/*39213*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39225*/             OPC_EmitInteger, MVT::i32, 0, 
/*39228*/             OPC_EmitInteger, MVT::i32, 0, 
/*39231*/             OPC_EmitInteger, MVT::i32, 0, 
/*39234*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39246*/             OPC_EmitInteger, MVT::i32, 1, 
/*39249*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*39252*/             OPC_EmitInteger, MVT::i32, 0, 
/*39255*/             OPC_EmitInteger, MVT::i32, 0, 
/*39258*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*39284*/             OPC_EmitInteger, MVT::i32, 0, 
/*39287*/             OPC_EmitInteger, MVT::i32, 0, 
/*39290*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39302*/             OPC_EmitInteger, MVT::i32, 0, 
/*39305*/             OPC_EmitInteger, MVT::i32, 0, 
/*39308*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39320*/             OPC_EmitInteger, MVT::i32, 0, 
/*39323*/             OPC_EmitInteger, MVT::i32, 0, 
/*39326*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39338*/             OPC_EmitInteger, MVT::i32, 1, 
/*39341*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*39344*/             OPC_EmitInteger, MVT::i32, 0, 
/*39347*/             OPC_EmitInteger, MVT::i32, 0, 
/*39350*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*39374*/           /*Scope*/ 67|128,2/*323*/, /*->39699*/
/*39376*/             OPC_CheckChild0Same, 2,
/*39378*/             OPC_CheckChild1Same, 1,
/*39380*/             OPC_MoveParent,
/*39381*/             OPC_CheckType, MVT::i32,
/*39383*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*39385*/             OPC_EmitInteger, MVT::i32, 0, 
/*39388*/             OPC_EmitInteger, MVT::i32, 0, 
/*39391*/             OPC_EmitInteger, MVT::i32, 0, 
/*39394*/             OPC_EmitInteger, MVT::i32, 0, 
/*39397*/             OPC_EmitInteger, MVT::i32, 1, 
/*39400*/             OPC_EmitInteger, MVT::i32, 0, 
/*39403*/             OPC_EmitInteger, MVT::i32, 0, 
/*39406*/             OPC_EmitInteger, MVT::i32, 0, 
/*39409*/             OPC_EmitInteger, MVT::i32, 0, 
/*39412*/             OPC_EmitInteger, MVT::i32, 0, 
/*39415*/             OPC_EmitInteger, MVT::i32, 0, 
/*39418*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39430*/             OPC_EmitInteger, MVT::i32, 0, 
/*39433*/             OPC_EmitInteger, MVT::i32, 0, 
/*39436*/             OPC_EmitInteger, MVT::i32, 0, 
/*39439*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39451*/             OPC_EmitInteger, MVT::i32, 1, 
/*39454*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*39457*/             OPC_EmitInteger, MVT::i32, 0, 
/*39460*/             OPC_EmitInteger, MVT::i32, 0, 
/*39463*/             OPC_Scope, 116, /*->39581*/ // 2 children in Scope
/*39465*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*39491*/               OPC_EmitInteger, MVT::i32, 0, 
/*39494*/               OPC_EmitInteger, MVT::i32, 0, 
/*39497*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39509*/               OPC_EmitInteger, MVT::i32, 0, 
/*39512*/               OPC_EmitInteger, MVT::i32, 0, 
/*39515*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39527*/               OPC_EmitInteger, MVT::i32, 0, 
/*39530*/               OPC_EmitInteger, MVT::i32, 0, 
/*39533*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39545*/               OPC_EmitInteger, MVT::i32, 1, 
/*39548*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*39551*/               OPC_EmitInteger, MVT::i32, 0, 
/*39554*/               OPC_EmitInteger, MVT::i32, 0, 
/*39557*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*39581*/             /*Scope*/ 116, /*->39698*/
/*39582*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*39608*/               OPC_EmitInteger, MVT::i32, 0, 
/*39611*/               OPC_EmitInteger, MVT::i32, 0, 
/*39614*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39626*/               OPC_EmitInteger, MVT::i32, 0, 
/*39629*/               OPC_EmitInteger, MVT::i32, 0, 
/*39632*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39644*/               OPC_EmitInteger, MVT::i32, 0, 
/*39647*/               OPC_EmitInteger, MVT::i32, 0, 
/*39650*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39662*/               OPC_EmitInteger, MVT::i32, 1, 
/*39665*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*39668*/               OPC_EmitInteger, MVT::i32, 0, 
/*39671*/               OPC_EmitInteger, MVT::i32, 0, 
/*39674*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*39698*/             0, /*End of Scope*/
/*39699*/           /*Scope*/ 75|128,1/*203*/, /*->39904*/
/*39701*/             OPC_CheckChild0Same, 1,
/*39703*/             OPC_CheckChild1Same, 2,
/*39705*/             OPC_MoveParent,
/*39706*/             OPC_CheckType, MVT::i32,
/*39708*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*39710*/             OPC_EmitInteger, MVT::i32, 0, 
/*39713*/             OPC_EmitInteger, MVT::i32, 0, 
/*39716*/             OPC_EmitInteger, MVT::i32, 0, 
/*39719*/             OPC_EmitInteger, MVT::i32, 0, 
/*39722*/             OPC_EmitInteger, MVT::i32, 1, 
/*39725*/             OPC_EmitInteger, MVT::i32, 0, 
/*39728*/             OPC_EmitInteger, MVT::i32, 0, 
/*39731*/             OPC_EmitInteger, MVT::i32, 0, 
/*39734*/             OPC_EmitInteger, MVT::i32, 0, 
/*39737*/             OPC_EmitInteger, MVT::i32, 0, 
/*39740*/             OPC_EmitInteger, MVT::i32, 0, 
/*39743*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39755*/             OPC_EmitInteger, MVT::i32, 0, 
/*39758*/             OPC_EmitInteger, MVT::i32, 0, 
/*39761*/             OPC_EmitInteger, MVT::i32, 0, 
/*39764*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39776*/             OPC_EmitInteger, MVT::i32, 1, 
/*39779*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*39782*/             OPC_EmitInteger, MVT::i32, 0, 
/*39785*/             OPC_EmitInteger, MVT::i32, 0, 
/*39788*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*39814*/             OPC_EmitInteger, MVT::i32, 0, 
/*39817*/             OPC_EmitInteger, MVT::i32, 0, 
/*39820*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39832*/             OPC_EmitInteger, MVT::i32, 0, 
/*39835*/             OPC_EmitInteger, MVT::i32, 0, 
/*39838*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39850*/             OPC_EmitInteger, MVT::i32, 0, 
/*39853*/             OPC_EmitInteger, MVT::i32, 0, 
/*39856*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39868*/             OPC_EmitInteger, MVT::i32, 1, 
/*39871*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*39874*/             OPC_EmitInteger, MVT::i32, 0, 
/*39877*/             OPC_EmitInteger, MVT::i32, 0, 
/*39880*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*39904*/           0, /*End of Scope*/
/*39905*/         0, /*End of Scope*/
/*39906*/       /*Scope*/ 110|128,5/*750*/, /*->40658*/
/*39908*/         OPC_MoveChild0,
/*39909*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*39912*/         OPC_RecordChild0, // #0 = $x
/*39913*/         OPC_RecordChild1, // #1 = $z
/*39914*/         OPC_MoveParent,
/*39915*/         OPC_RecordChild1, // #2 = $y
/*39916*/         OPC_MoveParent,
/*39917*/         OPC_MoveChild1,
/*39918*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*39921*/         OPC_Scope, 75|128,1/*203*/, /*->40127*/ // 3 children in Scope
/*39924*/           OPC_CheckChild0Same, 0,
/*39926*/           OPC_CheckChild1Same, 1,
/*39928*/           OPC_MoveParent,
/*39929*/           OPC_CheckType, MVT::i32,
/*39931*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*39933*/           OPC_EmitInteger, MVT::i32, 0, 
/*39936*/           OPC_EmitInteger, MVT::i32, 0, 
/*39939*/           OPC_EmitInteger, MVT::i32, 0, 
/*39942*/           OPC_EmitInteger, MVT::i32, 0, 
/*39945*/           OPC_EmitInteger, MVT::i32, 1, 
/*39948*/           OPC_EmitInteger, MVT::i32, 0, 
/*39951*/           OPC_EmitInteger, MVT::i32, 0, 
/*39954*/           OPC_EmitInteger, MVT::i32, 0, 
/*39957*/           OPC_EmitInteger, MVT::i32, 0, 
/*39960*/           OPC_EmitInteger, MVT::i32, 0, 
/*39963*/           OPC_EmitInteger, MVT::i32, 0, 
/*39966*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39978*/           OPC_EmitInteger, MVT::i32, 0, 
/*39981*/           OPC_EmitInteger, MVT::i32, 0, 
/*39984*/           OPC_EmitInteger, MVT::i32, 0, 
/*39987*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39999*/           OPC_EmitInteger, MVT::i32, 1, 
/*40002*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*40005*/           OPC_EmitInteger, MVT::i32, 0, 
/*40008*/           OPC_EmitInteger, MVT::i32, 0, 
/*40011*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*40037*/           OPC_EmitInteger, MVT::i32, 0, 
/*40040*/           OPC_EmitInteger, MVT::i32, 0, 
/*40043*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40055*/           OPC_EmitInteger, MVT::i32, 0, 
/*40058*/           OPC_EmitInteger, MVT::i32, 0, 
/*40061*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40073*/           OPC_EmitInteger, MVT::i32, 0, 
/*40076*/           OPC_EmitInteger, MVT::i32, 0, 
/*40079*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40091*/           OPC_EmitInteger, MVT::i32, 1, 
/*40094*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*40097*/           OPC_EmitInteger, MVT::i32, 0, 
/*40100*/           OPC_EmitInteger, MVT::i32, 0, 
/*40103*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*40127*/         /*Scope*/ 67|128,2/*323*/, /*->40452*/
/*40129*/           OPC_CheckChild0Same, 1,
/*40131*/           OPC_CheckChild1Same, 0,
/*40133*/           OPC_MoveParent,
/*40134*/           OPC_CheckType, MVT::i32,
/*40136*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*40138*/           OPC_EmitInteger, MVT::i32, 0, 
/*40141*/           OPC_EmitInteger, MVT::i32, 0, 
/*40144*/           OPC_EmitInteger, MVT::i32, 0, 
/*40147*/           OPC_EmitInteger, MVT::i32, 0, 
/*40150*/           OPC_EmitInteger, MVT::i32, 1, 
/*40153*/           OPC_EmitInteger, MVT::i32, 0, 
/*40156*/           OPC_EmitInteger, MVT::i32, 0, 
/*40159*/           OPC_EmitInteger, MVT::i32, 0, 
/*40162*/           OPC_EmitInteger, MVT::i32, 0, 
/*40165*/           OPC_EmitInteger, MVT::i32, 0, 
/*40168*/           OPC_EmitInteger, MVT::i32, 0, 
/*40171*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40183*/           OPC_EmitInteger, MVT::i32, 0, 
/*40186*/           OPC_EmitInteger, MVT::i32, 0, 
/*40189*/           OPC_EmitInteger, MVT::i32, 0, 
/*40192*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40204*/           OPC_EmitInteger, MVT::i32, 1, 
/*40207*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*40210*/           OPC_EmitInteger, MVT::i32, 0, 
/*40213*/           OPC_EmitInteger, MVT::i32, 0, 
/*40216*/           OPC_Scope, 116, /*->40334*/ // 2 children in Scope
/*40218*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*40244*/             OPC_EmitInteger, MVT::i32, 0, 
/*40247*/             OPC_EmitInteger, MVT::i32, 0, 
/*40250*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40262*/             OPC_EmitInteger, MVT::i32, 0, 
/*40265*/             OPC_EmitInteger, MVT::i32, 0, 
/*40268*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40280*/             OPC_EmitInteger, MVT::i32, 0, 
/*40283*/             OPC_EmitInteger, MVT::i32, 0, 
/*40286*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40298*/             OPC_EmitInteger, MVT::i32, 1, 
/*40301*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*40304*/             OPC_EmitInteger, MVT::i32, 0, 
/*40307*/             OPC_EmitInteger, MVT::i32, 0, 
/*40310*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*40334*/           /*Scope*/ 116, /*->40451*/
/*40335*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*40361*/             OPC_EmitInteger, MVT::i32, 0, 
/*40364*/             OPC_EmitInteger, MVT::i32, 0, 
/*40367*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40379*/             OPC_EmitInteger, MVT::i32, 0, 
/*40382*/             OPC_EmitInteger, MVT::i32, 0, 
/*40385*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40397*/             OPC_EmitInteger, MVT::i32, 0, 
/*40400*/             OPC_EmitInteger, MVT::i32, 0, 
/*40403*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40415*/             OPC_EmitInteger, MVT::i32, 1, 
/*40418*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*40421*/             OPC_EmitInteger, MVT::i32, 0, 
/*40424*/             OPC_EmitInteger, MVT::i32, 0, 
/*40427*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*40451*/           0, /*End of Scope*/
/*40452*/         /*Scope*/ 75|128,1/*203*/, /*->40657*/
/*40454*/           OPC_CheckChild0Same, 0,
/*40456*/           OPC_CheckChild1Same, 1,
/*40458*/           OPC_MoveParent,
/*40459*/           OPC_CheckType, MVT::i32,
/*40461*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*40463*/           OPC_EmitInteger, MVT::i32, 0, 
/*40466*/           OPC_EmitInteger, MVT::i32, 0, 
/*40469*/           OPC_EmitInteger, MVT::i32, 0, 
/*40472*/           OPC_EmitInteger, MVT::i32, 0, 
/*40475*/           OPC_EmitInteger, MVT::i32, 1, 
/*40478*/           OPC_EmitInteger, MVT::i32, 0, 
/*40481*/           OPC_EmitInteger, MVT::i32, 0, 
/*40484*/           OPC_EmitInteger, MVT::i32, 0, 
/*40487*/           OPC_EmitInteger, MVT::i32, 0, 
/*40490*/           OPC_EmitInteger, MVT::i32, 0, 
/*40493*/           OPC_EmitInteger, MVT::i32, 0, 
/*40496*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40508*/           OPC_EmitInteger, MVT::i32, 0, 
/*40511*/           OPC_EmitInteger, MVT::i32, 0, 
/*40514*/           OPC_EmitInteger, MVT::i32, 0, 
/*40517*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40529*/           OPC_EmitInteger, MVT::i32, 1, 
/*40532*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*40535*/           OPC_EmitInteger, MVT::i32, 0, 
/*40538*/           OPC_EmitInteger, MVT::i32, 0, 
/*40541*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*40567*/           OPC_EmitInteger, MVT::i32, 0, 
/*40570*/           OPC_EmitInteger, MVT::i32, 0, 
/*40573*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40585*/           OPC_EmitInteger, MVT::i32, 0, 
/*40588*/           OPC_EmitInteger, MVT::i32, 0, 
/*40591*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40603*/           OPC_EmitInteger, MVT::i32, 0, 
/*40606*/           OPC_EmitInteger, MVT::i32, 0, 
/*40609*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40621*/           OPC_EmitInteger, MVT::i32, 1, 
/*40624*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*40627*/           OPC_EmitInteger, MVT::i32, 0, 
/*40630*/           OPC_EmitInteger, MVT::i32, 0, 
/*40633*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*40657*/         0, /*End of Scope*/
/*40658*/       0, /*End of Scope*/
/*40659*/     /*Scope*/ 19|128,1/*147*/, /*->40808*/
/*40661*/       OPC_RecordChild0, // #0 = $src0
/*40662*/       OPC_RecordChild1, // #1 = $src1
/*40663*/       OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->40781
/*40666*/         OPC_Scope, 100, /*->40768*/ // 2 children in Scope
/*40668*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*40670*/           OPC_EmitInteger, MVT::i32, 0, 
/*40673*/           OPC_EmitInteger, MVT::i32, 0, 
/*40676*/           OPC_EmitInteger, MVT::i32, 1, 
/*40679*/           OPC_EmitInteger, MVT::i32, 0, 
/*40682*/           OPC_EmitInteger, MVT::i32, 0, 
/*40685*/           OPC_EmitInteger, MVT::i32, 0, 
/*40688*/           OPC_EmitInteger, MVT::i32, 0, 
/*40691*/           OPC_EmitInteger, MVT::i32, 0, 
/*40694*/           OPC_EmitInteger, MVT::i32, 0, 
/*40697*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40709*/           OPC_EmitInteger, MVT::i32, 0, 
/*40712*/           OPC_EmitInteger, MVT::i32, 0, 
/*40715*/           OPC_EmitInteger, MVT::i32, 0, 
/*40718*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40730*/           OPC_EmitInteger, MVT::i32, 1, 
/*40733*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*40736*/           OPC_EmitInteger, MVT::i32, 0, 
/*40739*/           OPC_EmitInteger, MVT::i32, 0, 
/*40742*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::OR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (or:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (OR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*40768*/         /*Scope*/ 11, /*->40780*/
/*40769*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*40771*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_OR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*40780*/         0, /*End of Scope*/
/*40781*/       /*SwitchType*/ 11, MVT::i64,// ->40794
/*40783*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*40785*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*40794*/       /*SwitchType*/ 11, MVT::i1,// ->40807
/*40796*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*40798*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*40807*/       0, // EndSwitchType
/*40808*/     0, /*End of Scope*/
/*40809*/   /*SwitchOpcode*/ 109, TARGET_VAL(AMDGPUISD::ATOMIC_CMP_SWAP),// ->40921
/*40812*/     OPC_RecordMemRef,
/*40813*/     OPC_RecordNode, // #0 = 'AMDGPUatomic_cmp_swap' chained node
/*40814*/     OPC_RecordChild1, // #1 = $FLATAtomic:addr:slc:tfe
/*40815*/     OPC_Scope, 47, /*->40864*/ // 2 children in Scope
/*40817*/       OPC_RecordChild2, // #2 = $data
/*40818*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->40841
/*40821*/         OPC_CheckChild2Type, MVT::v2i32,
/*40823*/         OPC_CheckPredicate, 31, // Predicate_atomic_cmp_swap_flat
/*40825*/         OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*40827*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*40830*/         OPC_EmitMergeInputChains1_0,
/*40831*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i32 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), v2i32:v2i32:$data)<<P:Predicate_atomic_cmp_swap_flat>> - Complexity = 16
                  // Dst: (FLAT_ATOMIC_CMPSWAP_RTN:i32 i64:i64:$addr, v2i32:v2i32:$data, i1:i1:$slc, i1:i1:$tfe)
/*40841*/       /*SwitchType*/ 20, MVT::i64,// ->40863
/*40843*/         OPC_CheckChild2Type, MVT::v2i64,
/*40845*/         OPC_CheckPredicate, 31, // Predicate_atomic_cmp_swap_flat
/*40847*/         OPC_CheckPatternPredicate, 10, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*40849*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectFlat:$ #3 #4 #5
/*40852*/         OPC_EmitMergeInputChains1_0,
/*40853*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i64 (FLATAtomic:iPTR i64:i64:$addr, i1:i1:$slc, i1:i1:$tfe), v2i64:v2i64:$data)<<P:Predicate_atomic_cmp_swap_flat>> - Complexity = 16
                  // Dst: (FLAT_ATOMIC_CMPSWAP_X2_RTN:i64 i64:i64:$addr, v2i64:v2i64:$data, i1:i1:$slc, i1:i1:$tfe)
/*40863*/       0, // EndSwitchType
/*40864*/     /*Scope*/ 55, /*->40920*/
/*40865*/       OPC_CheckChild1Type, MVT::i64,
/*40867*/       OPC_RecordChild2, // #2 = $data
/*40868*/       OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->40894
/*40871*/         OPC_CheckChild2Type, MVT::v2i32,
/*40873*/         OPC_CheckPredicate, 30, // Predicate_atomic_cmp_swap_global
/*40875*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*40877*/         OPC_EmitMergeInputChains1_0,
/*40878*/         OPC_EmitInteger, MVT::i1, 0, 
/*40881*/         OPC_EmitInteger, MVT::i1, 0, 
/*40884*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (AMDGPUatomic_cmp_swap:i32 i64:i64:$addr, v2i32:v2i32:$data)<<P:Predicate_atomic_cmp_swap_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_CMPSWAP_RTN:i32 ?:i64:$addr, ?:v2i32:$data, 0:i1, 0:i1)
/*40894*/       /*SwitchType*/ 23, MVT::i64,// ->40919
/*40896*/         OPC_CheckChild2Type, MVT::v2i64,
/*40898*/         OPC_CheckPredicate, 30, // Predicate_atomic_cmp_swap_global
/*40900*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*40902*/         OPC_EmitMergeInputChains1_0,
/*40903*/         OPC_EmitInteger, MVT::i1, 0, 
/*40906*/         OPC_EmitInteger, MVT::i1, 0, 
/*40909*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (AMDGPUatomic_cmp_swap:i64 i64:i64:$addr, v2i64:v2i64:$data)<<P:Predicate_atomic_cmp_swap_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_CMPSWAP_X2_RTN:i64 ?:i64:$addr, ?:v2i64:$data, 0:i1, 0:i1)
/*40919*/       0, // EndSwitchType
/*40920*/     0, /*End of Scope*/
/*40921*/   /*SwitchOpcode*/ 59|128,5/*699*/, TARGET_VAL(ISD::ADD),// ->41624
/*40925*/     OPC_Scope, 51|128,2/*307*/, /*->41235*/ // 2 children in Scope
/*40928*/       OPC_MoveChild0,
/*40929*/       OPC_SwitchOpcode /*4 cases */, 39, TARGET_VAL(ISD::SHL),// ->40972
/*40933*/         OPC_CheckChild0Integer, 1, 
/*40935*/         OPC_RecordChild1, // #0 = $a
/*40936*/         OPC_CheckChild1Type, MVT::i32,
/*40938*/         OPC_MoveParent,
/*40939*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40950*/         OPC_CheckType, MVT::i32,
/*40952*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*40954*/         OPC_EmitInteger, MVT::i32, 0, 
/*40957*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*40964*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32) - Complexity = 16
                  // Dst: (S_BFM_B32:i32 ?:i32:$a, (S_MOV_B32:i32 0:i32))
/*40972*/       /*SwitchOpcode*/ 119, TARGET_VAL(AMDGPUISD::MUL_U24),// ->41094
/*40975*/         OPC_RecordChild0, // #0 = $src0
/*40976*/         OPC_RecordChild1, // #1 = $src1
/*40977*/         OPC_MoveParent,
/*40978*/         OPC_RecordChild1, // #2 = $src2
/*40979*/         OPC_CheckType, MVT::i32,
/*40981*/         OPC_Scope, 98, /*->41081*/ // 2 children in Scope
/*40983*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*40985*/           OPC_EmitInteger, MVT::i32, 0, 
/*40988*/           OPC_EmitInteger, MVT::i32, 0, 
/*40991*/           OPC_EmitInteger, MVT::i32, 0, 
/*40994*/           OPC_EmitInteger, MVT::i32, 0, 
/*40997*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41009*/           OPC_EmitInteger, MVT::i32, 0, 
/*41012*/           OPC_EmitInteger, MVT::i32, 0, 
/*41015*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41027*/           OPC_EmitInteger, MVT::i32, 0, 
/*41030*/           OPC_EmitInteger, MVT::i32, 0, 
/*41033*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41045*/           OPC_EmitInteger, MVT::i32, 1, 
/*41048*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41051*/           OPC_EmitInteger, MVT::i32, 0, 
/*41054*/           OPC_EmitInteger, MVT::i32, 0, 
/*41057*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41081*/         /*Scope*/ 11, /*->41093*/
/*41082*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*41084*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41093*/         0, /*End of Scope*/
/*41094*/       /*SwitchOpcode*/ 119, TARGET_VAL(AMDGPUISD::MUL_I24),// ->41216
/*41097*/         OPC_RecordChild0, // #0 = $src0
/*41098*/         OPC_RecordChild1, // #1 = $src1
/*41099*/         OPC_MoveParent,
/*41100*/         OPC_RecordChild1, // #2 = $src2
/*41101*/         OPC_CheckType, MVT::i32,
/*41103*/         OPC_Scope, 98, /*->41203*/ // 2 children in Scope
/*41105*/           OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*41107*/           OPC_EmitInteger, MVT::i32, 0, 
/*41110*/           OPC_EmitInteger, MVT::i32, 0, 
/*41113*/           OPC_EmitInteger, MVT::i32, 0, 
/*41116*/           OPC_EmitInteger, MVT::i32, 0, 
/*41119*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41131*/           OPC_EmitInteger, MVT::i32, 0, 
/*41134*/           OPC_EmitInteger, MVT::i32, 0, 
/*41137*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41149*/           OPC_EmitInteger, MVT::i32, 0, 
/*41152*/           OPC_EmitInteger, MVT::i32, 0, 
/*41155*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41167*/           OPC_EmitInteger, MVT::i32, 1, 
/*41170*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41173*/           OPC_EmitInteger, MVT::i32, 0, 
/*41176*/           OPC_EmitInteger, MVT::i32, 0, 
/*41179*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41203*/         /*Scope*/ 11, /*->41215*/
/*41204*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*41206*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41215*/         0, /*End of Scope*/
/*41216*/       /*SwitchOpcode*/ 15, TARGET_VAL(ISD::CTPOP),// ->41234
/*41219*/         OPC_RecordChild0, // #0 = $popcnt
/*41220*/         OPC_MoveParent,
/*41221*/         OPC_RecordChild1, // #1 = $val
/*41222*/         OPC_CheckType, MVT::i32,
/*41224*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*41226*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i32 (ctpop:i32 i32:i32:$popcnt), i32:i32:$val) - Complexity = 6
                  // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*41234*/       0, // EndSwitchOpcode
/*41235*/     /*Scope*/ 2|128,3/*386*/, /*->41623*/
/*41237*/       OPC_RecordChild0, // #0 = $val
/*41238*/       OPC_Scope, 6|128,2/*262*/, /*->41503*/ // 2 children in Scope
/*41241*/         OPC_MoveChild1,
/*41242*/         OPC_SwitchOpcode /*3 cases */, 14, TARGET_VAL(ISD::CTPOP),// ->41260
/*41246*/           OPC_RecordChild0, // #1 = $popcnt
/*41247*/           OPC_MoveParent,
/*41248*/           OPC_CheckType, MVT::i32,
/*41250*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*41252*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (add:i32 i32:i32:$val, (ctpop:i32 i32:i32:$popcnt)) - Complexity = 6
                    // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*41260*/         /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MUL_I24),// ->41381
/*41263*/           OPC_RecordChild0, // #1 = $src0
/*41264*/           OPC_RecordChild1, // #2 = $src1
/*41265*/           OPC_MoveParent,
/*41266*/           OPC_CheckType, MVT::i32,
/*41268*/           OPC_Scope, 11, /*->41281*/ // 2 children in Scope
/*41270*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*41272*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41281*/           /*Scope*/ 98, /*->41380*/
/*41282*/             OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*41284*/             OPC_EmitInteger, MVT::i32, 0, 
/*41287*/             OPC_EmitInteger, MVT::i32, 0, 
/*41290*/             OPC_EmitInteger, MVT::i32, 0, 
/*41293*/             OPC_EmitInteger, MVT::i32, 0, 
/*41296*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41308*/             OPC_EmitInteger, MVT::i32, 0, 
/*41311*/             OPC_EmitInteger, MVT::i32, 0, 
/*41314*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41326*/             OPC_EmitInteger, MVT::i32, 0, 
/*41329*/             OPC_EmitInteger, MVT::i32, 0, 
/*41332*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41344*/             OPC_EmitInteger, MVT::i32, 1, 
/*41347*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41350*/             OPC_EmitInteger, MVT::i32, 0, 
/*41353*/             OPC_EmitInteger, MVT::i32, 0, 
/*41356*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41380*/           0, /*End of Scope*/
/*41381*/         /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MUL_U24),// ->41502
/*41384*/           OPC_RecordChild0, // #1 = $src0
/*41385*/           OPC_RecordChild1, // #2 = $src1
/*41386*/           OPC_MoveParent,
/*41387*/           OPC_CheckType, MVT::i32,
/*41389*/           OPC_Scope, 11, /*->41402*/ // 2 children in Scope
/*41391*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*41393*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41402*/           /*Scope*/ 98, /*->41501*/
/*41403*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*41405*/             OPC_EmitInteger, MVT::i32, 0, 
/*41408*/             OPC_EmitInteger, MVT::i32, 0, 
/*41411*/             OPC_EmitInteger, MVT::i32, 0, 
/*41414*/             OPC_EmitInteger, MVT::i32, 0, 
/*41417*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41429*/             OPC_EmitInteger, MVT::i32, 0, 
/*41432*/             OPC_EmitInteger, MVT::i32, 0, 
/*41435*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41447*/             OPC_EmitInteger, MVT::i32, 0, 
/*41450*/             OPC_EmitInteger, MVT::i32, 0, 
/*41453*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41465*/             OPC_EmitInteger, MVT::i32, 1, 
/*41468*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41471*/             OPC_EmitInteger, MVT::i32, 0, 
/*41474*/             OPC_EmitInteger, MVT::i32, 0, 
/*41477*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41501*/           0, /*End of Scope*/
/*41502*/         0, // EndSwitchOpcode
/*41503*/       /*Scope*/ 118, /*->41622*/
/*41504*/         OPC_RecordChild1, // #1 = $src1
/*41505*/         OPC_CheckType, MVT::i32,
/*41507*/         OPC_Scope, 100, /*->41609*/ // 2 children in Scope
/*41509*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*41511*/           OPC_EmitInteger, MVT::i32, 0, 
/*41514*/           OPC_EmitInteger, MVT::i32, 0, 
/*41517*/           OPC_EmitInteger, MVT::i32, 1, 
/*41520*/           OPC_EmitInteger, MVT::i32, 0, 
/*41523*/           OPC_EmitInteger, MVT::i32, 0, 
/*41526*/           OPC_EmitInteger, MVT::i32, 0, 
/*41529*/           OPC_EmitInteger, MVT::i32, 0, 
/*41532*/           OPC_EmitInteger, MVT::i32, 0, 
/*41535*/           OPC_EmitInteger, MVT::i32, 0, 
/*41538*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41550*/           OPC_EmitInteger, MVT::i32, 0, 
/*41553*/           OPC_EmitInteger, MVT::i32, 0, 
/*41556*/           OPC_EmitInteger, MVT::i32, 0, 
/*41559*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41571*/           OPC_EmitInteger, MVT::i32, 1, 
/*41574*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*41577*/           OPC_EmitInteger, MVT::i32, 0, 
/*41580*/           OPC_EmitInteger, MVT::i32, 0, 
/*41583*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADD_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (add:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (ADD_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*41609*/         /*Scope*/ 11, /*->41621*/
/*41610*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*41612*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADD_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (add:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                    // Dst: (S_ADD_I32:i32:i1 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*41621*/         0, /*End of Scope*/
/*41622*/       0, /*End of Scope*/
/*41623*/     0, /*End of Scope*/
/*41624*/   /*SwitchOpcode*/ 27, TARGET_VAL(AMDGPUISD::REGISTER_LOAD),// ->41654
/*41627*/     OPC_RecordNode, // #0 = 'AMDGPUregister_load' chained node
/*41628*/     OPC_RecordChild1, // #1 = $addr
/*41629*/     OPC_RecordChild2, // #2 = $chan
/*41630*/     OPC_MoveChild2,
/*41631*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*41634*/     OPC_CheckType, MVT::i32,
/*41636*/     OPC_MoveParent,
/*41637*/     OPC_CheckType, MVT::i32,
/*41639*/     OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*41641*/     OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectADDRIndirect:$addr #3 #4
/*41644*/     OPC_EmitMergeInputChains1_0,
/*41645*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain,
                  MVT::i32, 3/*#Ops*/, 3, 4, 2, 
              // Src: (AMDGPUregister_load:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterLoad:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*41654*/   /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::REGISTER_STORE),// ->41685
/*41657*/     OPC_RecordNode, // #0 = 'AMDGPUregister_store' chained node
/*41658*/     OPC_RecordChild1, // #1 = $val
/*41659*/     OPC_CheckChild1Type, MVT::i32,
/*41661*/     OPC_RecordChild2, // #2 = $addr
/*41662*/     OPC_RecordChild3, // #3 = $chan
/*41663*/     OPC_MoveChild3,
/*41664*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*41667*/     OPC_CheckType, MVT::i32,
/*41669*/     OPC_MoveParent,
/*41670*/     OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*41672*/     OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectADDRIndirect:$addr #4 #5
/*41675*/     OPC_EmitMergeInputChains1_0,
/*41676*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain,
                  4/*#Ops*/, 1, 4, 5, 3, 
              // Src: (AMDGPUregister_store i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterStore i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*41685*/   /*SwitchOpcode*/ 95|128,4/*607*/, TARGET_VAL(ISD::SMAX),// ->42296
/*41689*/     OPC_Scope, 53|128,3/*437*/, /*->42129*/ // 4 children in Scope
/*41692*/       OPC_MoveChild0,
/*41693*/       OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*41696*/       OPC_Scope, 109|128,1/*237*/, /*->41936*/ // 3 children in Scope
/*41699*/         OPC_RecordChild0, // #0 = $src0
/*41700*/         OPC_RecordChild1, // #1 = $src1
/*41701*/         OPC_CheckPredicate, 32, // Predicate_smin_oneuse
/*41703*/         OPC_MoveParent,
/*41704*/         OPC_MoveChild1,
/*41705*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*41708*/         OPC_Scope, 56, /*->41766*/ // 4 children in Scope
/*41710*/           OPC_MoveChild0,
/*41711*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*41714*/           OPC_Scope, 24, /*->41740*/ // 2 children in Scope
/*41716*/             OPC_CheckChild0Same, 0,
/*41718*/             OPC_CheckChild1Same, 1,
/*41720*/             OPC_CheckPredicate, 32, // Predicate_smax_oneuse
/*41722*/             OPC_MoveParent,
/*41723*/             OPC_RecordChild1, // #2 = $src2
/*41724*/             OPC_CheckPredicate, 32, // Predicate_smin_oneuse
/*41726*/             OPC_MoveParent,
/*41727*/             OPC_CheckType, MVT::i32,
/*41729*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*41731*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41740*/           /*Scope*/ 24, /*->41765*/
/*41741*/             OPC_CheckChild0Same, 1,
/*41743*/             OPC_CheckChild1Same, 0,
/*41745*/             OPC_CheckPredicate, 32, // Predicate_smax_oneuse
/*41747*/             OPC_MoveParent,
/*41748*/             OPC_RecordChild1, // #2 = $src2
/*41749*/             OPC_CheckPredicate, 32, // Predicate_smin_oneuse
/*41751*/             OPC_MoveParent,
/*41752*/             OPC_CheckType, MVT::i32,
/*41754*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*41756*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41765*/           0, /*End of Scope*/
/*41766*/         /*Scope*/ 55, /*->41822*/
/*41767*/           OPC_RecordChild0, // #2 = $src2
/*41768*/           OPC_MoveChild1,
/*41769*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*41772*/           OPC_Scope, 23, /*->41797*/ // 2 children in Scope
/*41774*/             OPC_CheckChild0Same, 0,
/*41776*/             OPC_CheckChild1Same, 1,
/*41778*/             OPC_CheckPredicate, 32, // Predicate_smax_oneuse
/*41780*/             OPC_MoveParent,
/*41781*/             OPC_CheckPredicate, 32, // Predicate_smin_oneuse
/*41783*/             OPC_MoveParent,
/*41784*/             OPC_CheckType, MVT::i32,
/*41786*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*41788*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41797*/           /*Scope*/ 23, /*->41821*/
/*41798*/             OPC_CheckChild0Same, 1,
/*41800*/             OPC_CheckChild1Same, 0,
/*41802*/             OPC_CheckPredicate, 32, // Predicate_smax_oneuse
/*41804*/             OPC_MoveParent,
/*41805*/             OPC_CheckPredicate, 32, // Predicate_smin_oneuse
/*41807*/             OPC_MoveParent,
/*41808*/             OPC_CheckType, MVT::i32,
/*41810*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*41812*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41821*/           0, /*End of Scope*/
/*41822*/         /*Scope*/ 56, /*->41879*/
/*41823*/           OPC_MoveChild0,
/*41824*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*41827*/           OPC_Scope, 24, /*->41853*/ // 2 children in Scope
/*41829*/             OPC_CheckChild0Same, 1,
/*41831*/             OPC_CheckChild1Same, 0,
/*41833*/             OPC_CheckPredicate, 32, // Predicate_smax_oneuse
/*41835*/             OPC_MoveParent,
/*41836*/             OPC_RecordChild1, // #2 = $src2
/*41837*/             OPC_CheckPredicate, 32, // Predicate_smin_oneuse
/*41839*/             OPC_MoveParent,
/*41840*/             OPC_CheckType, MVT::i32,
/*41842*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*41844*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41853*/           /*Scope*/ 24, /*->41878*/
/*41854*/             OPC_CheckChild0Same, 0,
/*41856*/             OPC_CheckChild1Same, 1,
/*41858*/             OPC_CheckPredicate, 32, // Predicate_smax_oneuse
/*41860*/             OPC_MoveParent,
/*41861*/             OPC_RecordChild1, // #2 = $src2
/*41862*/             OPC_CheckPredicate, 32, // Predicate_smin_oneuse
/*41864*/             OPC_MoveParent,
/*41865*/             OPC_CheckType, MVT::i32,
/*41867*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*41869*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41878*/           0, /*End of Scope*/
/*41879*/         /*Scope*/ 55, /*->41935*/
/*41880*/           OPC_RecordChild0, // #2 = $src2
/*41881*/           OPC_MoveChild1,
/*41882*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*41885*/           OPC_Scope, 23, /*->41910*/ // 2 children in Scope
/*41887*/             OPC_CheckChild0Same, 1,
/*41889*/             OPC_CheckChild1Same, 0,
/*41891*/             OPC_CheckPredicate, 32, // Predicate_smax_oneuse
/*41893*/             OPC_MoveParent,
/*41894*/             OPC_CheckPredicate, 32, // Predicate_smin_oneuse
/*41896*/             OPC_MoveParent,
/*41897*/             OPC_CheckType, MVT::i32,
/*41899*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*41901*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41910*/           /*Scope*/ 23, /*->41934*/
/*41911*/             OPC_CheckChild0Same, 0,
/*41913*/             OPC_CheckChild1Same, 1,
/*41915*/             OPC_CheckPredicate, 32, // Predicate_smax_oneuse
/*41917*/             OPC_MoveParent,
/*41918*/             OPC_CheckPredicate, 32, // Predicate_smin_oneuse
/*41920*/             OPC_MoveParent,
/*41921*/             OPC_CheckType, MVT::i32,
/*41923*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*41925*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41934*/           0, /*End of Scope*/
/*41935*/         0, /*End of Scope*/
/*41936*/       /*Scope*/ 95, /*->42032*/
/*41937*/         OPC_MoveChild0,
/*41938*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*41941*/         OPC_RecordChild0, // #0 = $src0
/*41942*/         OPC_RecordChild1, // #1 = $src1
/*41943*/         OPC_CheckPredicate, 32, // Predicate_smax_oneuse
/*41945*/         OPC_MoveParent,
/*41946*/         OPC_RecordChild1, // #2 = $src2
/*41947*/         OPC_CheckPredicate, 32, // Predicate_smin_oneuse
/*41949*/         OPC_MoveParent,
/*41950*/         OPC_MoveChild1,
/*41951*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*41954*/         OPC_Scope, 20, /*->41976*/ // 3 children in Scope
/*41956*/           OPC_CheckChild0Same, 0,
/*41958*/           OPC_CheckChild1Same, 1,
/*41960*/           OPC_CheckPredicate, 32, // Predicate_smin_oneuse
/*41962*/           OPC_MoveParent,
/*41963*/           OPC_CheckType, MVT::i32,
/*41965*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*41967*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41976*/         /*Scope*/ 33, /*->42010*/
/*41977*/           OPC_CheckChild0Same, 1,
/*41979*/           OPC_CheckChild1Same, 0,
/*41981*/           OPC_CheckPredicate, 32, // Predicate_smin_oneuse
/*41983*/           OPC_MoveParent,
/*41984*/           OPC_CheckType, MVT::i32,
/*41986*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*41988*/           OPC_Scope, 9, /*->41999*/ // 2 children in Scope
/*41990*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*41999*/           /*Scope*/ 9, /*->42009*/
/*42000*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42009*/           0, /*End of Scope*/
/*42010*/         /*Scope*/ 20, /*->42031*/
/*42011*/           OPC_CheckChild0Same, 0,
/*42013*/           OPC_CheckChild1Same, 1,
/*42015*/           OPC_CheckPredicate, 32, // Predicate_smin_oneuse
/*42017*/           OPC_MoveParent,
/*42018*/           OPC_CheckType, MVT::i32,
/*42020*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42022*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42031*/         0, /*End of Scope*/
/*42032*/       /*Scope*/ 95, /*->42128*/
/*42033*/         OPC_RecordChild0, // #0 = $src2
/*42034*/         OPC_MoveChild1,
/*42035*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*42038*/         OPC_RecordChild0, // #1 = $src0
/*42039*/         OPC_RecordChild1, // #2 = $src1
/*42040*/         OPC_CheckPredicate, 32, // Predicate_smax_oneuse
/*42042*/         OPC_MoveParent,
/*42043*/         OPC_CheckPredicate, 32, // Predicate_smin_oneuse
/*42045*/         OPC_MoveParent,
/*42046*/         OPC_MoveChild1,
/*42047*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*42050*/         OPC_Scope, 20, /*->42072*/ // 3 children in Scope
/*42052*/           OPC_CheckChild0Same, 1,
/*42054*/           OPC_CheckChild1Same, 2,
/*42056*/           OPC_CheckPredicate, 32, // Predicate_smin_oneuse
/*42058*/           OPC_MoveParent,
/*42059*/           OPC_CheckType, MVT::i32,
/*42061*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42063*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42072*/         /*Scope*/ 33, /*->42106*/
/*42073*/           OPC_CheckChild0Same, 2,
/*42075*/           OPC_CheckChild1Same, 1,
/*42077*/           OPC_CheckPredicate, 32, // Predicate_smin_oneuse
/*42079*/           OPC_MoveParent,
/*42080*/           OPC_CheckType, MVT::i32,
/*42082*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42084*/           OPC_Scope, 9, /*->42095*/ // 2 children in Scope
/*42086*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42095*/           /*Scope*/ 9, /*->42105*/
/*42096*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42105*/           0, /*End of Scope*/
/*42106*/         /*Scope*/ 20, /*->42127*/
/*42107*/           OPC_CheckChild0Same, 1,
/*42109*/           OPC_CheckChild1Same, 2,
/*42111*/           OPC_CheckPredicate, 32, // Predicate_smin_oneuse
/*42113*/           OPC_MoveParent,
/*42114*/           OPC_CheckType, MVT::i32,
/*42116*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42118*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42127*/         0, /*End of Scope*/
/*42128*/       0, /*End of Scope*/
/*42129*/     /*Scope*/ 22, /*->42152*/
/*42130*/       OPC_RecordChild0, // #0 = $x
/*42131*/       OPC_MoveChild1,
/*42132*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*42135*/       OPC_CheckChild0Integer, 0, 
/*42137*/       OPC_CheckChild1Same, 0,
/*42139*/       OPC_MoveParent,
/*42140*/       OPC_CheckType, MVT::i32,
/*42142*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42144*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ABS_I32), 0,
                    MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (smax:i32 i32:i32:$x, (sub:i32 0:i32, i32:i32:$x)) - Complexity = 11
                // Dst: (S_ABS_I32:i32:i1 ?:i32:$x)
/*42152*/     /*Scope*/ 22, /*->42175*/
/*42153*/       OPC_MoveChild0,
/*42154*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*42157*/       OPC_CheckChild0Integer, 0, 
/*42159*/       OPC_RecordChild1, // #0 = $x
/*42160*/       OPC_MoveParent,
/*42161*/       OPC_CheckChild1Same, 0,
/*42163*/       OPC_CheckType, MVT::i32,
/*42165*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42167*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ABS_I32), 0,
                    MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (smax:i32 (sub:i32 0:i32, i32:i32:$x), i32:i32:$x) - Complexity = 11
                // Dst: (S_ABS_I32:i32:i1 ?:i32:$x)
/*42175*/     /*Scope*/ 119, /*->42295*/
/*42176*/       OPC_RecordChild0, // #0 = $src0
/*42177*/       OPC_RecordChild1, // #1 = $src1
/*42178*/       OPC_CheckType, MVT::i32,
/*42180*/       OPC_Scope, 100, /*->42282*/ // 2 children in Scope
/*42182*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*42184*/         OPC_EmitInteger, MVT::i32, 0, 
/*42187*/         OPC_EmitInteger, MVT::i32, 0, 
/*42190*/         OPC_EmitInteger, MVT::i32, 1, 
/*42193*/         OPC_EmitInteger, MVT::i32, 0, 
/*42196*/         OPC_EmitInteger, MVT::i32, 0, 
/*42199*/         OPC_EmitInteger, MVT::i32, 0, 
/*42202*/         OPC_EmitInteger, MVT::i32, 0, 
/*42205*/         OPC_EmitInteger, MVT::i32, 0, 
/*42208*/         OPC_EmitInteger, MVT::i32, 0, 
/*42211*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42223*/         OPC_EmitInteger, MVT::i32, 0, 
/*42226*/         OPC_EmitInteger, MVT::i32, 0, 
/*42229*/         OPC_EmitInteger, MVT::i32, 0, 
/*42232*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42244*/         OPC_EmitInteger, MVT::i32, 1, 
/*42247*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42250*/         OPC_EmitInteger, MVT::i32, 0, 
/*42253*/         OPC_EmitInteger, MVT::i32, 0, 
/*42256*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_INT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (smax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MAX_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42282*/       /*Scope*/ 11, /*->42294*/
/*42283*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42285*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MAX_I32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (smax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MAX_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*42294*/       0, /*End of Scope*/
/*42295*/     0, /*End of Scope*/
/*42296*/   /*SwitchOpcode*/ 49|128,4/*561*/, TARGET_VAL(ISD::UMAX),// ->42861
/*42300*/     OPC_Scope, 53|128,3/*437*/, /*->42740*/ // 2 children in Scope
/*42303*/       OPC_MoveChild0,
/*42304*/       OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*42307*/       OPC_Scope, 109|128,1/*237*/, /*->42547*/ // 3 children in Scope
/*42310*/         OPC_RecordChild0, // #0 = $src0
/*42311*/         OPC_RecordChild1, // #1 = $src1
/*42312*/         OPC_CheckPredicate, 32, // Predicate_umin_oneuse
/*42314*/         OPC_MoveParent,
/*42315*/         OPC_MoveChild1,
/*42316*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*42319*/         OPC_Scope, 56, /*->42377*/ // 4 children in Scope
/*42321*/           OPC_MoveChild0,
/*42322*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*42325*/           OPC_Scope, 24, /*->42351*/ // 2 children in Scope
/*42327*/             OPC_CheckChild0Same, 0,
/*42329*/             OPC_CheckChild1Same, 1,
/*42331*/             OPC_CheckPredicate, 32, // Predicate_umax_oneuse
/*42333*/             OPC_MoveParent,
/*42334*/             OPC_RecordChild1, // #2 = $src2
/*42335*/             OPC_CheckPredicate, 32, // Predicate_umin_oneuse
/*42337*/             OPC_MoveParent,
/*42338*/             OPC_CheckType, MVT::i32,
/*42340*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42342*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42351*/           /*Scope*/ 24, /*->42376*/
/*42352*/             OPC_CheckChild0Same, 1,
/*42354*/             OPC_CheckChild1Same, 0,
/*42356*/             OPC_CheckPredicate, 32, // Predicate_umax_oneuse
/*42358*/             OPC_MoveParent,
/*42359*/             OPC_RecordChild1, // #2 = $src2
/*42360*/             OPC_CheckPredicate, 32, // Predicate_umin_oneuse
/*42362*/             OPC_MoveParent,
/*42363*/             OPC_CheckType, MVT::i32,
/*42365*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42367*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42376*/           0, /*End of Scope*/
/*42377*/         /*Scope*/ 55, /*->42433*/
/*42378*/           OPC_RecordChild0, // #2 = $src2
/*42379*/           OPC_MoveChild1,
/*42380*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*42383*/           OPC_Scope, 23, /*->42408*/ // 2 children in Scope
/*42385*/             OPC_CheckChild0Same, 0,
/*42387*/             OPC_CheckChild1Same, 1,
/*42389*/             OPC_CheckPredicate, 32, // Predicate_umax_oneuse
/*42391*/             OPC_MoveParent,
/*42392*/             OPC_CheckPredicate, 32, // Predicate_umin_oneuse
/*42394*/             OPC_MoveParent,
/*42395*/             OPC_CheckType, MVT::i32,
/*42397*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42399*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42408*/           /*Scope*/ 23, /*->42432*/
/*42409*/             OPC_CheckChild0Same, 1,
/*42411*/             OPC_CheckChild1Same, 0,
/*42413*/             OPC_CheckPredicate, 32, // Predicate_umax_oneuse
/*42415*/             OPC_MoveParent,
/*42416*/             OPC_CheckPredicate, 32, // Predicate_umin_oneuse
/*42418*/             OPC_MoveParent,
/*42419*/             OPC_CheckType, MVT::i32,
/*42421*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42423*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42432*/           0, /*End of Scope*/
/*42433*/         /*Scope*/ 56, /*->42490*/
/*42434*/           OPC_MoveChild0,
/*42435*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*42438*/           OPC_Scope, 24, /*->42464*/ // 2 children in Scope
/*42440*/             OPC_CheckChild0Same, 1,
/*42442*/             OPC_CheckChild1Same, 0,
/*42444*/             OPC_CheckPredicate, 32, // Predicate_umax_oneuse
/*42446*/             OPC_MoveParent,
/*42447*/             OPC_RecordChild1, // #2 = $src2
/*42448*/             OPC_CheckPredicate, 32, // Predicate_umin_oneuse
/*42450*/             OPC_MoveParent,
/*42451*/             OPC_CheckType, MVT::i32,
/*42453*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42455*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42464*/           /*Scope*/ 24, /*->42489*/
/*42465*/             OPC_CheckChild0Same, 0,
/*42467*/             OPC_CheckChild1Same, 1,
/*42469*/             OPC_CheckPredicate, 32, // Predicate_umax_oneuse
/*42471*/             OPC_MoveParent,
/*42472*/             OPC_RecordChild1, // #2 = $src2
/*42473*/             OPC_CheckPredicate, 32, // Predicate_umin_oneuse
/*42475*/             OPC_MoveParent,
/*42476*/             OPC_CheckType, MVT::i32,
/*42478*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42480*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42489*/           0, /*End of Scope*/
/*42490*/         /*Scope*/ 55, /*->42546*/
/*42491*/           OPC_RecordChild0, // #2 = $src2
/*42492*/           OPC_MoveChild1,
/*42493*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*42496*/           OPC_Scope, 23, /*->42521*/ // 2 children in Scope
/*42498*/             OPC_CheckChild0Same, 1,
/*42500*/             OPC_CheckChild1Same, 0,
/*42502*/             OPC_CheckPredicate, 32, // Predicate_umax_oneuse
/*42504*/             OPC_MoveParent,
/*42505*/             OPC_CheckPredicate, 32, // Predicate_umin_oneuse
/*42507*/             OPC_MoveParent,
/*42508*/             OPC_CheckType, MVT::i32,
/*42510*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42512*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42521*/           /*Scope*/ 23, /*->42545*/
/*42522*/             OPC_CheckChild0Same, 0,
/*42524*/             OPC_CheckChild1Same, 1,
/*42526*/             OPC_CheckPredicate, 32, // Predicate_umax_oneuse
/*42528*/             OPC_MoveParent,
/*42529*/             OPC_CheckPredicate, 32, // Predicate_umin_oneuse
/*42531*/             OPC_MoveParent,
/*42532*/             OPC_CheckType, MVT::i32,
/*42534*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42536*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42545*/           0, /*End of Scope*/
/*42546*/         0, /*End of Scope*/
/*42547*/       /*Scope*/ 95, /*->42643*/
/*42548*/         OPC_MoveChild0,
/*42549*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*42552*/         OPC_RecordChild0, // #0 = $src0
/*42553*/         OPC_RecordChild1, // #1 = $src1
/*42554*/         OPC_CheckPredicate, 32, // Predicate_umax_oneuse
/*42556*/         OPC_MoveParent,
/*42557*/         OPC_RecordChild1, // #2 = $src2
/*42558*/         OPC_CheckPredicate, 32, // Predicate_umin_oneuse
/*42560*/         OPC_MoveParent,
/*42561*/         OPC_MoveChild1,
/*42562*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*42565*/         OPC_Scope, 20, /*->42587*/ // 3 children in Scope
/*42567*/           OPC_CheckChild0Same, 0,
/*42569*/           OPC_CheckChild1Same, 1,
/*42571*/           OPC_CheckPredicate, 32, // Predicate_umin_oneuse
/*42573*/           OPC_MoveParent,
/*42574*/           OPC_CheckType, MVT::i32,
/*42576*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42578*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42587*/         /*Scope*/ 33, /*->42621*/
/*42588*/           OPC_CheckChild0Same, 1,
/*42590*/           OPC_CheckChild1Same, 0,
/*42592*/           OPC_CheckPredicate, 32, // Predicate_umin_oneuse
/*42594*/           OPC_MoveParent,
/*42595*/           OPC_CheckType, MVT::i32,
/*42597*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42599*/           OPC_Scope, 9, /*->42610*/ // 2 children in Scope
/*42601*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42610*/           /*Scope*/ 9, /*->42620*/
/*42611*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42620*/           0, /*End of Scope*/
/*42621*/         /*Scope*/ 20, /*->42642*/
/*42622*/           OPC_CheckChild0Same, 0,
/*42624*/           OPC_CheckChild1Same, 1,
/*42626*/           OPC_CheckPredicate, 32, // Predicate_umin_oneuse
/*42628*/           OPC_MoveParent,
/*42629*/           OPC_CheckType, MVT::i32,
/*42631*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42633*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42642*/         0, /*End of Scope*/
/*42643*/       /*Scope*/ 95, /*->42739*/
/*42644*/         OPC_RecordChild0, // #0 = $src2
/*42645*/         OPC_MoveChild1,
/*42646*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*42649*/         OPC_RecordChild0, // #1 = $src0
/*42650*/         OPC_RecordChild1, // #2 = $src1
/*42651*/         OPC_CheckPredicate, 32, // Predicate_umax_oneuse
/*42653*/         OPC_MoveParent,
/*42654*/         OPC_CheckPredicate, 32, // Predicate_umin_oneuse
/*42656*/         OPC_MoveParent,
/*42657*/         OPC_MoveChild1,
/*42658*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*42661*/         OPC_Scope, 20, /*->42683*/ // 3 children in Scope
/*42663*/           OPC_CheckChild0Same, 1,
/*42665*/           OPC_CheckChild1Same, 2,
/*42667*/           OPC_CheckPredicate, 32, // Predicate_umin_oneuse
/*42669*/           OPC_MoveParent,
/*42670*/           OPC_CheckType, MVT::i32,
/*42672*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42674*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42683*/         /*Scope*/ 33, /*->42717*/
/*42684*/           OPC_CheckChild0Same, 2,
/*42686*/           OPC_CheckChild1Same, 1,
/*42688*/           OPC_CheckPredicate, 32, // Predicate_umin_oneuse
/*42690*/           OPC_MoveParent,
/*42691*/           OPC_CheckType, MVT::i32,
/*42693*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42695*/           OPC_Scope, 9, /*->42706*/ // 2 children in Scope
/*42697*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42706*/           /*Scope*/ 9, /*->42716*/
/*42707*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42716*/           0, /*End of Scope*/
/*42717*/         /*Scope*/ 20, /*->42738*/
/*42718*/           OPC_CheckChild0Same, 1,
/*42720*/           OPC_CheckChild1Same, 2,
/*42722*/           OPC_CheckPredicate, 32, // Predicate_umin_oneuse
/*42724*/           OPC_MoveParent,
/*42725*/           OPC_CheckType, MVT::i32,
/*42727*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42729*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*42738*/         0, /*End of Scope*/
/*42739*/       0, /*End of Scope*/
/*42740*/     /*Scope*/ 119, /*->42860*/
/*42741*/       OPC_RecordChild0, // #0 = $src0
/*42742*/       OPC_RecordChild1, // #1 = $src1
/*42743*/       OPC_CheckType, MVT::i32,
/*42745*/       OPC_Scope, 100, /*->42847*/ // 2 children in Scope
/*42747*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*42749*/         OPC_EmitInteger, MVT::i32, 0, 
/*42752*/         OPC_EmitInteger, MVT::i32, 0, 
/*42755*/         OPC_EmitInteger, MVT::i32, 1, 
/*42758*/         OPC_EmitInteger, MVT::i32, 0, 
/*42761*/         OPC_EmitInteger, MVT::i32, 0, 
/*42764*/         OPC_EmitInteger, MVT::i32, 0, 
/*42767*/         OPC_EmitInteger, MVT::i32, 0, 
/*42770*/         OPC_EmitInteger, MVT::i32, 0, 
/*42773*/         OPC_EmitInteger, MVT::i32, 0, 
/*42776*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42788*/         OPC_EmitInteger, MVT::i32, 0, 
/*42791*/         OPC_EmitInteger, MVT::i32, 0, 
/*42794*/         OPC_EmitInteger, MVT::i32, 0, 
/*42797*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42809*/         OPC_EmitInteger, MVT::i32, 1, 
/*42812*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42815*/         OPC_EmitInteger, MVT::i32, 0, 
/*42818*/         OPC_EmitInteger, MVT::i32, 0, 
/*42821*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_UINT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (umax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MAX_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42847*/       /*Scope*/ 11, /*->42859*/
/*42848*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*42850*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MAX_U32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (umax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MAX_U32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*42859*/       0, /*End of Scope*/
/*42860*/     0, /*End of Scope*/
/*42861*/   /*SwitchOpcode*/ 24|128,23/*2968*/, TARGET_VAL(ISD::SELECT_CC),// ->45833
/*42865*/     OPC_RecordChild0, // #0 = $src0
/*42866*/     OPC_Scope, 5|128,12/*1541*/, /*->44410*/ // 2 children in Scope
/*42869*/       OPC_CheckChild0Type, MVT::f32,
/*42871*/       OPC_Scope, 126|128,6/*894*/, /*->43768*/ // 2 children in Scope
/*42874*/         OPC_RecordChild1, // #1 = $src1
/*42875*/         OPC_Scope, 59|128,3/*443*/, /*->43321*/ // 2 children in Scope
/*42878*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42889*/           OPC_CheckChild3Integer, 0, 
/*42891*/           OPC_MoveChild4,
/*42892*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*42895*/           OPC_Scope, 105, /*->43002*/ // 4 children in Scope
/*42897*/             OPC_CheckPredicate, 33, // Predicate_COND_OEQ
/*42899*/             OPC_MoveParent,
/*42900*/             OPC_CheckType, MVT::i32,
/*42902*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*42904*/             OPC_EmitInteger, MVT::i32, 0, 
/*42907*/             OPC_EmitInteger, MVT::i32, 0, 
/*42910*/             OPC_EmitInteger, MVT::i32, 1, 
/*42913*/             OPC_EmitInteger, MVT::i32, 0, 
/*42916*/             OPC_EmitInteger, MVT::i32, 0, 
/*42919*/             OPC_EmitInteger, MVT::i32, 0, 
/*42922*/             OPC_EmitInteger, MVT::i32, 0, 
/*42925*/             OPC_EmitInteger, MVT::i32, 0, 
/*42928*/             OPC_EmitInteger, MVT::i32, 0, 
/*42931*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42943*/             OPC_EmitInteger, MVT::i32, 0, 
/*42946*/             OPC_EmitInteger, MVT::i32, 0, 
/*42949*/             OPC_EmitInteger, MVT::i32, 0, 
/*42952*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42964*/             OPC_EmitInteger, MVT::i32, 1, 
/*42967*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42970*/             OPC_EmitInteger, MVT::i32, 0, 
/*42973*/             OPC_EmitInteger, MVT::i32, 0, 
/*42976*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 13
                      // Dst: (SETE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*43002*/           /*Scope*/ 105, /*->43108*/
/*43003*/             OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*43005*/             OPC_MoveParent,
/*43006*/             OPC_CheckType, MVT::i32,
/*43008*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*43010*/             OPC_EmitInteger, MVT::i32, 0, 
/*43013*/             OPC_EmitInteger, MVT::i32, 0, 
/*43016*/             OPC_EmitInteger, MVT::i32, 1, 
/*43019*/             OPC_EmitInteger, MVT::i32, 0, 
/*43022*/             OPC_EmitInteger, MVT::i32, 0, 
/*43025*/             OPC_EmitInteger, MVT::i32, 0, 
/*43028*/             OPC_EmitInteger, MVT::i32, 0, 
/*43031*/             OPC_EmitInteger, MVT::i32, 0, 
/*43034*/             OPC_EmitInteger, MVT::i32, 0, 
/*43037*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43049*/             OPC_EmitInteger, MVT::i32, 0, 
/*43052*/             OPC_EmitInteger, MVT::i32, 0, 
/*43055*/             OPC_EmitInteger, MVT::i32, 0, 
/*43058*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43070*/             OPC_EmitInteger, MVT::i32, 1, 
/*43073*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43076*/             OPC_EmitInteger, MVT::i32, 0, 
/*43079*/             OPC_EmitInteger, MVT::i32, 0, 
/*43082*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 13
                      // Dst: (SETGT_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*43108*/           /*Scope*/ 105, /*->43214*/
/*43109*/             OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*43111*/             OPC_MoveParent,
/*43112*/             OPC_CheckType, MVT::i32,
/*43114*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*43116*/             OPC_EmitInteger, MVT::i32, 0, 
/*43119*/             OPC_EmitInteger, MVT::i32, 0, 
/*43122*/             OPC_EmitInteger, MVT::i32, 1, 
/*43125*/             OPC_EmitInteger, MVT::i32, 0, 
/*43128*/             OPC_EmitInteger, MVT::i32, 0, 
/*43131*/             OPC_EmitInteger, MVT::i32, 0, 
/*43134*/             OPC_EmitInteger, MVT::i32, 0, 
/*43137*/             OPC_EmitInteger, MVT::i32, 0, 
/*43140*/             OPC_EmitInteger, MVT::i32, 0, 
/*43143*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43155*/             OPC_EmitInteger, MVT::i32, 0, 
/*43158*/             OPC_EmitInteger, MVT::i32, 0, 
/*43161*/             OPC_EmitInteger, MVT::i32, 0, 
/*43164*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43176*/             OPC_EmitInteger, MVT::i32, 1, 
/*43179*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43182*/             OPC_EmitInteger, MVT::i32, 0, 
/*43185*/             OPC_EmitInteger, MVT::i32, 0, 
/*43188*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 13
                      // Dst: (SETGE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*43214*/           /*Scope*/ 105, /*->43320*/
/*43215*/             OPC_CheckPredicate, 36, // Predicate_COND_UNE_NE
/*43217*/             OPC_MoveParent,
/*43218*/             OPC_CheckType, MVT::i32,
/*43220*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*43222*/             OPC_EmitInteger, MVT::i32, 0, 
/*43225*/             OPC_EmitInteger, MVT::i32, 0, 
/*43228*/             OPC_EmitInteger, MVT::i32, 1, 
/*43231*/             OPC_EmitInteger, MVT::i32, 0, 
/*43234*/             OPC_EmitInteger, MVT::i32, 0, 
/*43237*/             OPC_EmitInteger, MVT::i32, 0, 
/*43240*/             OPC_EmitInteger, MVT::i32, 0, 
/*43243*/             OPC_EmitInteger, MVT::i32, 0, 
/*43246*/             OPC_EmitInteger, MVT::i32, 0, 
/*43249*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43261*/             OPC_EmitInteger, MVT::i32, 0, 
/*43264*/             OPC_EmitInteger, MVT::i32, 0, 
/*43267*/             OPC_EmitInteger, MVT::i32, 0, 
/*43270*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43282*/             OPC_EmitInteger, MVT::i32, 1, 
/*43285*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43288*/             OPC_EmitInteger, MVT::i32, 0, 
/*43291*/             OPC_EmitInteger, MVT::i32, 0, 
/*43294*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETNE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 13
                      // Dst: (SETNE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*43320*/           0, /*End of Scope*/
/*43321*/         /*Scope*/ 60|128,3/*444*/, /*->43767*/
/*43323*/           OPC_MoveChild2,
/*43324*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*43327*/           OPC_CheckPredicate, 37, // Predicate_FP_ONE
/*43329*/           OPC_MoveParent,
/*43330*/           OPC_MoveChild3,
/*43331*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*43334*/           OPC_CheckPredicate, 38, // Predicate_FP_ZERO
/*43336*/           OPC_MoveParent,
/*43337*/           OPC_MoveChild4,
/*43338*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*43341*/           OPC_Scope, 105, /*->43448*/ // 4 children in Scope
/*43343*/             OPC_CheckPredicate, 33, // Predicate_COND_OEQ
/*43345*/             OPC_MoveParent,
/*43346*/             OPC_CheckType, MVT::f32,
/*43348*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*43350*/             OPC_EmitInteger, MVT::i32, 0, 
/*43353*/             OPC_EmitInteger, MVT::i32, 0, 
/*43356*/             OPC_EmitInteger, MVT::i32, 1, 
/*43359*/             OPC_EmitInteger, MVT::i32, 0, 
/*43362*/             OPC_EmitInteger, MVT::i32, 0, 
/*43365*/             OPC_EmitInteger, MVT::i32, 0, 
/*43368*/             OPC_EmitInteger, MVT::i32, 0, 
/*43371*/             OPC_EmitInteger, MVT::i32, 0, 
/*43374*/             OPC_EmitInteger, MVT::i32, 0, 
/*43377*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43389*/             OPC_EmitInteger, MVT::i32, 0, 
/*43392*/             OPC_EmitInteger, MVT::i32, 0, 
/*43395*/             OPC_EmitInteger, MVT::i32, 0, 
/*43398*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43410*/             OPC_EmitInteger, MVT::i32, 1, 
/*43413*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43416*/             OPC_EmitInteger, MVT::i32, 0, 
/*43419*/             OPC_EmitInteger, MVT::i32, 0, 
/*43422*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 11
                      // Dst: (SETE:f32 f32:f32:$src0, f32:f32:$src1)
/*43448*/           /*Scope*/ 105, /*->43554*/
/*43449*/             OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*43451*/             OPC_MoveParent,
/*43452*/             OPC_CheckType, MVT::f32,
/*43454*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*43456*/             OPC_EmitInteger, MVT::i32, 0, 
/*43459*/             OPC_EmitInteger, MVT::i32, 0, 
/*43462*/             OPC_EmitInteger, MVT::i32, 1, 
/*43465*/             OPC_EmitInteger, MVT::i32, 0, 
/*43468*/             OPC_EmitInteger, MVT::i32, 0, 
/*43471*/             OPC_EmitInteger, MVT::i32, 0, 
/*43474*/             OPC_EmitInteger, MVT::i32, 0, 
/*43477*/             OPC_EmitInteger, MVT::i32, 0, 
/*43480*/             OPC_EmitInteger, MVT::i32, 0, 
/*43483*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43495*/             OPC_EmitInteger, MVT::i32, 0, 
/*43498*/             OPC_EmitInteger, MVT::i32, 0, 
/*43501*/             OPC_EmitInteger, MVT::i32, 0, 
/*43504*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43516*/             OPC_EmitInteger, MVT::i32, 1, 
/*43519*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43522*/             OPC_EmitInteger, MVT::i32, 0, 
/*43525*/             OPC_EmitInteger, MVT::i32, 0, 
/*43528*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SGT), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 11
                      // Dst: (SGT:f32 f32:f32:$src0, f32:f32:$src1)
/*43554*/           /*Scope*/ 105, /*->43660*/
/*43555*/             OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*43557*/             OPC_MoveParent,
/*43558*/             OPC_CheckType, MVT::f32,
/*43560*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*43562*/             OPC_EmitInteger, MVT::i32, 0, 
/*43565*/             OPC_EmitInteger, MVT::i32, 0, 
/*43568*/             OPC_EmitInteger, MVT::i32, 1, 
/*43571*/             OPC_EmitInteger, MVT::i32, 0, 
/*43574*/             OPC_EmitInteger, MVT::i32, 0, 
/*43577*/             OPC_EmitInteger, MVT::i32, 0, 
/*43580*/             OPC_EmitInteger, MVT::i32, 0, 
/*43583*/             OPC_EmitInteger, MVT::i32, 0, 
/*43586*/             OPC_EmitInteger, MVT::i32, 0, 
/*43589*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43601*/             OPC_EmitInteger, MVT::i32, 0, 
/*43604*/             OPC_EmitInteger, MVT::i32, 0, 
/*43607*/             OPC_EmitInteger, MVT::i32, 0, 
/*43610*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43622*/             OPC_EmitInteger, MVT::i32, 1, 
/*43625*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43628*/             OPC_EmitInteger, MVT::i32, 0, 
/*43631*/             OPC_EmitInteger, MVT::i32, 0, 
/*43634*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SGE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 11
                      // Dst: (SGE:f32 f32:f32:$src0, f32:f32:$src1)
/*43660*/           /*Scope*/ 105, /*->43766*/
/*43661*/             OPC_CheckPredicate, 36, // Predicate_COND_UNE_NE
/*43663*/             OPC_MoveParent,
/*43664*/             OPC_CheckType, MVT::f32,
/*43666*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*43668*/             OPC_EmitInteger, MVT::i32, 0, 
/*43671*/             OPC_EmitInteger, MVT::i32, 0, 
/*43674*/             OPC_EmitInteger, MVT::i32, 1, 
/*43677*/             OPC_EmitInteger, MVT::i32, 0, 
/*43680*/             OPC_EmitInteger, MVT::i32, 0, 
/*43683*/             OPC_EmitInteger, MVT::i32, 0, 
/*43686*/             OPC_EmitInteger, MVT::i32, 0, 
/*43689*/             OPC_EmitInteger, MVT::i32, 0, 
/*43692*/             OPC_EmitInteger, MVT::i32, 0, 
/*43695*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43707*/             OPC_EmitInteger, MVT::i32, 0, 
/*43710*/             OPC_EmitInteger, MVT::i32, 0, 
/*43713*/             OPC_EmitInteger, MVT::i32, 0, 
/*43716*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43728*/             OPC_EmitInteger, MVT::i32, 1, 
/*43731*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43734*/             OPC_EmitInteger, MVT::i32, 0, 
/*43737*/             OPC_EmitInteger, MVT::i32, 0, 
/*43740*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SNE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 11
                      // Dst: (SNE:f32 f32:f32:$src0, f32:f32:$src1)
/*43766*/           0, /*End of Scope*/
/*43767*/         0, /*End of Scope*/
/*43768*/       /*Scope*/ 127|128,4/*639*/, /*->44409*/
/*43770*/         OPC_MoveChild1,
/*43771*/         OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*43774*/         OPC_CheckPredicate, 38, // Predicate_FP_ZERO
/*43776*/         OPC_MoveParent,
/*43777*/         OPC_RecordChild2, // #1 = $src1
/*43778*/         OPC_RecordChild3, // #2 = $src2
/*43779*/         OPC_MoveChild4,
/*43780*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*43783*/         OPC_Scope, 103, /*->43888*/ // 6 children in Scope
/*43785*/           OPC_CheckPredicate, 33, // Predicate_COND_OEQ
/*43787*/           OPC_MoveParent,
/*43788*/           OPC_CheckType, MVT::f32,
/*43790*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*43792*/           OPC_EmitInteger, MVT::i32, 0, 
/*43795*/           OPC_EmitInteger, MVT::i32, 0, 
/*43798*/           OPC_EmitInteger, MVT::i32, 0, 
/*43801*/           OPC_EmitInteger, MVT::i32, 0, 
/*43804*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43816*/           OPC_EmitInteger, MVT::i32, 0, 
/*43819*/           OPC_EmitInteger, MVT::i32, 0, 
/*43822*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43834*/           OPC_EmitInteger, MVT::i32, 0, 
/*43837*/           OPC_EmitInteger, MVT::i32, 0, 
/*43840*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43852*/           OPC_EmitInteger, MVT::i32, 1, 
/*43855*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43858*/           OPC_EmitInteger, MVT::i32, 0, 
/*43861*/           OPC_EmitInteger, MVT::i32, 0, 
/*43864*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*43888*/         /*Scope*/ 103, /*->43992*/
/*43889*/           OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*43891*/           OPC_MoveParent,
/*43892*/           OPC_CheckType, MVT::f32,
/*43894*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*43896*/           OPC_EmitInteger, MVT::i32, 0, 
/*43899*/           OPC_EmitInteger, MVT::i32, 0, 
/*43902*/           OPC_EmitInteger, MVT::i32, 0, 
/*43905*/           OPC_EmitInteger, MVT::i32, 0, 
/*43908*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43920*/           OPC_EmitInteger, MVT::i32, 0, 
/*43923*/           OPC_EmitInteger, MVT::i32, 0, 
/*43926*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43938*/           OPC_EmitInteger, MVT::i32, 0, 
/*43941*/           OPC_EmitInteger, MVT::i32, 0, 
/*43944*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43956*/           OPC_EmitInteger, MVT::i32, 1, 
/*43959*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43962*/           OPC_EmitInteger, MVT::i32, 0, 
/*43965*/           OPC_EmitInteger, MVT::i32, 0, 
/*43968*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*43992*/         /*Scope*/ 103, /*->44096*/
/*43993*/           OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*43995*/           OPC_MoveParent,
/*43996*/           OPC_CheckType, MVT::f32,
/*43998*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*44000*/           OPC_EmitInteger, MVT::i32, 0, 
/*44003*/           OPC_EmitInteger, MVT::i32, 0, 
/*44006*/           OPC_EmitInteger, MVT::i32, 0, 
/*44009*/           OPC_EmitInteger, MVT::i32, 0, 
/*44012*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44024*/           OPC_EmitInteger, MVT::i32, 0, 
/*44027*/           OPC_EmitInteger, MVT::i32, 0, 
/*44030*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44042*/           OPC_EmitInteger, MVT::i32, 0, 
/*44045*/           OPC_EmitInteger, MVT::i32, 0, 
/*44048*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44060*/           OPC_EmitInteger, MVT::i32, 1, 
/*44063*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44066*/           OPC_EmitInteger, MVT::i32, 0, 
/*44069*/           OPC_EmitInteger, MVT::i32, 0, 
/*44072*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*44096*/         /*Scope*/ 103, /*->44200*/
/*44097*/           OPC_CheckPredicate, 33, // Predicate_COND_OEQ
/*44099*/           OPC_MoveParent,
/*44100*/           OPC_CheckType, MVT::f32,
/*44102*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44104*/           OPC_EmitInteger, MVT::i32, 0, 
/*44107*/           OPC_EmitInteger, MVT::i32, 0, 
/*44110*/           OPC_EmitInteger, MVT::i32, 0, 
/*44113*/           OPC_EmitInteger, MVT::i32, 0, 
/*44116*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44128*/           OPC_EmitInteger, MVT::i32, 0, 
/*44131*/           OPC_EmitInteger, MVT::i32, 0, 
/*44134*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44146*/           OPC_EmitInteger, MVT::i32, 0, 
/*44149*/           OPC_EmitInteger, MVT::i32, 0, 
/*44152*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44164*/           OPC_EmitInteger, MVT::i32, 1, 
/*44167*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44170*/           OPC_EmitInteger, MVT::i32, 0, 
/*44173*/           OPC_EmitInteger, MVT::i32, 0, 
/*44176*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*44200*/         /*Scope*/ 103, /*->44304*/
/*44201*/           OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*44203*/           OPC_MoveParent,
/*44204*/           OPC_CheckType, MVT::f32,
/*44206*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44208*/           OPC_EmitInteger, MVT::i32, 0, 
/*44211*/           OPC_EmitInteger, MVT::i32, 0, 
/*44214*/           OPC_EmitInteger, MVT::i32, 0, 
/*44217*/           OPC_EmitInteger, MVT::i32, 0, 
/*44220*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44232*/           OPC_EmitInteger, MVT::i32, 0, 
/*44235*/           OPC_EmitInteger, MVT::i32, 0, 
/*44238*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44250*/           OPC_EmitInteger, MVT::i32, 0, 
/*44253*/           OPC_EmitInteger, MVT::i32, 0, 
/*44256*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44268*/           OPC_EmitInteger, MVT::i32, 1, 
/*44271*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44274*/           OPC_EmitInteger, MVT::i32, 0, 
/*44277*/           OPC_EmitInteger, MVT::i32, 0, 
/*44280*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*44304*/         /*Scope*/ 103, /*->44408*/
/*44305*/           OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*44307*/           OPC_MoveParent,
/*44308*/           OPC_CheckType, MVT::f32,
/*44310*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44312*/           OPC_EmitInteger, MVT::i32, 0, 
/*44315*/           OPC_EmitInteger, MVT::i32, 0, 
/*44318*/           OPC_EmitInteger, MVT::i32, 0, 
/*44321*/           OPC_EmitInteger, MVT::i32, 0, 
/*44324*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44336*/           OPC_EmitInteger, MVT::i32, 0, 
/*44339*/           OPC_EmitInteger, MVT::i32, 0, 
/*44342*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44354*/           OPC_EmitInteger, MVT::i32, 0, 
/*44357*/           OPC_EmitInteger, MVT::i32, 0, 
/*44360*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44372*/           OPC_EmitInteger, MVT::i32, 1, 
/*44375*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44378*/           OPC_EmitInteger, MVT::i32, 0, 
/*44381*/           OPC_EmitInteger, MVT::i32, 0, 
/*44384*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*44408*/         0, /*End of Scope*/
/*44409*/       0, /*End of Scope*/
/*44410*/     /*Scope*/ 12|128,11/*1420*/, /*->45832*/
/*44412*/       OPC_CheckChild0Type, MVT::i32,
/*44414*/       OPC_Scope, 13|128,5/*653*/, /*->45070*/ // 3 children in Scope
/*44417*/         OPC_RecordChild1, // #1 = $src1
/*44418*/         OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44429*/         OPC_CheckChild3Integer, 0, 
/*44431*/         OPC_MoveChild4,
/*44432*/         OPC_Scope, 105, /*->44539*/ // 6 children in Scope
/*44434*/           OPC_CheckCondCode, ISD::SETEQ,
/*44436*/           OPC_MoveParent,
/*44437*/           OPC_CheckType, MVT::i32,
/*44439*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*44441*/           OPC_EmitInteger, MVT::i32, 0, 
/*44444*/           OPC_EmitInteger, MVT::i32, 0, 
/*44447*/           OPC_EmitInteger, MVT::i32, 1, 
/*44450*/           OPC_EmitInteger, MVT::i32, 0, 
/*44453*/           OPC_EmitInteger, MVT::i32, 0, 
/*44456*/           OPC_EmitInteger, MVT::i32, 0, 
/*44459*/           OPC_EmitInteger, MVT::i32, 0, 
/*44462*/           OPC_EmitInteger, MVT::i32, 0, 
/*44465*/           OPC_EmitInteger, MVT::i32, 0, 
/*44468*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44480*/           OPC_EmitInteger, MVT::i32, 0, 
/*44483*/           OPC_EmitInteger, MVT::i32, 0, 
/*44486*/           OPC_EmitInteger, MVT::i32, 0, 
/*44489*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44501*/           OPC_EmitInteger, MVT::i32, 1, 
/*44504*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44507*/           OPC_EmitInteger, MVT::i32, 0, 
/*44510*/           OPC_EmitInteger, MVT::i32, 0, 
/*44513*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETEQ:Other) - Complexity = 13
                    // Dst: (SETE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*44539*/         /*Scope*/ 105, /*->44645*/
/*44540*/           OPC_CheckCondCode, ISD::SETGT,
/*44542*/           OPC_MoveParent,
/*44543*/           OPC_CheckType, MVT::i32,
/*44545*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*44547*/           OPC_EmitInteger, MVT::i32, 0, 
/*44550*/           OPC_EmitInteger, MVT::i32, 0, 
/*44553*/           OPC_EmitInteger, MVT::i32, 1, 
/*44556*/           OPC_EmitInteger, MVT::i32, 0, 
/*44559*/           OPC_EmitInteger, MVT::i32, 0, 
/*44562*/           OPC_EmitInteger, MVT::i32, 0, 
/*44565*/           OPC_EmitInteger, MVT::i32, 0, 
/*44568*/           OPC_EmitInteger, MVT::i32, 0, 
/*44571*/           OPC_EmitInteger, MVT::i32, 0, 
/*44574*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44586*/           OPC_EmitInteger, MVT::i32, 0, 
/*44589*/           OPC_EmitInteger, MVT::i32, 0, 
/*44592*/           OPC_EmitInteger, MVT::i32, 0, 
/*44595*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44607*/           OPC_EmitInteger, MVT::i32, 1, 
/*44610*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44613*/           OPC_EmitInteger, MVT::i32, 0, 
/*44616*/           OPC_EmitInteger, MVT::i32, 0, 
/*44619*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGT:Other) - Complexity = 13
                    // Dst: (SETGT_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*44645*/         /*Scope*/ 105, /*->44751*/
/*44646*/           OPC_CheckCondCode, ISD::SETGE,
/*44648*/           OPC_MoveParent,
/*44649*/           OPC_CheckType, MVT::i32,
/*44651*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*44653*/           OPC_EmitInteger, MVT::i32, 0, 
/*44656*/           OPC_EmitInteger, MVT::i32, 0, 
/*44659*/           OPC_EmitInteger, MVT::i32, 1, 
/*44662*/           OPC_EmitInteger, MVT::i32, 0, 
/*44665*/           OPC_EmitInteger, MVT::i32, 0, 
/*44668*/           OPC_EmitInteger, MVT::i32, 0, 
/*44671*/           OPC_EmitInteger, MVT::i32, 0, 
/*44674*/           OPC_EmitInteger, MVT::i32, 0, 
/*44677*/           OPC_EmitInteger, MVT::i32, 0, 
/*44680*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44692*/           OPC_EmitInteger, MVT::i32, 0, 
/*44695*/           OPC_EmitInteger, MVT::i32, 0, 
/*44698*/           OPC_EmitInteger, MVT::i32, 0, 
/*44701*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44713*/           OPC_EmitInteger, MVT::i32, 1, 
/*44716*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44719*/           OPC_EmitInteger, MVT::i32, 0, 
/*44722*/           OPC_EmitInteger, MVT::i32, 0, 
/*44725*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGE:Other) - Complexity = 13
                    // Dst: (SETGE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*44751*/         /*Scope*/ 105, /*->44857*/
/*44752*/           OPC_CheckCondCode, ISD::SETNE,
/*44754*/           OPC_MoveParent,
/*44755*/           OPC_CheckType, MVT::i32,
/*44757*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*44759*/           OPC_EmitInteger, MVT::i32, 0, 
/*44762*/           OPC_EmitInteger, MVT::i32, 0, 
/*44765*/           OPC_EmitInteger, MVT::i32, 1, 
/*44768*/           OPC_EmitInteger, MVT::i32, 0, 
/*44771*/           OPC_EmitInteger, MVT::i32, 0, 
/*44774*/           OPC_EmitInteger, MVT::i32, 0, 
/*44777*/           OPC_EmitInteger, MVT::i32, 0, 
/*44780*/           OPC_EmitInteger, MVT::i32, 0, 
/*44783*/           OPC_EmitInteger, MVT::i32, 0, 
/*44786*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44798*/           OPC_EmitInteger, MVT::i32, 0, 
/*44801*/           OPC_EmitInteger, MVT::i32, 0, 
/*44804*/           OPC_EmitInteger, MVT::i32, 0, 
/*44807*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44819*/           OPC_EmitInteger, MVT::i32, 1, 
/*44822*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44825*/           OPC_EmitInteger, MVT::i32, 0, 
/*44828*/           OPC_EmitInteger, MVT::i32, 0, 
/*44831*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETNE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETNE:Other) - Complexity = 13
                    // Dst: (SETNE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*44857*/         /*Scope*/ 105, /*->44963*/
/*44858*/           OPC_CheckCondCode, ISD::SETUGT,
/*44860*/           OPC_MoveParent,
/*44861*/           OPC_CheckType, MVT::i32,
/*44863*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*44865*/           OPC_EmitInteger, MVT::i32, 0, 
/*44868*/           OPC_EmitInteger, MVT::i32, 0, 
/*44871*/           OPC_EmitInteger, MVT::i32, 1, 
/*44874*/           OPC_EmitInteger, MVT::i32, 0, 
/*44877*/           OPC_EmitInteger, MVT::i32, 0, 
/*44880*/           OPC_EmitInteger, MVT::i32, 0, 
/*44883*/           OPC_EmitInteger, MVT::i32, 0, 
/*44886*/           OPC_EmitInteger, MVT::i32, 0, 
/*44889*/           OPC_EmitInteger, MVT::i32, 0, 
/*44892*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44904*/           OPC_EmitInteger, MVT::i32, 0, 
/*44907*/           OPC_EmitInteger, MVT::i32, 0, 
/*44910*/           OPC_EmitInteger, MVT::i32, 0, 
/*44913*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44925*/           OPC_EmitInteger, MVT::i32, 1, 
/*44928*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44931*/           OPC_EmitInteger, MVT::i32, 0, 
/*44934*/           OPC_EmitInteger, MVT::i32, 0, 
/*44937*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGT:Other) - Complexity = 13
                    // Dst: (SETGT_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*44963*/         /*Scope*/ 105, /*->45069*/
/*44964*/           OPC_CheckCondCode, ISD::SETUGE,
/*44966*/           OPC_MoveParent,
/*44967*/           OPC_CheckType, MVT::i32,
/*44969*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*44971*/           OPC_EmitInteger, MVT::i32, 0, 
/*44974*/           OPC_EmitInteger, MVT::i32, 0, 
/*44977*/           OPC_EmitInteger, MVT::i32, 1, 
/*44980*/           OPC_EmitInteger, MVT::i32, 0, 
/*44983*/           OPC_EmitInteger, MVT::i32, 0, 
/*44986*/           OPC_EmitInteger, MVT::i32, 0, 
/*44989*/           OPC_EmitInteger, MVT::i32, 0, 
/*44992*/           OPC_EmitInteger, MVT::i32, 0, 
/*44995*/           OPC_EmitInteger, MVT::i32, 0, 
/*44998*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45010*/           OPC_EmitInteger, MVT::i32, 0, 
/*45013*/           OPC_EmitInteger, MVT::i32, 0, 
/*45016*/           OPC_EmitInteger, MVT::i32, 0, 
/*45019*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45031*/           OPC_EmitInteger, MVT::i32, 1, 
/*45034*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45037*/           OPC_EmitInteger, MVT::i32, 0, 
/*45040*/           OPC_EmitInteger, MVT::i32, 0, 
/*45043*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGE:Other) - Complexity = 13
                    // Dst: (SETGE_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*45069*/         0, /*End of Scope*/
/*45070*/       /*Scope*/ 126|128,4/*638*/, /*->45710*/
/*45072*/         OPC_CheckChild1Integer, 0, 
/*45074*/         OPC_RecordChild2, // #1 = $src1
/*45075*/         OPC_RecordChild3, // #2 = $src2
/*45076*/         OPC_MoveChild4,
/*45077*/         OPC_Scope, 61|128,2/*317*/, /*->45397*/ // 4 children in Scope
/*45080*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*45083*/           OPC_Scope, 103, /*->45188*/ // 3 children in Scope
/*45085*/             OPC_CheckPredicate, 39, // Predicate_COND_EQ
/*45087*/             OPC_MoveParent,
/*45088*/             OPC_CheckType, MVT::i32,
/*45090*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*45092*/             OPC_EmitInteger, MVT::i32, 0, 
/*45095*/             OPC_EmitInteger, MVT::i32, 0, 
/*45098*/             OPC_EmitInteger, MVT::i32, 0, 
/*45101*/             OPC_EmitInteger, MVT::i32, 0, 
/*45104*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45116*/             OPC_EmitInteger, MVT::i32, 0, 
/*45119*/             OPC_EmitInteger, MVT::i32, 0, 
/*45122*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45134*/             OPC_EmitInteger, MVT::i32, 0, 
/*45137*/             OPC_EmitInteger, MVT::i32, 0, 
/*45140*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45152*/             OPC_EmitInteger, MVT::i32, 1, 
/*45155*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45158*/             OPC_EmitInteger, MVT::i32, 0, 
/*45161*/             OPC_EmitInteger, MVT::i32, 0, 
/*45164*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 8
                      // Dst: (CNDE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*45188*/           /*Scope*/ 103, /*->45292*/
/*45189*/             OPC_CheckPredicate, 40, // Predicate_COND_SGE
/*45191*/             OPC_MoveParent,
/*45192*/             OPC_CheckType, MVT::i32,
/*45194*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*45196*/             OPC_EmitInteger, MVT::i32, 0, 
/*45199*/             OPC_EmitInteger, MVT::i32, 0, 
/*45202*/             OPC_EmitInteger, MVT::i32, 0, 
/*45205*/             OPC_EmitInteger, MVT::i32, 0, 
/*45208*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45220*/             OPC_EmitInteger, MVT::i32, 0, 
/*45223*/             OPC_EmitInteger, MVT::i32, 0, 
/*45226*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45238*/             OPC_EmitInteger, MVT::i32, 0, 
/*45241*/             OPC_EmitInteger, MVT::i32, 0, 
/*45244*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45256*/             OPC_EmitInteger, MVT::i32, 1, 
/*45259*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45262*/             OPC_EmitInteger, MVT::i32, 0, 
/*45265*/             OPC_EmitInteger, MVT::i32, 0, 
/*45268*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 8
                      // Dst: (CNDGE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*45292*/           /*Scope*/ 103, /*->45396*/
/*45293*/             OPC_CheckPredicate, 41, // Predicate_COND_SGT
/*45295*/             OPC_MoveParent,
/*45296*/             OPC_CheckType, MVT::i32,
/*45298*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*45300*/             OPC_EmitInteger, MVT::i32, 0, 
/*45303*/             OPC_EmitInteger, MVT::i32, 0, 
/*45306*/             OPC_EmitInteger, MVT::i32, 0, 
/*45309*/             OPC_EmitInteger, MVT::i32, 0, 
/*45312*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45324*/             OPC_EmitInteger, MVT::i32, 0, 
/*45327*/             OPC_EmitInteger, MVT::i32, 0, 
/*45330*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45342*/             OPC_EmitInteger, MVT::i32, 0, 
/*45345*/             OPC_EmitInteger, MVT::i32, 0, 
/*45348*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45360*/             OPC_EmitInteger, MVT::i32, 1, 
/*45363*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45366*/             OPC_EmitInteger, MVT::i32, 0, 
/*45369*/             OPC_EmitInteger, MVT::i32, 0, 
/*45372*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                      // Dst: (CNDGT_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*45396*/           0, /*End of Scope*/
/*45397*/         /*Scope*/ 103, /*->45501*/
/*45398*/           OPC_CheckCondCode, ISD::SETEQ,
/*45400*/           OPC_MoveParent,
/*45401*/           OPC_CheckType, MVT::f32,
/*45403*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*45405*/           OPC_EmitInteger, MVT::i32, 0, 
/*45408*/           OPC_EmitInteger, MVT::i32, 0, 
/*45411*/           OPC_EmitInteger, MVT::i32, 0, 
/*45414*/           OPC_EmitInteger, MVT::i32, 0, 
/*45417*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45429*/           OPC_EmitInteger, MVT::i32, 0, 
/*45432*/           OPC_EmitInteger, MVT::i32, 0, 
/*45435*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45447*/           OPC_EmitInteger, MVT::i32, 0, 
/*45450*/           OPC_EmitInteger, MVT::i32, 0, 
/*45453*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45465*/           OPC_EmitInteger, MVT::i32, 1, 
/*45468*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45471*/           OPC_EmitInteger, MVT::i32, 0, 
/*45474*/           OPC_EmitInteger, MVT::i32, 0, 
/*45477*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETEQ:Other) - Complexity = 8
                    // Dst: (CNDE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*45501*/         /*Scope*/ 103, /*->45605*/
/*45502*/           OPC_CheckCondCode, ISD::SETGT,
/*45504*/           OPC_MoveParent,
/*45505*/           OPC_CheckType, MVT::f32,
/*45507*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*45509*/           OPC_EmitInteger, MVT::i32, 0, 
/*45512*/           OPC_EmitInteger, MVT::i32, 0, 
/*45515*/           OPC_EmitInteger, MVT::i32, 0, 
/*45518*/           OPC_EmitInteger, MVT::i32, 0, 
/*45521*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45533*/           OPC_EmitInteger, MVT::i32, 0, 
/*45536*/           OPC_EmitInteger, MVT::i32, 0, 
/*45539*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45551*/           OPC_EmitInteger, MVT::i32, 0, 
/*45554*/           OPC_EmitInteger, MVT::i32, 0, 
/*45557*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45569*/           OPC_EmitInteger, MVT::i32, 1, 
/*45572*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45575*/           OPC_EmitInteger, MVT::i32, 0, 
/*45578*/           OPC_EmitInteger, MVT::i32, 0, 
/*45581*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGT:Other) - Complexity = 8
                    // Dst: (CNDGT_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*45605*/         /*Scope*/ 103, /*->45709*/
/*45606*/           OPC_CheckCondCode, ISD::SETGE,
/*45608*/           OPC_MoveParent,
/*45609*/           OPC_CheckType, MVT::f32,
/*45611*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*45613*/           OPC_EmitInteger, MVT::i32, 0, 
/*45616*/           OPC_EmitInteger, MVT::i32, 0, 
/*45619*/           OPC_EmitInteger, MVT::i32, 0, 
/*45622*/           OPC_EmitInteger, MVT::i32, 0, 
/*45625*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45637*/           OPC_EmitInteger, MVT::i32, 0, 
/*45640*/           OPC_EmitInteger, MVT::i32, 0, 
/*45643*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45655*/           OPC_EmitInteger, MVT::i32, 0, 
/*45658*/           OPC_EmitInteger, MVT::i32, 0, 
/*45661*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45673*/           OPC_EmitInteger, MVT::i32, 1, 
/*45676*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45679*/           OPC_EmitInteger, MVT::i32, 0, 
/*45682*/           OPC_EmitInteger, MVT::i32, 0, 
/*45685*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGE:Other) - Complexity = 8
                    // Dst: (CNDGE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*45709*/         0, /*End of Scope*/
/*45710*/       /*Scope*/ 120, /*->45831*/
/*45711*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45722*/         OPC_RecordChild2, // #1 = $src1
/*45723*/         OPC_RecordChild3, // #2 = $src2
/*45724*/         OPC_MoveChild4,
/*45725*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*45728*/         OPC_CheckPredicate, 41, // Predicate_COND_SGT
/*45730*/         OPC_MoveParent,
/*45731*/         OPC_CheckType, MVT::i32,
/*45733*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*45735*/         OPC_EmitInteger, MVT::i32, 0, 
/*45738*/         OPC_EmitInteger, MVT::i32, 0, 
/*45741*/         OPC_EmitInteger, MVT::i32, 0, 
/*45744*/         OPC_EmitInteger, MVT::i32, 0, 
/*45747*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45759*/         OPC_EmitInteger, MVT::i32, 0, 
/*45762*/         OPC_EmitInteger, MVT::i32, 0, 
/*45765*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45777*/         OPC_EmitInteger, MVT::i32, 0, 
/*45780*/         OPC_EmitInteger, MVT::i32, 0, 
/*45783*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45795*/         OPC_EmitInteger, MVT::i32, 1, 
/*45798*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45801*/         OPC_EmitInteger, MVT::i32, 0, 
/*45804*/         OPC_EmitInteger, MVT::i32, 0, 
/*45807*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (selectcc:i32 i32:i32:$src0, -1:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                  // Dst: (CNDGE_INT:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*45831*/       0, /*End of Scope*/
/*45832*/     0, /*End of Scope*/
/*45833*/   /*SwitchOpcode*/ 22|128,1/*150*/, TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->45987
/*45837*/     OPC_RecordMemRef,
/*45838*/     OPC_RecordNode, // #0 = 'si_atomic_cmp_swap_glue' chained node
/*45839*/     OPC_Scope, 60, /*->45901*/ // 2 children in Scope
/*45841*/       OPC_CaptureGlueInput,
/*45842*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*45843*/       OPC_RecordChild2, // #2 = $cmp
/*45844*/       OPC_RecordChild3, // #3 = $swap
/*45845*/       OPC_SwitchType /*2 cases */, 25, MVT::i32,// ->45873
/*45848*/         OPC_CheckPredicate, 42, // Predicate_si_atomic_cmp_swap_32_local
/*45850*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*45852*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*45855*/         OPC_EmitMergeInputChains1_0,
/*45856*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*45859*/         OPC_EmitInteger, MVT::i1, 0, 
/*45862*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$cmp, i32:i32:$swap)<<P:Predicate_si_atomic_cmp_swap_32_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B32:i32 ?:i32:$ptr, ?:i32:$cmp, ?:i32:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*45873*/       /*SwitchType*/ 25, MVT::i64,// ->45900
/*45875*/         OPC_CheckPredicate, 43, // Predicate_si_atomic_cmp_swap_64_local
/*45877*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*45879*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*45882*/         OPC_EmitMergeInputChains1_0,
/*45883*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*45886*/         OPC_EmitInteger, MVT::i1, 0, 
/*45889*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$cmp, i64:i64:$swap)<<P:Predicate_si_atomic_cmp_swap_64_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B64:i64 ?:i32:$ptr, ?:i64:$cmp, ?:i64:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*45900*/       0, // EndSwitchType
/*45901*/     /*Scope*/ 84, /*->45986*/
/*45902*/       OPC_RecordChild1, // #1 = $src0
/*45903*/       OPC_CheckChild1Type, MVT::i32,
/*45905*/       OPC_RecordChild2, // #2 = $src1
/*45906*/       OPC_RecordChild3, // #3 = $src2
/*45907*/       OPC_CheckPredicate, 42, // Predicate_atomic_cmp_swap_32_local
/*45909*/       OPC_CheckType, MVT::i32,
/*45911*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*45913*/       OPC_EmitMergeInputChains1_0,
/*45914*/       OPC_EmitInteger, MVT::i32, 0, 
/*45917*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45929*/       OPC_EmitInteger, MVT::i32, 0, 
/*45932*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45944*/       OPC_EmitInteger, MVT::i32, 0, 
/*45947*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45959*/       OPC_EmitInteger, MVT::i32, 1, 
/*45962*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45965*/       OPC_EmitInteger, MVT::i32, 0, 
/*45968*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_CMPST_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 12/*#Ops*/, 1, 4, 5, 2, 6, 7, 3, 8, 9, 10, 11, 12, 
                // Src: (atomic_cmp_swap:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 4
                // Dst: (LDS_CMPST_RET:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*45986*/     0, /*End of Scope*/
/*45987*/   /*SwitchOpcode*/ 39|128,11/*1447*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->47438
/*45991*/     OPC_RecordChild0, // #0 = $src
/*45992*/     OPC_SwitchType /*2 cases */, 79|128,5/*719*/, MVT::i32,// ->46715
/*45996*/       OPC_Scope, 117, /*->46115*/ // 4 children in Scope
/*45998*/         OPC_CheckChild0Type, MVT::v2i32,
/*46000*/         OPC_Scope, 16, /*->46018*/ // 5 children in Scope
/*46002*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*46003*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46005*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*46008*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                        MVT::i32, MVT::i1, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v2i32:v2i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V2:i32:i1 ?:v2i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*46018*/         /*Scope*/ 32, /*->46051*/
/*46019*/           OPC_CheckChild1Integer, 0, 
/*46021*/           OPC_Scope, 13, /*->46036*/ // 2 children in Scope
/*46023*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*46025*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*46028*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*46036*/           /*Scope*/ 13, /*->46050*/
/*46037*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46039*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*46042*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*46050*/           0, /*End of Scope*/
/*46051*/         /*Scope*/ 32, /*->46084*/
/*46052*/           OPC_CheckChild1Integer, 1, 
/*46054*/           OPC_Scope, 13, /*->46069*/ // 2 children in Scope
/*46056*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*46058*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*46061*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*46069*/           /*Scope*/ 13, /*->46083*/
/*46070*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46072*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*46075*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*46083*/           0, /*End of Scope*/
/*46084*/         /*Scope*/ 15, /*->46100*/
/*46085*/           OPC_CheckChild1Integer, 2, 
/*46087*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46089*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*46092*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub2:i32)
/*46100*/         /*Scope*/ 13, /*->46114*/
/*46101*/           OPC_RecordChild1, // #1 = $index
/*46102*/           OPC_CheckChild1Type, MVT::i32,
/*46104*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*46106*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:i32 ?:v2i32:$vec, ?:i32:$index)
/*46114*/         0, /*End of Scope*/
/*46115*/       /*Scope*/ 39|128,1/*167*/, /*->46284*/
/*46117*/         OPC_CheckChild0Type, MVT::v4i32,
/*46119*/         OPC_Scope, 16, /*->46137*/ // 6 children in Scope
/*46121*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*46122*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46124*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*46127*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                        MVT::i32, MVT::i1, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v4i32:v4i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V4:i32:i1 ?:v4i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*46137*/         /*Scope*/ 32, /*->46170*/
/*46138*/           OPC_CheckChild1Integer, 0, 
/*46140*/           OPC_Scope, 13, /*->46155*/ // 2 children in Scope
/*46142*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*46144*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*46147*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*46155*/           /*Scope*/ 13, /*->46169*/
/*46156*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46158*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*46161*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*46169*/           0, /*End of Scope*/
/*46170*/         /*Scope*/ 32, /*->46203*/
/*46171*/           OPC_CheckChild1Integer, 1, 
/*46173*/           OPC_Scope, 13, /*->46188*/ // 2 children in Scope
/*46175*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*46177*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*46180*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*46188*/           /*Scope*/ 13, /*->46202*/
/*46189*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46191*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*46194*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*46202*/           0, /*End of Scope*/
/*46203*/         /*Scope*/ 32, /*->46236*/
/*46204*/           OPC_CheckChild1Integer, 2, 
/*46206*/           OPC_Scope, 13, /*->46221*/ // 2 children in Scope
/*46208*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*46210*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*46213*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*46221*/           /*Scope*/ 13, /*->46235*/
/*46222*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46224*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*46227*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*46235*/           0, /*End of Scope*/
/*46236*/         /*Scope*/ 32, /*->46269*/
/*46237*/           OPC_CheckChild1Integer, 3, 
/*46239*/           OPC_Scope, 13, /*->46254*/ // 2 children in Scope
/*46241*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*46243*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*46246*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*46254*/           /*Scope*/ 13, /*->46268*/
/*46255*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46257*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*46260*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*46268*/           0, /*End of Scope*/
/*46269*/         /*Scope*/ 13, /*->46283*/
/*46270*/           OPC_RecordChild1, // #1 = $index
/*46271*/           OPC_CheckChild1Type, MVT::i32,
/*46273*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*46275*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:i32 ?:v4i32:$vec, ?:i32:$index)
/*46283*/         0, /*End of Scope*/
/*46284*/       /*Scope*/ 21|128,1/*149*/, /*->46435*/
/*46286*/         OPC_CheckChild0Type, MVT::v8i32,
/*46288*/         OPC_Scope, 16, /*->46306*/ // 9 children in Scope
/*46290*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*46291*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46293*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*46296*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                        MVT::i32, MVT::i1, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V8:i32:i1 ?:v8i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*46306*/         /*Scope*/ 15, /*->46322*/
/*46307*/           OPC_CheckChild1Integer, 0, 
/*46309*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46311*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*46314*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub0:i32)
/*46322*/         /*Scope*/ 15, /*->46338*/
/*46323*/           OPC_CheckChild1Integer, 1, 
/*46325*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46327*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*46330*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub1:i32)
/*46338*/         /*Scope*/ 15, /*->46354*/
/*46339*/           OPC_CheckChild1Integer, 2, 
/*46341*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46343*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*46346*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub2:i32)
/*46354*/         /*Scope*/ 15, /*->46370*/
/*46355*/           OPC_CheckChild1Integer, 3, 
/*46357*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46359*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*46362*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub3:i32)
/*46370*/         /*Scope*/ 15, /*->46386*/
/*46371*/           OPC_CheckChild1Integer, 4, 
/*46373*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46375*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*46378*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub4:i32)
/*46386*/         /*Scope*/ 15, /*->46402*/
/*46387*/           OPC_CheckChild1Integer, 5, 
/*46389*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46391*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*46394*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub5:i32)
/*46402*/         /*Scope*/ 15, /*->46418*/
/*46403*/           OPC_CheckChild1Integer, 6, 
/*46405*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46407*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*46410*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub6:i32)
/*46418*/         /*Scope*/ 15, /*->46434*/
/*46419*/           OPC_CheckChild1Integer, 7, 
/*46421*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46423*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*46426*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub7:i32)
/*46434*/         0, /*End of Scope*/
/*46435*/       /*Scope*/ 21|128,2/*277*/, /*->46714*/
/*46437*/         OPC_CheckChild0Type, MVT::v16i32,
/*46439*/         OPC_Scope, 16, /*->46457*/ // 17 children in Scope
/*46441*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*46442*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46444*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*46447*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                        MVT::i32, MVT::i1, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V16:i32:i1 ?:v16i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*46457*/         /*Scope*/ 15, /*->46473*/
/*46458*/           OPC_CheckChild1Integer, 0, 
/*46460*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46462*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*46465*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub0:i32)
/*46473*/         /*Scope*/ 15, /*->46489*/
/*46474*/           OPC_CheckChild1Integer, 1, 
/*46476*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46478*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*46481*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub1:i32)
/*46489*/         /*Scope*/ 15, /*->46505*/
/*46490*/           OPC_CheckChild1Integer, 2, 
/*46492*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46494*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*46497*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub2:i32)
/*46505*/         /*Scope*/ 15, /*->46521*/
/*46506*/           OPC_CheckChild1Integer, 3, 
/*46508*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46510*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*46513*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub3:i32)
/*46521*/         /*Scope*/ 15, /*->46537*/
/*46522*/           OPC_CheckChild1Integer, 4, 
/*46524*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46526*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*46529*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub4:i32)
/*46537*/         /*Scope*/ 15, /*->46553*/
/*46538*/           OPC_CheckChild1Integer, 5, 
/*46540*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46542*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*46545*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub5:i32)
/*46553*/         /*Scope*/ 15, /*->46569*/
/*46554*/           OPC_CheckChild1Integer, 6, 
/*46556*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46558*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*46561*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub6:i32)
/*46569*/         /*Scope*/ 15, /*->46585*/
/*46570*/           OPC_CheckChild1Integer, 7, 
/*46572*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46574*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*46577*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub7:i32)
/*46585*/         /*Scope*/ 15, /*->46601*/
/*46586*/           OPC_CheckChild1Integer, 8, 
/*46588*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46590*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*46593*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 8:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub8:i32)
/*46601*/         /*Scope*/ 15, /*->46617*/
/*46602*/           OPC_CheckChild1Integer, 9, 
/*46604*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46606*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*46609*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 9:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub9:i32)
/*46617*/         /*Scope*/ 15, /*->46633*/
/*46618*/           OPC_CheckChild1Integer, 10, 
/*46620*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46622*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*46625*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 10:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub10:i32)
/*46633*/         /*Scope*/ 15, /*->46649*/
/*46634*/           OPC_CheckChild1Integer, 11, 
/*46636*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46638*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*46641*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 11:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub11:i32)
/*46649*/         /*Scope*/ 15, /*->46665*/
/*46650*/           OPC_CheckChild1Integer, 12, 
/*46652*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46654*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*46657*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 12:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub12:i32)
/*46665*/         /*Scope*/ 15, /*->46681*/
/*46666*/           OPC_CheckChild1Integer, 13, 
/*46668*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46670*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*46673*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 13:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub13:i32)
/*46681*/         /*Scope*/ 15, /*->46697*/
/*46682*/           OPC_CheckChild1Integer, 14, 
/*46684*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46686*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*46689*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 14:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub14:i32)
/*46697*/         /*Scope*/ 15, /*->46713*/
/*46698*/           OPC_CheckChild1Integer, 15, 
/*46700*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46702*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*46705*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 15:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub15:i32)
/*46713*/         0, /*End of Scope*/
/*46714*/       0, /*End of Scope*/
/*46715*/     /*SwitchType*/ 79|128,5/*719*/, MVT::f32,// ->47437
/*46718*/       OPC_Scope, 117, /*->46837*/ // 4 children in Scope
/*46720*/         OPC_CheckChild0Type, MVT::v2f32,
/*46722*/         OPC_Scope, 16, /*->46740*/ // 5 children in Scope
/*46724*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*46725*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46727*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*46730*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                        MVT::f32, MVT::i1, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v2f32:v2f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V2:f32:i1 ?:v2f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*46740*/         /*Scope*/ 32, /*->46773*/
/*46741*/           OPC_CheckChild1Integer, 0, 
/*46743*/           OPC_Scope, 13, /*->46758*/ // 2 children in Scope
/*46745*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*46747*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*46750*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*46758*/           /*Scope*/ 13, /*->46772*/
/*46759*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46761*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*46764*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*46772*/           0, /*End of Scope*/
/*46773*/         /*Scope*/ 32, /*->46806*/
/*46774*/           OPC_CheckChild1Integer, 1, 
/*46776*/           OPC_Scope, 13, /*->46791*/ // 2 children in Scope
/*46778*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*46780*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*46783*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*46791*/           /*Scope*/ 13, /*->46805*/
/*46792*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46794*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*46797*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*46805*/           0, /*End of Scope*/
/*46806*/         /*Scope*/ 15, /*->46822*/
/*46807*/           OPC_CheckChild1Integer, 2, 
/*46809*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46811*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*46814*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub2:i32)
/*46822*/         /*Scope*/ 13, /*->46836*/
/*46823*/           OPC_RecordChild1, // #1 = $index
/*46824*/           OPC_CheckChild1Type, MVT::i32,
/*46826*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*46828*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:f32 ?:v2f32:$vec, ?:i32:$index)
/*46836*/         0, /*End of Scope*/
/*46837*/       /*Scope*/ 39|128,1/*167*/, /*->47006*/
/*46839*/         OPC_CheckChild0Type, MVT::v4f32,
/*46841*/         OPC_Scope, 16, /*->46859*/ // 6 children in Scope
/*46843*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*46844*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46846*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*46849*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                        MVT::f32, MVT::i1, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v4f32:v4f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V4:f32:i1 ?:v4f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*46859*/         /*Scope*/ 32, /*->46892*/
/*46860*/           OPC_CheckChild1Integer, 0, 
/*46862*/           OPC_Scope, 13, /*->46877*/ // 2 children in Scope
/*46864*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*46866*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*46869*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*46877*/           /*Scope*/ 13, /*->46891*/
/*46878*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46880*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*46883*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*46891*/           0, /*End of Scope*/
/*46892*/         /*Scope*/ 32, /*->46925*/
/*46893*/           OPC_CheckChild1Integer, 1, 
/*46895*/           OPC_Scope, 13, /*->46910*/ // 2 children in Scope
/*46897*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*46899*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*46902*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*46910*/           /*Scope*/ 13, /*->46924*/
/*46911*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46913*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*46916*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*46924*/           0, /*End of Scope*/
/*46925*/         /*Scope*/ 32, /*->46958*/
/*46926*/           OPC_CheckChild1Integer, 2, 
/*46928*/           OPC_Scope, 13, /*->46943*/ // 2 children in Scope
/*46930*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*46932*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*46935*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*46943*/           /*Scope*/ 13, /*->46957*/
/*46944*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46946*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*46949*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*46957*/           0, /*End of Scope*/
/*46958*/         /*Scope*/ 32, /*->46991*/
/*46959*/           OPC_CheckChild1Integer, 3, 
/*46961*/           OPC_Scope, 13, /*->46976*/ // 2 children in Scope
/*46963*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*46965*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*46968*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*46976*/           /*Scope*/ 13, /*->46990*/
/*46977*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*46979*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*46982*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*46990*/           0, /*End of Scope*/
/*46991*/         /*Scope*/ 13, /*->47005*/
/*46992*/           OPC_RecordChild1, // #1 = $index
/*46993*/           OPC_CheckChild1Type, MVT::i32,
/*46995*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*46997*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:f32 ?:v4f32:$vec, ?:i32:$index)
/*47005*/         0, /*End of Scope*/
/*47006*/       /*Scope*/ 21|128,1/*149*/, /*->47157*/
/*47008*/         OPC_CheckChild0Type, MVT::v8f32,
/*47010*/         OPC_Scope, 16, /*->47028*/ // 9 children in Scope
/*47012*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*47013*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47015*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*47018*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                        MVT::f32, MVT::i1, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V8:f32:i1 ?:v8f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*47028*/         /*Scope*/ 15, /*->47044*/
/*47029*/           OPC_CheckChild1Integer, 0, 
/*47031*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47033*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*47036*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub0:i32)
/*47044*/         /*Scope*/ 15, /*->47060*/
/*47045*/           OPC_CheckChild1Integer, 1, 
/*47047*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47049*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*47052*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub1:i32)
/*47060*/         /*Scope*/ 15, /*->47076*/
/*47061*/           OPC_CheckChild1Integer, 2, 
/*47063*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47065*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*47068*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub2:i32)
/*47076*/         /*Scope*/ 15, /*->47092*/
/*47077*/           OPC_CheckChild1Integer, 3, 
/*47079*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47081*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*47084*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub3:i32)
/*47092*/         /*Scope*/ 15, /*->47108*/
/*47093*/           OPC_CheckChild1Integer, 4, 
/*47095*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47097*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*47100*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub4:i32)
/*47108*/         /*Scope*/ 15, /*->47124*/
/*47109*/           OPC_CheckChild1Integer, 5, 
/*47111*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47113*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*47116*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub5:i32)
/*47124*/         /*Scope*/ 15, /*->47140*/
/*47125*/           OPC_CheckChild1Integer, 6, 
/*47127*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47129*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*47132*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub6:i32)
/*47140*/         /*Scope*/ 15, /*->47156*/
/*47141*/           OPC_CheckChild1Integer, 7, 
/*47143*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47145*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*47148*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub7:i32)
/*47156*/         0, /*End of Scope*/
/*47157*/       /*Scope*/ 21|128,2/*277*/, /*->47436*/
/*47159*/         OPC_CheckChild0Type, MVT::v16f32,
/*47161*/         OPC_Scope, 16, /*->47179*/ // 17 children in Scope
/*47163*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*47164*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47166*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*47169*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                        MVT::f32, MVT::i1, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V16:f32:i1 ?:v16f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*47179*/         /*Scope*/ 15, /*->47195*/
/*47180*/           OPC_CheckChild1Integer, 0, 
/*47182*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47184*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*47187*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub0:i32)
/*47195*/         /*Scope*/ 15, /*->47211*/
/*47196*/           OPC_CheckChild1Integer, 1, 
/*47198*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47200*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*47203*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub1:i32)
/*47211*/         /*Scope*/ 15, /*->47227*/
/*47212*/           OPC_CheckChild1Integer, 2, 
/*47214*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47216*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*47219*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub2:i32)
/*47227*/         /*Scope*/ 15, /*->47243*/
/*47228*/           OPC_CheckChild1Integer, 3, 
/*47230*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47232*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*47235*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub3:i32)
/*47243*/         /*Scope*/ 15, /*->47259*/
/*47244*/           OPC_CheckChild1Integer, 4, 
/*47246*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47248*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*47251*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub4:i32)
/*47259*/         /*Scope*/ 15, /*->47275*/
/*47260*/           OPC_CheckChild1Integer, 5, 
/*47262*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47264*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*47267*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub5:i32)
/*47275*/         /*Scope*/ 15, /*->47291*/
/*47276*/           OPC_CheckChild1Integer, 6, 
/*47278*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47280*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*47283*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub6:i32)
/*47291*/         /*Scope*/ 15, /*->47307*/
/*47292*/           OPC_CheckChild1Integer, 7, 
/*47294*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47296*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*47299*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub7:i32)
/*47307*/         /*Scope*/ 15, /*->47323*/
/*47308*/           OPC_CheckChild1Integer, 8, 
/*47310*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47312*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*47315*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 8:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub8:i32)
/*47323*/         /*Scope*/ 15, /*->47339*/
/*47324*/           OPC_CheckChild1Integer, 9, 
/*47326*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47328*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*47331*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 9:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub9:i32)
/*47339*/         /*Scope*/ 15, /*->47355*/
/*47340*/           OPC_CheckChild1Integer, 10, 
/*47342*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47344*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*47347*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 10:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub10:i32)
/*47355*/         /*Scope*/ 15, /*->47371*/
/*47356*/           OPC_CheckChild1Integer, 11, 
/*47358*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47360*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*47363*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 11:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub11:i32)
/*47371*/         /*Scope*/ 15, /*->47387*/
/*47372*/           OPC_CheckChild1Integer, 12, 
/*47374*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47376*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*47379*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 12:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub12:i32)
/*47387*/         /*Scope*/ 15, /*->47403*/
/*47388*/           OPC_CheckChild1Integer, 13, 
/*47390*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47392*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*47395*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 13:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub13:i32)
/*47403*/         /*Scope*/ 15, /*->47419*/
/*47404*/           OPC_CheckChild1Integer, 14, 
/*47406*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47408*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*47411*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 14:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub14:i32)
/*47419*/         /*Scope*/ 15, /*->47435*/
/*47420*/           OPC_CheckChild1Integer, 15, 
/*47422*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47424*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*47427*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 15:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub15:i32)
/*47435*/         0, /*End of Scope*/
/*47436*/       0, /*End of Scope*/
/*47437*/     0, // EndSwitchType
/*47438*/   /*SwitchOpcode*/ 65|128,2/*321*/, TARGET_VAL(ISD::FP_TO_UINT),// ->47763
/*47442*/     OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*47443*/     OPC_Scope, 1|128,2/*257*/, /*->47703*/ // 2 children in Scope
/*47446*/       OPC_CheckChild0Type, MVT::f32,
/*47448*/       OPC_SwitchType /*2 cases */, 33, MVT::i1,// ->47484
/*47451*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47453*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*47456*/         OPC_EmitInteger, MVT::i32, 0, 
/*47459*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*47466*/         OPC_EmitInteger, MVT::i1, 0, 
/*47469*/         OPC_EmitInteger, MVT::i32, 0, 
/*47472*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                  // Src: (fp_to_uint:i1 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F32_e64:i1 0:i32, 1065353216:i32, ?:i32:$src0_modifiers, ?:f32:$src0, 0:i1, 0:i32)
/*47484*/       /*SwitchType*/ 87|128,1/*215*/, MVT::i32,// ->47702
/*47487*/         OPC_Scope, 66, /*->47555*/ // 3 children in Scope
/*47489*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*47491*/           OPC_EmitInteger, MVT::i32, 1, 
/*47494*/           OPC_EmitInteger, MVT::i32, 0, 
/*47497*/           OPC_EmitInteger, MVT::i32, 0, 
/*47500*/           OPC_EmitInteger, MVT::i32, 0, 
/*47503*/           OPC_EmitInteger, MVT::i32, 0, 
/*47506*/           OPC_EmitInteger, MVT::i32, 0, 
/*47509*/           OPC_EmitInteger, MVT::i32, 0, 
/*47512*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47524*/           OPC_EmitInteger, MVT::i32, 1, 
/*47527*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47530*/           OPC_EmitInteger, MVT::i32, 0, 
/*47533*/           OPC_EmitInteger, MVT::i32, 0, 
/*47536*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_r600), 0,
                        MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (fp_to_uint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                    // Dst: (FLT_TO_UINT_r600:i32 R600_Reg32:f32:$src0)
/*47555*/         /*Scope*/ 2|128,1/*130*/, /*->47687*/
/*47557*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47559*/           OPC_EmitInteger, MVT::i32, 1, 
/*47562*/           OPC_EmitInteger, MVT::i32, 0, 
/*47565*/           OPC_EmitInteger, MVT::i32, 0, 
/*47568*/           OPC_EmitInteger, MVT::i32, 0, 
/*47571*/           OPC_EmitInteger, MVT::i32, 1, 
/*47574*/           OPC_EmitInteger, MVT::i32, 0, 
/*47577*/           OPC_EmitInteger, MVT::i32, 0, 
/*47580*/           OPC_EmitInteger, MVT::i32, 0, 
/*47583*/           OPC_EmitInteger, MVT::i32, 0, 
/*47586*/           OPC_EmitInteger, MVT::i32, 0, 
/*47589*/           OPC_EmitInteger, MVT::i32, 0, 
/*47592*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47604*/           OPC_EmitInteger, MVT::i32, 1, 
/*47607*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47610*/           OPC_EmitInteger, MVT::i32, 0, 
/*47613*/           OPC_EmitInteger, MVT::i32, 0, 
/*47616*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::TRUNC), 0,
                        MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*47635*/           OPC_EmitInteger, MVT::i32, 0, 
/*47638*/           OPC_EmitInteger, MVT::i32, 0, 
/*47641*/           OPC_EmitInteger, MVT::i32, 0, 
/*47644*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47656*/           OPC_EmitInteger, MVT::i32, 1, 
/*47659*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47662*/           OPC_EmitInteger, MVT::i32, 0, 
/*47665*/           OPC_EmitInteger, MVT::i32, 0, 
/*47668*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                        MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                    // Src: (fp_to_uint:i32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FLT_TO_UINT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*47687*/         /*Scope*/ 13, /*->47701*/
/*47688*/           OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*47691*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_uint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_U32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*47701*/         0, /*End of Scope*/
/*47702*/       0, // EndSwitchType
/*47703*/     /*Scope*/ 58, /*->47762*/
/*47704*/       OPC_CheckChild0Type, MVT::f64,
/*47706*/       OPC_SwitchType /*2 cases */, 37, MVT::i1,// ->47746
/*47709*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47711*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*47714*/         OPC_EmitInteger, MVT::i32, 0, 
/*47717*/         OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63/*4607182418800017408*/, 
/*47728*/         OPC_EmitInteger, MVT::i1, 0, 
/*47731*/         OPC_EmitInteger, MVT::i32, 0, 
/*47734*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                  // Src: (fp_to_uint:i1 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F64_e64:i1 0:i32, 4607182418800017408:i64, ?:i32:$src0_modifiers, ?:f64:$src0, 0:i1, 0:i32)
/*47746*/       /*SwitchType*/ 13, MVT::i32,// ->47761
/*47748*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*47751*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F64_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*47761*/       0, // EndSwitchType
/*47762*/     0, /*End of Scope*/
/*47763*/   /*SwitchOpcode*/ 45|128,3/*429*/, TARGET_VAL(ISD::FP_TO_SINT),// ->48196
/*47767*/     OPC_Scope, 35|128,2/*291*/, /*->48061*/ // 3 children in Scope
/*47770*/       OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*47771*/       OPC_Scope, 115|128,1/*243*/, /*->48017*/ // 2 children in Scope
/*47774*/         OPC_CheckChild0Type, MVT::f32,
/*47776*/         OPC_SwitchType /*2 cases */, 33, MVT::i1,// ->47812
/*47779*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*47781*/           OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*47784*/           OPC_EmitInteger, MVT::i32, 0, 
/*47787*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*47794*/           OPC_EmitInteger, MVT::i1, 0, 
/*47797*/           OPC_EmitInteger, MVT::i32, 0, 
/*47800*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                    // Src: (fp_to_sint:i1 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                    // Dst: (V_CMP_EQ_F32_e64:i1 0:i32, 3212836864:i32, ?:i32:$src0_modifiers, ?:f32:$src0, 0:i1, 0:i32)
/*47812*/         /*SwitchType*/ 73|128,1/*201*/, MVT::i32,// ->48016
/*47815*/           OPC_Scope, 66, /*->47883*/ // 2 children in Scope
/*47817*/             OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*47819*/             OPC_EmitInteger, MVT::i32, 1, 
/*47822*/             OPC_EmitInteger, MVT::i32, 0, 
/*47825*/             OPC_EmitInteger, MVT::i32, 0, 
/*47828*/             OPC_EmitInteger, MVT::i32, 0, 
/*47831*/             OPC_EmitInteger, MVT::i32, 0, 
/*47834*/             OPC_EmitInteger, MVT::i32, 0, 
/*47837*/             OPC_EmitInteger, MVT::i32, 0, 
/*47840*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47852*/             OPC_EmitInteger, MVT::i32, 1, 
/*47855*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47858*/             OPC_EmitInteger, MVT::i32, 0, 
/*47861*/             OPC_EmitInteger, MVT::i32, 0, 
/*47864*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_INT_r600), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fp_to_sint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                      // Dst: (FLT_TO_INT_r600:i32 R600_Reg32:f32:$src0)
/*47883*/           /*Scope*/ 2|128,1/*130*/, /*->48015*/
/*47885*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47887*/             OPC_EmitInteger, MVT::i32, 1, 
/*47890*/             OPC_EmitInteger, MVT::i32, 0, 
/*47893*/             OPC_EmitInteger, MVT::i32, 0, 
/*47896*/             OPC_EmitInteger, MVT::i32, 0, 
/*47899*/             OPC_EmitInteger, MVT::i32, 1, 
/*47902*/             OPC_EmitInteger, MVT::i32, 0, 
/*47905*/             OPC_EmitInteger, MVT::i32, 0, 
/*47908*/             OPC_EmitInteger, MVT::i32, 0, 
/*47911*/             OPC_EmitInteger, MVT::i32, 0, 
/*47914*/             OPC_EmitInteger, MVT::i32, 0, 
/*47917*/             OPC_EmitInteger, MVT::i32, 0, 
/*47920*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47932*/             OPC_EmitInteger, MVT::i32, 1, 
/*47935*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47938*/             OPC_EmitInteger, MVT::i32, 0, 
/*47941*/             OPC_EmitInteger, MVT::i32, 0, 
/*47944*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::TRUNC), 0,
                          MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*47963*/             OPC_EmitInteger, MVT::i32, 0, 
/*47966*/             OPC_EmitInteger, MVT::i32, 0, 
/*47969*/             OPC_EmitInteger, MVT::i32, 0, 
/*47972*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47984*/             OPC_EmitInteger, MVT::i32, 1, 
/*47987*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47990*/             OPC_EmitInteger, MVT::i32, 0, 
/*47993*/             OPC_EmitInteger, MVT::i32, 0, 
/*47996*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_INT_eg), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                      // Src: (fp_to_sint:i32 f32:f32:$src0) - Complexity = 3
                      // Dst: (FLT_TO_INT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*48015*/           0, /*End of Scope*/
/*48016*/         0, // EndSwitchType
/*48017*/       /*Scope*/ 42, /*->48060*/
/*48018*/         OPC_CheckChild0Type, MVT::f64,
/*48020*/         OPC_CheckType, MVT::i1,
/*48022*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*48024*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*48027*/         OPC_EmitInteger, MVT::i32, 0, 
/*48030*/         OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63|128,1/*13830554455654793216*/, 
/*48042*/         OPC_EmitInteger, MVT::i1, 0, 
/*48045*/         OPC_EmitInteger, MVT::i32, 0, 
/*48048*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                  // Src: (fp_to_sint:i1 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F64_e64:i1 0:i32, -4616189618054758400:i64, ?:i32:$src0_modifiers, ?:f64:$src0, 0:i1, 0:i32)
/*48060*/       0, /*End of Scope*/
/*48061*/     /*Scope*/ 95, /*->48157*/
/*48062*/       OPC_MoveChild0,
/*48063*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*48066*/       OPC_Scope, 66, /*->48134*/ // 2 children in Scope
/*48068*/         OPC_MoveChild0,
/*48069*/         OPC_CheckOpcode, TARGET_VAL(ISD::FADD),
/*48072*/         OPC_Scope, 29, /*->48103*/ // 2 children in Scope
/*48074*/           OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*48075*/           OPC_MoveChild1,
/*48076*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*48079*/           OPC_CheckPredicate, 44, // Predicate_FP_HALF
/*48081*/           OPC_MoveParent,
/*48082*/           OPC_MoveParent,
/*48083*/           OPC_CheckType, MVT::f32,
/*48085*/           OPC_MoveParent,
/*48086*/           OPC_CheckPredicate, 45, // Predicate_cvt_rpi_i32_f32
/*48088*/           OPC_CheckType, MVT::i32,
/*48090*/           OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*48093*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_HALF>>)))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*48103*/         /*Scope*/ 29, /*->48133*/
/*48104*/           OPC_MoveChild0,
/*48105*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*48108*/           OPC_CheckPredicate, 44, // Predicate_FP_HALF
/*48110*/           OPC_MoveParent,
/*48111*/           OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*48112*/           OPC_MoveParent,
/*48113*/           OPC_CheckType, MVT::f32,
/*48115*/           OPC_MoveParent,
/*48116*/           OPC_CheckPredicate, 45, // Predicate_cvt_rpi_i32_f32
/*48118*/           OPC_CheckType, MVT::i32,
/*48120*/           OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*48123*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (fpimm:f32)<<P:Predicate_FP_HALF>>, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod))))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*48133*/         0, /*End of Scope*/
/*48134*/       /*Scope*/ 21, /*->48156*/
/*48135*/         OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*48136*/         OPC_CheckType, MVT::f32,
/*48138*/         OPC_MoveParent,
/*48139*/         OPC_CheckPredicate, 46, // Predicate_cvt_flr_i32_f32
/*48141*/         OPC_CheckType, MVT::i32,
/*48143*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*48146*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_FLR_I32_F32_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)))<<P:Predicate_cvt_flr_i32_f32>> - Complexity = -978
                  // Dst: (V_CVT_FLR_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*48156*/       0, /*End of Scope*/
/*48157*/     /*Scope*/ 37, /*->48195*/
/*48158*/       OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*48159*/       OPC_CheckType, MVT::i32,
/*48161*/       OPC_Scope, 15, /*->48178*/ // 2 children in Scope
/*48163*/         OPC_CheckChild0Type, MVT::f64,
/*48165*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*48168*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F64_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*48178*/       /*Scope*/ 15, /*->48194*/
/*48179*/         OPC_CheckChild0Type, MVT::f32,
/*48181*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*48184*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*48194*/       0, /*End of Scope*/
/*48195*/     0, /*End of Scope*/
/*48196*/   /*SwitchOpcode*/ 49|128,2/*305*/, TARGET_VAL(ISD::AND),// ->48505
/*48200*/     OPC_Scope, 24|128,1/*152*/, /*->48355*/ // 2 children in Scope
/*48203*/       OPC_MoveChild0,
/*48204*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*48207*/       OPC_RecordChild0, // #0 = $src
/*48208*/       OPC_RecordChild1, // #1 = $rshift
/*48209*/       OPC_CheckChild1Type, MVT::i32,
/*48211*/       OPC_MoveParent,
/*48212*/       OPC_RecordChild1, // #2 = $mask
/*48213*/       OPC_MoveChild1,
/*48214*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48217*/       OPC_CheckPredicate, 47, // Predicate_IMMZeroBasedBitfieldMask
/*48219*/       OPC_MoveParent,
/*48220*/       OPC_CheckType, MVT::i32,
/*48222*/       OPC_Scope, 21, /*->48245*/ // 2 children in Scope
/*48224*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*48226*/         OPC_EmitNodeXForm, 4, 2, // IMMPopCount
/*48229*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*48236*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (V_BFE_U32:i32 ?:i32:$src, ?:i32:$rshift, (S_MOV_B32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*48245*/       /*Scope*/ 108, /*->48354*/
/*48246*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48248*/         OPC_EmitInteger, MVT::i32, 0, 
/*48251*/         OPC_EmitInteger, MVT::i32, 0, 
/*48254*/         OPC_EmitInteger, MVT::i32, 0, 
/*48257*/         OPC_EmitInteger, MVT::i32, 0, 
/*48260*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48272*/         OPC_EmitInteger, MVT::i32, 0, 
/*48275*/         OPC_EmitInteger, MVT::i32, 0, 
/*48278*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48290*/         OPC_EmitNodeXForm, 4, 2, // IMMPopCount
/*48293*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      MVT::i32, 1/*#Ops*/, 11,  // Results = #12
/*48300*/         OPC_EmitInteger, MVT::i32, 0, 
/*48303*/         OPC_EmitInteger, MVT::i32, 0, 
/*48306*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48318*/         OPC_EmitInteger, MVT::i32, 1, 
/*48321*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48324*/         OPC_EmitInteger, MVT::i32, 0, 
/*48327*/         OPC_EmitInteger, MVT::i32, 0, 
/*48330*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (BFE_UINT_eg:i32 ?:i32:$src, ?:i32:$rshift, (MOV_IMM_I32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*48354*/       0, /*End of Scope*/
/*48355*/     /*Scope*/ 19|128,1/*147*/, /*->48504*/
/*48357*/       OPC_RecordChild0, // #0 = $src0
/*48358*/       OPC_RecordChild1, // #1 = $src1
/*48359*/       OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->48477
/*48362*/         OPC_Scope, 100, /*->48464*/ // 2 children in Scope
/*48364*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*48366*/           OPC_EmitInteger, MVT::i32, 0, 
/*48369*/           OPC_EmitInteger, MVT::i32, 0, 
/*48372*/           OPC_EmitInteger, MVT::i32, 1, 
/*48375*/           OPC_EmitInteger, MVT::i32, 0, 
/*48378*/           OPC_EmitInteger, MVT::i32, 0, 
/*48381*/           OPC_EmitInteger, MVT::i32, 0, 
/*48384*/           OPC_EmitInteger, MVT::i32, 0, 
/*48387*/           OPC_EmitInteger, MVT::i32, 0, 
/*48390*/           OPC_EmitInteger, MVT::i32, 0, 
/*48393*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48405*/           OPC_EmitInteger, MVT::i32, 0, 
/*48408*/           OPC_EmitInteger, MVT::i32, 0, 
/*48411*/           OPC_EmitInteger, MVT::i32, 0, 
/*48414*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48426*/           OPC_EmitInteger, MVT::i32, 1, 
/*48429*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48432*/           OPC_EmitInteger, MVT::i32, 0, 
/*48435*/           OPC_EmitInteger, MVT::i32, 0, 
/*48438*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::AND_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (and:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (AND_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*48464*/         /*Scope*/ 11, /*->48476*/
/*48465*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*48467*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_AND_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*48476*/         0, /*End of Scope*/
/*48477*/       /*SwitchType*/ 11, MVT::i64,// ->48490
/*48479*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*48481*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*48490*/       /*SwitchType*/ 11, MVT::i1,// ->48503
/*48492*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*48494*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*48503*/       0, // EndSwitchType
/*48504*/     0, /*End of Scope*/
/*48505*/   /*SwitchOpcode*/ 63|128,10/*1343*/, TARGET_VAL(ISD::XOR),// ->49852
/*48509*/     OPC_Scope, 75|128,1/*203*/, /*->48715*/ // 5 children in Scope
/*48512*/       OPC_RecordChild0, // #0 = $z
/*48513*/       OPC_MoveChild1,
/*48514*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*48517*/       OPC_Scope, 19|128,1/*147*/, /*->48667*/ // 2 children in Scope
/*48520*/         OPC_RecordChild0, // #1 = $x
/*48521*/         OPC_MoveChild1,
/*48522*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*48525*/         OPC_Scope, 120, /*->48647*/ // 2 children in Scope
/*48527*/           OPC_RecordChild0, // #2 = $y
/*48528*/           OPC_CheckChild1Same, 0,
/*48530*/           OPC_MoveParent,
/*48531*/           OPC_MoveParent,
/*48532*/           OPC_CheckType, MVT::i32,
/*48534*/           OPC_Scope, 98, /*->48634*/ // 2 children in Scope
/*48536*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48538*/             OPC_EmitInteger, MVT::i32, 0, 
/*48541*/             OPC_EmitInteger, MVT::i32, 0, 
/*48544*/             OPC_EmitInteger, MVT::i32, 0, 
/*48547*/             OPC_EmitInteger, MVT::i32, 0, 
/*48550*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48562*/             OPC_EmitInteger, MVT::i32, 0, 
/*48565*/             OPC_EmitInteger, MVT::i32, 0, 
/*48568*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48580*/             OPC_EmitInteger, MVT::i32, 0, 
/*48583*/             OPC_EmitInteger, MVT::i32, 0, 
/*48586*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48598*/             OPC_EmitInteger, MVT::i32, 1, 
/*48601*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48604*/             OPC_EmitInteger, MVT::i32, 0, 
/*48607*/             OPC_EmitInteger, MVT::i32, 0, 
/*48610*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*48634*/           /*Scope*/ 11, /*->48646*/
/*48635*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*48637*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*48646*/           0, /*End of Scope*/
/*48647*/         /*Scope*/ 18, /*->48666*/
/*48648*/           OPC_CheckChild0Same, 0,
/*48650*/           OPC_RecordChild1, // #2 = $y
/*48651*/           OPC_MoveParent,
/*48652*/           OPC_MoveParent,
/*48653*/           OPC_CheckType, MVT::i32,
/*48655*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*48657*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*48666*/         0, /*End of Scope*/
/*48667*/       /*Scope*/ 46, /*->48714*/
/*48668*/         OPC_MoveChild0,
/*48669*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*48672*/         OPC_Scope, 19, /*->48693*/ // 2 children in Scope
/*48674*/           OPC_RecordChild0, // #1 = $y
/*48675*/           OPC_CheckChild1Same, 0,
/*48677*/           OPC_MoveParent,
/*48678*/           OPC_RecordChild1, // #2 = $x
/*48679*/           OPC_MoveParent,
/*48680*/           OPC_CheckType, MVT::i32,
/*48682*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*48684*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*48693*/         /*Scope*/ 19, /*->48713*/
/*48694*/           OPC_CheckChild0Same, 0,
/*48696*/           OPC_RecordChild1, // #1 = $y
/*48697*/           OPC_MoveParent,
/*48698*/           OPC_RecordChild1, // #2 = $x
/*48699*/           OPC_MoveParent,
/*48700*/           OPC_CheckType, MVT::i32,
/*48702*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*48704*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*48713*/         0, /*End of Scope*/
/*48714*/       0, /*End of Scope*/
/*48715*/     /*Scope*/ 90, /*->48806*/
/*48716*/       OPC_MoveChild0,
/*48717*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*48720*/       OPC_Scope, 41, /*->48763*/ // 2 children in Scope
/*48722*/         OPC_RecordChild0, // #0 = $x
/*48723*/         OPC_MoveChild1,
/*48724*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*48727*/         OPC_RecordChild0, // #1 = $y
/*48728*/         OPC_RecordChild1, // #2 = $z
/*48729*/         OPC_MoveParent,
/*48730*/         OPC_MoveParent,
/*48731*/         OPC_CheckType, MVT::i32,
/*48733*/         OPC_Scope, 13, /*->48748*/ // 2 children in Scope
/*48735*/           OPC_CheckChild1Same, 2,
/*48737*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*48739*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*48748*/         /*Scope*/ 13, /*->48762*/
/*48749*/           OPC_CheckChild1Same, 1,
/*48751*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*48753*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*48762*/         0, /*End of Scope*/
/*48763*/       /*Scope*/ 41, /*->48805*/
/*48764*/         OPC_MoveChild0,
/*48765*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*48768*/         OPC_RecordChild0, // #0 = $y
/*48769*/         OPC_RecordChild1, // #1 = $z
/*48770*/         OPC_MoveParent,
/*48771*/         OPC_RecordChild1, // #2 = $x
/*48772*/         OPC_MoveParent,
/*48773*/         OPC_CheckType, MVT::i32,
/*48775*/         OPC_Scope, 13, /*->48790*/ // 2 children in Scope
/*48777*/           OPC_CheckChild1Same, 1,
/*48779*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*48781*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*48790*/         /*Scope*/ 13, /*->48804*/
/*48791*/           OPC_CheckChild1Same, 0,
/*48793*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*48795*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*48804*/         0, /*End of Scope*/
/*48805*/       0, /*End of Scope*/
/*48806*/     /*Scope*/ 84|128,2/*340*/, /*->49148*/
/*48808*/       OPC_RecordChild0, // #0 = $z
/*48809*/       OPC_MoveChild1,
/*48810*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*48813*/       OPC_Scope, 110, /*->48925*/ // 2 children in Scope
/*48815*/         OPC_RecordChild0, // #1 = $x
/*48816*/         OPC_MoveChild1,
/*48817*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*48820*/         OPC_CheckChild0Same, 0,
/*48822*/         OPC_RecordChild1, // #2 = $y
/*48823*/         OPC_MoveParent,
/*48824*/         OPC_MoveParent,
/*48825*/         OPC_CheckType, MVT::i32,
/*48827*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48829*/         OPC_EmitInteger, MVT::i32, 0, 
/*48832*/         OPC_EmitInteger, MVT::i32, 0, 
/*48835*/         OPC_EmitInteger, MVT::i32, 0, 
/*48838*/         OPC_EmitInteger, MVT::i32, 0, 
/*48841*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48853*/         OPC_EmitInteger, MVT::i32, 0, 
/*48856*/         OPC_EmitInteger, MVT::i32, 0, 
/*48859*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48871*/         OPC_EmitInteger, MVT::i32, 0, 
/*48874*/         OPC_EmitInteger, MVT::i32, 0, 
/*48877*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48889*/         OPC_EmitInteger, MVT::i32, 1, 
/*48892*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48895*/         OPC_EmitInteger, MVT::i32, 0, 
/*48898*/         OPC_EmitInteger, MVT::i32, 0, 
/*48901*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                  // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*48925*/       /*Scope*/ 92|128,1/*220*/, /*->49147*/
/*48927*/         OPC_MoveChild0,
/*48928*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*48931*/         OPC_Scope, 106, /*->49039*/ // 2 children in Scope
/*48933*/           OPC_RecordChild0, // #1 = $y
/*48934*/           OPC_CheckChild1Same, 0,
/*48936*/           OPC_MoveParent,
/*48937*/           OPC_RecordChild1, // #2 = $x
/*48938*/           OPC_MoveParent,
/*48939*/           OPC_CheckType, MVT::i32,
/*48941*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48943*/           OPC_EmitInteger, MVT::i32, 0, 
/*48946*/           OPC_EmitInteger, MVT::i32, 0, 
/*48949*/           OPC_EmitInteger, MVT::i32, 0, 
/*48952*/           OPC_EmitInteger, MVT::i32, 0, 
/*48955*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48967*/           OPC_EmitInteger, MVT::i32, 0, 
/*48970*/           OPC_EmitInteger, MVT::i32, 0, 
/*48973*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48985*/           OPC_EmitInteger, MVT::i32, 0, 
/*48988*/           OPC_EmitInteger, MVT::i32, 0, 
/*48991*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49003*/           OPC_EmitInteger, MVT::i32, 1, 
/*49006*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49009*/           OPC_EmitInteger, MVT::i32, 0, 
/*49012*/           OPC_EmitInteger, MVT::i32, 0, 
/*49015*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*49039*/         /*Scope*/ 106, /*->49146*/
/*49040*/           OPC_CheckChild0Same, 0,
/*49042*/           OPC_RecordChild1, // #1 = $y
/*49043*/           OPC_MoveParent,
/*49044*/           OPC_RecordChild1, // #2 = $x
/*49045*/           OPC_MoveParent,
/*49046*/           OPC_CheckType, MVT::i32,
/*49048*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49050*/           OPC_EmitInteger, MVT::i32, 0, 
/*49053*/           OPC_EmitInteger, MVT::i32, 0, 
/*49056*/           OPC_EmitInteger, MVT::i32, 0, 
/*49059*/           OPC_EmitInteger, MVT::i32, 0, 
/*49062*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49074*/           OPC_EmitInteger, MVT::i32, 0, 
/*49077*/           OPC_EmitInteger, MVT::i32, 0, 
/*49080*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49092*/           OPC_EmitInteger, MVT::i32, 0, 
/*49095*/           OPC_EmitInteger, MVT::i32, 0, 
/*49098*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49110*/           OPC_EmitInteger, MVT::i32, 1, 
/*49113*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49116*/           OPC_EmitInteger, MVT::i32, 0, 
/*49119*/           OPC_EmitInteger, MVT::i32, 0, 
/*49122*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*49146*/         0, /*End of Scope*/
/*49147*/       0, /*End of Scope*/
/*49148*/     /*Scope*/ 56|128,3/*440*/, /*->49590*/
/*49150*/       OPC_MoveChild0,
/*49151*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*49154*/       OPC_Scope, 87|128,1/*215*/, /*->49372*/ // 2 children in Scope
/*49157*/         OPC_RecordChild0, // #0 = $x
/*49158*/         OPC_MoveChild1,
/*49159*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*49162*/         OPC_RecordChild0, // #1 = $y
/*49163*/         OPC_RecordChild1, // #2 = $z
/*49164*/         OPC_MoveParent,
/*49165*/         OPC_MoveParent,
/*49166*/         OPC_CheckType, MVT::i32,
/*49168*/         OPC_Scope, 100, /*->49270*/ // 2 children in Scope
/*49170*/           OPC_CheckChild1Same, 2,
/*49172*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49174*/           OPC_EmitInteger, MVT::i32, 0, 
/*49177*/           OPC_EmitInteger, MVT::i32, 0, 
/*49180*/           OPC_EmitInteger, MVT::i32, 0, 
/*49183*/           OPC_EmitInteger, MVT::i32, 0, 
/*49186*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49198*/           OPC_EmitInteger, MVT::i32, 0, 
/*49201*/           OPC_EmitInteger, MVT::i32, 0, 
/*49204*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49216*/           OPC_EmitInteger, MVT::i32, 0, 
/*49219*/           OPC_EmitInteger, MVT::i32, 0, 
/*49222*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49234*/           OPC_EmitInteger, MVT::i32, 1, 
/*49237*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49240*/           OPC_EmitInteger, MVT::i32, 0, 
/*49243*/           OPC_EmitInteger, MVT::i32, 0, 
/*49246*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*49270*/         /*Scope*/ 100, /*->49371*/
/*49271*/           OPC_CheckChild1Same, 1,
/*49273*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49275*/           OPC_EmitInteger, MVT::i32, 0, 
/*49278*/           OPC_EmitInteger, MVT::i32, 0, 
/*49281*/           OPC_EmitInteger, MVT::i32, 0, 
/*49284*/           OPC_EmitInteger, MVT::i32, 0, 
/*49287*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49299*/           OPC_EmitInteger, MVT::i32, 0, 
/*49302*/           OPC_EmitInteger, MVT::i32, 0, 
/*49305*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49317*/           OPC_EmitInteger, MVT::i32, 0, 
/*49320*/           OPC_EmitInteger, MVT::i32, 0, 
/*49323*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49335*/           OPC_EmitInteger, MVT::i32, 1, 
/*49338*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49341*/           OPC_EmitInteger, MVT::i32, 0, 
/*49344*/           OPC_EmitInteger, MVT::i32, 0, 
/*49347*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*49371*/         0, /*End of Scope*/
/*49372*/       /*Scope*/ 87|128,1/*215*/, /*->49589*/
/*49374*/         OPC_MoveChild0,
/*49375*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*49378*/         OPC_RecordChild0, // #0 = $y
/*49379*/         OPC_RecordChild1, // #1 = $z
/*49380*/         OPC_MoveParent,
/*49381*/         OPC_RecordChild1, // #2 = $x
/*49382*/         OPC_MoveParent,
/*49383*/         OPC_CheckType, MVT::i32,
/*49385*/         OPC_Scope, 100, /*->49487*/ // 2 children in Scope
/*49387*/           OPC_CheckChild1Same, 1,
/*49389*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49391*/           OPC_EmitInteger, MVT::i32, 0, 
/*49394*/           OPC_EmitInteger, MVT::i32, 0, 
/*49397*/           OPC_EmitInteger, MVT::i32, 0, 
/*49400*/           OPC_EmitInteger, MVT::i32, 0, 
/*49403*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49415*/           OPC_EmitInteger, MVT::i32, 0, 
/*49418*/           OPC_EmitInteger, MVT::i32, 0, 
/*49421*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49433*/           OPC_EmitInteger, MVT::i32, 0, 
/*49436*/           OPC_EmitInteger, MVT::i32, 0, 
/*49439*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49451*/           OPC_EmitInteger, MVT::i32, 1, 
/*49454*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49457*/           OPC_EmitInteger, MVT::i32, 0, 
/*49460*/           OPC_EmitInteger, MVT::i32, 0, 
/*49463*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 0, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*49487*/         /*Scope*/ 100, /*->49588*/
/*49488*/           OPC_CheckChild1Same, 0,
/*49490*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49492*/           OPC_EmitInteger, MVT::i32, 0, 
/*49495*/           OPC_EmitInteger, MVT::i32, 0, 
/*49498*/           OPC_EmitInteger, MVT::i32, 0, 
/*49501*/           OPC_EmitInteger, MVT::i32, 0, 
/*49504*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49516*/           OPC_EmitInteger, MVT::i32, 0, 
/*49519*/           OPC_EmitInteger, MVT::i32, 0, 
/*49522*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49534*/           OPC_EmitInteger, MVT::i32, 0, 
/*49537*/           OPC_EmitInteger, MVT::i32, 0, 
/*49540*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49552*/           OPC_EmitInteger, MVT::i32, 1, 
/*49555*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49558*/           OPC_EmitInteger, MVT::i32, 0, 
/*49561*/           OPC_EmitInteger, MVT::i32, 0, 
/*49564*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*49588*/         0, /*End of Scope*/
/*49589*/       0, /*End of Scope*/
/*49590*/     /*Scope*/ 3|128,2/*259*/, /*->49851*/
/*49592*/       OPC_RecordChild0, // #0 = $src0
/*49593*/       OPC_Scope, 107, /*->49702*/ // 2 children in Scope
/*49595*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49606*/         OPC_SwitchType /*2 cases */, 80, MVT::i32,// ->49689
/*49609*/           OPC_Scope, 66, /*->49677*/ // 2 children in Scope
/*49611*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*49613*/             OPC_EmitInteger, MVT::i32, 1, 
/*49616*/             OPC_EmitInteger, MVT::i32, 0, 
/*49619*/             OPC_EmitInteger, MVT::i32, 0, 
/*49622*/             OPC_EmitInteger, MVT::i32, 0, 
/*49625*/             OPC_EmitInteger, MVT::i32, 0, 
/*49628*/             OPC_EmitInteger, MVT::i32, 0, 
/*49631*/             OPC_EmitInteger, MVT::i32, 0, 
/*49634*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49646*/             OPC_EmitInteger, MVT::i32, 1, 
/*49649*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49652*/             OPC_EmitInteger, MVT::i32, 0, 
/*49655*/             OPC_EmitInteger, MVT::i32, 0, 
/*49658*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::NOT_INT), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (NOT_INT:i32 R600_Reg32:i32:$src0)
/*49677*/           /*Scope*/ 10, /*->49688*/
/*49678*/             OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*49680*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_NOT_B32), 0,
                          MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                      // Src: (xor:i32 i32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (S_NOT_B32:i32:i1 i32:i32:$src0)
/*49688*/           0, /*End of Scope*/
/*49689*/         /*SwitchType*/ 10, MVT::i64,// ->49701
/*49691*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*49693*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_NOT_B64), 0,
                        MVT::i64, MVT::i1, 1/*#Ops*/, 0, 
                    // Src: (xor:i64 i64:i64:$src0, -1:i64) - Complexity = 8
                    // Dst: (S_NOT_B64:i64:i1 i64:i64:$src0)
/*49701*/         0, // EndSwitchType
/*49702*/       /*Scope*/ 18|128,1/*146*/, /*->49850*/
/*49704*/         OPC_RecordChild1, // #1 = $src1
/*49705*/         OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->49823
/*49708*/           OPC_Scope, 100, /*->49810*/ // 2 children in Scope
/*49710*/             OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*49712*/             OPC_EmitInteger, MVT::i32, 0, 
/*49715*/             OPC_EmitInteger, MVT::i32, 0, 
/*49718*/             OPC_EmitInteger, MVT::i32, 1, 
/*49721*/             OPC_EmitInteger, MVT::i32, 0, 
/*49724*/             OPC_EmitInteger, MVT::i32, 0, 
/*49727*/             OPC_EmitInteger, MVT::i32, 0, 
/*49730*/             OPC_EmitInteger, MVT::i32, 0, 
/*49733*/             OPC_EmitInteger, MVT::i32, 0, 
/*49736*/             OPC_EmitInteger, MVT::i32, 0, 
/*49739*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49751*/             OPC_EmitInteger, MVT::i32, 0, 
/*49754*/             OPC_EmitInteger, MVT::i32, 0, 
/*49757*/             OPC_EmitInteger, MVT::i32, 0, 
/*49760*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49772*/             OPC_EmitInteger, MVT::i32, 1, 
/*49775*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*49778*/             OPC_EmitInteger, MVT::i32, 0, 
/*49781*/             OPC_EmitInteger, MVT::i32, 0, 
/*49784*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (XOR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*49810*/           /*Scope*/ 11, /*->49822*/
/*49811*/             OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*49813*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (S_XOR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*49822*/           0, /*End of Scope*/
/*49823*/         /*SwitchType*/ 11, MVT::i64,// ->49836
/*49825*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*49827*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*49836*/         /*SwitchType*/ 11, MVT::i1,// ->49849
/*49838*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*49840*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*49849*/         0, // EndSwitchType
/*49850*/       0, /*End of Scope*/
/*49851*/     0, /*End of Scope*/
/*49852*/   /*SwitchOpcode*/ 47, TARGET_VAL(AMDGPUISD::CONST_ADDRESS),// ->49902
/*49855*/     OPC_RecordChild0, // #0 = $src
/*49856*/     OPC_CheckChild0Type, MVT::i32,
/*49858*/     OPC_Scope, 14, /*->49874*/ // 2 children in Scope
/*49860*/       OPC_CheckType, MVT::i32,
/*49862*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*49864*/       OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectGlobalValueConstantOffset:$src #1
/*49867*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CONST_COPY), 0|OPFL_Variadic1,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (CONST_ADDRESS:i32 ADDRGA_CONST_OFFSET:i32:$src) - Complexity = 9
                // Dst: (CONST_COPY:i32 ADDRGA_CONST_OFFSET:i32:$src)
/*49874*/     /*Scope*/ 26, /*->49901*/
/*49875*/       OPC_RecordChild1, // #1 = $BUFFER_ID
/*49876*/       OPC_MoveChild1,
/*49877*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49880*/       OPC_CheckType, MVT::i32,
/*49882*/       OPC_MoveParent,
/*49883*/       OPC_CheckType, MVT::v4i32,
/*49885*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*49887*/       OPC_CheckComplexPat, /*CP*/20, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*49890*/       OPC_EmitConvertToTarget, 1,
/*49892*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_VTX_CONSTBUF), 0|OPFL_Variadic2,
                    MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (CONST_ADDRESS:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 15
                // Dst: (TEX_VTX_CONSTBUF:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*49901*/     0, /*End of Scope*/
/*49902*/   /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::SENDMSG),// ->49926
/*49905*/     OPC_RecordNode, // #0 = 'AMDGPUsendmsg' chained node
/*49906*/     OPC_CaptureGlueInput,
/*49907*/     OPC_RecordChild1, // #1 = $simm16
/*49908*/     OPC_MoveChild1,
/*49909*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49912*/     OPC_CheckType, MVT::i32,
/*49914*/     OPC_MoveParent,
/*49915*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*49917*/     OPC_EmitMergeInputChains1_0,
/*49918*/     OPC_EmitConvertToTarget, 1,
/*49920*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SENDMSG), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (AMDGPUsendmsg (imm:i32):$simm16) - Complexity = 6
              // Dst: (S_SENDMSG (imm:i32):$simm16)
/*49926*/   /*SwitchOpcode*/ 18, TARGET_VAL(AMDGPUISD::PC_ADD_REL_OFFSET),// ->49947
/*49929*/     OPC_RecordChild0, // #0 = $ptr
/*49930*/     OPC_MoveChild0,
/*49931*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*49934*/     OPC_MoveParent,
/*49935*/     OPC_CheckType, MVT::i64,
/*49937*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*49939*/     OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_PC_ADD_REL_OFFSET), 0,
                  MVT::i64, MVT::i1, 1/*#Ops*/, 0, 
              // Src: (SIpc_add_rel_offset:i64 (tglobaladdr:i64):$ptr) - Complexity = 6
              // Dst: (SI_PC_ADD_REL_OFFSET:i64:i1 (tglobaladdr:i64):$ptr)
/*49947*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CONST_DATA_PTR),// ->49967
/*49950*/     OPC_RecordChild0, // #0 = $addr
/*49951*/     OPC_MoveChild0,
/*49952*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*49955*/     OPC_MoveParent,
/*49956*/     OPC_CheckType, MVT::i32,
/*49958*/     OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*49960*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_GLOBAL_ADDR), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUconstdata_ptr:i32 (tglobaladdr:iPTR):$addr) - Complexity = 6
              // Dst: (MOV_IMM_GLOBAL_ADDR:i32 (tglobaladdr:i32):$addr)
/*49967*/   /*SwitchOpcode*/ 20, TARGET_VAL(AMDGPUISD::STORE_MSKOR),// ->49990
/*49970*/     OPC_RecordMemRef,
/*49971*/     OPC_RecordNode, // #0 = 'AMDGPUstore_mskor' chained node
/*49972*/     OPC_RecordChild1, // #1 = $rw_gpr
/*49973*/     OPC_CheckChild1Type, MVT::v4i32,
/*49975*/     OPC_RecordChild2, // #2 = $index_gpr
/*49976*/     OPC_CheckChild2Type, MVT::i32,
/*49978*/     OPC_CheckPredicate, 25, // Predicate_mskor_global
/*49980*/     OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49982*/     OPC_EmitMergeInputChains1_0,
/*49983*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_MSKOR), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUstore_mskor v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_mskor_global>> - Complexity = 4
              // Dst: (RAT_MSKOR v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*49990*/   /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(ISD::SRL),// ->50232
/*49994*/     OPC_RecordChild0, // #0 = $src0
/*49995*/     OPC_RecordChild1, // #1 = $src1
/*49996*/     OPC_CheckChild1Type, MVT::i32,
/*49998*/     OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->50218
/*50002*/       OPC_Scope, 11, /*->50015*/ // 3 children in Scope
/*50004*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*50006*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHR_B32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*50015*/       /*Scope*/ 100, /*->50116*/
/*50016*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*50018*/         OPC_EmitInteger, MVT::i32, 0, 
/*50021*/         OPC_EmitInteger, MVT::i32, 0, 
/*50024*/         OPC_EmitInteger, MVT::i32, 1, 
/*50027*/         OPC_EmitInteger, MVT::i32, 0, 
/*50030*/         OPC_EmitInteger, MVT::i32, 0, 
/*50033*/         OPC_EmitInteger, MVT::i32, 0, 
/*50036*/         OPC_EmitInteger, MVT::i32, 0, 
/*50039*/         OPC_EmitInteger, MVT::i32, 0, 
/*50042*/         OPC_EmitInteger, MVT::i32, 0, 
/*50045*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50057*/         OPC_EmitInteger, MVT::i32, 0, 
/*50060*/         OPC_EmitInteger, MVT::i32, 0, 
/*50063*/         OPC_EmitInteger, MVT::i32, 0, 
/*50066*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50078*/         OPC_EmitInteger, MVT::i32, 1, 
/*50081*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*50084*/         OPC_EmitInteger, MVT::i32, 0, 
/*50087*/         OPC_EmitInteger, MVT::i32, 0, 
/*50090*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHR_r600), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*50116*/       /*Scope*/ 100, /*->50217*/
/*50117*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*50119*/         OPC_EmitInteger, MVT::i32, 0, 
/*50122*/         OPC_EmitInteger, MVT::i32, 0, 
/*50125*/         OPC_EmitInteger, MVT::i32, 1, 
/*50128*/         OPC_EmitInteger, MVT::i32, 0, 
/*50131*/         OPC_EmitInteger, MVT::i32, 0, 
/*50134*/         OPC_EmitInteger, MVT::i32, 0, 
/*50137*/         OPC_EmitInteger, MVT::i32, 0, 
/*50140*/         OPC_EmitInteger, MVT::i32, 0, 
/*50143*/         OPC_EmitInteger, MVT::i32, 0, 
/*50146*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50158*/         OPC_EmitInteger, MVT::i32, 0, 
/*50161*/         OPC_EmitInteger, MVT::i32, 0, 
/*50164*/         OPC_EmitInteger, MVT::i32, 0, 
/*50167*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50179*/         OPC_EmitInteger, MVT::i32, 1, 
/*50182*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*50185*/         OPC_EmitInteger, MVT::i32, 0, 
/*50188*/         OPC_EmitInteger, MVT::i32, 0, 
/*50191*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHR_eg), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*50217*/       0, /*End of Scope*/
/*50218*/     /*SwitchType*/ 11, MVT::i64,// ->50231
/*50220*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*50222*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHR_B64), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_LSHR_B64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*50231*/     0, // EndSwitchType
/*50232*/   /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(ISD::SRA),// ->50474
/*50236*/     OPC_RecordChild0, // #0 = $src0
/*50237*/     OPC_RecordChild1, // #1 = $src1
/*50238*/     OPC_CheckChild1Type, MVT::i32,
/*50240*/     OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->50460
/*50244*/       OPC_Scope, 11, /*->50257*/ // 3 children in Scope
/*50246*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*50248*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_ASHR_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*50257*/       /*Scope*/ 100, /*->50358*/
/*50258*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*50260*/         OPC_EmitInteger, MVT::i32, 0, 
/*50263*/         OPC_EmitInteger, MVT::i32, 0, 
/*50266*/         OPC_EmitInteger, MVT::i32, 1, 
/*50269*/         OPC_EmitInteger, MVT::i32, 0, 
/*50272*/         OPC_EmitInteger, MVT::i32, 0, 
/*50275*/         OPC_EmitInteger, MVT::i32, 0, 
/*50278*/         OPC_EmitInteger, MVT::i32, 0, 
/*50281*/         OPC_EmitInteger, MVT::i32, 0, 
/*50284*/         OPC_EmitInteger, MVT::i32, 0, 
/*50287*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50299*/         OPC_EmitInteger, MVT::i32, 0, 
/*50302*/         OPC_EmitInteger, MVT::i32, 0, 
/*50305*/         OPC_EmitInteger, MVT::i32, 0, 
/*50308*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50320*/         OPC_EmitInteger, MVT::i32, 1, 
/*50323*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*50326*/         OPC_EmitInteger, MVT::i32, 0, 
/*50329*/         OPC_EmitInteger, MVT::i32, 0, 
/*50332*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ASHR_r600), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*50358*/       /*Scope*/ 100, /*->50459*/
/*50359*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*50361*/         OPC_EmitInteger, MVT::i32, 0, 
/*50364*/         OPC_EmitInteger, MVT::i32, 0, 
/*50367*/         OPC_EmitInteger, MVT::i32, 1, 
/*50370*/         OPC_EmitInteger, MVT::i32, 0, 
/*50373*/         OPC_EmitInteger, MVT::i32, 0, 
/*50376*/         OPC_EmitInteger, MVT::i32, 0, 
/*50379*/         OPC_EmitInteger, MVT::i32, 0, 
/*50382*/         OPC_EmitInteger, MVT::i32, 0, 
/*50385*/         OPC_EmitInteger, MVT::i32, 0, 
/*50388*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50400*/         OPC_EmitInteger, MVT::i32, 0, 
/*50403*/         OPC_EmitInteger, MVT::i32, 0, 
/*50406*/         OPC_EmitInteger, MVT::i32, 0, 
/*50409*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50421*/         OPC_EmitInteger, MVT::i32, 1, 
/*50424*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*50427*/         OPC_EmitInteger, MVT::i32, 0, 
/*50430*/         OPC_EmitInteger, MVT::i32, 0, 
/*50433*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ASHR_eg), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*50459*/       0, /*End of Scope*/
/*50460*/     /*SwitchType*/ 11, MVT::i64,// ->50473
/*50462*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*50464*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ASHR_I64), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_ASHR_I64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*50473*/     0, // EndSwitchType
/*50474*/   /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFM),// ->50595
/*50477*/     OPC_RecordChild0, // #0 = $src0
/*50478*/     OPC_RecordChild1, // #1 = $src1
/*50479*/     OPC_CheckType, MVT::i32,
/*50481*/     OPC_Scope, 10, /*->50493*/ // 2 children in Scope
/*50483*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*50485*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_BFM_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*50493*/     /*Scope*/ 100, /*->50594*/
/*50494*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*50496*/       OPC_EmitInteger, MVT::i32, 0, 
/*50499*/       OPC_EmitInteger, MVT::i32, 0, 
/*50502*/       OPC_EmitInteger, MVT::i32, 1, 
/*50505*/       OPC_EmitInteger, MVT::i32, 0, 
/*50508*/       OPC_EmitInteger, MVT::i32, 0, 
/*50511*/       OPC_EmitInteger, MVT::i32, 0, 
/*50514*/       OPC_EmitInteger, MVT::i32, 0, 
/*50517*/       OPC_EmitInteger, MVT::i32, 0, 
/*50520*/       OPC_EmitInteger, MVT::i32, 0, 
/*50523*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50535*/       OPC_EmitInteger, MVT::i32, 0, 
/*50538*/       OPC_EmitInteger, MVT::i32, 0, 
/*50541*/       OPC_EmitInteger, MVT::i32, 0, 
/*50544*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50556*/       OPC_EmitInteger, MVT::i32, 1, 
/*50559*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*50562*/       OPC_EmitInteger, MVT::i32, 0, 
/*50565*/       OPC_EmitInteger, MVT::i32, 0, 
/*50568*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFM_INT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BFM_INT_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*50594*/     0, /*End of Scope*/
/*50595*/   /*SwitchOpcode*/ 64|128,2/*320*/, TARGET_VAL(ISD::MUL),// ->50919
/*50599*/     OPC_RecordChild0, // #0 = $src0
/*50600*/     OPC_RecordChild1, // #1 = $src1
/*50601*/     OPC_CheckType, MVT::i32,
/*50603*/     OPC_Scope, 10, /*->50615*/ // 4 children in Scope
/*50605*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*50607*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MUL_I32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mul:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_MUL_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*50615*/     /*Scope*/ 100, /*->50716*/
/*50616*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*50618*/       OPC_EmitInteger, MVT::i32, 0, 
/*50621*/       OPC_EmitInteger, MVT::i32, 0, 
/*50624*/       OPC_EmitInteger, MVT::i32, 1, 
/*50627*/       OPC_EmitInteger, MVT::i32, 0, 
/*50630*/       OPC_EmitInteger, MVT::i32, 0, 
/*50633*/       OPC_EmitInteger, MVT::i32, 0, 
/*50636*/       OPC_EmitInteger, MVT::i32, 0, 
/*50639*/       OPC_EmitInteger, MVT::i32, 0, 
/*50642*/       OPC_EmitInteger, MVT::i32, 0, 
/*50645*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50657*/       OPC_EmitInteger, MVT::i32, 0, 
/*50660*/       OPC_EmitInteger, MVT::i32, 0, 
/*50663*/       OPC_EmitInteger, MVT::i32, 0, 
/*50666*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50678*/       OPC_EmitInteger, MVT::i32, 1, 
/*50681*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*50684*/       OPC_EmitInteger, MVT::i32, 0, 
/*50687*/       OPC_EmitInteger, MVT::i32, 0, 
/*50690*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*50716*/     /*Scope*/ 100, /*->50817*/
/*50717*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*50719*/       OPC_EmitInteger, MVT::i32, 0, 
/*50722*/       OPC_EmitInteger, MVT::i32, 0, 
/*50725*/       OPC_EmitInteger, MVT::i32, 1, 
/*50728*/       OPC_EmitInteger, MVT::i32, 0, 
/*50731*/       OPC_EmitInteger, MVT::i32, 0, 
/*50734*/       OPC_EmitInteger, MVT::i32, 0, 
/*50737*/       OPC_EmitInteger, MVT::i32, 0, 
/*50740*/       OPC_EmitInteger, MVT::i32, 0, 
/*50743*/       OPC_EmitInteger, MVT::i32, 0, 
/*50746*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50758*/       OPC_EmitInteger, MVT::i32, 0, 
/*50761*/       OPC_EmitInteger, MVT::i32, 0, 
/*50764*/       OPC_EmitInteger, MVT::i32, 0, 
/*50767*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50779*/       OPC_EmitInteger, MVT::i32, 1, 
/*50782*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*50785*/       OPC_EmitInteger, MVT::i32, 0, 
/*50788*/       OPC_EmitInteger, MVT::i32, 0, 
/*50791*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*50817*/     /*Scope*/ 100, /*->50918*/
/*50818*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*50820*/       OPC_EmitInteger, MVT::i32, 0, 
/*50823*/       OPC_EmitInteger, MVT::i32, 0, 
/*50826*/       OPC_EmitInteger, MVT::i32, 1, 
/*50829*/       OPC_EmitInteger, MVT::i32, 0, 
/*50832*/       OPC_EmitInteger, MVT::i32, 0, 
/*50835*/       OPC_EmitInteger, MVT::i32, 0, 
/*50838*/       OPC_EmitInteger, MVT::i32, 0, 
/*50841*/       OPC_EmitInteger, MVT::i32, 0, 
/*50844*/       OPC_EmitInteger, MVT::i32, 0, 
/*50847*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50859*/       OPC_EmitInteger, MVT::i32, 0, 
/*50862*/       OPC_EmitInteger, MVT::i32, 0, 
/*50865*/       OPC_EmitInteger, MVT::i32, 0, 
/*50868*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50880*/       OPC_EmitInteger, MVT::i32, 1, 
/*50883*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*50886*/       OPC_EmitInteger, MVT::i32, 0, 
/*50889*/       OPC_EmitInteger, MVT::i32, 0, 
/*50892*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*50918*/     0, /*End of Scope*/
/*50919*/   /*SwitchOpcode*/ 81|128,23/*3025*/, TARGET_VAL(ISD::SETCC),// ->53948
/*50923*/     OPC_RecordChild0, // #0 = $src0
/*50924*/     OPC_Scope, 82|128,4/*594*/, /*->51521*/ // 4 children in Scope
/*50927*/       OPC_CheckChild0Type, MVT::i32,
/*50929*/       OPC_RecordChild1, // #1 = $src1
/*50930*/       OPC_MoveChild2,
/*50931*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*50934*/       OPC_Scope, 17, /*->50953*/ // 27 children in Scope
/*50936*/         OPC_CheckPredicate, 39, // Predicate_COND_EQ
/*50938*/         OPC_MoveParent,
/*50939*/         OPC_CheckPredicate, 48, // Predicate_si_setcc_uniform
/*50941*/         OPC_CheckType, MVT::i1,
/*50943*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*50945*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_EQ_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*50953*/       /*Scope*/ 17, /*->50971*/
/*50954*/         OPC_CheckPredicate, 49, // Predicate_COND_NE
/*50956*/         OPC_MoveParent,
/*50957*/         OPC_CheckPredicate, 48, // Predicate_si_setcc_uniform
/*50959*/         OPC_CheckType, MVT::i1,
/*50961*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*50963*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LG_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*50971*/       /*Scope*/ 17, /*->50989*/
/*50972*/         OPC_CheckPredicate, 41, // Predicate_COND_SGT
/*50974*/         OPC_MoveParent,
/*50975*/         OPC_CheckPredicate, 48, // Predicate_si_setcc_uniform
/*50977*/         OPC_CheckType, MVT::i1,
/*50979*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*50981*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GT_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GT_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*50989*/       /*Scope*/ 17, /*->51007*/
/*50990*/         OPC_CheckPredicate, 40, // Predicate_COND_SGE
/*50992*/         OPC_MoveParent,
/*50993*/         OPC_CheckPredicate, 48, // Predicate_si_setcc_uniform
/*50995*/         OPC_CheckType, MVT::i1,
/*50997*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*50999*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GE_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GE_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*51007*/       /*Scope*/ 17, /*->51025*/
/*51008*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*51010*/         OPC_MoveParent,
/*51011*/         OPC_CheckPredicate, 48, // Predicate_si_setcc_uniform
/*51013*/         OPC_CheckType, MVT::i1,
/*51015*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*51017*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LT_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LT_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*51025*/       /*Scope*/ 17, /*->51043*/
/*51026*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*51028*/         OPC_MoveParent,
/*51029*/         OPC_CheckPredicate, 48, // Predicate_si_setcc_uniform
/*51031*/         OPC_CheckType, MVT::i1,
/*51033*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*51035*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LE_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LE_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*51043*/       /*Scope*/ 17, /*->51061*/
/*51044*/         OPC_CheckPredicate, 39, // Predicate_COND_EQ
/*51046*/         OPC_MoveParent,
/*51047*/         OPC_CheckPredicate, 48, // Predicate_si_setcc_uniform
/*51049*/         OPC_CheckType, MVT::i1,
/*51051*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*51053*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_EQ_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*51061*/       /*Scope*/ 17, /*->51079*/
/*51062*/         OPC_CheckPredicate, 49, // Predicate_COND_NE
/*51064*/         OPC_MoveParent,
/*51065*/         OPC_CheckPredicate, 48, // Predicate_si_setcc_uniform
/*51067*/         OPC_CheckType, MVT::i1,
/*51069*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*51071*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LG_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*51079*/       /*Scope*/ 17, /*->51097*/
/*51080*/         OPC_CheckPredicate, 52, // Predicate_COND_UGT
/*51082*/         OPC_MoveParent,
/*51083*/         OPC_CheckPredicate, 48, // Predicate_si_setcc_uniform
/*51085*/         OPC_CheckType, MVT::i1,
/*51087*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*51089*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GT_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GT_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*51097*/       /*Scope*/ 17, /*->51115*/
/*51098*/         OPC_CheckPredicate, 53, // Predicate_COND_UGE
/*51100*/         OPC_MoveParent,
/*51101*/         OPC_CheckPredicate, 48, // Predicate_si_setcc_uniform
/*51103*/         OPC_CheckType, MVT::i1,
/*51105*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*51107*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GE_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GE_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*51115*/       /*Scope*/ 17, /*->51133*/
/*51116*/         OPC_CheckPredicate, 54, // Predicate_COND_ULT
/*51118*/         OPC_MoveParent,
/*51119*/         OPC_CheckPredicate, 48, // Predicate_si_setcc_uniform
/*51121*/         OPC_CheckType, MVT::i1,
/*51123*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*51125*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LT_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LT_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*51133*/       /*Scope*/ 17, /*->51151*/
/*51134*/         OPC_CheckPredicate, 55, // Predicate_COND_ULE
/*51136*/         OPC_MoveParent,
/*51137*/         OPC_CheckPredicate, 48, // Predicate_si_setcc_uniform
/*51139*/         OPC_CheckType, MVT::i1,
/*51141*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*51143*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LE_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LE_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*51151*/       /*Scope*/ 13, /*->51165*/
/*51152*/         OPC_CheckPredicate, 56, // Predicate_COND_NULL
/*51154*/         OPC_MoveParent,
/*51155*/         OPC_CheckType, MVT::i1,
/*51157*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51165*/       /*Scope*/ 13, /*->51179*/
/*51166*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*51168*/         OPC_MoveParent,
/*51169*/         OPC_CheckType, MVT::i1,
/*51171*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51179*/       /*Scope*/ 13, /*->51193*/
/*51180*/         OPC_CheckPredicate, 39, // Predicate_COND_EQ
/*51182*/         OPC_MoveParent,
/*51183*/         OPC_CheckType, MVT::i1,
/*51185*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51193*/       /*Scope*/ 13, /*->51207*/
/*51194*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*51196*/         OPC_MoveParent,
/*51197*/         OPC_CheckType, MVT::i1,
/*51199*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51207*/       /*Scope*/ 13, /*->51221*/
/*51208*/         OPC_CheckPredicate, 41, // Predicate_COND_SGT
/*51210*/         OPC_MoveParent,
/*51211*/         OPC_CheckType, MVT::i1,
/*51213*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51221*/       /*Scope*/ 13, /*->51235*/
/*51222*/         OPC_CheckPredicate, 49, // Predicate_COND_NE
/*51224*/         OPC_MoveParent,
/*51225*/         OPC_CheckType, MVT::i1,
/*51227*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51235*/       /*Scope*/ 13, /*->51249*/
/*51236*/         OPC_CheckPredicate, 40, // Predicate_COND_SGE
/*51238*/         OPC_MoveParent,
/*51239*/         OPC_CheckType, MVT::i1,
/*51241*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51249*/       /*Scope*/ 97, /*->51347*/
/*51250*/         OPC_CheckPredicate, 56, // Predicate_COND_NULL
/*51252*/         OPC_MoveParent,
/*51253*/         OPC_CheckType, MVT::i1,
/*51255*/         OPC_Scope, 8, /*->51265*/ // 10 children in Scope
/*51257*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51265*/         /*Scope*/ 8, /*->51274*/
/*51266*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51274*/         /*Scope*/ 8, /*->51283*/
/*51275*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51283*/         /*Scope*/ 8, /*->51292*/
/*51284*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51292*/         /*Scope*/ 8, /*->51301*/
/*51293*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51301*/         /*Scope*/ 8, /*->51310*/
/*51302*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51310*/         /*Scope*/ 8, /*->51319*/
/*51311*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51319*/         /*Scope*/ 8, /*->51328*/
/*51320*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51328*/         /*Scope*/ 8, /*->51337*/
/*51329*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51337*/         /*Scope*/ 8, /*->51346*/
/*51338*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51346*/         0, /*End of Scope*/
/*51347*/       /*Scope*/ 13, /*->51361*/
/*51348*/         OPC_CheckPredicate, 54, // Predicate_COND_ULT
/*51350*/         OPC_MoveParent,
/*51351*/         OPC_CheckType, MVT::i1,
/*51353*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51361*/       /*Scope*/ 13, /*->51375*/
/*51362*/         OPC_CheckPredicate, 39, // Predicate_COND_EQ
/*51364*/         OPC_MoveParent,
/*51365*/         OPC_CheckType, MVT::i1,
/*51367*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51375*/       /*Scope*/ 13, /*->51389*/
/*51376*/         OPC_CheckPredicate, 55, // Predicate_COND_ULE
/*51378*/         OPC_MoveParent,
/*51379*/         OPC_CheckType, MVT::i1,
/*51381*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51389*/       /*Scope*/ 13, /*->51403*/
/*51390*/         OPC_CheckPredicate, 52, // Predicate_COND_UGT
/*51392*/         OPC_MoveParent,
/*51393*/         OPC_CheckType, MVT::i1,
/*51395*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51403*/       /*Scope*/ 13, /*->51417*/
/*51404*/         OPC_CheckPredicate, 49, // Predicate_COND_NE
/*51406*/         OPC_MoveParent,
/*51407*/         OPC_CheckType, MVT::i1,
/*51409*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51417*/       /*Scope*/ 13, /*->51431*/
/*51418*/         OPC_CheckPredicate, 53, // Predicate_COND_UGE
/*51420*/         OPC_MoveParent,
/*51421*/         OPC_CheckType, MVT::i1,
/*51423*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51431*/       /*Scope*/ 88, /*->51520*/
/*51432*/         OPC_CheckPredicate, 56, // Predicate_COND_NULL
/*51434*/         OPC_MoveParent,
/*51435*/         OPC_CheckType, MVT::i1,
/*51437*/         OPC_Scope, 8, /*->51447*/ // 9 children in Scope
/*51439*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51447*/         /*Scope*/ 8, /*->51456*/
/*51448*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51456*/         /*Scope*/ 8, /*->51465*/
/*51457*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51465*/         /*Scope*/ 8, /*->51474*/
/*51466*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51474*/         /*Scope*/ 8, /*->51483*/
/*51475*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51483*/         /*Scope*/ 8, /*->51492*/
/*51484*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51492*/         /*Scope*/ 8, /*->51501*/
/*51493*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51501*/         /*Scope*/ 8, /*->51510*/
/*51502*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51510*/         /*Scope*/ 8, /*->51519*/
/*51511*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51519*/         0, /*End of Scope*/
/*51520*/       0, /*End of Scope*/
/*51521*/     /*Scope*/ 125|128,7/*1021*/, /*->52544*/
/*51523*/       OPC_CheckChild0Type, MVT::f32,
/*51525*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*51526*/       OPC_MoveChild2,
/*51527*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*51530*/       OPC_Scope, 23, /*->51555*/ // 16 children in Scope
/*51532*/         OPC_CheckPredicate, 56, // Predicate_COND_NULL
/*51534*/         OPC_MoveParent,
/*51535*/         OPC_CheckType, MVT::i1,
/*51537*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51540*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51543*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51555*/       /*Scope*/ 23, /*->51579*/
/*51556*/         OPC_CheckPredicate, 57, // Predicate_COND_OLT
/*51558*/         OPC_MoveParent,
/*51559*/         OPC_CheckType, MVT::i1,
/*51561*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51564*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51567*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51579*/       /*Scope*/ 23, /*->51603*/
/*51580*/         OPC_CheckPredicate, 33, // Predicate_COND_OEQ
/*51582*/         OPC_MoveParent,
/*51583*/         OPC_CheckType, MVT::i1,
/*51585*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51588*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51591*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51603*/       /*Scope*/ 23, /*->51627*/
/*51604*/         OPC_CheckPredicate, 58, // Predicate_COND_OLE
/*51606*/         OPC_MoveParent,
/*51607*/         OPC_CheckType, MVT::i1,
/*51609*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51612*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51615*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51627*/       /*Scope*/ 23, /*->51651*/
/*51628*/         OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*51630*/         OPC_MoveParent,
/*51631*/         OPC_CheckType, MVT::i1,
/*51633*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51636*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51639*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51651*/       /*Scope*/ 23, /*->51675*/
/*51652*/         OPC_CheckPredicate, 59, // Predicate_COND_ONE
/*51654*/         OPC_MoveParent,
/*51655*/         OPC_CheckType, MVT::i1,
/*51657*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51660*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51663*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51675*/       /*Scope*/ 23, /*->51699*/
/*51676*/         OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*51678*/         OPC_MoveParent,
/*51679*/         OPC_CheckType, MVT::i1,
/*51681*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51684*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51687*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51699*/       /*Scope*/ 23, /*->51723*/
/*51700*/         OPC_CheckPredicate, 60, // Predicate_COND_O
/*51702*/         OPC_MoveParent,
/*51703*/         OPC_CheckType, MVT::i1,
/*51705*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51708*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51711*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51723*/       /*Scope*/ 23, /*->51747*/
/*51724*/         OPC_CheckPredicate, 61, // Predicate_COND_UO
/*51726*/         OPC_MoveParent,
/*51727*/         OPC_CheckType, MVT::i1,
/*51729*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51732*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51735*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51747*/       /*Scope*/ 23, /*->51771*/
/*51748*/         OPC_CheckPredicate, 54, // Predicate_COND_ULT
/*51750*/         OPC_MoveParent,
/*51751*/         OPC_CheckType, MVT::i1,
/*51753*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51756*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51759*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51771*/       /*Scope*/ 23, /*->51795*/
/*51772*/         OPC_CheckPredicate, 62, // Predicate_COND_UEQ
/*51774*/         OPC_MoveParent,
/*51775*/         OPC_CheckType, MVT::i1,
/*51777*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51780*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51783*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51795*/       /*Scope*/ 23, /*->51819*/
/*51796*/         OPC_CheckPredicate, 55, // Predicate_COND_ULE
/*51798*/         OPC_MoveParent,
/*51799*/         OPC_CheckType, MVT::i1,
/*51801*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51804*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51807*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51819*/       /*Scope*/ 23, /*->51843*/
/*51820*/         OPC_CheckPredicate, 52, // Predicate_COND_UGT
/*51822*/         OPC_MoveParent,
/*51823*/         OPC_CheckType, MVT::i1,
/*51825*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51828*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51831*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51843*/       /*Scope*/ 23, /*->51867*/
/*51844*/         OPC_CheckPredicate, 63, // Predicate_COND_UNE
/*51846*/         OPC_MoveParent,
/*51847*/         OPC_CheckType, MVT::i1,
/*51849*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51852*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51855*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51867*/       /*Scope*/ 23, /*->51891*/
/*51868*/         OPC_CheckPredicate, 53, // Predicate_COND_UGE
/*51870*/         OPC_MoveParent,
/*51871*/         OPC_CheckType, MVT::i1,
/*51873*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51876*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51879*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51891*/       /*Scope*/ 10|128,5/*650*/, /*->52543*/
/*51893*/         OPC_CheckPredicate, 56, // Predicate_COND_NULL
/*51895*/         OPC_MoveParent,
/*51896*/         OPC_CheckType, MVT::i1,
/*51898*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51901*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51904*/         OPC_Scope, 12, /*->51918*/ // 49 children in Scope
/*51906*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51918*/         /*Scope*/ 12, /*->51931*/
/*51919*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51931*/         /*Scope*/ 12, /*->51944*/
/*51932*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51944*/         /*Scope*/ 12, /*->51957*/
/*51945*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51957*/         /*Scope*/ 12, /*->51970*/
/*51958*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51970*/         /*Scope*/ 12, /*->51983*/
/*51971*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51983*/         /*Scope*/ 12, /*->51996*/
/*51984*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51996*/         /*Scope*/ 12, /*->52009*/
/*51997*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52009*/         /*Scope*/ 12, /*->52022*/
/*52010*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52022*/         /*Scope*/ 12, /*->52035*/
/*52023*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52035*/         /*Scope*/ 12, /*->52048*/
/*52036*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52048*/         /*Scope*/ 12, /*->52061*/
/*52049*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52061*/         /*Scope*/ 12, /*->52074*/
/*52062*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52074*/         /*Scope*/ 12, /*->52087*/
/*52075*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52087*/         /*Scope*/ 12, /*->52100*/
/*52088*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52100*/         /*Scope*/ 12, /*->52113*/
/*52101*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52113*/         /*Scope*/ 12, /*->52126*/
/*52114*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52126*/         /*Scope*/ 12, /*->52139*/
/*52127*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_F_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52139*/         /*Scope*/ 12, /*->52152*/
/*52140*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52152*/         /*Scope*/ 12, /*->52165*/
/*52153*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52165*/         /*Scope*/ 12, /*->52178*/
/*52166*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52178*/         /*Scope*/ 12, /*->52191*/
/*52179*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52191*/         /*Scope*/ 12, /*->52204*/
/*52192*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52204*/         /*Scope*/ 12, /*->52217*/
/*52205*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52217*/         /*Scope*/ 12, /*->52230*/
/*52218*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_O_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52230*/         /*Scope*/ 12, /*->52243*/
/*52231*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_U_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52243*/         /*Scope*/ 12, /*->52256*/
/*52244*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52256*/         /*Scope*/ 12, /*->52269*/
/*52257*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52269*/         /*Scope*/ 12, /*->52282*/
/*52270*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52282*/         /*Scope*/ 12, /*->52295*/
/*52283*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52295*/         /*Scope*/ 12, /*->52308*/
/*52296*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52308*/         /*Scope*/ 12, /*->52321*/
/*52309*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52321*/         /*Scope*/ 12, /*->52334*/
/*52322*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52334*/         /*Scope*/ 12, /*->52347*/
/*52335*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_F_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52347*/         /*Scope*/ 12, /*->52360*/
/*52348*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52360*/         /*Scope*/ 12, /*->52373*/
/*52361*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52373*/         /*Scope*/ 12, /*->52386*/
/*52374*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52386*/         /*Scope*/ 12, /*->52399*/
/*52387*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52399*/         /*Scope*/ 12, /*->52412*/
/*52400*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52412*/         /*Scope*/ 12, /*->52425*/
/*52413*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52425*/         /*Scope*/ 12, /*->52438*/
/*52426*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_O_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52438*/         /*Scope*/ 12, /*->52451*/
/*52439*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_U_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52451*/         /*Scope*/ 12, /*->52464*/
/*52452*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52464*/         /*Scope*/ 12, /*->52477*/
/*52465*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52477*/         /*Scope*/ 12, /*->52490*/
/*52478*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52490*/         /*Scope*/ 12, /*->52503*/
/*52491*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52503*/         /*Scope*/ 12, /*->52516*/
/*52504*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52516*/         /*Scope*/ 12, /*->52529*/
/*52517*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52529*/         /*Scope*/ 12, /*->52542*/
/*52530*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52542*/         0, /*End of Scope*/
/*52543*/       0, /*End of Scope*/
/*52544*/     /*Scope*/ 125|128,7/*1021*/, /*->53567*/
/*52546*/       OPC_CheckChild0Type, MVT::f64,
/*52548*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*52549*/       OPC_MoveChild2,
/*52550*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*52553*/       OPC_Scope, 23, /*->52578*/ // 16 children in Scope
/*52555*/         OPC_CheckPredicate, 56, // Predicate_COND_NULL
/*52557*/         OPC_MoveParent,
/*52558*/         OPC_CheckType, MVT::i1,
/*52560*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52563*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52566*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52578*/       /*Scope*/ 23, /*->52602*/
/*52579*/         OPC_CheckPredicate, 57, // Predicate_COND_OLT
/*52581*/         OPC_MoveParent,
/*52582*/         OPC_CheckType, MVT::i1,
/*52584*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52587*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52590*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52602*/       /*Scope*/ 23, /*->52626*/
/*52603*/         OPC_CheckPredicate, 33, // Predicate_COND_OEQ
/*52605*/         OPC_MoveParent,
/*52606*/         OPC_CheckType, MVT::i1,
/*52608*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52611*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52614*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52626*/       /*Scope*/ 23, /*->52650*/
/*52627*/         OPC_CheckPredicate, 58, // Predicate_COND_OLE
/*52629*/         OPC_MoveParent,
/*52630*/         OPC_CheckType, MVT::i1,
/*52632*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52635*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52638*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52650*/       /*Scope*/ 23, /*->52674*/
/*52651*/         OPC_CheckPredicate, 34, // Predicate_COND_OGT
/*52653*/         OPC_MoveParent,
/*52654*/         OPC_CheckType, MVT::i1,
/*52656*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52659*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52662*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52674*/       /*Scope*/ 23, /*->52698*/
/*52675*/         OPC_CheckPredicate, 59, // Predicate_COND_ONE
/*52677*/         OPC_MoveParent,
/*52678*/         OPC_CheckType, MVT::i1,
/*52680*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52683*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52686*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52698*/       /*Scope*/ 23, /*->52722*/
/*52699*/         OPC_CheckPredicate, 35, // Predicate_COND_OGE
/*52701*/         OPC_MoveParent,
/*52702*/         OPC_CheckType, MVT::i1,
/*52704*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52707*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52710*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52722*/       /*Scope*/ 23, /*->52746*/
/*52723*/         OPC_CheckPredicate, 60, // Predicate_COND_O
/*52725*/         OPC_MoveParent,
/*52726*/         OPC_CheckType, MVT::i1,
/*52728*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52731*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52734*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52746*/       /*Scope*/ 23, /*->52770*/
/*52747*/         OPC_CheckPredicate, 61, // Predicate_COND_UO
/*52749*/         OPC_MoveParent,
/*52750*/         OPC_CheckType, MVT::i1,
/*52752*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52755*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52758*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52770*/       /*Scope*/ 23, /*->52794*/
/*52771*/         OPC_CheckPredicate, 54, // Predicate_COND_ULT
/*52773*/         OPC_MoveParent,
/*52774*/         OPC_CheckType, MVT::i1,
/*52776*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52779*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52782*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52794*/       /*Scope*/ 23, /*->52818*/
/*52795*/         OPC_CheckPredicate, 62, // Predicate_COND_UEQ
/*52797*/         OPC_MoveParent,
/*52798*/         OPC_CheckType, MVT::i1,
/*52800*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52803*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52806*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52818*/       /*Scope*/ 23, /*->52842*/
/*52819*/         OPC_CheckPredicate, 55, // Predicate_COND_ULE
/*52821*/         OPC_MoveParent,
/*52822*/         OPC_CheckType, MVT::i1,
/*52824*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52827*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52830*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52842*/       /*Scope*/ 23, /*->52866*/
/*52843*/         OPC_CheckPredicate, 52, // Predicate_COND_UGT
/*52845*/         OPC_MoveParent,
/*52846*/         OPC_CheckType, MVT::i1,
/*52848*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52851*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52854*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52866*/       /*Scope*/ 23, /*->52890*/
/*52867*/         OPC_CheckPredicate, 63, // Predicate_COND_UNE
/*52869*/         OPC_MoveParent,
/*52870*/         OPC_CheckType, MVT::i1,
/*52872*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52875*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52878*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52890*/       /*Scope*/ 23, /*->52914*/
/*52891*/         OPC_CheckPredicate, 53, // Predicate_COND_UGE
/*52893*/         OPC_MoveParent,
/*52894*/         OPC_CheckType, MVT::i1,
/*52896*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52899*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52902*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52914*/       /*Scope*/ 10|128,5/*650*/, /*->53566*/
/*52916*/         OPC_CheckPredicate, 56, // Predicate_COND_NULL
/*52918*/         OPC_MoveParent,
/*52919*/         OPC_CheckType, MVT::i1,
/*52921*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*52924*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*52927*/         OPC_Scope, 12, /*->52941*/ // 49 children in Scope
/*52929*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52941*/         /*Scope*/ 12, /*->52954*/
/*52942*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52954*/         /*Scope*/ 12, /*->52967*/
/*52955*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52967*/         /*Scope*/ 12, /*->52980*/
/*52968*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52980*/         /*Scope*/ 12, /*->52993*/
/*52981*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*52993*/         /*Scope*/ 12, /*->53006*/
/*52994*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53006*/         /*Scope*/ 12, /*->53019*/
/*53007*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53019*/         /*Scope*/ 12, /*->53032*/
/*53020*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53032*/         /*Scope*/ 12, /*->53045*/
/*53033*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53045*/         /*Scope*/ 12, /*->53058*/
/*53046*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53058*/         /*Scope*/ 12, /*->53071*/
/*53059*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53071*/         /*Scope*/ 12, /*->53084*/
/*53072*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53084*/         /*Scope*/ 12, /*->53097*/
/*53085*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53097*/         /*Scope*/ 12, /*->53110*/
/*53098*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53110*/         /*Scope*/ 12, /*->53123*/
/*53111*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53123*/         /*Scope*/ 12, /*->53136*/
/*53124*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53136*/         /*Scope*/ 12, /*->53149*/
/*53137*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53149*/         /*Scope*/ 12, /*->53162*/
/*53150*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_F_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53162*/         /*Scope*/ 12, /*->53175*/
/*53163*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53175*/         /*Scope*/ 12, /*->53188*/
/*53176*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_EQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53188*/         /*Scope*/ 12, /*->53201*/
/*53189*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53201*/         /*Scope*/ 12, /*->53214*/
/*53202*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53214*/         /*Scope*/ 12, /*->53227*/
/*53215*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53227*/         /*Scope*/ 12, /*->53240*/
/*53228*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53240*/         /*Scope*/ 12, /*->53253*/
/*53241*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_O_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53253*/         /*Scope*/ 12, /*->53266*/
/*53254*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_U_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53266*/         /*Scope*/ 12, /*->53279*/
/*53267*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53279*/         /*Scope*/ 12, /*->53292*/
/*53280*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53292*/         /*Scope*/ 12, /*->53305*/
/*53293*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53305*/         /*Scope*/ 12, /*->53318*/
/*53306*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53318*/         /*Scope*/ 12, /*->53331*/
/*53319*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53331*/         /*Scope*/ 12, /*->53344*/
/*53332*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53344*/         /*Scope*/ 12, /*->53357*/
/*53345*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53357*/         /*Scope*/ 12, /*->53370*/
/*53358*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_F_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53370*/         /*Scope*/ 12, /*->53383*/
/*53371*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53383*/         /*Scope*/ 12, /*->53396*/
/*53384*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53396*/         /*Scope*/ 12, /*->53409*/
/*53397*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53409*/         /*Scope*/ 12, /*->53422*/
/*53410*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53422*/         /*Scope*/ 12, /*->53435*/
/*53423*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53435*/         /*Scope*/ 12, /*->53448*/
/*53436*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53448*/         /*Scope*/ 12, /*->53461*/
/*53449*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_O_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53461*/         /*Scope*/ 12, /*->53474*/
/*53462*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_U_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53474*/         /*Scope*/ 12, /*->53487*/
/*53475*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53487*/         /*Scope*/ 12, /*->53500*/
/*53488*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53500*/         /*Scope*/ 12, /*->53513*/
/*53501*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53513*/         /*Scope*/ 12, /*->53526*/
/*53514*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53526*/         /*Scope*/ 12, /*->53539*/
/*53527*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53539*/         /*Scope*/ 12, /*->53552*/
/*53540*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53552*/         /*Scope*/ 12, /*->53565*/
/*53553*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53565*/         0, /*End of Scope*/
/*53566*/       0, /*End of Scope*/
/*53567*/     /*Scope*/ 122|128,2/*378*/, /*->53947*/
/*53569*/       OPC_CheckChild0Type, MVT::i64,
/*53571*/       OPC_RecordChild1, // #1 = $src1
/*53572*/       OPC_MoveChild2,
/*53573*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*53576*/       OPC_Scope, 13, /*->53591*/ // 15 children in Scope
/*53578*/         OPC_CheckPredicate, 56, // Predicate_COND_NULL
/*53580*/         OPC_MoveParent,
/*53581*/         OPC_CheckType, MVT::i1,
/*53583*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53591*/       /*Scope*/ 13, /*->53605*/
/*53592*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*53594*/         OPC_MoveParent,
/*53595*/         OPC_CheckType, MVT::i1,
/*53597*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53605*/       /*Scope*/ 13, /*->53619*/
/*53606*/         OPC_CheckPredicate, 39, // Predicate_COND_EQ
/*53608*/         OPC_MoveParent,
/*53609*/         OPC_CheckType, MVT::i1,
/*53611*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53619*/       /*Scope*/ 13, /*->53633*/
/*53620*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*53622*/         OPC_MoveParent,
/*53623*/         OPC_CheckType, MVT::i1,
/*53625*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53633*/       /*Scope*/ 13, /*->53647*/
/*53634*/         OPC_CheckPredicate, 41, // Predicate_COND_SGT
/*53636*/         OPC_MoveParent,
/*53637*/         OPC_CheckType, MVT::i1,
/*53639*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53647*/       /*Scope*/ 13, /*->53661*/
/*53648*/         OPC_CheckPredicate, 49, // Predicate_COND_NE
/*53650*/         OPC_MoveParent,
/*53651*/         OPC_CheckType, MVT::i1,
/*53653*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53661*/       /*Scope*/ 13, /*->53675*/
/*53662*/         OPC_CheckPredicate, 40, // Predicate_COND_SGE
/*53664*/         OPC_MoveParent,
/*53665*/         OPC_CheckType, MVT::i1,
/*53667*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53675*/       /*Scope*/ 97, /*->53773*/
/*53676*/         OPC_CheckPredicate, 56, // Predicate_COND_NULL
/*53678*/         OPC_MoveParent,
/*53679*/         OPC_CheckType, MVT::i1,
/*53681*/         OPC_Scope, 8, /*->53691*/ // 10 children in Scope
/*53683*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53691*/         /*Scope*/ 8, /*->53700*/
/*53692*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53700*/         /*Scope*/ 8, /*->53709*/
/*53701*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53709*/         /*Scope*/ 8, /*->53718*/
/*53710*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53718*/         /*Scope*/ 8, /*->53727*/
/*53719*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53727*/         /*Scope*/ 8, /*->53736*/
/*53728*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53736*/         /*Scope*/ 8, /*->53745*/
/*53737*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53745*/         /*Scope*/ 8, /*->53754*/
/*53746*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53754*/         /*Scope*/ 8, /*->53763*/
/*53755*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53763*/         /*Scope*/ 8, /*->53772*/
/*53764*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53772*/         0, /*End of Scope*/
/*53773*/       /*Scope*/ 13, /*->53787*/
/*53774*/         OPC_CheckPredicate, 54, // Predicate_COND_ULT
/*53776*/         OPC_MoveParent,
/*53777*/         OPC_CheckType, MVT::i1,
/*53779*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53787*/       /*Scope*/ 13, /*->53801*/
/*53788*/         OPC_CheckPredicate, 39, // Predicate_COND_EQ
/*53790*/         OPC_MoveParent,
/*53791*/         OPC_CheckType, MVT::i1,
/*53793*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53801*/       /*Scope*/ 13, /*->53815*/
/*53802*/         OPC_CheckPredicate, 55, // Predicate_COND_ULE
/*53804*/         OPC_MoveParent,
/*53805*/         OPC_CheckType, MVT::i1,
/*53807*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53815*/       /*Scope*/ 13, /*->53829*/
/*53816*/         OPC_CheckPredicate, 52, // Predicate_COND_UGT
/*53818*/         OPC_MoveParent,
/*53819*/         OPC_CheckType, MVT::i1,
/*53821*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53829*/       /*Scope*/ 13, /*->53843*/
/*53830*/         OPC_CheckPredicate, 49, // Predicate_COND_NE
/*53832*/         OPC_MoveParent,
/*53833*/         OPC_CheckType, MVT::i1,
/*53835*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53843*/       /*Scope*/ 13, /*->53857*/
/*53844*/         OPC_CheckPredicate, 53, // Predicate_COND_UGE
/*53846*/         OPC_MoveParent,
/*53847*/         OPC_CheckType, MVT::i1,
/*53849*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53857*/       /*Scope*/ 88, /*->53946*/
/*53858*/         OPC_CheckPredicate, 56, // Predicate_COND_NULL
/*53860*/         OPC_MoveParent,
/*53861*/         OPC_CheckType, MVT::i1,
/*53863*/         OPC_Scope, 8, /*->53873*/ // 9 children in Scope
/*53865*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53873*/         /*Scope*/ 8, /*->53882*/
/*53874*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53882*/         /*Scope*/ 8, /*->53891*/
/*53883*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53891*/         /*Scope*/ 8, /*->53900*/
/*53892*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53900*/         /*Scope*/ 8, /*->53909*/
/*53901*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53909*/         /*Scope*/ 8, /*->53918*/
/*53910*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53918*/         /*Scope*/ 8, /*->53927*/
/*53919*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53927*/         /*Scope*/ 8, /*->53936*/
/*53928*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53936*/         /*Scope*/ 8, /*->53945*/
/*53937*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*53945*/         0, /*End of Scope*/
/*53946*/       0, /*End of Scope*/
/*53947*/     0, /*End of Scope*/
/*53948*/   /*SwitchOpcode*/ 26, TARGET_VAL(ISD::BRCOND),// ->53977
/*53951*/     OPC_RecordNode, // #0 = 'brcond' chained node
/*53952*/     OPC_RecordChild1, // #1 = physreg input SCC
/*53953*/     OPC_CheckChild1Type, MVT::i1,
/*53955*/     OPC_RecordChild2, // #2 = $simm16
/*53956*/     OPC_MoveChild2,
/*53957*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*53960*/     OPC_MoveParent,
/*53961*/     OPC_CheckPredicate, 64, // Predicate_si_uniform_br
/*53963*/     OPC_CheckPredicate, 65, // Predicate_si_uniform_br_scc
/*53965*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*53967*/     OPC_EmitMergeInputChains1_0,
/*53968*/     OPC_EmitCopyToReg, 1, AMDGPU::SCC,
/*53971*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_CBRANCH_SCC1), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (brcond SCC:i1, (bb:Other):$simm16)<<P:Predicate_si_uniform_br>><<P:Predicate_si_uniform_br_scc>> - Complexity = 4
              // Dst: (S_CBRANCH_SCC1 (bb:Other):$simm16)
/*53977*/   /*SwitchOpcode*/ 77, TARGET_VAL(ISD::Constant),// ->54057
/*53980*/     OPC_RecordNode, // #0 = $imm
/*53981*/     OPC_SwitchType /*3 cases */, 43, MVT::i32,// ->54027
/*53984*/       OPC_Scope, 13, /*->53999*/ // 2 children in Scope
/*53986*/         OPC_CheckPredicate, 66, // Predicate_anonymous_1643
/*53988*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*53990*/         OPC_EmitConvertToTarget, 0,
/*53992*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_anonymous_1643>>:$imm - Complexity = 4
                  // Dst: (S_MOV_B32:i32 (imm:i32):$imm)
/*53999*/       /*Scope*/ 26, /*->54026*/
/*54000*/         OPC_Scope, 11, /*->54013*/ // 2 children in Scope
/*54002*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54004*/           OPC_EmitConvertToTarget, 0,
/*54006*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$imm - Complexity = 3
                    // Dst: (V_MOV_B32_e32:i32 (imm:i32):$imm)
/*54013*/         /*Scope*/ 11, /*->54025*/
/*54014*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*54016*/           OPC_EmitConvertToTarget, 0,
/*54018*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$val - Complexity = 3
                    // Dst: (MOV_IMM_I32:i32 (imm:i32):$val)
/*54025*/         0, /*End of Scope*/
/*54026*/       0, /*End of Scope*/
/*54027*/     /*SwitchType*/ 13, MVT::i64,// ->54042
/*54029*/       OPC_CheckPredicate, 67, // Predicate_anonymous_1649
/*54031*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54033*/       OPC_EmitConvertToTarget, 0,
/*54035*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_anonymous_1649>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:i64 (imm:i64)<<P:Predicate_anonymous_1650>>:$imm)
/*54042*/     /*SwitchType*/ 12, MVT::i1,// ->54056
/*54044*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54046*/       OPC_EmitNodeXForm, 5, 0, // as_i64imm
/*54049*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::i1, 1/*#Ops*/, 1, 
                // Src: (imm:i1):$imm - Complexity = 3
                // Dst: (S_MOV_B64:i1 (as_i64imm:i64 ?:i1:$imm))
/*54056*/     0, // EndSwitchType
/*54057*/   /*SwitchOpcode*/ 83|128,2/*339*/, TARGET_VAL(ISD::BITCAST),// ->54400
/*54061*/     OPC_RecordChild0, // #0 = $src0
/*54062*/     OPC_Scope, 25, /*->54089*/ // 14 children in Scope
/*54064*/       OPC_CheckChild0Type, MVT::f32,
/*54066*/       OPC_CheckType, MVT::i32,
/*54068*/       OPC_Scope, 5, /*->54075*/ // 2 children in Scope
/*54070*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*54072*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:i32:$src0
/*54075*/       /*Scope*/ 12, /*->54088*/
/*54076*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54078*/         OPC_Scope, 3, /*->54083*/ // 2 children in Scope
/*54080*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 VGPR_32:f32:$src0) - Complexity = 3
                    // Dst: VGPR_32:i32:$src0
/*54083*/         /*Scope*/ 3, /*->54087*/
/*54084*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 SReg_32:f32:$src0) - Complexity = 3
                    // Dst: SReg_32:i32:$src0
/*54087*/         0, /*End of Scope*/
/*54088*/       0, /*End of Scope*/
/*54089*/     /*Scope*/ 25, /*->54115*/
/*54090*/       OPC_CheckChild0Type, MVT::f64,
/*54092*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->54100
/*54095*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54097*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*54100*/       /*SwitchType*/ 5, MVT::v2i32,// ->54107
/*54102*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54104*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*54107*/       /*SwitchType*/ 5, MVT::v2f32,// ->54114
/*54109*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54111*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*54114*/       0, // EndSwitchType
/*54115*/     /*Scope*/ 34, /*->54150*/
/*54116*/       OPC_CheckChild0Type, MVT::v2i32,
/*54118*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->54126
/*54121*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54123*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*54126*/       /*SwitchType*/ 5, MVT::f64,// ->54133
/*54128*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54130*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*54133*/       /*SwitchType*/ 14, MVT::v2f32,// ->54149
/*54135*/         OPC_Scope, 5, /*->54142*/ // 2 children in Scope
/*54137*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*54139*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 R600_Reg64:v2i32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2f32:$src0
/*54142*/         /*Scope*/ 5, /*->54148*/
/*54143*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54145*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 VReg_64:v2i32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2f32:$src0
/*54148*/         0, /*End of Scope*/
/*54149*/       0, // EndSwitchType
/*54150*/     /*Scope*/ 34, /*->54185*/
/*54151*/       OPC_CheckChild0Type, MVT::v2f32,
/*54153*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->54161
/*54156*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54158*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*54161*/       /*SwitchType*/ 5, MVT::f64,// ->54168
/*54163*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54165*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*54168*/       /*SwitchType*/ 14, MVT::v2i32,// ->54184
/*54170*/         OPC_Scope, 5, /*->54177*/ // 2 children in Scope
/*54172*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*54174*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 R600_Reg64:v2f32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2i32:$src0
/*54177*/         /*Scope*/ 5, /*->54183*/
/*54178*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54180*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 VReg_64:v2f32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2i32:$src0
/*54183*/         0, /*End of Scope*/
/*54184*/       0, // EndSwitchType
/*54185*/     /*Scope*/ 25, /*->54211*/
/*54186*/       OPC_CheckChild0Type, MVT::i32,
/*54188*/       OPC_CheckType, MVT::f32,
/*54190*/       OPC_Scope, 5, /*->54197*/ // 2 children in Scope
/*54192*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*54194*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:f32:$src0
/*54197*/       /*Scope*/ 12, /*->54210*/
/*54198*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54200*/         OPC_Scope, 3, /*->54205*/ // 2 children in Scope
/*54202*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 VGPR_32:i32:$src0) - Complexity = 3
                    // Dst: VGPR_32:f32:$src0
/*54205*/         /*Scope*/ 3, /*->54209*/
/*54206*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 SReg_32:i32:$src0) - Complexity = 3
                    // Dst: SReg_32:f32:$src0
/*54209*/         0, /*End of Scope*/
/*54210*/       0, /*End of Scope*/
/*54211*/     /*Scope*/ 25, /*->54237*/
/*54212*/       OPC_CheckChild0Type, MVT::i64,
/*54214*/       OPC_SwitchType /*3 cases */, 5, MVT::f64,// ->54222
/*54217*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54219*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*54222*/       /*SwitchType*/ 5, MVT::v2i32,// ->54229
/*54224*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54226*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*54229*/       /*SwitchType*/ 5, MVT::v2f32,// ->54236
/*54231*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54233*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*54236*/       0, // EndSwitchType
/*54237*/     /*Scope*/ 27, /*->54265*/
/*54238*/       OPC_CheckChild0Type, MVT::v4f32,
/*54240*/       OPC_SwitchType /*2 cases */, 14, MVT::v4i32,// ->54257
/*54243*/         OPC_Scope, 5, /*->54250*/ // 2 children in Scope
/*54245*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*54247*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 R600_Reg128:v4f32:$src0) - Complexity = 3
                    // Dst: R600_Reg128:v4i32:$src0
/*54250*/         /*Scope*/ 5, /*->54256*/
/*54251*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54253*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 VReg_128:v4f32:$src0) - Complexity = 3
                    // Dst: VReg_128:v4i32:$src0
/*54256*/         0, /*End of Scope*/
/*54257*/       /*SwitchType*/ 5, MVT::v2f64,// ->54264
/*54259*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54261*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v4f32:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*54264*/       0, // EndSwitchType
/*54265*/     /*Scope*/ 34, /*->54300*/
/*54266*/       OPC_CheckChild0Type, MVT::v4i32,
/*54268*/       OPC_SwitchType /*3 cases */, 5, MVT::v2i64,// ->54276
/*54271*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54273*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 SReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: SReg_128:v2i64:$src0
/*54276*/       /*SwitchType*/ 14, MVT::v4f32,// ->54292
/*54278*/         OPC_Scope, 5, /*->54285*/ // 2 children in Scope
/*54280*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*54282*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 R600_Reg128:v4i32:$src0) - Complexity = 3
                    // Dst: R600_Reg128:v4f32:$src0
/*54285*/         /*Scope*/ 5, /*->54291*/
/*54286*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54288*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 VReg_128:v4i32:$src0) - Complexity = 3
                    // Dst: VReg_128:v4f32:$src0
/*54291*/         0, /*End of Scope*/
/*54292*/       /*SwitchType*/ 5, MVT::v2f64,// ->54299
/*54294*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54296*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*54299*/       0, // EndSwitchType
/*54300*/     /*Scope*/ 18, /*->54319*/
/*54301*/       OPC_CheckChild0Type, MVT::v2i64,
/*54303*/       OPC_SwitchType /*2 cases */, 5, MVT::v4i32,// ->54311
/*54306*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54308*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 SReg_128:v2i64:$src0) - Complexity = 3
                  // Dst: SReg_128:v4i32:$src0
/*54311*/       /*SwitchType*/ 5, MVT::v2f64,// ->54318
/*54313*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54315*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v2i64:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*54318*/       0, // EndSwitchType
/*54319*/     /*Scope*/ 25, /*->54345*/
/*54320*/       OPC_CheckChild0Type, MVT::v2f64,
/*54322*/       OPC_SwitchType /*3 cases */, 5, MVT::v4i32,// ->54330
/*54325*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54327*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v4i32:$src0
/*54330*/       /*SwitchType*/ 5, MVT::v2i64,// ->54337
/*54332*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54334*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v2i64:$src0
/*54337*/       /*SwitchType*/ 5, MVT::v4f32,// ->54344
/*54339*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54341*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v4f32:$src0
/*54344*/       0, // EndSwitchType
/*54345*/     /*Scope*/ 16, /*->54362*/
/*54346*/       OPC_CheckChild0Type, MVT::v8f32,
/*54348*/       OPC_CheckType, MVT::v8i32,
/*54350*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54352*/       OPC_Scope, 3, /*->54357*/ // 2 children in Scope
/*54354*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*54357*/       /*Scope*/ 3, /*->54361*/
/*54358*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*54361*/       0, /*End of Scope*/
/*54362*/     /*Scope*/ 9, /*->54372*/
/*54363*/       OPC_CheckChild0Type, MVT::v16f32,
/*54365*/       OPC_CheckType, MVT::v16i32,
/*54367*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54369*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i32 VReg_512:v16f32:$src0) - Complexity = 3
                // Dst: VReg_512:v16i32:$src0
/*54372*/     /*Scope*/ 16, /*->54389*/
/*54373*/       OPC_CheckChild0Type, MVT::v8i32,
/*54375*/       OPC_CheckType, MVT::v8f32,
/*54377*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54379*/       OPC_Scope, 3, /*->54384*/ // 2 children in Scope
/*54381*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8f32 SReg_256:v8i32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8f32:$src0
/*54384*/       /*Scope*/ 3, /*->54388*/
/*54385*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8f32 VReg_256:v8i32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8f32:$src0
/*54388*/       0, /*End of Scope*/
/*54389*/     /*Scope*/ 9, /*->54399*/
/*54390*/       OPC_CheckChild0Type, MVT::v16i32,
/*54392*/       OPC_CheckType, MVT::v16f32,
/*54394*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54396*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16f32 VReg_512:v16i32:$src0) - Complexity = 3
                // Dst: VReg_512:v16f32:$src0
/*54399*/     0, /*End of Scope*/
/*54400*/   /*SwitchOpcode*/ 8, TARGET_VAL(AMDGPUISD::DWORDADDR),// ->54411
/*54403*/     OPC_RecordChild0, // #0 = $addr
/*54404*/     OPC_CheckType, MVT::i32,
/*54406*/     OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*54408*/     OPC_CompleteMatch, 1, 0, 
              // Src: (AMDGPUdwordaddr:i32 R600_Reg32:i32:$addr) - Complexity = 3
              // Dst: R600_Reg32:i32:$addr
/*54411*/   /*SwitchOpcode*/ 119, TARGET_VAL(ISD::SUB),// ->54533
/*54414*/     OPC_RecordChild0, // #0 = $src0
/*54415*/     OPC_RecordChild1, // #1 = $src1
/*54416*/     OPC_CheckType, MVT::i32,
/*54418*/     OPC_Scope, 100, /*->54520*/ // 2 children in Scope
/*54420*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*54422*/       OPC_EmitInteger, MVT::i32, 0, 
/*54425*/       OPC_EmitInteger, MVT::i32, 0, 
/*54428*/       OPC_EmitInteger, MVT::i32, 1, 
/*54431*/       OPC_EmitInteger, MVT::i32, 0, 
/*54434*/       OPC_EmitInteger, MVT::i32, 0, 
/*54437*/       OPC_EmitInteger, MVT::i32, 0, 
/*54440*/       OPC_EmitInteger, MVT::i32, 0, 
/*54443*/       OPC_EmitInteger, MVT::i32, 0, 
/*54446*/       OPC_EmitInteger, MVT::i32, 0, 
/*54449*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54461*/       OPC_EmitInteger, MVT::i32, 0, 
/*54464*/       OPC_EmitInteger, MVT::i32, 0, 
/*54467*/       OPC_EmitInteger, MVT::i32, 0, 
/*54470*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54482*/       OPC_EmitInteger, MVT::i32, 1, 
/*54485*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54488*/       OPC_EmitInteger, MVT::i32, 0, 
/*54491*/       OPC_EmitInteger, MVT::i32, 0, 
/*54494*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SUB_INT), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (sub:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (SUB_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*54520*/     /*Scope*/ 11, /*->54532*/
/*54521*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54523*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                    MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (sub:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                // Dst: (S_SUB_I32:i32:i1 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*54532*/     0, /*End of Scope*/
/*54533*/   /*SwitchOpcode*/ 119, TARGET_VAL(ISD::SMIN),// ->54655
/*54536*/     OPC_RecordChild0, // #0 = $src0
/*54537*/     OPC_RecordChild1, // #1 = $src1
/*54538*/     OPC_CheckType, MVT::i32,
/*54540*/     OPC_Scope, 100, /*->54642*/ // 2 children in Scope
/*54542*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*54544*/       OPC_EmitInteger, MVT::i32, 0, 
/*54547*/       OPC_EmitInteger, MVT::i32, 0, 
/*54550*/       OPC_EmitInteger, MVT::i32, 1, 
/*54553*/       OPC_EmitInteger, MVT::i32, 0, 
/*54556*/       OPC_EmitInteger, MVT::i32, 0, 
/*54559*/       OPC_EmitInteger, MVT::i32, 0, 
/*54562*/       OPC_EmitInteger, MVT::i32, 0, 
/*54565*/       OPC_EmitInteger, MVT::i32, 0, 
/*54568*/       OPC_EmitInteger, MVT::i32, 0, 
/*54571*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54583*/       OPC_EmitInteger, MVT::i32, 0, 
/*54586*/       OPC_EmitInteger, MVT::i32, 0, 
/*54589*/       OPC_EmitInteger, MVT::i32, 0, 
/*54592*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54604*/       OPC_EmitInteger, MVT::i32, 1, 
/*54607*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54610*/       OPC_EmitInteger, MVT::i32, 0, 
/*54613*/       OPC_EmitInteger, MVT::i32, 0, 
/*54616*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_INT), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (smin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*54642*/     /*Scope*/ 11, /*->54654*/
/*54643*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54645*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MIN_I32), 0,
                    MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (smin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MIN_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*54654*/     0, /*End of Scope*/
/*54655*/   /*SwitchOpcode*/ 119, TARGET_VAL(ISD::UMIN),// ->54777
/*54658*/     OPC_RecordChild0, // #0 = $src0
/*54659*/     OPC_RecordChild1, // #1 = $src1
/*54660*/     OPC_CheckType, MVT::i32,
/*54662*/     OPC_Scope, 100, /*->54764*/ // 2 children in Scope
/*54664*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*54666*/       OPC_EmitInteger, MVT::i32, 0, 
/*54669*/       OPC_EmitInteger, MVT::i32, 0, 
/*54672*/       OPC_EmitInteger, MVT::i32, 1, 
/*54675*/       OPC_EmitInteger, MVT::i32, 0, 
/*54678*/       OPC_EmitInteger, MVT::i32, 0, 
/*54681*/       OPC_EmitInteger, MVT::i32, 0, 
/*54684*/       OPC_EmitInteger, MVT::i32, 0, 
/*54687*/       OPC_EmitInteger, MVT::i32, 0, 
/*54690*/       OPC_EmitInteger, MVT::i32, 0, 
/*54693*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54705*/       OPC_EmitInteger, MVT::i32, 0, 
/*54708*/       OPC_EmitInteger, MVT::i32, 0, 
/*54711*/       OPC_EmitInteger, MVT::i32, 0, 
/*54714*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54726*/       OPC_EmitInteger, MVT::i32, 1, 
/*54729*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54732*/       OPC_EmitInteger, MVT::i32, 0, 
/*54735*/       OPC_EmitInteger, MVT::i32, 0, 
/*54738*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_UINT), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (umin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*54764*/     /*Scope*/ 11, /*->54776*/
/*54765*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*54767*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MIN_U32), 0,
                    MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (umin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MIN_U32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*54776*/     0, /*End of Scope*/
/*54777*/   /*SwitchOpcode*/ 62|128,2/*318*/, TARGET_VAL(ISD::MULHS),// ->55099
/*54781*/     OPC_RecordChild0, // #0 = $src0
/*54782*/     OPC_RecordChild1, // #1 = $src1
/*54783*/     OPC_CheckType, MVT::i32,
/*54785*/     OPC_Scope, 100, /*->54887*/ // 4 children in Scope
/*54787*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*54789*/       OPC_EmitInteger, MVT::i32, 0, 
/*54792*/       OPC_EmitInteger, MVT::i32, 0, 
/*54795*/       OPC_EmitInteger, MVT::i32, 1, 
/*54798*/       OPC_EmitInteger, MVT::i32, 0, 
/*54801*/       OPC_EmitInteger, MVT::i32, 0, 
/*54804*/       OPC_EmitInteger, MVT::i32, 0, 
/*54807*/       OPC_EmitInteger, MVT::i32, 0, 
/*54810*/       OPC_EmitInteger, MVT::i32, 0, 
/*54813*/       OPC_EmitInteger, MVT::i32, 0, 
/*54816*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54828*/       OPC_EmitInteger, MVT::i32, 0, 
/*54831*/       OPC_EmitInteger, MVT::i32, 0, 
/*54834*/       OPC_EmitInteger, MVT::i32, 0, 
/*54837*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54849*/       OPC_EmitInteger, MVT::i32, 1, 
/*54852*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54855*/       OPC_EmitInteger, MVT::i32, 0, 
/*54858*/       OPC_EmitInteger, MVT::i32, 0, 
/*54861*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_r600), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*54887*/     /*Scope*/ 100, /*->54988*/
/*54888*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*54890*/       OPC_EmitInteger, MVT::i32, 0, 
/*54893*/       OPC_EmitInteger, MVT::i32, 0, 
/*54896*/       OPC_EmitInteger, MVT::i32, 1, 
/*54899*/       OPC_EmitInteger, MVT::i32, 0, 
/*54902*/       OPC_EmitInteger, MVT::i32, 0, 
/*54905*/       OPC_EmitInteger, MVT::i32, 0, 
/*54908*/       OPC_EmitInteger, MVT::i32, 0, 
/*54911*/       OPC_EmitInteger, MVT::i32, 0, 
/*54914*/       OPC_EmitInteger, MVT::i32, 0, 
/*54917*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54929*/       OPC_EmitInteger, MVT::i32, 0, 
/*54932*/       OPC_EmitInteger, MVT::i32, 0, 
/*54935*/       OPC_EmitInteger, MVT::i32, 0, 
/*54938*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54950*/       OPC_EmitInteger, MVT::i32, 1, 
/*54953*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54956*/       OPC_EmitInteger, MVT::i32, 0, 
/*54959*/       OPC_EmitInteger, MVT::i32, 0, 
/*54962*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*54988*/     /*Scope*/ 100, /*->55089*/
/*54989*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*54991*/       OPC_EmitInteger, MVT::i32, 0, 
/*54994*/       OPC_EmitInteger, MVT::i32, 0, 
/*54997*/       OPC_EmitInteger, MVT::i32, 1, 
/*55000*/       OPC_EmitInteger, MVT::i32, 0, 
/*55003*/       OPC_EmitInteger, MVT::i32, 0, 
/*55006*/       OPC_EmitInteger, MVT::i32, 0, 
/*55009*/       OPC_EmitInteger, MVT::i32, 0, 
/*55012*/       OPC_EmitInteger, MVT::i32, 0, 
/*55015*/       OPC_EmitInteger, MVT::i32, 0, 
/*55018*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55030*/       OPC_EmitInteger, MVT::i32, 0, 
/*55033*/       OPC_EmitInteger, MVT::i32, 0, 
/*55036*/       OPC_EmitInteger, MVT::i32, 0, 
/*55039*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55051*/       OPC_EmitInteger, MVT::i32, 1, 
/*55054*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55057*/       OPC_EmitInteger, MVT::i32, 0, 
/*55060*/       OPC_EmitInteger, MVT::i32, 0, 
/*55063*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*55089*/     /*Scope*/ 8, /*->55098*/
/*55090*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_I32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhs:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*55098*/     0, /*End of Scope*/
/*55099*/   /*SwitchOpcode*/ 62|128,2/*318*/, TARGET_VAL(ISD::MULHU),// ->55421
/*55103*/     OPC_RecordChild0, // #0 = $src0
/*55104*/     OPC_RecordChild1, // #1 = $src1
/*55105*/     OPC_CheckType, MVT::i32,
/*55107*/     OPC_Scope, 100, /*->55209*/ // 4 children in Scope
/*55109*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*55111*/       OPC_EmitInteger, MVT::i32, 0, 
/*55114*/       OPC_EmitInteger, MVT::i32, 0, 
/*55117*/       OPC_EmitInteger, MVT::i32, 1, 
/*55120*/       OPC_EmitInteger, MVT::i32, 0, 
/*55123*/       OPC_EmitInteger, MVT::i32, 0, 
/*55126*/       OPC_EmitInteger, MVT::i32, 0, 
/*55129*/       OPC_EmitInteger, MVT::i32, 0, 
/*55132*/       OPC_EmitInteger, MVT::i32, 0, 
/*55135*/       OPC_EmitInteger, MVT::i32, 0, 
/*55138*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55150*/       OPC_EmitInteger, MVT::i32, 0, 
/*55153*/       OPC_EmitInteger, MVT::i32, 0, 
/*55156*/       OPC_EmitInteger, MVT::i32, 0, 
/*55159*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55171*/       OPC_EmitInteger, MVT::i32, 1, 
/*55174*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55177*/       OPC_EmitInteger, MVT::i32, 0, 
/*55180*/       OPC_EmitInteger, MVT::i32, 0, 
/*55183*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_r600), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*55209*/     /*Scope*/ 100, /*->55310*/
/*55210*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*55212*/       OPC_EmitInteger, MVT::i32, 0, 
/*55215*/       OPC_EmitInteger, MVT::i32, 0, 
/*55218*/       OPC_EmitInteger, MVT::i32, 1, 
/*55221*/       OPC_EmitInteger, MVT::i32, 0, 
/*55224*/       OPC_EmitInteger, MVT::i32, 0, 
/*55227*/       OPC_EmitInteger, MVT::i32, 0, 
/*55230*/       OPC_EmitInteger, MVT::i32, 0, 
/*55233*/       OPC_EmitInteger, MVT::i32, 0, 
/*55236*/       OPC_EmitInteger, MVT::i32, 0, 
/*55239*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55251*/       OPC_EmitInteger, MVT::i32, 0, 
/*55254*/       OPC_EmitInteger, MVT::i32, 0, 
/*55257*/       OPC_EmitInteger, MVT::i32, 0, 
/*55260*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55272*/       OPC_EmitInteger, MVT::i32, 1, 
/*55275*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55278*/       OPC_EmitInteger, MVT::i32, 0, 
/*55281*/       OPC_EmitInteger, MVT::i32, 0, 
/*55284*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*55310*/     /*Scope*/ 100, /*->55411*/
/*55311*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*55313*/       OPC_EmitInteger, MVT::i32, 0, 
/*55316*/       OPC_EmitInteger, MVT::i32, 0, 
/*55319*/       OPC_EmitInteger, MVT::i32, 1, 
/*55322*/       OPC_EmitInteger, MVT::i32, 0, 
/*55325*/       OPC_EmitInteger, MVT::i32, 0, 
/*55328*/       OPC_EmitInteger, MVT::i32, 0, 
/*55331*/       OPC_EmitInteger, MVT::i32, 0, 
/*55334*/       OPC_EmitInteger, MVT::i32, 0, 
/*55337*/       OPC_EmitInteger, MVT::i32, 0, 
/*55340*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55352*/       OPC_EmitInteger, MVT::i32, 0, 
/*55355*/       OPC_EmitInteger, MVT::i32, 0, 
/*55358*/       OPC_EmitInteger, MVT::i32, 0, 
/*55361*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55373*/       OPC_EmitInteger, MVT::i32, 1, 
/*55376*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55379*/       OPC_EmitInteger, MVT::i32, 0, 
/*55382*/       OPC_EmitInteger, MVT::i32, 0, 
/*55385*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*55411*/     /*Scope*/ 8, /*->55420*/
/*55412*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_U32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhu:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*55420*/     0, /*End of Scope*/
/*55421*/   /*SwitchOpcode*/ 102|128,3/*486*/, TARGET_VAL(AMDGPUISD::URECIP),// ->55911
/*55425*/     OPC_RecordChild0, // #0 = $src0
/*55426*/     OPC_CheckType, MVT::i32,
/*55428*/     OPC_Scope, 66, /*->55496*/ // 4 children in Scope
/*55430*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*55432*/       OPC_EmitInteger, MVT::i32, 1, 
/*55435*/       OPC_EmitInteger, MVT::i32, 0, 
/*55438*/       OPC_EmitInteger, MVT::i32, 0, 
/*55441*/       OPC_EmitInteger, MVT::i32, 0, 
/*55444*/       OPC_EmitInteger, MVT::i32, 0, 
/*55447*/       OPC_EmitInteger, MVT::i32, 0, 
/*55450*/       OPC_EmitInteger, MVT::i32, 0, 
/*55453*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55465*/       OPC_EmitInteger, MVT::i32, 1, 
/*55468*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55471*/       OPC_EmitInteger, MVT::i32, 0, 
/*55474*/       OPC_EmitInteger, MVT::i32, 0, 
/*55477*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_UINT_r600), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_r600:i32 R600_Reg32:i32:$src0)
/*55496*/     /*Scope*/ 66, /*->55563*/
/*55497*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*55499*/       OPC_EmitInteger, MVT::i32, 1, 
/*55502*/       OPC_EmitInteger, MVT::i32, 0, 
/*55505*/       OPC_EmitInteger, MVT::i32, 0, 
/*55508*/       OPC_EmitInteger, MVT::i32, 0, 
/*55511*/       OPC_EmitInteger, MVT::i32, 0, 
/*55514*/       OPC_EmitInteger, MVT::i32, 0, 
/*55517*/       OPC_EmitInteger, MVT::i32, 0, 
/*55520*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55532*/       OPC_EmitInteger, MVT::i32, 1, 
/*55535*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55538*/       OPC_EmitInteger, MVT::i32, 0, 
/*55541*/       OPC_EmitInteger, MVT::i32, 0, 
/*55544*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_UINT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_eg:i32 R600_Reg32:i32:$src0)
/*55563*/     /*Scope*/ 38, /*->55602*/
/*55564*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*55566*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*55573*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                    MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*55580*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::V_RCP_IFLAG_F32_e32), 0,
                    MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*55587*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_F32_e32), 0,
                    MVT::i32, 2/*#Ops*/, 1, 3,  // Results = #4
/*55595*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                    MVT::i32, 1/*#Ops*/, 4, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (V_CVT_U32_F32_e32:i32 (V_MUL_F32_e32:i32 1333788672:i32, (V_RCP_IFLAG_F32_e32:i32 (V_CVT_F32_U32_e32:i32 ?:i32:$src0))))
/*55602*/     /*Scope*/ 50|128,2/*306*/, /*->55910*/
/*55604*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*55606*/       OPC_EmitInteger, MVT::i32, 1, 
/*55609*/       OPC_EmitInteger, MVT::i32, 0, 
/*55612*/       OPC_EmitInteger, MVT::i32, 0, 
/*55615*/       OPC_EmitInteger, MVT::i32, 0, 
/*55618*/       OPC_EmitInteger, MVT::i32, 0, 
/*55621*/       OPC_EmitInteger, MVT::i32, 0, 
/*55624*/       OPC_EmitInteger, MVT::i32, 1, 
/*55627*/       OPC_EmitInteger, MVT::i32, 0, 
/*55630*/       OPC_EmitInteger, MVT::i32, 0, 
/*55633*/       OPC_EmitInteger, MVT::i32, 0, 
/*55636*/       OPC_EmitInteger, MVT::i32, 1, 
/*55639*/       OPC_EmitInteger, MVT::i32, 0, 
/*55642*/       OPC_EmitInteger, MVT::i32, 0, 
/*55645*/       OPC_EmitInteger, MVT::i32, 0, 
/*55648*/       OPC_EmitInteger, MVT::i32, 1, 
/*55651*/       OPC_EmitInteger, MVT::i32, 0, 
/*55654*/       OPC_EmitInteger, MVT::i32, 0, 
/*55657*/       OPC_EmitInteger, MVT::i32, 0, 
/*55660*/       OPC_EmitInteger, MVT::i32, 0, 
/*55663*/       OPC_EmitInteger, MVT::i32, 0, 
/*55666*/       OPC_EmitInteger, MVT::i32, 0, 
/*55669*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55681*/       OPC_EmitInteger, MVT::i32, 1, 
/*55684*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55687*/       OPC_EmitInteger, MVT::i32, 0, 
/*55690*/       OPC_EmitInteger, MVT::i32, 0, 
/*55693*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*55712*/       OPC_EmitInteger, MVT::i32, 0, 
/*55715*/       OPC_EmitInteger, MVT::i32, 0, 
/*55718*/       OPC_EmitInteger, MVT::i32, 0, 
/*55721*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55733*/       OPC_EmitInteger, MVT::i32, 1, 
/*55736*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55739*/       OPC_EmitInteger, MVT::i32, 0, 
/*55742*/       OPC_EmitInteger, MVT::i32, 0, 
/*55745*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                    MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35,  // Results = #36
/*55764*/       OPC_EmitInteger, MVT::i32, 0, 
/*55767*/       OPC_EmitInteger, MVT::i32, 0, 
/*55770*/       OPC_EmitInteger, MVT::i32, 0, 
/*55773*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55785*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*55792*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                    MVT::i32, 1/*#Ops*/, 41,  // Results = #42
/*55799*/       OPC_EmitInteger, MVT::i32, 0, 
/*55802*/       OPC_EmitInteger, MVT::i32, 0, 
/*55805*/       OPC_EmitInteger, MVT::i32, 0, 
/*55808*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55820*/       OPC_EmitInteger, MVT::i32, 1, 
/*55823*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55826*/       OPC_EmitInteger, MVT::i32, 0, 
/*55829*/       OPC_EmitInteger, MVT::i32, 0, 
/*55832*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                    MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50,  // Results = #51
/*55858*/       OPC_EmitInteger, MVT::i32, 0, 
/*55861*/       OPC_EmitInteger, MVT::i32, 0, 
/*55864*/       OPC_EmitInteger, MVT::i32, 0, 
/*55867*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55879*/       OPC_EmitInteger, MVT::i32, 1, 
/*55882*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55885*/       OPC_EmitInteger, MVT::i32, 0, 
/*55888*/       OPC_EmitInteger, MVT::i32, 0, 
/*55891*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (FLT_TO_UINT_eg:i32 (MUL_IEEE:i32 (RECIP_IEEE_cm:i32 (UINT_TO_FLT_eg:i32 ?:i32:$src0)), (MOV_IMM_I32:i32 1333788672:i32)))
/*55910*/     0, /*End of Scope*/
/*55911*/   /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFE_U32),// ->56032
/*55914*/     OPC_RecordChild0, // #0 = $src0
/*55915*/     OPC_RecordChild1, // #1 = $src1
/*55916*/     OPC_RecordChild2, // #2 = $src2
/*55917*/     OPC_CheckChild2Type, MVT::i32,
/*55919*/     OPC_CheckType, MVT::i32,
/*55921*/     OPC_Scope, 98, /*->56021*/ // 2 children in Scope
/*55923*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55925*/       OPC_EmitInteger, MVT::i32, 0, 
/*55928*/       OPC_EmitInteger, MVT::i32, 0, 
/*55931*/       OPC_EmitInteger, MVT::i32, 0, 
/*55934*/       OPC_EmitInteger, MVT::i32, 0, 
/*55937*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55949*/       OPC_EmitInteger, MVT::i32, 0, 
/*55952*/       OPC_EmitInteger, MVT::i32, 0, 
/*55955*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55967*/       OPC_EmitInteger, MVT::i32, 0, 
/*55970*/       OPC_EmitInteger, MVT::i32, 0, 
/*55973*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55985*/       OPC_EmitInteger, MVT::i32, 1, 
/*55988*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55991*/       OPC_EmitInteger, MVT::i32, 0, 
/*55994*/       OPC_EmitInteger, MVT::i32, 0, 
/*55997*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_UINT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*56021*/     /*Scope*/ 9, /*->56031*/
/*56022*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*56031*/     0, /*End of Scope*/
/*56032*/   /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFE_I32),// ->56153
/*56035*/     OPC_RecordChild0, // #0 = $src0
/*56036*/     OPC_RecordChild1, // #1 = $src1
/*56037*/     OPC_RecordChild2, // #2 = $src2
/*56038*/     OPC_CheckChild2Type, MVT::i32,
/*56040*/     OPC_CheckType, MVT::i32,
/*56042*/     OPC_Scope, 98, /*->56142*/ // 2 children in Scope
/*56044*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56046*/       OPC_EmitInteger, MVT::i32, 0, 
/*56049*/       OPC_EmitInteger, MVT::i32, 0, 
/*56052*/       OPC_EmitInteger, MVT::i32, 0, 
/*56055*/       OPC_EmitInteger, MVT::i32, 0, 
/*56058*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56070*/       OPC_EmitInteger, MVT::i32, 0, 
/*56073*/       OPC_EmitInteger, MVT::i32, 0, 
/*56076*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56088*/       OPC_EmitInteger, MVT::i32, 0, 
/*56091*/       OPC_EmitInteger, MVT::i32, 0, 
/*56094*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56106*/       OPC_EmitInteger, MVT::i32, 1, 
/*56109*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56112*/       OPC_EmitInteger, MVT::i32, 0, 
/*56115*/       OPC_EmitInteger, MVT::i32, 0, 
/*56118*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*56142*/     /*Scope*/ 9, /*->56152*/
/*56143*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*56152*/     0, /*End of Scope*/
/*56153*/   /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFI),// ->56274
/*56156*/     OPC_RecordChild0, // #0 = $src0
/*56157*/     OPC_RecordChild1, // #1 = $src1
/*56158*/     OPC_RecordChild2, // #2 = $src2
/*56159*/     OPC_CheckChild2Type, MVT::i32,
/*56161*/     OPC_CheckType, MVT::i32,
/*56163*/     OPC_Scope, 98, /*->56263*/ // 2 children in Scope
/*56165*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56167*/       OPC_EmitInteger, MVT::i32, 0, 
/*56170*/       OPC_EmitInteger, MVT::i32, 0, 
/*56173*/       OPC_EmitInteger, MVT::i32, 0, 
/*56176*/       OPC_EmitInteger, MVT::i32, 0, 
/*56179*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56191*/       OPC_EmitInteger, MVT::i32, 0, 
/*56194*/       OPC_EmitInteger, MVT::i32, 0, 
/*56197*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56209*/       OPC_EmitInteger, MVT::i32, 0, 
/*56212*/       OPC_EmitInteger, MVT::i32, 0, 
/*56215*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56227*/       OPC_EmitInteger, MVT::i32, 1, 
/*56230*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56233*/       OPC_EmitInteger, MVT::i32, 0, 
/*56236*/       OPC_EmitInteger, MVT::i32, 0, 
/*56239*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFI_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*56263*/     /*Scope*/ 9, /*->56273*/
/*56264*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFI_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*56273*/     0, /*End of Scope*/
/*56274*/   /*SwitchOpcode*/ 94|128,3/*478*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->56756
/*56278*/     OPC_RecordChild0, // #0 = $src
/*56279*/     OPC_MoveChild1,
/*56280*/     OPC_Scope, 21|128,1/*149*/, /*->56432*/ // 4 children in Scope
/*56283*/       OPC_CheckValueType, MVT::i1,
/*56285*/       OPC_MoveParent,
/*56286*/       OPC_SwitchType /*2 cases */, 124, MVT::i32,// ->56413
/*56289*/         OPC_Scope, 104, /*->56395*/ // 2 children in Scope
/*56291*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56293*/           OPC_EmitInteger, MVT::i32, 0, 
/*56296*/           OPC_EmitInteger, MVT::i32, 0, 
/*56299*/           OPC_EmitInteger, MVT::i32, 0, 
/*56302*/           OPC_EmitInteger, MVT::i32, 0, 
/*56305*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56317*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*56320*/           OPC_EmitInteger, MVT::i32, 0, 
/*56323*/           OPC_EmitInteger, MVT::i32, 0, 
/*56326*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56338*/           OPC_EmitRegister, MVT::i32, AMDGPU::ONE_INT,
/*56341*/           OPC_EmitInteger, MVT::i32, 0, 
/*56344*/           OPC_EmitInteger, MVT::i32, 0, 
/*56347*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56359*/           OPC_EmitInteger, MVT::i32, 1, 
/*56362*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56365*/           OPC_EmitInteger, MVT::i32, 0, 
/*56368*/           OPC_EmitInteger, MVT::i32, 0, 
/*56371*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, ONE_INT:i32)
/*56395*/         /*Scope*/ 16, /*->56412*/
/*56396*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*56398*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*56403*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (S_BFE_I32:i32:i1 i32:i32:$src, 65536:i32)
/*56412*/         0, /*End of Scope*/
/*56413*/       /*SwitchType*/ 16, MVT::i64,// ->56431
/*56415*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*56417*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*56422*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 65536:i32)
/*56431*/       0, // EndSwitchType
/*56432*/     /*Scope*/ 21|128,1/*149*/, /*->56583*/
/*56434*/       OPC_CheckValueType, MVT::i8,
/*56436*/       OPC_MoveParent,
/*56437*/       OPC_SwitchType /*2 cases */, 124, MVT::i32,// ->56564
/*56440*/         OPC_Scope, 9, /*->56451*/ // 2 children in Scope
/*56442*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*56444*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I8), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I8:i32 i32:i32:$src0)
/*56451*/         /*Scope*/ 111, /*->56563*/
/*56452*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56454*/           OPC_EmitInteger, MVT::i32, 0, 
/*56457*/           OPC_EmitInteger, MVT::i32, 0, 
/*56460*/           OPC_EmitInteger, MVT::i32, 0, 
/*56463*/           OPC_EmitInteger, MVT::i32, 0, 
/*56466*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56478*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*56481*/           OPC_EmitInteger, MVT::i32, 0, 
/*56484*/           OPC_EmitInteger, MVT::i32, 0, 
/*56487*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56499*/           OPC_EmitInteger, MVT::i32, 8, 
/*56502*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*56509*/           OPC_EmitInteger, MVT::i32, 0, 
/*56512*/           OPC_EmitInteger, MVT::i32, 0, 
/*56515*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56527*/           OPC_EmitInteger, MVT::i32, 1, 
/*56530*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56533*/           OPC_EmitInteger, MVT::i32, 0, 
/*56536*/           OPC_EmitInteger, MVT::i32, 0, 
/*56539*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i8:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 8:i32))
/*56563*/         0, /*End of Scope*/
/*56564*/       /*SwitchType*/ 16, MVT::i64,// ->56582
/*56566*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*56568*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*56573*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 524288:i32)
/*56582*/       0, // EndSwitchType
/*56583*/     /*Scope*/ 21|128,1/*149*/, /*->56734*/
/*56585*/       OPC_CheckValueType, MVT::i16,
/*56587*/       OPC_MoveParent,
/*56588*/       OPC_SwitchType /*2 cases */, 124, MVT::i32,// ->56715
/*56591*/         OPC_Scope, 9, /*->56602*/ // 2 children in Scope
/*56593*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*56595*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 i32:i32:$src0)
/*56602*/         /*Scope*/ 111, /*->56714*/
/*56603*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56605*/           OPC_EmitInteger, MVT::i32, 0, 
/*56608*/           OPC_EmitInteger, MVT::i32, 0, 
/*56611*/           OPC_EmitInteger, MVT::i32, 0, 
/*56614*/           OPC_EmitInteger, MVT::i32, 0, 
/*56617*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56629*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*56632*/           OPC_EmitInteger, MVT::i32, 0, 
/*56635*/           OPC_EmitInteger, MVT::i32, 0, 
/*56638*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56650*/           OPC_EmitInteger, MVT::i32, 16, 
/*56653*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*56660*/           OPC_EmitInteger, MVT::i32, 0, 
/*56663*/           OPC_EmitInteger, MVT::i32, 0, 
/*56666*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56678*/           OPC_EmitInteger, MVT::i32, 1, 
/*56681*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56684*/           OPC_EmitInteger, MVT::i32, 0, 
/*56687*/           OPC_EmitInteger, MVT::i32, 0, 
/*56690*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i16:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 16:i32))
/*56714*/         0, /*End of Scope*/
/*56715*/       /*SwitchType*/ 16, MVT::i64,// ->56733
/*56717*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*56719*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,64/*1048576*/, 
/*56724*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i16:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 1048576:i32)
/*56733*/       0, // EndSwitchType
/*56734*/     /*Scope*/ 20, /*->56755*/
/*56735*/       OPC_CheckValueType, MVT::i32,
/*56737*/       OPC_MoveParent,
/*56738*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*56740*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,1/*2097152*/, 
/*56746*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (sext_inreg:i64 i64:i64:$src, i32:Other) - Complexity = 3
                // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 2097152:i32)
/*56755*/     0, /*End of Scope*/
/*56756*/   /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MAD_U24),// ->56877
/*56759*/     OPC_RecordChild0, // #0 = $src0
/*56760*/     OPC_RecordChild1, // #1 = $src1
/*56761*/     OPC_RecordChild2, // #2 = $src2
/*56762*/     OPC_CheckChild2Type, MVT::i32,
/*56764*/     OPC_CheckType, MVT::i32,
/*56766*/     OPC_Scope, 98, /*->56866*/ // 2 children in Scope
/*56768*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56770*/       OPC_EmitInteger, MVT::i32, 0, 
/*56773*/       OPC_EmitInteger, MVT::i32, 0, 
/*56776*/       OPC_EmitInteger, MVT::i32, 0, 
/*56779*/       OPC_EmitInteger, MVT::i32, 0, 
/*56782*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56794*/       OPC_EmitInteger, MVT::i32, 0, 
/*56797*/       OPC_EmitInteger, MVT::i32, 0, 
/*56800*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56812*/       OPC_EmitInteger, MVT::i32, 0, 
/*56815*/       OPC_EmitInteger, MVT::i32, 0, 
/*56818*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56830*/       OPC_EmitInteger, MVT::i32, 1, 
/*56833*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56836*/       OPC_EmitInteger, MVT::i32, 0, 
/*56839*/       OPC_EmitInteger, MVT::i32, 0, 
/*56842*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*56866*/     /*Scope*/ 9, /*->56876*/
/*56867*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_U32_U24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*56876*/     0, /*End of Scope*/
/*56877*/   /*SwitchOpcode*/ 119, TARGET_VAL(ISD::ROTR),// ->56999
/*56880*/     OPC_RecordChild0, // #0 = $src0
/*56881*/     OPC_RecordChild1, // #1 = $src1
/*56882*/     OPC_CheckChild1Type, MVT::i32,
/*56884*/     OPC_CheckType, MVT::i32,
/*56886*/     OPC_Scope, 98, /*->56986*/ // 2 children in Scope
/*56888*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56890*/       OPC_EmitInteger, MVT::i32, 0, 
/*56893*/       OPC_EmitInteger, MVT::i32, 0, 
/*56896*/       OPC_EmitInteger, MVT::i32, 0, 
/*56899*/       OPC_EmitInteger, MVT::i32, 0, 
/*56902*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56914*/       OPC_EmitInteger, MVT::i32, 0, 
/*56917*/       OPC_EmitInteger, MVT::i32, 0, 
/*56920*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56932*/       OPC_EmitInteger, MVT::i32, 0, 
/*56935*/       OPC_EmitInteger, MVT::i32, 0, 
/*56938*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56950*/       OPC_EmitInteger, MVT::i32, 1, 
/*56953*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56956*/       OPC_EmitInteger, MVT::i32, 0, 
/*56959*/       OPC_EmitInteger, MVT::i32, 0, 
/*56962*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BIT_ALIGN_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 0, 7, 8, 9, 1, 10, 11, 12, 13, 14, 15, 16, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BIT_ALIGN_INT_eg:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*56986*/     /*Scope*/ 11, /*->56998*/
/*56987*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*56989*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 0, 1, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ALIGNBIT_B32:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*56998*/     0, /*End of Scope*/
/*56999*/   /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MUL_U24),// ->57118
/*57002*/     OPC_RecordChild0, // #0 = $src0
/*57003*/     OPC_RecordChild1, // #1 = $src1
/*57004*/     OPC_CheckType, MVT::i32,
/*57006*/     OPC_Scope, 100, /*->57108*/ // 2 children in Scope
/*57008*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57010*/       OPC_EmitInteger, MVT::i32, 0, 
/*57013*/       OPC_EmitInteger, MVT::i32, 0, 
/*57016*/       OPC_EmitInteger, MVT::i32, 1, 
/*57019*/       OPC_EmitInteger, MVT::i32, 0, 
/*57022*/       OPC_EmitInteger, MVT::i32, 0, 
/*57025*/       OPC_EmitInteger, MVT::i32, 0, 
/*57028*/       OPC_EmitInteger, MVT::i32, 0, 
/*57031*/       OPC_EmitInteger, MVT::i32, 0, 
/*57034*/       OPC_EmitInteger, MVT::i32, 0, 
/*57037*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57049*/       OPC_EmitInteger, MVT::i32, 0, 
/*57052*/       OPC_EmitInteger, MVT::i32, 0, 
/*57055*/       OPC_EmitInteger, MVT::i32, 0, 
/*57058*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57070*/       OPC_EmitInteger, MVT::i32, 1, 
/*57073*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57076*/       OPC_EmitInteger, MVT::i32, 0, 
/*57079*/       OPC_EmitInteger, MVT::i32, 0, 
/*57082*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_UINT24_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*57108*/     /*Scope*/ 8, /*->57117*/
/*57109*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_U32_U24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*57117*/     0, /*End of Scope*/
/*57118*/   /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::CTPOP),// ->57260
/*57122*/     OPC_RecordChild0, // #0 = $src0
/*57123*/     OPC_SwitchType /*2 cases */, 80, MVT::i32,// ->57206
/*57126*/       OPC_Scope, 66, /*->57194*/ // 2 children in Scope
/*57128*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57130*/         OPC_EmitInteger, MVT::i32, 1, 
/*57133*/         OPC_EmitInteger, MVT::i32, 0, 
/*57136*/         OPC_EmitInteger, MVT::i32, 0, 
/*57139*/         OPC_EmitInteger, MVT::i32, 0, 
/*57142*/         OPC_EmitInteger, MVT::i32, 0, 
/*57145*/         OPC_EmitInteger, MVT::i32, 0, 
/*57148*/         OPC_EmitInteger, MVT::i32, 0, 
/*57151*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57163*/         OPC_EmitInteger, MVT::i32, 1, 
/*57166*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57169*/         OPC_EmitInteger, MVT::i32, 0, 
/*57172*/         OPC_EmitInteger, MVT::i32, 0, 
/*57175*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BCNT_INT), 0,
                      MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ctpop:i32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: (BCNT_INT:i32 R600_Reg32:i32:$src0)
/*57194*/       /*Scope*/ 10, /*->57205*/
/*57195*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*57197*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BCNT1_I32_B32), 0,
                      MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                  // Src: (ctpop:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_BCNT1_I32_B32:i32:i1 i32:i32:$src0)
/*57205*/       0, /*End of Scope*/
/*57206*/     /*SwitchType*/ 51, MVT::i64,// ->57259
/*57208*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*57210*/       OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*57213*/       OPC_EmitNode2, TARGET_VAL(AMDGPU::S_BCNT1_I32_B64), 0,
                    MVT::i32, MVT::i1, 1/*#Ops*/, 0,  // Results = #2 #3
/*57221*/       OPC_EmitInteger, MVT::i32, AMDGPU::SReg_32RegClassID,
/*57224*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 2, 4,  // Results = #5
/*57232*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*57235*/       OPC_EmitInteger, MVT::i32, 0, 
/*57238*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*57245*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*57248*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::i64, 5/*#Ops*/, 1, 5, 6, 8, 9, 
                // Src: (ctpop:i64 i64:i64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (COPY_TO_REGCLASS:i32 (S_BCNT1_I32_B64:i32:i1 ?:i64:$src), SReg_32:i32), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*57259*/     0, // EndSwitchType
/*57260*/   /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::CARRY),// ->57367
/*57263*/     OPC_RecordChild0, // #0 = $src0
/*57264*/     OPC_RecordChild1, // #1 = $src1
/*57265*/     OPC_CheckType, MVT::i32,
/*57267*/     OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57269*/     OPC_EmitInteger, MVT::i32, 0, 
/*57272*/     OPC_EmitInteger, MVT::i32, 0, 
/*57275*/     OPC_EmitInteger, MVT::i32, 1, 
/*57278*/     OPC_EmitInteger, MVT::i32, 0, 
/*57281*/     OPC_EmitInteger, MVT::i32, 0, 
/*57284*/     OPC_EmitInteger, MVT::i32, 0, 
/*57287*/     OPC_EmitInteger, MVT::i32, 0, 
/*57290*/     OPC_EmitInteger, MVT::i32, 0, 
/*57293*/     OPC_EmitInteger, MVT::i32, 0, 
/*57296*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57308*/     OPC_EmitInteger, MVT::i32, 0, 
/*57311*/     OPC_EmitInteger, MVT::i32, 0, 
/*57314*/     OPC_EmitInteger, MVT::i32, 0, 
/*57317*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57329*/     OPC_EmitInteger, MVT::i32, 1, 
/*57332*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57335*/     OPC_EmitInteger, MVT::i32, 0, 
/*57338*/     OPC_EmitInteger, MVT::i32, 0, 
/*57341*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADDC_UINT), 0,
                  MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUcarry:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (ADDC_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*57367*/   /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::BORROW),// ->57474
/*57370*/     OPC_RecordChild0, // #0 = $src0
/*57371*/     OPC_RecordChild1, // #1 = $src1
/*57372*/     OPC_CheckType, MVT::i32,
/*57374*/     OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57376*/     OPC_EmitInteger, MVT::i32, 0, 
/*57379*/     OPC_EmitInteger, MVT::i32, 0, 
/*57382*/     OPC_EmitInteger, MVT::i32, 1, 
/*57385*/     OPC_EmitInteger, MVT::i32, 0, 
/*57388*/     OPC_EmitInteger, MVT::i32, 0, 
/*57391*/     OPC_EmitInteger, MVT::i32, 0, 
/*57394*/     OPC_EmitInteger, MVT::i32, 0, 
/*57397*/     OPC_EmitInteger, MVT::i32, 0, 
/*57400*/     OPC_EmitInteger, MVT::i32, 0, 
/*57403*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57415*/     OPC_EmitInteger, MVT::i32, 0, 
/*57418*/     OPC_EmitInteger, MVT::i32, 0, 
/*57421*/     OPC_EmitInteger, MVT::i32, 0, 
/*57424*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57436*/     OPC_EmitInteger, MVT::i32, 1, 
/*57439*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57442*/     OPC_EmitInteger, MVT::i32, 0, 
/*57445*/     OPC_EmitInteger, MVT::i32, 0, 
/*57448*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SUBB_UINT), 0,
                  MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUborrow:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (SUBB_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*57474*/   /*SwitchOpcode*/ 82, TARGET_VAL(AMDGPUISD::FFBH_U32),// ->57559
/*57477*/     OPC_RecordChild0, // #0 = $src0
/*57478*/     OPC_CheckType, MVT::i32,
/*57480*/     OPC_Scope, 66, /*->57548*/ // 2 children in Scope
/*57482*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57484*/       OPC_EmitInteger, MVT::i32, 1, 
/*57487*/       OPC_EmitInteger, MVT::i32, 0, 
/*57490*/       OPC_EmitInteger, MVT::i32, 0, 
/*57493*/       OPC_EmitInteger, MVT::i32, 0, 
/*57496*/       OPC_EmitInteger, MVT::i32, 0, 
/*57499*/       OPC_EmitInteger, MVT::i32, 0, 
/*57502*/       OPC_EmitInteger, MVT::i32, 0, 
/*57505*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57517*/       OPC_EmitInteger, MVT::i32, 1, 
/*57520*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57523*/       OPC_EmitInteger, MVT::i32, 0, 
/*57526*/       OPC_EmitInteger, MVT::i32, 0, 
/*57529*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FFBH_UINT), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUffbh_u32:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBH_UINT:i32 R600_Reg32:i32:$src0)
/*57548*/     /*Scope*/ 9, /*->57558*/
/*57549*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*57551*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FLBIT_I32_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUffbh_u32:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FLBIT_I32_B32:i32 i32:i32:$src0)
/*57558*/     0, /*End of Scope*/
/*57559*/   /*SwitchOpcode*/ 82, TARGET_VAL(ISD::CTTZ_ZERO_UNDEF),// ->57644
/*57562*/     OPC_RecordChild0, // #0 = $src0
/*57563*/     OPC_CheckType, MVT::i32,
/*57565*/     OPC_Scope, 66, /*->57633*/ // 2 children in Scope
/*57567*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57569*/       OPC_EmitInteger, MVT::i32, 1, 
/*57572*/       OPC_EmitInteger, MVT::i32, 0, 
/*57575*/       OPC_EmitInteger, MVT::i32, 0, 
/*57578*/       OPC_EmitInteger, MVT::i32, 0, 
/*57581*/       OPC_EmitInteger, MVT::i32, 0, 
/*57584*/       OPC_EmitInteger, MVT::i32, 0, 
/*57587*/       OPC_EmitInteger, MVT::i32, 0, 
/*57590*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57602*/       OPC_EmitInteger, MVT::i32, 1, 
/*57605*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57608*/       OPC_EmitInteger, MVT::i32, 0, 
/*57611*/       OPC_EmitInteger, MVT::i32, 0, 
/*57614*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FFBL_INT), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (cttz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBL_INT:i32 R600_Reg32:i32:$src0)
/*57633*/     /*Scope*/ 9, /*->57643*/
/*57634*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*57636*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FF1_I32_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (cttz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FF1_I32_B32:i32 i32:i32:$src0)
/*57643*/     0, /*End of Scope*/
/*57644*/   /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MAD_I24),// ->57765
/*57647*/     OPC_RecordChild0, // #0 = $src0
/*57648*/     OPC_RecordChild1, // #1 = $src1
/*57649*/     OPC_RecordChild2, // #2 = $src2
/*57650*/     OPC_CheckChild2Type, MVT::i32,
/*57652*/     OPC_CheckType, MVT::i32,
/*57654*/     OPC_Scope, 98, /*->57754*/ // 2 children in Scope
/*57656*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*57658*/       OPC_EmitInteger, MVT::i32, 0, 
/*57661*/       OPC_EmitInteger, MVT::i32, 0, 
/*57664*/       OPC_EmitInteger, MVT::i32, 0, 
/*57667*/       OPC_EmitInteger, MVT::i32, 0, 
/*57670*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57682*/       OPC_EmitInteger, MVT::i32, 0, 
/*57685*/       OPC_EmitInteger, MVT::i32, 0, 
/*57688*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57700*/       OPC_EmitInteger, MVT::i32, 0, 
/*57703*/       OPC_EmitInteger, MVT::i32, 0, 
/*57706*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57718*/       OPC_EmitInteger, MVT::i32, 1, 
/*57721*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57724*/       OPC_EmitInteger, MVT::i32, 0, 
/*57727*/       OPC_EmitInteger, MVT::i32, 0, 
/*57730*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*57754*/     /*Scope*/ 9, /*->57764*/
/*57755*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_I32_I24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*57764*/     0, /*End of Scope*/
/*57765*/   /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MUL_I24),// ->57884
/*57768*/     OPC_RecordChild0, // #0 = $src0
/*57769*/     OPC_RecordChild1, // #1 = $src1
/*57770*/     OPC_CheckType, MVT::i32,
/*57772*/     OPC_Scope, 100, /*->57874*/ // 2 children in Scope
/*57774*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*57776*/       OPC_EmitInteger, MVT::i32, 0, 
/*57779*/       OPC_EmitInteger, MVT::i32, 0, 
/*57782*/       OPC_EmitInteger, MVT::i32, 1, 
/*57785*/       OPC_EmitInteger, MVT::i32, 0, 
/*57788*/       OPC_EmitInteger, MVT::i32, 0, 
/*57791*/       OPC_EmitInteger, MVT::i32, 0, 
/*57794*/       OPC_EmitInteger, MVT::i32, 0, 
/*57797*/       OPC_EmitInteger, MVT::i32, 0, 
/*57800*/       OPC_EmitInteger, MVT::i32, 0, 
/*57803*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57815*/       OPC_EmitInteger, MVT::i32, 0, 
/*57818*/       OPC_EmitInteger, MVT::i32, 0, 
/*57821*/       OPC_EmitInteger, MVT::i32, 0, 
/*57824*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57836*/       OPC_EmitInteger, MVT::i32, 1, 
/*57839*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57842*/       OPC_EmitInteger, MVT::i32, 0, 
/*57845*/       OPC_EmitInteger, MVT::i32, 0, 
/*57848*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_INT24_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1)
/*57874*/     /*Scope*/ 8, /*->57883*/
/*57875*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_I32_I24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*57883*/     0, /*End of Scope*/
/*57884*/   /*SwitchOpcode*/ 12, TARGET_VAL(ISD::BITREVERSE),// ->57899
/*57887*/     OPC_RecordChild0, // #0 = $src0
/*57888*/     OPC_CheckType, MVT::i32,
/*57890*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*57892*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BREV_B32), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (bitreverse:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_BREV_B32:i32 i32:i32:$src0)
/*57899*/   /*SwitchOpcode*/ 16, TARGET_VAL(ISD::ADDE),// ->57918
/*57902*/     OPC_CaptureGlueInput,
/*57903*/     OPC_RecordChild0, // #0 = $src0
/*57904*/     OPC_RecordChild1, // #1 = $src1
/*57905*/     OPC_CheckType, MVT::i32,
/*57907*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*57909*/     OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADDC_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (adde:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
              // Dst: (S_ADDC_U32:i32:i1 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*57918*/   /*SwitchOpcode*/ 16, TARGET_VAL(ISD::SUBE),// ->57937
/*57921*/     OPC_CaptureGlueInput,
/*57922*/     OPC_RecordChild0, // #0 = $src0
/*57923*/     OPC_RecordChild1, // #1 = $src1
/*57924*/     OPC_CheckType, MVT::i32,
/*57926*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*57928*/     OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUBB_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (sube:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
              // Dst: (S_SUBB_U32:i32:i1 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*57937*/   /*SwitchOpcode*/ 22, TARGET_VAL(AMDGPUISD::ENDPGM),// ->57962
/*57940*/     OPC_RecordNode, // #0 = 'AMDGPUendpgm' chained node
/*57941*/     OPC_CaptureGlueInput,
/*57942*/     OPC_Scope, 8, /*->57952*/ // 2 children in Scope
/*57944*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*57946*/       OPC_EmitMergeInputChains1_0,
/*57947*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_ENDPGM), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#Ops*/, 
                // Src: (AMDGPUendpgm) - Complexity = 3
                // Dst: (S_ENDPGM)
/*57952*/     /*Scope*/ 8, /*->57961*/
/*57953*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*57955*/       OPC_EmitMergeInputChains1_0,
/*57956*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RETURN), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#Ops*/, 
                // Src: (AMDGPUendpgm) - Complexity = 3
                // Dst: (RETURN)
/*57961*/     0, /*End of Scope*/
/*57962*/   /*SwitchOpcode*/ 29, TARGET_VAL(ISD::BR),// ->57994
/*57965*/     OPC_RecordNode, // #0 = 'br' chained node
/*57966*/     OPC_RecordChild1, // #1 = $simm16
/*57967*/     OPC_MoveChild1,
/*57968*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*57971*/     OPC_MoveParent,
/*57972*/     OPC_Scope, 9, /*->57983*/ // 2 children in Scope
/*57974*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*57976*/       OPC_EmitMergeInputChains1_0,
/*57977*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_BRANCH), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$simm16) - Complexity = 3
                // Dst: (S_BRANCH (bb:Other):$simm16)
/*57983*/     /*Scope*/ 9, /*->57993*/
/*57984*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*57986*/       OPC_EmitMergeInputChains1_0,
/*57987*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (BRANCH (bb:Other):$target)
/*57993*/     0, /*End of Scope*/
/*57994*/   /*SwitchOpcode*/ 10, TARGET_VAL(AMDGPUISD::RETURN),// ->58007
/*57997*/     OPC_RecordNode, // #0 = 'AMDGPUreturn' chained node
/*57998*/     OPC_CaptureGlueInput,
/*57999*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*58001*/     OPC_EmitMergeInputChains1_0,
/*58002*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_RETURN), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#Ops*/, 
              // Src: (AMDGPUreturn) - Complexity = 3
              // Dst: (SI_RETURN)
/*58007*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::ADDC),// ->58025
/*58010*/     OPC_RecordChild0, // #0 = $src0
/*58011*/     OPC_RecordChild1, // #1 = $src1
/*58012*/     OPC_CheckType, MVT::i32,
/*58014*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*58016*/     OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADD_U32), 0|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (addc:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
              // Dst: (S_ADD_U32:i32:i1 ?:i32:$src0, ?:i32:$src1)
/*58025*/   /*SwitchOpcode*/ 33, TARGET_VAL(ISD::SELECT),// ->58061
/*58028*/     OPC_RecordChild0, // #0 = $src0
/*58029*/     OPC_CheckChild0Type, MVT::i1,
/*58031*/     OPC_RecordChild1, // #1 = $src1
/*58032*/     OPC_RecordChild2, // #2 = $src2
/*58033*/     OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->58047
/*58036*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*58038*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i32 i1:i1:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 ?:i32:$src2, ?:i32:$src1, ?:i1:$src0)
/*58047*/     /*SwitchType*/ 11, MVT::f32,// ->58060
/*58049*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*58051*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::f32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f32 i1:i1:$src2, f32:f32:$src1, f32:f32:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src0, ?:f32:$src1, ?:i1:$src2)
/*58060*/     0, // EndSwitchType
/*58061*/   /*SwitchOpcode*/ 28|128,1/*156*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->58221
/*58065*/     OPC_RecordChild0, // #0 = $src0
/*58066*/     OPC_SwitchType /*2 cases */, 26, MVT::i32,// ->58095
/*58069*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*58071*/       OPC_EmitInteger, MVT::i32, 0, 
/*58074*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58086*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (sext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src0)
/*58095*/     /*SwitchType*/ 123, MVT::i64,// ->58220
/*58097*/       OPC_Scope, 47, /*->58146*/ // 2 children in Scope
/*58099*/         OPC_CheckChild0Type, MVT::i32,
/*58101*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*58103*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*58106*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*58109*/         OPC_EmitInteger, MVT::i32, 31, 
/*58112*/         OPC_EmitNode2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 3,  // Results = #4 #5
/*58121*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_32_XM0RegClassID,
/*58124*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::i32, 2/*#Ops*/, 4, 6,  // Results = #7
/*58132*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*58135*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 0, 2, 7, 8, 
                  // Src: (sext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (COPY_TO_REGCLASS:i32 (S_ASHR_I32:i32:i1 ?:i32:$src, 31:i32), SReg_32_XM0:i32), sub1:i32)
/*58146*/       /*Scope*/ 72, /*->58219*/
/*58147*/         OPC_CheckChild0Type, MVT::i1,
/*58149*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*58151*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*58154*/         OPC_EmitInteger, MVT::i32, 0, 
/*58157*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58169*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*58178*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*58181*/         OPC_EmitInteger, MVT::i32, 0, 
/*58184*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58196*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i32, 3/*#Ops*/, 6, 7, 0,  // Results = #8
/*58205*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*58208*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 4, 5, 8, 9, 
                  // Src: (sext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub0:i32, (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub1:i32)
/*58219*/       0, /*End of Scope*/
/*58220*/     0, // EndSwitchType
/*58221*/   /*SwitchOpcode*/ 111, TARGET_VAL(ISD::ZERO_EXTEND),// ->58335
/*58224*/     OPC_RecordChild0, // #0 = $src0
/*58225*/     OPC_SwitchType /*2 cases */, 17, MVT::i32,// ->58245
/*58228*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*58230*/       OPC_EmitInteger, MVT::i32, 0, 
/*58233*/       OPC_EmitInteger, MVT::i32, 1, 
/*58236*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (zext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*58245*/     /*SwitchType*/ 87, MVT::i64,// ->58334
/*58247*/       OPC_Scope, 34, /*->58283*/ // 2 children in Scope
/*58249*/         OPC_CheckChild0Type, MVT::i32,
/*58251*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*58253*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*58256*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*58259*/         OPC_EmitInteger, MVT::i32, 0, 
/*58262*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*58269*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*58272*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (zext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*58283*/       /*Scope*/ 49, /*->58333*/
/*58284*/         OPC_CheckChild0Type, MVT::i1,
/*58286*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*58288*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*58291*/         OPC_EmitInteger, MVT::i32, 0, 
/*58294*/         OPC_EmitInteger, MVT::i32, 1, 
/*58297*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*58306*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*58309*/         OPC_EmitInteger, MVT::i32, 0, 
/*58312*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*58319*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*58322*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (zext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*58333*/       0, /*End of Scope*/
/*58334*/     0, // EndSwitchType
/*58335*/   /*SwitchOpcode*/ 111, TARGET_VAL(ISD::ANY_EXTEND),// ->58449
/*58338*/     OPC_RecordChild0, // #0 = $src0
/*58339*/     OPC_SwitchType /*2 cases */, 17, MVT::i32,// ->58359
/*58342*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*58344*/       OPC_EmitInteger, MVT::i32, 0, 
/*58347*/       OPC_EmitInteger, MVT::i32, 1, 
/*58350*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (anyext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*58359*/     /*SwitchType*/ 87, MVT::i64,// ->58448
/*58361*/       OPC_Scope, 34, /*->58397*/ // 2 children in Scope
/*58363*/         OPC_CheckChild0Type, MVT::i32,
/*58365*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*58367*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*58370*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*58373*/         OPC_EmitInteger, MVT::i32, 0, 
/*58376*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*58383*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*58386*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (anyext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*58397*/       /*Scope*/ 49, /*->58447*/
/*58398*/         OPC_CheckChild0Type, MVT::i1,
/*58400*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*58402*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*58405*/         OPC_EmitInteger, MVT::i32, 0, 
/*58408*/         OPC_EmitInteger, MVT::i32, 1, 
/*58411*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*58420*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*58423*/         OPC_EmitInteger, MVT::i32, 0, 
/*58426*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*58433*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*58436*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (anyext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*58447*/       0, /*End of Scope*/
/*58448*/     0, // EndSwitchType
/*58449*/   /*SwitchOpcode*/ 89, TARGET_VAL(ISD::TRUNCATE),// ->58541
/*58452*/     OPC_RecordChild0, // #0 = $a
/*58453*/     OPC_SwitchType /*2 cases */, 13, MVT::i32,// ->58469
/*58456*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*58458*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*58461*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (trunc:i32 i64:i64:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)
/*58469*/     /*SwitchType*/ 69, MVT::i1,// ->58540
/*58471*/       OPC_Scope, 27, /*->58500*/ // 2 children in Scope
/*58473*/         OPC_CheckChild0Type, MVT::i32,
/*58475*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*58477*/         OPC_EmitInteger, MVT::i32, 1, 
/*58480*/         OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 1, 0,  // Results = #2 #3
/*58489*/         OPC_EmitInteger, MVT::i32, 1, 
/*58492*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 2, 4, 
                  // Src: (trunc:i1 i32:i32:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_I32_e64:i1 (S_AND_B32:i32:i1 1:i32, ?:i32:$a), 1:i32)
/*58500*/       /*Scope*/ 38, /*->58539*/
/*58501*/         OPC_CheckChild0Type, MVT::i64,
/*58503*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*58505*/         OPC_EmitInteger, MVT::i32, 1, 
/*58508*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*58511*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*58519*/         OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 1, 3,  // Results = #4 #5
/*58528*/         OPC_EmitInteger, MVT::i32, 1, 
/*58531*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 4, 6, 
                  // Src: (trunc:i1 i64:i64:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_I32_e64:i1 (S_AND_B32:i32:i1 1:i32, (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)), 1:i32)
/*58539*/       0, /*End of Scope*/
/*58540*/     0, // EndSwitchType
/*58541*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::READCYCLECOUNTER),// ->58569
/*58544*/     OPC_RecordNode, // #0 = 'readcyclecounter' chained node
/*58545*/     OPC_CheckType, MVT::i64,
/*58547*/     OPC_Scope, 9, /*->58558*/ // 2 children in Scope
/*58549*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*58551*/       OPC_EmitMergeInputChains1_0,
/*58552*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (readcyclecounter:i64) - Complexity = 3
                // Dst: (S_MEMTIME:i64)
/*58558*/     /*Scope*/ 9, /*->58568*/
/*58559*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*58561*/       OPC_EmitMergeInputChains1_0,
/*58562*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMREALTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (readcyclecounter:i64) - Complexity = 3
                // Dst: (S_MEMREALTIME:i64)
/*58568*/     0, /*End of Scope*/
/*58569*/   /*SwitchOpcode*/ 51, TARGET_VAL(ISD::BSWAP),// ->58623
/*58572*/     OPC_RecordChild0, // #0 = $a
/*58573*/     OPC_CheckType, MVT::i32,
/*58575*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*58577*/     OPC_EmitInteger, MVT::i32, 127|128,1|128,124|128,7/*16711935*/, 
/*58583*/     OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                  MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*58590*/     OPC_EmitInteger, MVT::i32, 24, 
/*58593*/     OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 0, 3,  // Results = #4
/*58602*/     OPC_EmitInteger, MVT::i32, 8, 
/*58605*/     OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 0, 5,  // Results = #6
/*58614*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                  MVT::i32, 3/*#Ops*/, 2, 4, 6, 
              // Src: (bswap:i32 i32:i32:$a) - Complexity = 3
              // Dst: (V_BFI_B32:i32 (S_MOV_B32:i32 16711935:i32), (V_ALIGNBIT_B32:i32 ?:i32:$a, ?:i32:$a, 24:i32), (V_ALIGNBIT_B32:i32 ?:i32:$a, ?:i32:$a, 8:i32))
/*58623*/   /*SwitchOpcode*/ 36, TARGET_VAL(AMDGPUISD::BRANCH_COND),// ->58662
/*58626*/     OPC_RecordNode, // #0 = 'IL_brcond' chained node
/*58627*/     OPC_RecordChild1, // #1 = $target
/*58628*/     OPC_MoveChild1,
/*58629*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*58632*/     OPC_MoveParent,
/*58633*/     OPC_RecordChild2, // #2 = $src0
/*58634*/     OPC_Scope, 12, /*->58648*/ // 2 children in Scope
/*58636*/       OPC_CheckChild2Type, MVT::i32,
/*58638*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*58640*/       OPC_EmitMergeInputChains1_0,
/*58641*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH_COND_i32), 0|OPFL_Chain,
                    2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_i32 (bb:Other):$target, R600_Reg32:i32:$src0)
/*58648*/     /*Scope*/ 12, /*->58661*/
/*58649*/       OPC_CheckChild2Type, MVT::f32,
/*58651*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*58653*/       OPC_EmitMergeInputChains1_0,
/*58654*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH_COND_f32), 0|OPFL_Chain,
                    2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_f32 (bb:Other):$target, R600_Reg32:f32:$src0)
/*58661*/     0, /*End of Scope*/
/*58662*/   /*SwitchOpcode*/ 67, TARGET_VAL(AMDGPUISD::FP_CLASS),// ->58732
/*58665*/     OPC_RecordChild0, // #0 = $VOP3Mods0Clamp0OMod:src0:src0_modifiers
/*58666*/     OPC_CheckType, MVT::i1,
/*58668*/     OPC_Scope, 30, /*->58700*/ // 2 children in Scope
/*58670*/       OPC_CheckChild0Type, MVT::f32,
/*58672*/       OPC_RecordChild1, // #1 = $src1
/*58673*/       OPC_CheckChild1Type, MVT::i32,
/*58675*/       OPC_CheckComplexPat, /*CP*/21, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*58678*/       OPC_Scope, 9, /*->58689*/ // 2 children in Scope
/*58680*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F32_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*58689*/       /*Scope*/ 9, /*->58699*/
/*58690*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F32_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*58699*/       0, /*End of Scope*/
/*58700*/     /*Scope*/ 30, /*->58731*/
/*58701*/       OPC_CheckChild0Type, MVT::f64,
/*58703*/       OPC_RecordChild1, // #1 = $src1
/*58704*/       OPC_CheckChild1Type, MVT::i32,
/*58706*/       OPC_CheckComplexPat, /*CP*/21, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*58709*/       OPC_Scope, 9, /*->58720*/ // 2 children in Scope
/*58711*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*58720*/       /*Scope*/ 9, /*->58730*/
/*58721*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*58730*/       0, /*End of Scope*/
/*58731*/     0, /*End of Scope*/
/*58732*/   /*SwitchOpcode*/ 18, TARGET_VAL(ISD::FP_TO_FP16),// ->58753
/*58735*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*58736*/     OPC_CheckChild0Type, MVT::f32,
/*58738*/     OPC_CheckType, MVT::i32,
/*58740*/     OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58743*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                  MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fp_to_f16:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58753*/   /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::SMIN3),// ->58772
/*58756*/     OPC_RecordChild0, // #0 = $src0
/*58757*/     OPC_RecordChild1, // #1 = $src1
/*58758*/     OPC_RecordChild2, // #2 = $src2
/*58759*/     OPC_CheckChild2Type, MVT::i32,
/*58761*/     OPC_CheckType, MVT::i32,
/*58763*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_I32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*58772*/   /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::UMIN3),// ->58791
/*58775*/     OPC_RecordChild0, // #0 = $src0
/*58776*/     OPC_RecordChild1, // #1 = $src1
/*58777*/     OPC_RecordChild2, // #2 = $src2
/*58778*/     OPC_CheckChild2Type, MVT::i32,
/*58780*/     OPC_CheckType, MVT::i32,
/*58782*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_U32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*58791*/   /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::SMAX3),// ->58810
/*58794*/     OPC_RecordChild0, // #0 = $src0
/*58795*/     OPC_RecordChild1, // #1 = $src1
/*58796*/     OPC_RecordChild2, // #2 = $src2
/*58797*/     OPC_CheckChild2Type, MVT::i32,
/*58799*/     OPC_CheckType, MVT::i32,
/*58801*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_I32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*58810*/   /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::UMAX3),// ->58829
/*58813*/     OPC_RecordChild0, // #0 = $src0
/*58814*/     OPC_RecordChild1, // #1 = $src1
/*58815*/     OPC_RecordChild2, // #2 = $src2
/*58816*/     OPC_CheckChild2Type, MVT::i32,
/*58818*/     OPC_CheckType, MVT::i32,
/*58820*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_U32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*58829*/   /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::SMED3),// ->58848
/*58832*/     OPC_RecordChild0, // #0 = $src0
/*58833*/     OPC_RecordChild1, // #1 = $src1
/*58834*/     OPC_RecordChild2, // #2 = $src2
/*58835*/     OPC_CheckChild2Type, MVT::i32,
/*58837*/     OPC_CheckType, MVT::i32,
/*58839*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmed3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MED3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*58848*/   /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::UMED3),// ->58867
/*58851*/     OPC_RecordChild0, // #0 = $src0
/*58852*/     OPC_RecordChild1, // #1 = $src1
/*58853*/     OPC_RecordChild2, // #2 = $src2
/*58854*/     OPC_CheckChild2Type, MVT::i32,
/*58856*/     OPC_CheckType, MVT::i32,
/*58858*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumed3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MED3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*58867*/   /*SwitchOpcode*/ 100, TARGET_VAL(AMDGPUISD::LOAD_CONSTANT),// ->58970
/*58870*/     OPC_RecordMemRef,
/*58871*/     OPC_RecordChild0, // #0 = $sbase
/*58872*/     OPC_RecordChild1, // #1 = $SMRDBufferImm:offset
/*58873*/     OPC_Scope, 28, /*->58903*/ // 4 children in Scope
/*58875*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*58877*/       OPC_Scope, 11, /*->58890*/ // 2 children in Scope
/*58879*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectSMRDBufferImm:$ #2
/*58882*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm:i32 i32:i32:$offset)) - Complexity = 109
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, ?:i32:$offset)
/*58890*/       /*Scope*/ 11, /*->58902*/
/*58891*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectSMRDBufferSgpr:$ #2
/*58894*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_SGPR), 0|OPFL_MemRefs,
                      MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferSgpr:i32 i32:i32:$offset)) - Complexity = 109
                  // Dst: (S_BUFFER_LOAD_DWORD_SGPR:f32 ?:v4i32:$sbase, ?:i32:$offset)
/*58902*/       0, /*End of Scope*/
/*58903*/     /*Scope*/ 13, /*->58917*/
/*58904*/       OPC_CheckPatternPredicate, 13, // (Subtarget->getGeneration() >= SISubtarget::SEA_ISLANDS)
/*58906*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectSMRDBufferImm32:$ #2
/*58909*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM_ci), 0|OPFL_MemRefs,
                    MVT::f32, 2/*#Ops*/, 0, 2, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm32:i32 i32:i32:$offset)) - Complexity = 109
                // Dst: (S_BUFFER_LOAD_DWORD_IMM_ci:f32 ?:v4i32:$sbase, ?:i32:$offset)
/*58917*/     /*Scope*/ 20, /*->58938*/
/*58918*/       OPC_MoveChild1,
/*58919*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58922*/       OPC_CheckPredicate, 68, // Predicate_IMM20bit
/*58924*/       OPC_MoveParent,
/*58925*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*58927*/       OPC_EmitNodeXForm, 2, 1, // as_i32imm
/*58930*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                    MVT::f32, 2/*#Ops*/, 0, 2, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32)<<P:Predicate_IMM20bit>>:$offset) - Complexity = 7
                // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, (as_i32imm:i32 ?:i32:$offset))
/*58938*/     /*Scope*/ 30, /*->58969*/
/*58939*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*58941*/       OPC_EmitInteger, MVT::i32, 0, 
/*58944*/       OPC_EmitInteger, MVT::i16, 0, 
/*58947*/       OPC_EmitInteger, MVT::i1, 0, 
/*58950*/       OPC_EmitInteger, MVT::i1, 0, 
/*58953*/       OPC_EmitInteger, MVT::i1, 0, 
/*58956*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_MemRefs,
                    MVT::f32, 7/*#Ops*/, 1, 0, 2, 3, 4, 5, 6, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, i32:i32:$voff) - Complexity = 3
                // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voff, ?:v4i32:$sbase, 0:i32, 0:i16, 0:i1, 0:i1, 0:i1)
/*58969*/     0, /*End of Scope*/
/*58970*/   /*SwitchOpcode*/ 127|128,1/*255*/, TARGET_VAL(ISD::FMAD),// ->59229
/*58974*/     OPC_RecordChild0, // #0 = $VOP3NoMods0:src0:src0_modifiers:clamp:omod
/*58975*/     OPC_RecordChild1, // #1 = $VOP3NoMods:src1:src1_modifiers
/*58976*/     OPC_RecordChild2, // #2 = $VOP3NoMods:src2:src2_modifiers
/*58977*/     OPC_CheckType, MVT::f32,
/*58979*/     OPC_Scope, 25, /*->59006*/ // 4 children in Scope
/*58981*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*58983*/       OPC_CheckComplexPat, /*CP*/25, /*#*/0, // SelectVOP3NoMods0:$ #3 #4 #5 #6
/*58986*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectVOP3NoMods:$ #7 #8
/*58989*/       OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectVOP3NoMods:$ #9 #10
/*58992*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAC_F32_e64), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fmad:f32 (VOP3NoMods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3NoMods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3NoMods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = 36
                // Dst: (V_MAC_F32_e64:f32 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, ?:i32:$src2_modifiers, ?:f32:$src2, ?:i1:$clamp, ?:i32:$omod)
/*59006*/     /*Scope*/ 98, /*->59105*/
/*59007*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*59009*/       OPC_EmitInteger, MVT::i32, 0, 
/*59012*/       OPC_EmitInteger, MVT::i32, 0, 
/*59015*/       OPC_EmitInteger, MVT::i32, 0, 
/*59018*/       OPC_EmitInteger, MVT::i32, 0, 
/*59021*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59033*/       OPC_EmitInteger, MVT::i32, 0, 
/*59036*/       OPC_EmitInteger, MVT::i32, 0, 
/*59039*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59051*/       OPC_EmitInteger, MVT::i32, 0, 
/*59054*/       OPC_EmitInteger, MVT::i32, 0, 
/*59057*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59069*/       OPC_EmitInteger, MVT::i32, 1, 
/*59072*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59075*/       OPC_EmitInteger, MVT::i32, 0, 
/*59078*/       OPC_EmitInteger, MVT::i32, 0, 
/*59081*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                    MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*59105*/     /*Scope*/ 98, /*->59204*/
/*59106*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*59108*/       OPC_EmitInteger, MVT::i32, 0, 
/*59111*/       OPC_EmitInteger, MVT::i32, 0, 
/*59114*/       OPC_EmitInteger, MVT::i32, 0, 
/*59117*/       OPC_EmitInteger, MVT::i32, 0, 
/*59120*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59132*/       OPC_EmitInteger, MVT::i32, 0, 
/*59135*/       OPC_EmitInteger, MVT::i32, 0, 
/*59138*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59150*/       OPC_EmitInteger, MVT::i32, 0, 
/*59153*/       OPC_EmitInteger, MVT::i32, 0, 
/*59156*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59168*/       OPC_EmitInteger, MVT::i32, 1, 
/*59171*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59174*/       OPC_EmitInteger, MVT::i32, 0, 
/*59177*/       OPC_EmitInteger, MVT::i32, 0, 
/*59180*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                    MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*59204*/     /*Scope*/ 23, /*->59228*/
/*59205*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*59208*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*59211*/       OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*59214*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fmad:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*59228*/     0, /*End of Scope*/
/*59229*/   /*SwitchOpcode*/ 12|128,2/*268*/, TARGET_VAL(ISD::FADD),// ->59501
/*59233*/     OPC_Scope, 36, /*->59271*/ // 3 children in Scope
/*59235*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*59236*/       OPC_MoveChild1,
/*59237*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*59240*/       OPC_MoveChild0,
/*59241*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*59244*/       OPC_CheckChild0Same, 0,
/*59246*/       OPC_MoveParent,
/*59247*/       OPC_MoveParent,
/*59248*/       OPC_CheckType, MVT::f64,
/*59250*/       OPC_CheckPatternPredicate, 14, // (TM.Options.UnsafeFPMath)
/*59252*/       OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*59255*/       OPC_EmitInteger, MVT::i1, 0, 
/*59258*/       OPC_EmitInteger, MVT::i32, 0, 
/*59261*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods), (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)))) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*59271*/     /*Scope*/ 36, /*->59308*/
/*59272*/       OPC_MoveChild0,
/*59273*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*59276*/       OPC_MoveChild0,
/*59277*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*59280*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*59281*/       OPC_MoveParent,
/*59282*/       OPC_MoveParent,
/*59283*/       OPC_CheckChild1Same, 0,
/*59285*/       OPC_CheckType, MVT::f64,
/*59287*/       OPC_CheckPatternPredicate, 14, // (TM.Options.UnsafeFPMath)
/*59289*/       OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*59292*/       OPC_EmitInteger, MVT::i1, 0, 
/*59295*/       OPC_EmitInteger, MVT::i32, 0, 
/*59298*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods))), (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*59308*/     /*Scope*/ 62|128,1/*190*/, /*->59500*/
/*59310*/       OPC_RecordChild0, // #0 = $src0
/*59311*/       OPC_RecordChild1, // #1 = $src1
/*59312*/       OPC_SwitchType /*2 cases */, 13|128,1/*141*/, MVT::f32,// ->59457
/*59316*/         OPC_Scope, 100, /*->59418*/ // 3 children in Scope
/*59318*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*59320*/           OPC_EmitInteger, MVT::i32, 0, 
/*59323*/           OPC_EmitInteger, MVT::i32, 0, 
/*59326*/           OPC_EmitInteger, MVT::i32, 1, 
/*59329*/           OPC_EmitInteger, MVT::i32, 0, 
/*59332*/           OPC_EmitInteger, MVT::i32, 0, 
/*59335*/           OPC_EmitInteger, MVT::i32, 0, 
/*59338*/           OPC_EmitInteger, MVT::i32, 0, 
/*59341*/           OPC_EmitInteger, MVT::i32, 0, 
/*59344*/           OPC_EmitInteger, MVT::i32, 0, 
/*59347*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59359*/           OPC_EmitInteger, MVT::i32, 0, 
/*59362*/           OPC_EmitInteger, MVT::i32, 0, 
/*59365*/           OPC_EmitInteger, MVT::i32, 0, 
/*59368*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59380*/           OPC_EmitInteger, MVT::i32, 1, 
/*59383*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59386*/           OPC_EmitInteger, MVT::i32, 0, 
/*59389*/           OPC_EmitInteger, MVT::i32, 0, 
/*59392*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADD), 0,
                        MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (fadd:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                    // Dst: (ADD:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*59418*/         /*Scope*/ 18, /*->59437*/
/*59419*/           OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*59422*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*59425*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*59437*/         /*Scope*/ 18, /*->59456*/
/*59438*/           OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*59441*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*59444*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*59456*/         0, /*End of Scope*/
/*59457*/       /*SwitchType*/ 40, MVT::f64,// ->59499
/*59459*/         OPC_Scope, 18, /*->59479*/ // 2 children in Scope
/*59461*/           OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*59464*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*59467*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*59479*/         /*Scope*/ 18, /*->59498*/
/*59480*/           OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*59483*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*59486*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*59498*/         0, /*End of Scope*/
/*59499*/       0, // EndSwitchType
/*59500*/     0, /*End of Scope*/
/*59501*/   /*SwitchOpcode*/ 56, TARGET_VAL(ISD::FSUB),// ->59560
/*59504*/     OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*59505*/     OPC_Scope, 30, /*->59537*/ // 2 children in Scope
/*59507*/       OPC_MoveChild1,
/*59508*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*59511*/       OPC_CheckChild0Same, 0,
/*59513*/       OPC_MoveParent,
/*59514*/       OPC_CheckType, MVT::f32,
/*59516*/       OPC_CheckPatternPredicate, 14, // (TM.Options.UnsafeFPMath)
/*59518*/       OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*59521*/       OPC_EmitInteger, MVT::i1, 0, 
/*59524*/       OPC_EmitInteger, MVT::i32, 0, 
/*59527*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsub:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods), (ffloor:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods))) - Complexity = 24
                // Dst: (V_FRACT_F32_e64:f32 ?:i32:$mods, ?:f32:$x, 0:i1, 0:i32)
/*59537*/     /*Scope*/ 21, /*->59559*/
/*59538*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*59539*/       OPC_CheckType, MVT::f32,
/*59541*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*59544*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*59547*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fsub:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_SUB_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*59559*/     0, /*End of Scope*/
/*59560*/   /*SwitchOpcode*/ 56, TARGET_VAL(AMDGPUISD::CLAMP),// ->59619
/*59563*/     OPC_RecordChild0, // #0 = $VOP3Mods0Clamp:src0:src0_modifiers:omod
/*59564*/     OPC_MoveChild1,
/*59565*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*59568*/     OPC_CheckPredicate, 38, // Predicate_FP_ZERO
/*59570*/     OPC_MoveParent,
/*59571*/     OPC_MoveChild2,
/*59572*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*59575*/     OPC_CheckPredicate, 37, // Predicate_FP_ONE
/*59577*/     OPC_MoveParent,
/*59578*/     OPC_CheckType, MVT::f32,
/*59580*/     OPC_Scope, 26, /*->59608*/ // 2 children in Scope
/*59582*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*59584*/       OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods0Clamp:$ #1 #2 #3
/*59587*/       OPC_EmitInteger, MVT::i32, 0, 
/*59590*/       OPC_EmitInteger, MVT::i32, 0, 
/*59593*/       OPC_EmitInteger, MVT::i1, 1, 
/*59596*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 2, 1, 4, 5, 6, 3, 
                // Src: (AMDGPUclamp:f32 (VOP3Mods0Clamp:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 23
                // Dst: (V_ADD_F32_e64:f32 ?:i32:$src0_modifiers, ?:f32:$src0, 0:i32, 0:i32, 1:i1, ?:i32:$omod)
/*59608*/     /*Scope*/ 9, /*->59618*/
/*59609*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*59611*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CLAMP_R600), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUclamp:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 11
                // Dst: (CLAMP_R600:f32 f32:f32:$src0)
/*59618*/     0, /*End of Scope*/
/*59619*/   /*SwitchOpcode*/ 44, TARGET_VAL(AMDGPUISD::INTERP_MOV),// ->59666
/*59622*/     OPC_CaptureGlueInput,
/*59623*/     OPC_RecordChild0, // #0 = $src0
/*59624*/     OPC_MoveChild0,
/*59625*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59628*/     OPC_CheckType, MVT::i32,
/*59630*/     OPC_MoveParent,
/*59631*/     OPC_RecordChild1, // #1 = $attr_chan
/*59632*/     OPC_MoveChild1,
/*59633*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59636*/     OPC_CheckType, MVT::i32,
/*59638*/     OPC_MoveParent,
/*59639*/     OPC_RecordChild2, // #2 = $attr
/*59640*/     OPC_MoveChild2,
/*59641*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59644*/     OPC_CheckType, MVT::i32,
/*59646*/     OPC_MoveParent,
/*59647*/     OPC_CheckType, MVT::f32,
/*59649*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*59651*/     OPC_EmitConvertToTarget, 0,
/*59653*/     OPC_EmitConvertToTarget, 1,
/*59655*/     OPC_EmitConvertToTarget, 2,
/*59657*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_MOV_F32), 0|OPFL_GlueInput,
                  MVT::f32, 3/*#Ops*/, 3, 4, 5, 
              // Src: (AMDGPUinterp_mov:f32 (imm:i32):$src0, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 12
              // Dst: (V_INTERP_MOV_F32:f32 (imm:i32):$src0, (imm:i32):$attr_chan, (imm:i32):$attr)
/*59666*/   /*SwitchOpcode*/ 87|128,1/*215*/, TARGET_VAL(ISD::FFLOOR),// ->59885
/*59670*/     OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*59671*/     OPC_SwitchType /*2 cases */, 125, MVT::f64,// ->59799
/*59674*/       OPC_Scope, 108, /*->59784*/ // 2 children in Scope
/*59676*/         OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS)
/*59678*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*59681*/         OPC_EmitInteger, MVT::i32, 1, 
/*59684*/         OPC_EmitInteger, MVT::i32, 0, 
/*59687*/         OPC_EmitInteger, MVT::i1, 0, 
/*59690*/         OPC_EmitInteger, MVT::i32, 0, 
/*59693*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                      MVT::i64, 4/*#Ops*/, 2, 1, 5, 6,  // Results = #7
/*59703*/         OPC_EmitInteger, MVT::i32, 0, 
/*59706*/         OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*59717*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                      MVT::i64, 1/*#Ops*/, 9,  // Results = #10
/*59724*/         OPC_EmitInteger, MVT::i1, 0, 
/*59727*/         OPC_EmitInteger, MVT::i32, 0, 
/*59730*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::i64, 6/*#Ops*/, 4, 7, 8, 10, 11, 12,  // Results = #13
/*59742*/         OPC_EmitInteger, MVT::i32, 0, 
/*59745*/         OPC_EmitInteger, MVT::i32, 3, 
/*59748*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 14, 1, 15,  // Results = #16
/*59757*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                      MVT::i64, 3/*#Ops*/, 13, 1, 16,  // Results = #17
/*59766*/         OPC_EmitInteger, MVT::i1, 0, 
/*59769*/         OPC_EmitInteger, MVT::i32, 0, 
/*59772*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                      MVT::f64, 6/*#Ops*/, 2, 1, 3, 17, 18, 19, 
                  // Src: (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 12
                  // Dst: (V_ADD_F64:f64 ?:i32:$mods, ?:f64:$x, 1:i32, (V_CNDMASK_B64_PSEUDO:i64 (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), ?:f64:$x, (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32)), 0:i1, 0:i32)
/*59784*/       /*Scope*/ 13, /*->59798*/
/*59785*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59788*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59798*/       0, /*End of Scope*/
/*59799*/     /*SwitchType*/ 83, MVT::f32,// ->59884
/*59801*/       OPC_Scope, 66, /*->59869*/ // 2 children in Scope
/*59803*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*59805*/         OPC_EmitInteger, MVT::i32, 1, 
/*59808*/         OPC_EmitInteger, MVT::i32, 0, 
/*59811*/         OPC_EmitInteger, MVT::i32, 0, 
/*59814*/         OPC_EmitInteger, MVT::i32, 0, 
/*59817*/         OPC_EmitInteger, MVT::i32, 0, 
/*59820*/         OPC_EmitInteger, MVT::i32, 0, 
/*59823*/         OPC_EmitInteger, MVT::i32, 0, 
/*59826*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59838*/         OPC_EmitInteger, MVT::i32, 1, 
/*59841*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59844*/         OPC_EmitInteger, MVT::i32, 0, 
/*59847*/         OPC_EmitInteger, MVT::i32, 0, 
/*59850*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLOOR), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ffloor:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLOOR:f32 R600_Reg32:f32:$src0)
/*59869*/       /*Scope*/ 13, /*->59883*/
/*59870*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59873*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59883*/       0, /*End of Scope*/
/*59884*/     0, // EndSwitchType
/*59885*/   /*SwitchOpcode*/ 56, TARGET_VAL(AMDGPUISD::INTERP_P1),// ->59944
/*59888*/     OPC_CaptureGlueInput,
/*59889*/     OPC_RecordChild0, // #0 = $i
/*59890*/     OPC_CheckChild0Type, MVT::i32,
/*59892*/     OPC_RecordChild1, // #1 = $attr_chan
/*59893*/     OPC_MoveChild1,
/*59894*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59897*/     OPC_CheckType, MVT::i32,
/*59899*/     OPC_MoveParent,
/*59900*/     OPC_RecordChild2, // #2 = $attr
/*59901*/     OPC_MoveChild2,
/*59902*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59905*/     OPC_CheckType, MVT::i32,
/*59907*/     OPC_MoveParent,
/*59908*/     OPC_CheckType, MVT::f32,
/*59910*/     OPC_Scope, 15, /*->59927*/ // 2 children in Scope
/*59912*/       OPC_CheckPatternPredicate, 16, // (true) && (Subtarget->getLDSBankCount() == 32) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*59914*/       OPC_EmitConvertToTarget, 1,
/*59916*/       OPC_EmitConvertToTarget, 2,
/*59918*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P1_F32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr)
/*59927*/     /*Scope*/ 15, /*->59943*/
/*59928*/       OPC_CheckPatternPredicate, 17, // (true) && (Subtarget->getLDSBankCount() == 16) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*59930*/       OPC_EmitConvertToTarget, 1,
/*59932*/       OPC_EmitConvertToTarget, 2,
/*59934*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P1_F32_16bank), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32_16bank:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr)
/*59943*/     0, /*End of Scope*/
/*59944*/   /*SwitchOpcode*/ 41, TARGET_VAL(AMDGPUISD::INTERP_P2),// ->59988
/*59947*/     OPC_CaptureGlueInput,
/*59948*/     OPC_RecordChild0, // #0 = $src0
/*59949*/     OPC_CheckChild0Type, MVT::f32,
/*59951*/     OPC_RecordChild1, // #1 = $j
/*59952*/     OPC_CheckChild1Type, MVT::i32,
/*59954*/     OPC_RecordChild2, // #2 = $attr_chan
/*59955*/     OPC_MoveChild2,
/*59956*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59959*/     OPC_CheckType, MVT::i32,
/*59961*/     OPC_MoveParent,
/*59962*/     OPC_RecordChild3, // #3 = $attr
/*59963*/     OPC_MoveChild3,
/*59964*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59967*/     OPC_CheckType, MVT::i32,
/*59969*/     OPC_MoveParent,
/*59970*/     OPC_CheckType, MVT::f32,
/*59972*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*59974*/     OPC_EmitConvertToTarget, 2,
/*59976*/     OPC_EmitConvertToTarget, 3,
/*59978*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P2_F32), 0|OPFL_GlueInput,
                  MVT::f32, 4/*#Ops*/, 0, 1, 4, 5, 
              // Src: (AMDGPUinterp_p2:f32 f32:f32:$src0, i32:i32:$j, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 9
              // Dst: (V_INTERP_P2_F32:f32 f32:f32:$src0, i32:i32:$j, (imm:i32):$attr_chan, (imm:i32):$attr)
/*59988*/   /*SwitchOpcode*/ 83|128,5/*723*/, TARGET_VAL(ISD::FDIV),// ->60715
/*59992*/     OPC_Scope, 85|128,1/*213*/, /*->60208*/ // 2 children in Scope
/*59995*/       OPC_MoveChild0,
/*59996*/       OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*59999*/       OPC_CheckPredicate, 37, // Predicate_FP_ONE
/*60001*/       OPC_MoveParent,
/*60002*/       OPC_RecordChild1, // #0 = $src
/*60003*/       OPC_CheckType, MVT::f32,
/*60005*/       OPC_Scope, 66, /*->60073*/ // 3 children in Scope
/*60007*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*60009*/         OPC_EmitInteger, MVT::i32, 1, 
/*60012*/         OPC_EmitInteger, MVT::i32, 0, 
/*60015*/         OPC_EmitInteger, MVT::i32, 0, 
/*60018*/         OPC_EmitInteger, MVT::i32, 0, 
/*60021*/         OPC_EmitInteger, MVT::i32, 0, 
/*60024*/         OPC_EmitInteger, MVT::i32, 0, 
/*60027*/         OPC_EmitInteger, MVT::i32, 0, 
/*60030*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60042*/         OPC_EmitInteger, MVT::i32, 1, 
/*60045*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60048*/         OPC_EmitInteger, MVT::i32, 0, 
/*60051*/         OPC_EmitInteger, MVT::i32, 0, 
/*60054*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_r600:f32 ?:f32:$src)
/*60073*/       /*Scope*/ 66, /*->60140*/
/*60074*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*60076*/         OPC_EmitInteger, MVT::i32, 1, 
/*60079*/         OPC_EmitInteger, MVT::i32, 0, 
/*60082*/         OPC_EmitInteger, MVT::i32, 0, 
/*60085*/         OPC_EmitInteger, MVT::i32, 0, 
/*60088*/         OPC_EmitInteger, MVT::i32, 0, 
/*60091*/         OPC_EmitInteger, MVT::i32, 0, 
/*60094*/         OPC_EmitInteger, MVT::i32, 0, 
/*60097*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60109*/         OPC_EmitInteger, MVT::i32, 1, 
/*60112*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60115*/         OPC_EmitInteger, MVT::i32, 0, 
/*60118*/         OPC_EmitInteger, MVT::i32, 0, 
/*60121*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_eg:f32 ?:f32:$src)
/*60140*/       /*Scope*/ 66, /*->60207*/
/*60141*/         OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*60143*/         OPC_EmitInteger, MVT::i32, 1, 
/*60146*/         OPC_EmitInteger, MVT::i32, 0, 
/*60149*/         OPC_EmitInteger, MVT::i32, 0, 
/*60152*/         OPC_EmitInteger, MVT::i32, 0, 
/*60155*/         OPC_EmitInteger, MVT::i32, 0, 
/*60158*/         OPC_EmitInteger, MVT::i32, 0, 
/*60161*/         OPC_EmitInteger, MVT::i32, 0, 
/*60164*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60176*/         OPC_EmitInteger, MVT::i32, 1, 
/*60179*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60182*/         OPC_EmitInteger, MVT::i32, 0, 
/*60185*/         OPC_EmitInteger, MVT::i32, 0, 
/*60188*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_cm:f32 ?:f32:$src)
/*60207*/       0, /*End of Scope*/
/*60208*/     /*Scope*/ 120|128,3/*504*/, /*->60714*/
/*60210*/       OPC_RecordChild0, // #0 = $src0
/*60211*/       OPC_RecordChild1, // #1 = $src1
/*60212*/       OPC_CheckType, MVT::f32,
/*60214*/       OPC_Scope, 36|128,1/*164*/, /*->60381*/ // 3 children in Scope
/*60217*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*60219*/         OPC_EmitInteger, MVT::i32, 0, 
/*60222*/         OPC_EmitInteger, MVT::i32, 0, 
/*60225*/         OPC_EmitInteger, MVT::i32, 1, 
/*60228*/         OPC_EmitInteger, MVT::i32, 0, 
/*60231*/         OPC_EmitInteger, MVT::i32, 0, 
/*60234*/         OPC_EmitInteger, MVT::i32, 0, 
/*60237*/         OPC_EmitInteger, MVT::i32, 0, 
/*60240*/         OPC_EmitInteger, MVT::i32, 0, 
/*60243*/         OPC_EmitInteger, MVT::i32, 0, 
/*60246*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60258*/         OPC_EmitInteger, MVT::i32, 1, 
/*60261*/         OPC_EmitInteger, MVT::i32, 0, 
/*60264*/         OPC_EmitInteger, MVT::i32, 0, 
/*60267*/         OPC_EmitInteger, MVT::i32, 0, 
/*60270*/         OPC_EmitInteger, MVT::i32, 0, 
/*60273*/         OPC_EmitInteger, MVT::i32, 0, 
/*60276*/         OPC_EmitInteger, MVT::i32, 0, 
/*60279*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60291*/         OPC_EmitInteger, MVT::i32, 1, 
/*60294*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60297*/         OPC_EmitInteger, MVT::i32, 0, 
/*60300*/         OPC_EmitInteger, MVT::i32, 0, 
/*60303*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*60322*/         OPC_EmitInteger, MVT::i32, 0, 
/*60325*/         OPC_EmitInteger, MVT::i32, 0, 
/*60328*/         OPC_EmitInteger, MVT::i32, 0, 
/*60331*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60343*/         OPC_EmitInteger, MVT::i32, 1, 
/*60346*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60349*/         OPC_EmitInteger, MVT::i32, 0, 
/*60352*/         OPC_EmitInteger, MVT::i32, 0, 
/*60355*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*60381*/       /*Scope*/ 36|128,1/*164*/, /*->60547*/
/*60383*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*60385*/         OPC_EmitInteger, MVT::i32, 0, 
/*60388*/         OPC_EmitInteger, MVT::i32, 0, 
/*60391*/         OPC_EmitInteger, MVT::i32, 1, 
/*60394*/         OPC_EmitInteger, MVT::i32, 0, 
/*60397*/         OPC_EmitInteger, MVT::i32, 0, 
/*60400*/         OPC_EmitInteger, MVT::i32, 0, 
/*60403*/         OPC_EmitInteger, MVT::i32, 0, 
/*60406*/         OPC_EmitInteger, MVT::i32, 0, 
/*60409*/         OPC_EmitInteger, MVT::i32, 0, 
/*60412*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60424*/         OPC_EmitInteger, MVT::i32, 1, 
/*60427*/         OPC_EmitInteger, MVT::i32, 0, 
/*60430*/         OPC_EmitInteger, MVT::i32, 0, 
/*60433*/         OPC_EmitInteger, MVT::i32, 0, 
/*60436*/         OPC_EmitInteger, MVT::i32, 0, 
/*60439*/         OPC_EmitInteger, MVT::i32, 0, 
/*60442*/         OPC_EmitInteger, MVT::i32, 0, 
/*60445*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60457*/         OPC_EmitInteger, MVT::i32, 1, 
/*60460*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60463*/         OPC_EmitInteger, MVT::i32, 0, 
/*60466*/         OPC_EmitInteger, MVT::i32, 0, 
/*60469*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*60488*/         OPC_EmitInteger, MVT::i32, 0, 
/*60491*/         OPC_EmitInteger, MVT::i32, 0, 
/*60494*/         OPC_EmitInteger, MVT::i32, 0, 
/*60497*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60509*/         OPC_EmitInteger, MVT::i32, 1, 
/*60512*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60515*/         OPC_EmitInteger, MVT::i32, 0, 
/*60518*/         OPC_EmitInteger, MVT::i32, 0, 
/*60521*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*60547*/       /*Scope*/ 36|128,1/*164*/, /*->60713*/
/*60549*/         OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*60551*/         OPC_EmitInteger, MVT::i32, 0, 
/*60554*/         OPC_EmitInteger, MVT::i32, 0, 
/*60557*/         OPC_EmitInteger, MVT::i32, 1, 
/*60560*/         OPC_EmitInteger, MVT::i32, 0, 
/*60563*/         OPC_EmitInteger, MVT::i32, 0, 
/*60566*/         OPC_EmitInteger, MVT::i32, 0, 
/*60569*/         OPC_EmitInteger, MVT::i32, 0, 
/*60572*/         OPC_EmitInteger, MVT::i32, 0, 
/*60575*/         OPC_EmitInteger, MVT::i32, 0, 
/*60578*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60590*/         OPC_EmitInteger, MVT::i32, 1, 
/*60593*/         OPC_EmitInteger, MVT::i32, 0, 
/*60596*/         OPC_EmitInteger, MVT::i32, 0, 
/*60599*/         OPC_EmitInteger, MVT::i32, 0, 
/*60602*/         OPC_EmitInteger, MVT::i32, 0, 
/*60605*/         OPC_EmitInteger, MVT::i32, 0, 
/*60608*/         OPC_EmitInteger, MVT::i32, 0, 
/*60611*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60623*/         OPC_EmitInteger, MVT::i32, 1, 
/*60626*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60629*/         OPC_EmitInteger, MVT::i32, 0, 
/*60632*/         OPC_EmitInteger, MVT::i32, 0, 
/*60635*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*60654*/         OPC_EmitInteger, MVT::i32, 0, 
/*60657*/         OPC_EmitInteger, MVT::i32, 0, 
/*60660*/         OPC_EmitInteger, MVT::i32, 0, 
/*60663*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60675*/         OPC_EmitInteger, MVT::i32, 1, 
/*60678*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60681*/         OPC_EmitInteger, MVT::i32, 0, 
/*60684*/         OPC_EmitInteger, MVT::i32, 0, 
/*60687*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*60713*/       0, /*End of Scope*/
/*60714*/     0, /*End of Scope*/
/*60715*/   /*SwitchOpcode*/ 95|128,3/*479*/, TARGET_VAL(AMDGPUISD::RCP),// ->61198
/*60719*/     OPC_Scope, 107|128,1/*235*/, /*->60957*/ // 2 children in Scope
/*60722*/       OPC_MoveChild0,
/*60723*/       OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*60726*/       OPC_RecordChild0, // #0 = $src
/*60727*/       OPC_MoveParent,
/*60728*/       OPC_SwitchType /*2 cases */, 85|128,1/*213*/, MVT::f32,// ->60945
/*60732*/         OPC_Scope, 66, /*->60800*/ // 4 children in Scope
/*60734*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*60736*/           OPC_EmitInteger, MVT::i32, 1, 
/*60739*/           OPC_EmitInteger, MVT::i32, 0, 
/*60742*/           OPC_EmitInteger, MVT::i32, 0, 
/*60745*/           OPC_EmitInteger, MVT::i32, 0, 
/*60748*/           OPC_EmitInteger, MVT::i32, 0, 
/*60751*/           OPC_EmitInteger, MVT::i32, 0, 
/*60754*/           OPC_EmitInteger, MVT::i32, 0, 
/*60757*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60769*/           OPC_EmitInteger, MVT::i32, 1, 
/*60772*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60775*/           OPC_EmitInteger, MVT::i32, 0, 
/*60778*/           OPC_EmitInteger, MVT::i32, 0, 
/*60781*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*60800*/         /*Scope*/ 66, /*->60867*/
/*60801*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*60803*/           OPC_EmitInteger, MVT::i32, 1, 
/*60806*/           OPC_EmitInteger, MVT::i32, 0, 
/*60809*/           OPC_EmitInteger, MVT::i32, 0, 
/*60812*/           OPC_EmitInteger, MVT::i32, 0, 
/*60815*/           OPC_EmitInteger, MVT::i32, 0, 
/*60818*/           OPC_EmitInteger, MVT::i32, 0, 
/*60821*/           OPC_EmitInteger, MVT::i32, 0, 
/*60824*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60836*/           OPC_EmitInteger, MVT::i32, 1, 
/*60839*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60842*/           OPC_EmitInteger, MVT::i32, 0, 
/*60845*/           OPC_EmitInteger, MVT::i32, 0, 
/*60848*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*60867*/         /*Scope*/ 66, /*->60934*/
/*60868*/           OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*60870*/           OPC_EmitInteger, MVT::i32, 1, 
/*60873*/           OPC_EmitInteger, MVT::i32, 0, 
/*60876*/           OPC_EmitInteger, MVT::i32, 0, 
/*60879*/           OPC_EmitInteger, MVT::i32, 0, 
/*60882*/           OPC_EmitInteger, MVT::i32, 0, 
/*60885*/           OPC_EmitInteger, MVT::i32, 0, 
/*60888*/           OPC_EmitInteger, MVT::i32, 0, 
/*60891*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60903*/           OPC_EmitInteger, MVT::i32, 1, 
/*60906*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60909*/           OPC_EmitInteger, MVT::i32, 0, 
/*60912*/           OPC_EmitInteger, MVT::i32, 0, 
/*60915*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*60934*/         /*Scope*/ 9, /*->60944*/
/*60935*/           OPC_CheckPatternPredicate, 14, // (TM.Options.UnsafeFPMath)
/*60937*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*60944*/         0, /*End of Scope*/
/*60945*/       /*SwitchType*/ 9, MVT::f64,// ->60956
/*60947*/         OPC_CheckPatternPredicate, 14, // (TM.Options.UnsafeFPMath)
/*60949*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                      MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUrcp:f64 (fsqrt:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*60956*/       0, // EndSwitchType
/*60957*/     /*Scope*/ 110|128,1/*238*/, /*->61197*/
/*60959*/       OPC_RecordChild0, // #0 = $src0
/*60960*/       OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->61181
/*60964*/         OPC_Scope, 66, /*->61032*/ // 4 children in Scope
/*60966*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*60968*/           OPC_EmitInteger, MVT::i32, 1, 
/*60971*/           OPC_EmitInteger, MVT::i32, 0, 
/*60974*/           OPC_EmitInteger, MVT::i32, 0, 
/*60977*/           OPC_EmitInteger, MVT::i32, 0, 
/*60980*/           OPC_EmitInteger, MVT::i32, 0, 
/*60983*/           OPC_EmitInteger, MVT::i32, 0, 
/*60986*/           OPC_EmitInteger, MVT::i32, 0, 
/*60989*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61001*/           OPC_EmitInteger, MVT::i32, 1, 
/*61004*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61007*/           OPC_EmitInteger, MVT::i32, 0, 
/*61010*/           OPC_EmitInteger, MVT::i32, 0, 
/*61013*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_r600:f32 f32:f32:$src0)
/*61032*/         /*Scope*/ 66, /*->61099*/
/*61033*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*61035*/           OPC_EmitInteger, MVT::i32, 1, 
/*61038*/           OPC_EmitInteger, MVT::i32, 0, 
/*61041*/           OPC_EmitInteger, MVT::i32, 0, 
/*61044*/           OPC_EmitInteger, MVT::i32, 0, 
/*61047*/           OPC_EmitInteger, MVT::i32, 0, 
/*61050*/           OPC_EmitInteger, MVT::i32, 0, 
/*61053*/           OPC_EmitInteger, MVT::i32, 0, 
/*61056*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61068*/           OPC_EmitInteger, MVT::i32, 1, 
/*61071*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61074*/           OPC_EmitInteger, MVT::i32, 0, 
/*61077*/           OPC_EmitInteger, MVT::i32, 0, 
/*61080*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_eg:f32 f32:f32:$src0)
/*61099*/         /*Scope*/ 66, /*->61166*/
/*61100*/           OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*61102*/           OPC_EmitInteger, MVT::i32, 1, 
/*61105*/           OPC_EmitInteger, MVT::i32, 0, 
/*61108*/           OPC_EmitInteger, MVT::i32, 0, 
/*61111*/           OPC_EmitInteger, MVT::i32, 0, 
/*61114*/           OPC_EmitInteger, MVT::i32, 0, 
/*61117*/           OPC_EmitInteger, MVT::i32, 0, 
/*61120*/           OPC_EmitInteger, MVT::i32, 0, 
/*61123*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61135*/           OPC_EmitInteger, MVT::i32, 1, 
/*61138*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61141*/           OPC_EmitInteger, MVT::i32, 0, 
/*61144*/           OPC_EmitInteger, MVT::i32, 0, 
/*61147*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_cm:f32 f32:f32:$src0)
/*61166*/         /*Scope*/ 13, /*->61180*/
/*61167*/           OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61170*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F32_e64), 0,
                        MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (AMDGPUrcp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_RCP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61180*/         0, /*End of Scope*/
/*61181*/       /*SwitchType*/ 13, MVT::f64,// ->61196
/*61183*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61186*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61196*/       0, // EndSwitchType
/*61197*/     0, /*End of Scope*/
/*61198*/   /*SwitchOpcode*/ 82|128,1/*210*/, TARGET_VAL(ISD::FNEG),// ->61412
/*61202*/     OPC_Scope, 96, /*->61300*/ // 2 children in Scope
/*61204*/       OPC_MoveChild0,
/*61205*/       OPC_CheckOpcode, TARGET_VAL(ISD::FABS),
/*61208*/       OPC_RecordChild0, // #0 = $src
/*61209*/       OPC_MoveParent,
/*61210*/       OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->61231
/*61213*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*61215*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*61222*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                      MVT::f32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (fneg:f32 (fabs:f32 f32:f32:$src)) - Complexity = 6
                  // Dst: (S_OR_B32:f32:i1 ?:f32:$src, 2147483648:i32)
/*61231*/       /*SwitchType*/ 66, MVT::f64,// ->61299
/*61233*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*61235*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*61238*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61241*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*61249*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61252*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61255*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*61263*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*61270*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*61277*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*61285*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61288*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 (fabs:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_OR_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*61299*/       0, // EndSwitchType
/*61300*/     /*Scope*/ 110, /*->61411*/
/*61301*/       OPC_RecordChild0, // #0 = $src
/*61302*/       OPC_SwitchType /*2 cases */, 37, MVT::f32,// ->61342
/*61305*/         OPC_Scope, 24, /*->61331*/ // 2 children in Scope
/*61307*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*61309*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*61316*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*61323*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                        MVT::f32, 2/*#Ops*/, 0, 2, 
                    // Src: (fneg:f32 f32:f32:$src) - Complexity = 3
                    // Dst: (V_XOR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483648:i32))
/*61331*/         /*Scope*/ 9, /*->61341*/
/*61332*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*61334*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (fneg:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FNEG_R600:f32 f32:f32:$src0)
/*61341*/         0, /*End of Scope*/
/*61342*/       /*SwitchType*/ 66, MVT::f64,// ->61410
/*61344*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*61346*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*61349*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61352*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*61360*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61363*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61366*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*61374*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*61381*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*61388*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*61396*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*61399*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 f64:f64:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_XOR_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*61410*/       0, // EndSwitchType
/*61411*/     0, /*End of Scope*/
/*61412*/   /*SwitchOpcode*/ 68, TARGET_VAL(ISD::ConstantFP),// ->61483
/*61415*/     OPC_RecordNode, // #0 = $imm
/*61416*/     OPC_SwitchType /*2 cases */, 45, MVT::f32,// ->61464
/*61419*/       OPC_Scope, 14, /*->61435*/ // 2 children in Scope
/*61421*/         OPC_CheckPredicate, 69, // Predicate_anonymous_1645
/*61423*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*61425*/         OPC_EmitNodeXForm, 6, 0, // bitcast_fpimm_to_i32
/*61428*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32)<<P:Predicate_anonymous_1645>>:$imm - Complexity = 4
                  // Dst: (S_MOV_B32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*61435*/       /*Scope*/ 27, /*->61463*/
/*61436*/         OPC_Scope, 12, /*->61450*/ // 2 children in Scope
/*61438*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*61440*/           OPC_EmitNodeXForm, 6, 0, // bitcast_fpimm_to_i32
/*61443*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::f32, 1/*#Ops*/, 1, 
                    // Src: (fpimm:f32):$imm - Complexity = 3
                    // Dst: (V_MOV_B32_e32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*61450*/         /*Scope*/ 11, /*->61462*/
/*61451*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*61453*/           OPC_EmitConvertToTarget, 0,
/*61455*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_F32), 0,
                        MVT::f32, 1/*#Ops*/, 1, 
                    // Src: (fpimm:f32):$val - Complexity = 3
                    // Dst: (MOV_IMM_F32:f32 (fpimm:f32):$val)
/*61462*/         0, /*End of Scope*/
/*61463*/       0, /*End of Scope*/
/*61464*/     /*SwitchType*/ 16, MVT::f64,// ->61482
/*61466*/       OPC_CheckPredicate, 70, // Predicate_anonymous_1653
/*61468*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*61470*/       OPC_EmitConvertToTarget, 0,
/*61472*/       OPC_EmitNodeXForm, 7, 1, // bitcast_fpimm_to_i64
/*61475*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::f64, 1/*#Ops*/, 2, 
                // Src: (fpimm:f64)<<P:Predicate_anonymous_1653>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:f64 (bitcast_fpimm_to_i64:f64 (fpimm:f64)<<P:Predicate_anonymous_1654>>:$imm))
/*61482*/     0, // EndSwitchType
/*61483*/   /*SwitchOpcode*/ 62|128,1/*190*/, TARGET_VAL(ISD::FMUL),// ->61677
/*61487*/     OPC_RecordChild0, // #0 = $src0
/*61488*/     OPC_RecordChild1, // #1 = $src1
/*61489*/     OPC_SwitchType /*2 cases */, 13|128,1/*141*/, MVT::f32,// ->61634
/*61493*/       OPC_Scope, 100, /*->61595*/ // 3 children in Scope
/*61495*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*61497*/         OPC_EmitInteger, MVT::i32, 0, 
/*61500*/         OPC_EmitInteger, MVT::i32, 0, 
/*61503*/         OPC_EmitInteger, MVT::i32, 1, 
/*61506*/         OPC_EmitInteger, MVT::i32, 0, 
/*61509*/         OPC_EmitInteger, MVT::i32, 0, 
/*61512*/         OPC_EmitInteger, MVT::i32, 0, 
/*61515*/         OPC_EmitInteger, MVT::i32, 0, 
/*61518*/         OPC_EmitInteger, MVT::i32, 0, 
/*61521*/         OPC_EmitInteger, MVT::i32, 0, 
/*61524*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61536*/         OPC_EmitInteger, MVT::i32, 0, 
/*61539*/         OPC_EmitInteger, MVT::i32, 0, 
/*61542*/         OPC_EmitInteger, MVT::i32, 0, 
/*61545*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61557*/         OPC_EmitInteger, MVT::i32, 1, 
/*61560*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61563*/         OPC_EmitInteger, MVT::i32, 0, 
/*61566*/         OPC_EmitInteger, MVT::i32, 0, 
/*61569*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmul:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*61595*/       /*Scope*/ 18, /*->61614*/
/*61596*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61599*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61602*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61614*/       /*Scope*/ 18, /*->61633*/
/*61615*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*61618*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*61621*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61633*/       0, /*End of Scope*/
/*61634*/     /*SwitchType*/ 40, MVT::f64,// ->61676
/*61636*/       OPC_Scope, 18, /*->61656*/ // 2 children in Scope
/*61638*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61641*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61644*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61656*/       /*Scope*/ 18, /*->61675*/
/*61657*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*61660*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*61663*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61675*/       0, /*End of Scope*/
/*61676*/     0, // EndSwitchType
/*61677*/   /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::FMAX_LEGACY),// ->61806
/*61680*/     OPC_RecordChild0, // #0 = $src0
/*61681*/     OPC_RecordChild1, // #1 = $src1
/*61682*/     OPC_CheckType, MVT::f32,
/*61684*/     OPC_Scope, 100, /*->61786*/ // 2 children in Scope
/*61686*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*61688*/       OPC_EmitInteger, MVT::i32, 0, 
/*61691*/       OPC_EmitInteger, MVT::i32, 0, 
/*61694*/       OPC_EmitInteger, MVT::i32, 1, 
/*61697*/       OPC_EmitInteger, MVT::i32, 0, 
/*61700*/       OPC_EmitInteger, MVT::i32, 0, 
/*61703*/       OPC_EmitInteger, MVT::i32, 0, 
/*61706*/       OPC_EmitInteger, MVT::i32, 0, 
/*61709*/       OPC_EmitInteger, MVT::i32, 0, 
/*61712*/       OPC_EmitInteger, MVT::i32, 0, 
/*61715*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61727*/       OPC_EmitInteger, MVT::i32, 0, 
/*61730*/       OPC_EmitInteger, MVT::i32, 0, 
/*61733*/       OPC_EmitInteger, MVT::i32, 0, 
/*61736*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61748*/       OPC_EmitInteger, MVT::i32, 1, 
/*61751*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61754*/       OPC_EmitInteger, MVT::i32, 0, 
/*61757*/       OPC_EmitInteger, MVT::i32, 0, 
/*61760*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX), 0,
                    MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmax_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MAX:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*61786*/     /*Scope*/ 18, /*->61805*/
/*61787*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61790*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61793*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmax_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61805*/     0, /*End of Scope*/
/*61806*/   /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::FMIN_LEGACY),// ->61935
/*61809*/     OPC_RecordChild0, // #0 = $src0
/*61810*/     OPC_RecordChild1, // #1 = $src1
/*61811*/     OPC_CheckType, MVT::f32,
/*61813*/     OPC_Scope, 100, /*->61915*/ // 2 children in Scope
/*61815*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*61817*/       OPC_EmitInteger, MVT::i32, 0, 
/*61820*/       OPC_EmitInteger, MVT::i32, 0, 
/*61823*/       OPC_EmitInteger, MVT::i32, 1, 
/*61826*/       OPC_EmitInteger, MVT::i32, 0, 
/*61829*/       OPC_EmitInteger, MVT::i32, 0, 
/*61832*/       OPC_EmitInteger, MVT::i32, 0, 
/*61835*/       OPC_EmitInteger, MVT::i32, 0, 
/*61838*/       OPC_EmitInteger, MVT::i32, 0, 
/*61841*/       OPC_EmitInteger, MVT::i32, 0, 
/*61844*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61856*/       OPC_EmitInteger, MVT::i32, 0, 
/*61859*/       OPC_EmitInteger, MVT::i32, 0, 
/*61862*/       OPC_EmitInteger, MVT::i32, 0, 
/*61865*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61877*/       OPC_EmitInteger, MVT::i32, 1, 
/*61880*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61883*/       OPC_EmitInteger, MVT::i32, 0, 
/*61886*/       OPC_EmitInteger, MVT::i32, 0, 
/*61889*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN), 0,
                    MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmin_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MIN:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*61915*/     /*Scope*/ 18, /*->61934*/
/*61916*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61919*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61922*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmin_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61934*/     0, /*End of Scope*/
/*61935*/   /*SwitchOpcode*/ 62|128,1/*190*/, TARGET_VAL(ISD::FMAXNUM),// ->62129
/*61939*/     OPC_RecordChild0, // #0 = $src0
/*61940*/     OPC_RecordChild1, // #1 = $src1
/*61941*/     OPC_SwitchType /*2 cases */, 13|128,1/*141*/, MVT::f32,// ->62086
/*61945*/       OPC_Scope, 100, /*->62047*/ // 3 children in Scope
/*61947*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*61949*/         OPC_EmitInteger, MVT::i32, 0, 
/*61952*/         OPC_EmitInteger, MVT::i32, 0, 
/*61955*/         OPC_EmitInteger, MVT::i32, 1, 
/*61958*/         OPC_EmitInteger, MVT::i32, 0, 
/*61961*/         OPC_EmitInteger, MVT::i32, 0, 
/*61964*/         OPC_EmitInteger, MVT::i32, 0, 
/*61967*/         OPC_EmitInteger, MVT::i32, 0, 
/*61970*/         OPC_EmitInteger, MVT::i32, 0, 
/*61973*/         OPC_EmitInteger, MVT::i32, 0, 
/*61976*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61988*/         OPC_EmitInteger, MVT::i32, 0, 
/*61991*/         OPC_EmitInteger, MVT::i32, 0, 
/*61994*/         OPC_EmitInteger, MVT::i32, 0, 
/*61997*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62009*/         OPC_EmitInteger, MVT::i32, 1, 
/*62012*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62015*/         OPC_EmitInteger, MVT::i32, 0, 
/*62018*/         OPC_EmitInteger, MVT::i32, 0, 
/*62021*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_DX10), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmaxnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MAX_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*62047*/       /*Scope*/ 18, /*->62066*/
/*62048*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*62051*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*62054*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmaxnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*62066*/       /*Scope*/ 18, /*->62085*/
/*62067*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*62070*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*62073*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmaxnum:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*62085*/       0, /*End of Scope*/
/*62086*/     /*SwitchType*/ 40, MVT::f64,// ->62128
/*62088*/       OPC_Scope, 18, /*->62108*/ // 2 children in Scope
/*62090*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*62093*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*62096*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                      MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmaxnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*62108*/       /*Scope*/ 18, /*->62127*/
/*62109*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*62112*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*62115*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                      MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmaxnum:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*62127*/       0, /*End of Scope*/
/*62128*/     0, // EndSwitchType
/*62129*/   /*SwitchOpcode*/ 62|128,1/*190*/, TARGET_VAL(ISD::FMINNUM),// ->62323
/*62133*/     OPC_RecordChild0, // #0 = $src0
/*62134*/     OPC_RecordChild1, // #1 = $src1
/*62135*/     OPC_SwitchType /*2 cases */, 13|128,1/*141*/, MVT::f32,// ->62280
/*62139*/       OPC_Scope, 100, /*->62241*/ // 3 children in Scope
/*62141*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*62143*/         OPC_EmitInteger, MVT::i32, 0, 
/*62146*/         OPC_EmitInteger, MVT::i32, 0, 
/*62149*/         OPC_EmitInteger, MVT::i32, 1, 
/*62152*/         OPC_EmitInteger, MVT::i32, 0, 
/*62155*/         OPC_EmitInteger, MVT::i32, 0, 
/*62158*/         OPC_EmitInteger, MVT::i32, 0, 
/*62161*/         OPC_EmitInteger, MVT::i32, 0, 
/*62164*/         OPC_EmitInteger, MVT::i32, 0, 
/*62167*/         OPC_EmitInteger, MVT::i32, 0, 
/*62170*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62182*/         OPC_EmitInteger, MVT::i32, 0, 
/*62185*/         OPC_EmitInteger, MVT::i32, 0, 
/*62188*/         OPC_EmitInteger, MVT::i32, 0, 
/*62191*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62203*/         OPC_EmitInteger, MVT::i32, 1, 
/*62206*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62209*/         OPC_EmitInteger, MVT::i32, 0, 
/*62212*/         OPC_EmitInteger, MVT::i32, 0, 
/*62215*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_DX10), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fminnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MIN_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*62241*/       /*Scope*/ 18, /*->62260*/
/*62242*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*62245*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*62248*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*62260*/       /*Scope*/ 18, /*->62279*/
/*62261*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*62264*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*62267*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*62279*/       0, /*End of Scope*/
/*62280*/     /*SwitchType*/ 40, MVT::f64,// ->62322
/*62282*/       OPC_Scope, 18, /*->62302*/ // 2 children in Scope
/*62284*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*62287*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*62290*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*62302*/       /*Scope*/ 18, /*->62321*/
/*62303*/         OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*62306*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*62309*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*62321*/       0, /*End of Scope*/
/*62322*/     0, // EndSwitchType
/*62323*/   /*SwitchOpcode*/ 103, TARGET_VAL(AMDGPUISD::FRACT),// ->62429
/*62326*/     OPC_RecordChild0, // #0 = $src0
/*62327*/     OPC_SwitchType /*2 cases */, 83, MVT::f32,// ->62413
/*62330*/       OPC_Scope, 66, /*->62398*/ // 2 children in Scope
/*62332*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*62334*/         OPC_EmitInteger, MVT::i32, 1, 
/*62337*/         OPC_EmitInteger, MVT::i32, 0, 
/*62340*/         OPC_EmitInteger, MVT::i32, 0, 
/*62343*/         OPC_EmitInteger, MVT::i32, 0, 
/*62346*/         OPC_EmitInteger, MVT::i32, 0, 
/*62349*/         OPC_EmitInteger, MVT::i32, 0, 
/*62352*/         OPC_EmitInteger, MVT::i32, 0, 
/*62355*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62367*/         OPC_EmitInteger, MVT::i32, 1, 
/*62370*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62373*/         OPC_EmitInteger, MVT::i32, 0, 
/*62376*/         OPC_EmitInteger, MVT::i32, 0, 
/*62379*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FRACT), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUfract:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FRACT:f32 R600_Reg32:f32:$src0)
/*62398*/       /*Scope*/ 13, /*->62412*/
/*62399*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*62402*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUfract:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FRACT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*62412*/       0, /*End of Scope*/
/*62413*/     /*SwitchType*/ 13, MVT::f64,// ->62428
/*62415*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*62418*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*62428*/     0, // EndSwitchType
/*62429*/   /*SwitchOpcode*/ 103, TARGET_VAL(ISD::FTRUNC),// ->62535
/*62432*/     OPC_RecordChild0, // #0 = $src0
/*62433*/     OPC_SwitchType /*2 cases */, 83, MVT::f32,// ->62519
/*62436*/       OPC_Scope, 66, /*->62504*/ // 2 children in Scope
/*62438*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*62440*/         OPC_EmitInteger, MVT::i32, 1, 
/*62443*/         OPC_EmitInteger, MVT::i32, 0, 
/*62446*/         OPC_EmitInteger, MVT::i32, 0, 
/*62449*/         OPC_EmitInteger, MVT::i32, 0, 
/*62452*/         OPC_EmitInteger, MVT::i32, 0, 
/*62455*/         OPC_EmitInteger, MVT::i32, 0, 
/*62458*/         OPC_EmitInteger, MVT::i32, 0, 
/*62461*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62473*/         OPC_EmitInteger, MVT::i32, 1, 
/*62476*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62479*/         OPC_EmitInteger, MVT::i32, 0, 
/*62482*/         OPC_EmitInteger, MVT::i32, 0, 
/*62485*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TRUNC), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ftrunc:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (TRUNC:f32 R600_Reg32:f32:$src0)
/*62504*/       /*Scope*/ 13, /*->62518*/
/*62505*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*62508*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ftrunc:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_TRUNC_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*62518*/       0, /*End of Scope*/
/*62519*/     /*SwitchType*/ 13, MVT::f64,// ->62534
/*62521*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*62524*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*62534*/     0, // EndSwitchType
/*62535*/   /*SwitchOpcode*/ 103, TARGET_VAL(ISD::FCEIL),// ->62641
/*62538*/     OPC_RecordChild0, // #0 = $src0
/*62539*/     OPC_SwitchType /*2 cases */, 83, MVT::f32,// ->62625
/*62542*/       OPC_Scope, 66, /*->62610*/ // 2 children in Scope
/*62544*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*62546*/         OPC_EmitInteger, MVT::i32, 1, 
/*62549*/         OPC_EmitInteger, MVT::i32, 0, 
/*62552*/         OPC_EmitInteger, MVT::i32, 0, 
/*62555*/         OPC_EmitInteger, MVT::i32, 0, 
/*62558*/         OPC_EmitInteger, MVT::i32, 0, 
/*62561*/         OPC_EmitInteger, MVT::i32, 0, 
/*62564*/         OPC_EmitInteger, MVT::i32, 0, 
/*62567*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62579*/         OPC_EmitInteger, MVT::i32, 1, 
/*62582*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62585*/         OPC_EmitInteger, MVT::i32, 0, 
/*62588*/         OPC_EmitInteger, MVT::i32, 0, 
/*62591*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CEIL), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fceil:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (CEIL:f32 R600_Reg32:f32:$src0)
/*62610*/       /*Scope*/ 13, /*->62624*/
/*62611*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*62614*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fceil:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CEIL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*62624*/       0, /*End of Scope*/
/*62625*/     /*SwitchType*/ 13, MVT::f64,// ->62640
/*62627*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*62630*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*62640*/     0, // EndSwitchType
/*62641*/   /*SwitchOpcode*/ 103, TARGET_VAL(ISD::FRINT),// ->62747
/*62644*/     OPC_RecordChild0, // #0 = $src0
/*62645*/     OPC_SwitchType /*2 cases */, 83, MVT::f32,// ->62731
/*62648*/       OPC_Scope, 66, /*->62716*/ // 2 children in Scope
/*62650*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*62652*/         OPC_EmitInteger, MVT::i32, 1, 
/*62655*/         OPC_EmitInteger, MVT::i32, 0, 
/*62658*/         OPC_EmitInteger, MVT::i32, 0, 
/*62661*/         OPC_EmitInteger, MVT::i32, 0, 
/*62664*/         OPC_EmitInteger, MVT::i32, 0, 
/*62667*/         OPC_EmitInteger, MVT::i32, 0, 
/*62670*/         OPC_EmitInteger, MVT::i32, 0, 
/*62673*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62685*/         OPC_EmitInteger, MVT::i32, 1, 
/*62688*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62691*/         OPC_EmitInteger, MVT::i32, 0, 
/*62694*/         OPC_EmitInteger, MVT::i32, 0, 
/*62697*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RNDNE), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (frint:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RNDNE:f32 R600_Reg32:f32:$src0)
/*62716*/       /*Scope*/ 13, /*->62730*/
/*62717*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*62720*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (frint:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RNDNE_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*62730*/       0, /*End of Scope*/
/*62731*/     /*SwitchType*/ 13, MVT::f64,// ->62746
/*62733*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*62736*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*62746*/     0, // EndSwitchType
/*62747*/   /*SwitchOpcode*/ 90|128,2/*346*/, TARGET_VAL(AMDGPUISD::DOT4),// ->63097
/*62751*/     OPC_RecordChild0, // #0 = $src0_X
/*62752*/     OPC_RecordChild1, // #1 = $src1_X
/*62753*/     OPC_RecordChild2, // #2 = $src0_Y
/*62754*/     OPC_RecordChild3, // #3 = $src1_Y
/*62755*/     OPC_RecordChild4, // #4 = $src0_Z
/*62756*/     OPC_RecordChild5, // #5 = $src1_Z
/*62757*/     OPC_RecordChild6, // #6 = $src0_W
/*62758*/     OPC_RecordChild7, // #7 = $src1_W
/*62759*/     OPC_CheckType, MVT::f32,
/*62761*/     OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*62763*/     OPC_EmitInteger, MVT::i32, 0, 
/*62766*/     OPC_EmitInteger, MVT::i32, 0, 
/*62769*/     OPC_EmitInteger, MVT::i32, 1, 
/*62772*/     OPC_EmitInteger, MVT::i32, 0, 
/*62775*/     OPC_EmitInteger, MVT::i32, 0, 
/*62778*/     OPC_EmitInteger, MVT::i32, 0, 
/*62781*/     OPC_EmitInteger, MVT::i32, 0, 
/*62784*/     OPC_EmitInteger, MVT::i32, 0, 
/*62787*/     OPC_EmitInteger, MVT::i32, 0, 
/*62790*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62802*/     OPC_EmitInteger, MVT::i32, 0, 
/*62805*/     OPC_EmitInteger, MVT::i32, 0, 
/*62808*/     OPC_EmitInteger, MVT::i32, 0, 
/*62811*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62823*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62826*/     OPC_EmitInteger, MVT::i32, 0, 
/*62829*/     OPC_EmitInteger, MVT::i32, 0, 
/*62832*/     OPC_EmitInteger, MVT::i32, 1, 
/*62835*/     OPC_EmitInteger, MVT::i32, 0, 
/*62838*/     OPC_EmitInteger, MVT::i32, 0, 
/*62841*/     OPC_EmitInteger, MVT::i32, 0, 
/*62844*/     OPC_EmitInteger, MVT::i32, 0, 
/*62847*/     OPC_EmitInteger, MVT::i32, 0, 
/*62850*/     OPC_EmitInteger, MVT::i32, 0, 
/*62853*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62865*/     OPC_EmitInteger, MVT::i32, 0, 
/*62868*/     OPC_EmitInteger, MVT::i32, 0, 
/*62871*/     OPC_EmitInteger, MVT::i32, 0, 
/*62874*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62886*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62889*/     OPC_EmitInteger, MVT::i32, 0, 
/*62892*/     OPC_EmitInteger, MVT::i32, 0, 
/*62895*/     OPC_EmitInteger, MVT::i32, 1, 
/*62898*/     OPC_EmitInteger, MVT::i32, 0, 
/*62901*/     OPC_EmitInteger, MVT::i32, 0, 
/*62904*/     OPC_EmitInteger, MVT::i32, 0, 
/*62907*/     OPC_EmitInteger, MVT::i32, 0, 
/*62910*/     OPC_EmitInteger, MVT::i32, 0, 
/*62913*/     OPC_EmitInteger, MVT::i32, 0, 
/*62916*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62928*/     OPC_EmitInteger, MVT::i32, 0, 
/*62931*/     OPC_EmitInteger, MVT::i32, 0, 
/*62934*/     OPC_EmitInteger, MVT::i32, 0, 
/*62937*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62949*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*62952*/     OPC_EmitInteger, MVT::i32, 0, 
/*62955*/     OPC_EmitInteger, MVT::i32, 0, 
/*62958*/     OPC_EmitInteger, MVT::i32, 1, 
/*62961*/     OPC_EmitInteger, MVT::i32, 0, 
/*62964*/     OPC_EmitInteger, MVT::i32, 0, 
/*62967*/     OPC_EmitInteger, MVT::i32, 0, 
/*62970*/     OPC_EmitInteger, MVT::i32, 0, 
/*62973*/     OPC_EmitInteger, MVT::i32, 0, 
/*62976*/     OPC_EmitInteger, MVT::i32, 0, 
/*62979*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*62991*/     OPC_EmitInteger, MVT::i32, 0, 
/*62994*/     OPC_EmitInteger, MVT::i32, 0, 
/*62997*/     OPC_EmitInteger, MVT::i32, 0, 
/*63000*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63012*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63015*/     OPC_EmitInteger, MVT::i32, 0, 
/*63018*/     OPC_EmitInteger, MVT::i32, 0, 
/*63021*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DOT_4), 0,
                  MVT::f32, 70/*#Ops*/, 8, 9, 10, 11, 12, 13, 0, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 2, 29, 30, 31, 32, 3, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 4, 44, 45, 46, 47, 5, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 6, 59, 60, 61, 62, 7, 63, 64, 65, 66, 67, 68, 69, 
              // Src: (DOT4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W) - Complexity = 3
              // Dst: (DOT_4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W)
/*63097*/   /*SwitchOpcode*/ 92|128,1/*220*/, TARGET_VAL(ISD::FEXP2),// ->63321
/*63101*/     OPC_RecordChild0, // #0 = $src0
/*63102*/     OPC_CheckType, MVT::f32,
/*63104*/     OPC_Scope, 66, /*->63172*/ // 4 children in Scope
/*63106*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*63108*/       OPC_EmitInteger, MVT::i32, 1, 
/*63111*/       OPC_EmitInteger, MVT::i32, 0, 
/*63114*/       OPC_EmitInteger, MVT::i32, 0, 
/*63117*/       OPC_EmitInteger, MVT::i32, 0, 
/*63120*/       OPC_EmitInteger, MVT::i32, 0, 
/*63123*/       OPC_EmitInteger, MVT::i32, 0, 
/*63126*/       OPC_EmitInteger, MVT::i32, 0, 
/*63129*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63141*/       OPC_EmitInteger, MVT::i32, 1, 
/*63144*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63147*/       OPC_EmitInteger, MVT::i32, 0, 
/*63150*/       OPC_EmitInteger, MVT::i32, 0, 
/*63153*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*63172*/     /*Scope*/ 66, /*->63239*/
/*63173*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*63175*/       OPC_EmitInteger, MVT::i32, 1, 
/*63178*/       OPC_EmitInteger, MVT::i32, 0, 
/*63181*/       OPC_EmitInteger, MVT::i32, 0, 
/*63184*/       OPC_EmitInteger, MVT::i32, 0, 
/*63187*/       OPC_EmitInteger, MVT::i32, 0, 
/*63190*/       OPC_EmitInteger, MVT::i32, 0, 
/*63193*/       OPC_EmitInteger, MVT::i32, 0, 
/*63196*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63208*/       OPC_EmitInteger, MVT::i32, 1, 
/*63211*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63214*/       OPC_EmitInteger, MVT::i32, 0, 
/*63217*/       OPC_EmitInteger, MVT::i32, 0, 
/*63220*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*63239*/     /*Scope*/ 66, /*->63306*/
/*63240*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*63242*/       OPC_EmitInteger, MVT::i32, 1, 
/*63245*/       OPC_EmitInteger, MVT::i32, 0, 
/*63248*/       OPC_EmitInteger, MVT::i32, 0, 
/*63251*/       OPC_EmitInteger, MVT::i32, 0, 
/*63254*/       OPC_EmitInteger, MVT::i32, 0, 
/*63257*/       OPC_EmitInteger, MVT::i32, 0, 
/*63260*/       OPC_EmitInteger, MVT::i32, 0, 
/*63263*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63275*/       OPC_EmitInteger, MVT::i32, 1, 
/*63278*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63281*/       OPC_EmitInteger, MVT::i32, 0, 
/*63284*/       OPC_EmitInteger, MVT::i32, 0, 
/*63287*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*63306*/     /*Scope*/ 13, /*->63320*/
/*63307*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*63310*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F32_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fexp2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_EXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*63320*/     0, /*End of Scope*/
/*63321*/   /*SwitchOpcode*/ 92|128,1/*220*/, TARGET_VAL(ISD::FLOG2),// ->63545
/*63325*/     OPC_RecordChild0, // #0 = $src0
/*63326*/     OPC_CheckType, MVT::f32,
/*63328*/     OPC_Scope, 66, /*->63396*/ // 4 children in Scope
/*63330*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*63332*/       OPC_EmitInteger, MVT::i32, 1, 
/*63335*/       OPC_EmitInteger, MVT::i32, 0, 
/*63338*/       OPC_EmitInteger, MVT::i32, 0, 
/*63341*/       OPC_EmitInteger, MVT::i32, 0, 
/*63344*/       OPC_EmitInteger, MVT::i32, 0, 
/*63347*/       OPC_EmitInteger, MVT::i32, 0, 
/*63350*/       OPC_EmitInteger, MVT::i32, 0, 
/*63353*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63365*/       OPC_EmitInteger, MVT::i32, 1, 
/*63368*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63371*/       OPC_EmitInteger, MVT::i32, 0, 
/*63374*/       OPC_EmitInteger, MVT::i32, 0, 
/*63377*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*63396*/     /*Scope*/ 66, /*->63463*/
/*63397*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*63399*/       OPC_EmitInteger, MVT::i32, 1, 
/*63402*/       OPC_EmitInteger, MVT::i32, 0, 
/*63405*/       OPC_EmitInteger, MVT::i32, 0, 
/*63408*/       OPC_EmitInteger, MVT::i32, 0, 
/*63411*/       OPC_EmitInteger, MVT::i32, 0, 
/*63414*/       OPC_EmitInteger, MVT::i32, 0, 
/*63417*/       OPC_EmitInteger, MVT::i32, 0, 
/*63420*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63432*/       OPC_EmitInteger, MVT::i32, 1, 
/*63435*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63438*/       OPC_EmitInteger, MVT::i32, 0, 
/*63441*/       OPC_EmitInteger, MVT::i32, 0, 
/*63444*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*63463*/     /*Scope*/ 66, /*->63530*/
/*63464*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*63466*/       OPC_EmitInteger, MVT::i32, 1, 
/*63469*/       OPC_EmitInteger, MVT::i32, 0, 
/*63472*/       OPC_EmitInteger, MVT::i32, 0, 
/*63475*/       OPC_EmitInteger, MVT::i32, 0, 
/*63478*/       OPC_EmitInteger, MVT::i32, 0, 
/*63481*/       OPC_EmitInteger, MVT::i32, 0, 
/*63484*/       OPC_EmitInteger, MVT::i32, 0, 
/*63487*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63499*/       OPC_EmitInteger, MVT::i32, 1, 
/*63502*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63505*/       OPC_EmitInteger, MVT::i32, 0, 
/*63508*/       OPC_EmitInteger, MVT::i32, 0, 
/*63511*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*63530*/     /*Scope*/ 13, /*->63544*/
/*63531*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*63534*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_F32_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (flog2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_LOG_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*63544*/     0, /*End of Scope*/
/*63545*/   /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(AMDGPUISD::RSQ_CLAMP),// ->63787
/*63549*/     OPC_RecordChild0, // #0 = $src0
/*63550*/     OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->63771
/*63554*/       OPC_Scope, 66, /*->63622*/ // 4 children in Scope
/*63556*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*63558*/         OPC_EmitInteger, MVT::i32, 1, 
/*63561*/         OPC_EmitInteger, MVT::i32, 0, 
/*63564*/         OPC_EmitInteger, MVT::i32, 0, 
/*63567*/         OPC_EmitInteger, MVT::i32, 0, 
/*63570*/         OPC_EmitInteger, MVT::i32, 0, 
/*63573*/         OPC_EmitInteger, MVT::i32, 0, 
/*63576*/         OPC_EmitInteger, MVT::i32, 0, 
/*63579*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63591*/         OPC_EmitInteger, MVT::i32, 1, 
/*63594*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63597*/         OPC_EmitInteger, MVT::i32, 0, 
/*63600*/         OPC_EmitInteger, MVT::i32, 0, 
/*63603*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_r600:f32 R600_Reg32:f32:$src0)
/*63622*/       /*Scope*/ 66, /*->63689*/
/*63623*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*63625*/         OPC_EmitInteger, MVT::i32, 1, 
/*63628*/         OPC_EmitInteger, MVT::i32, 0, 
/*63631*/         OPC_EmitInteger, MVT::i32, 0, 
/*63634*/         OPC_EmitInteger, MVT::i32, 0, 
/*63637*/         OPC_EmitInteger, MVT::i32, 0, 
/*63640*/         OPC_EmitInteger, MVT::i32, 0, 
/*63643*/         OPC_EmitInteger, MVT::i32, 0, 
/*63646*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63658*/         OPC_EmitInteger, MVT::i32, 1, 
/*63661*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63664*/         OPC_EmitInteger, MVT::i32, 0, 
/*63667*/         OPC_EmitInteger, MVT::i32, 0, 
/*63670*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_eg:f32 R600_Reg32:f32:$src0)
/*63689*/       /*Scope*/ 66, /*->63756*/
/*63690*/         OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*63692*/         OPC_EmitInteger, MVT::i32, 1, 
/*63695*/         OPC_EmitInteger, MVT::i32, 0, 
/*63698*/         OPC_EmitInteger, MVT::i32, 0, 
/*63701*/         OPC_EmitInteger, MVT::i32, 0, 
/*63704*/         OPC_EmitInteger, MVT::i32, 0, 
/*63707*/         OPC_EmitInteger, MVT::i32, 0, 
/*63710*/         OPC_EmitInteger, MVT::i32, 0, 
/*63713*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63725*/         OPC_EmitInteger, MVT::i32, 1, 
/*63728*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63731*/         OPC_EmitInteger, MVT::i32, 0, 
/*63734*/         OPC_EmitInteger, MVT::i32, 0, 
/*63737*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_cm:f32 R600_Reg32:f32:$src0)
/*63756*/       /*Scope*/ 13, /*->63770*/
/*63757*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*63760*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq_clamp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*63770*/       0, /*End of Scope*/
/*63771*/     /*SwitchType*/ 13, MVT::f64,// ->63786
/*63773*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*63776*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_clamp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_CLAMP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*63786*/     0, // EndSwitchType
/*63787*/   /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(AMDGPUISD::RSQ),// ->64029
/*63791*/     OPC_RecordChild0, // #0 = $src0
/*63792*/     OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->64013
/*63796*/       OPC_Scope, 66, /*->63864*/ // 4 children in Scope
/*63798*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*63800*/         OPC_EmitInteger, MVT::i32, 1, 
/*63803*/         OPC_EmitInteger, MVT::i32, 0, 
/*63806*/         OPC_EmitInteger, MVT::i32, 0, 
/*63809*/         OPC_EmitInteger, MVT::i32, 0, 
/*63812*/         OPC_EmitInteger, MVT::i32, 0, 
/*63815*/         OPC_EmitInteger, MVT::i32, 0, 
/*63818*/         OPC_EmitInteger, MVT::i32, 0, 
/*63821*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63833*/         OPC_EmitInteger, MVT::i32, 1, 
/*63836*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63839*/         OPC_EmitInteger, MVT::i32, 0, 
/*63842*/         OPC_EmitInteger, MVT::i32, 0, 
/*63845*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*63864*/       /*Scope*/ 66, /*->63931*/
/*63865*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*63867*/         OPC_EmitInteger, MVT::i32, 1, 
/*63870*/         OPC_EmitInteger, MVT::i32, 0, 
/*63873*/         OPC_EmitInteger, MVT::i32, 0, 
/*63876*/         OPC_EmitInteger, MVT::i32, 0, 
/*63879*/         OPC_EmitInteger, MVT::i32, 0, 
/*63882*/         OPC_EmitInteger, MVT::i32, 0, 
/*63885*/         OPC_EmitInteger, MVT::i32, 0, 
/*63888*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63900*/         OPC_EmitInteger, MVT::i32, 1, 
/*63903*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63906*/         OPC_EmitInteger, MVT::i32, 0, 
/*63909*/         OPC_EmitInteger, MVT::i32, 0, 
/*63912*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*63931*/       /*Scope*/ 66, /*->63998*/
/*63932*/         OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*63934*/         OPC_EmitInteger, MVT::i32, 1, 
/*63937*/         OPC_EmitInteger, MVT::i32, 0, 
/*63940*/         OPC_EmitInteger, MVT::i32, 0, 
/*63943*/         OPC_EmitInteger, MVT::i32, 0, 
/*63946*/         OPC_EmitInteger, MVT::i32, 0, 
/*63949*/         OPC_EmitInteger, MVT::i32, 0, 
/*63952*/         OPC_EmitInteger, MVT::i32, 0, 
/*63955*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*63967*/         OPC_EmitInteger, MVT::i32, 1, 
/*63970*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*63973*/         OPC_EmitInteger, MVT::i32, 0, 
/*63976*/         OPC_EmitInteger, MVT::i32, 0, 
/*63979*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*63998*/       /*Scope*/ 13, /*->64012*/
/*63999*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*64002*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*64012*/       0, /*End of Scope*/
/*64013*/     /*SwitchType*/ 13, MVT::f64,// ->64028
/*64015*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*64018*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*64028*/     0, // EndSwitchType
/*64029*/   /*SwitchOpcode*/ 100|128,1/*228*/, TARGET_VAL(ISD::SINT_TO_FP),// ->64261
/*64033*/     OPC_RecordChild0, // #0 = $src0
/*64034*/     OPC_Scope, 32|128,1/*160*/, /*->64197*/ // 2 children in Scope
/*64037*/       OPC_CheckChild0Type, MVT::i32,
/*64039*/       OPC_SwitchType /*2 cases */, 16|128,1/*144*/, MVT::f32,// ->64187
/*64043*/         OPC_Scope, 66, /*->64111*/ // 3 children in Scope
/*64045*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64047*/           OPC_EmitInteger, MVT::i32, 1, 
/*64050*/           OPC_EmitInteger, MVT::i32, 0, 
/*64053*/           OPC_EmitInteger, MVT::i32, 0, 
/*64056*/           OPC_EmitInteger, MVT::i32, 0, 
/*64059*/           OPC_EmitInteger, MVT::i32, 0, 
/*64062*/           OPC_EmitInteger, MVT::i32, 0, 
/*64065*/           OPC_EmitInteger, MVT::i32, 0, 
/*64068*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64080*/           OPC_EmitInteger, MVT::i32, 1, 
/*64083*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*64086*/           OPC_EmitInteger, MVT::i32, 0, 
/*64089*/           OPC_EmitInteger, MVT::i32, 0, 
/*64092*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::INT_TO_FLT_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*64111*/         /*Scope*/ 66, /*->64178*/
/*64112*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64114*/           OPC_EmitInteger, MVT::i32, 1, 
/*64117*/           OPC_EmitInteger, MVT::i32, 0, 
/*64120*/           OPC_EmitInteger, MVT::i32, 0, 
/*64123*/           OPC_EmitInteger, MVT::i32, 0, 
/*64126*/           OPC_EmitInteger, MVT::i32, 0, 
/*64129*/           OPC_EmitInteger, MVT::i32, 0, 
/*64132*/           OPC_EmitInteger, MVT::i32, 0, 
/*64135*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64147*/           OPC_EmitInteger, MVT::i32, 1, 
/*64150*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*64153*/           OPC_EmitInteger, MVT::i32, 0, 
/*64156*/           OPC_EmitInteger, MVT::i32, 0, 
/*64159*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::INT_TO_FLT_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*64178*/         /*Scope*/ 7, /*->64186*/
/*64179*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e64), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (sint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_I32_e64:f32 i32:i32:$src0)
/*64186*/         0, /*End of Scope*/
/*64187*/       /*SwitchType*/ 7, MVT::f64,// ->64196
/*64189*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e64), 0,
                      MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (sint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_I32_e64:f64 i32:i32:$src0)
/*64196*/       0, // EndSwitchType
/*64197*/     /*Scope*/ 62, /*->64260*/
/*64198*/       OPC_CheckChild0Type, MVT::i1,
/*64200*/       OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->64224
/*64203*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64205*/         OPC_EmitInteger, MVT::i32, 0, 
/*64208*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*64215*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 3212836864:i32, ?:i1:$src)
/*64224*/       /*SwitchType*/ 33, MVT::f64,// ->64259
/*64226*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64228*/         OPC_EmitInteger, MVT::i32, 0, 
/*64231*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64243*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i32, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*64252*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (sint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_I32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src))
/*64259*/       0, // EndSwitchType
/*64260*/     0, /*End of Scope*/
/*64261*/   /*SwitchOpcode*/ 91|128,1/*219*/, TARGET_VAL(ISD::UINT_TO_FP),// ->64484
/*64265*/     OPC_RecordChild0, // #0 = $src0
/*64266*/     OPC_Scope, 32|128,1/*160*/, /*->64429*/ // 2 children in Scope
/*64269*/       OPC_CheckChild0Type, MVT::i32,
/*64271*/       OPC_SwitchType /*2 cases */, 16|128,1/*144*/, MVT::f32,// ->64419
/*64275*/         OPC_Scope, 66, /*->64343*/ // 3 children in Scope
/*64277*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64279*/           OPC_EmitInteger, MVT::i32, 1, 
/*64282*/           OPC_EmitInteger, MVT::i32, 0, 
/*64285*/           OPC_EmitInteger, MVT::i32, 0, 
/*64288*/           OPC_EmitInteger, MVT::i32, 0, 
/*64291*/           OPC_EmitInteger, MVT::i32, 0, 
/*64294*/           OPC_EmitInteger, MVT::i32, 0, 
/*64297*/           OPC_EmitInteger, MVT::i32, 0, 
/*64300*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64312*/           OPC_EmitInteger, MVT::i32, 1, 
/*64315*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*64318*/           OPC_EmitInteger, MVT::i32, 0, 
/*64321*/           OPC_EmitInteger, MVT::i32, 0, 
/*64324*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::UINT_TO_FLT_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*64343*/         /*Scope*/ 66, /*->64410*/
/*64344*/           OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64346*/           OPC_EmitInteger, MVT::i32, 1, 
/*64349*/           OPC_EmitInteger, MVT::i32, 0, 
/*64352*/           OPC_EmitInteger, MVT::i32, 0, 
/*64355*/           OPC_EmitInteger, MVT::i32, 0, 
/*64358*/           OPC_EmitInteger, MVT::i32, 0, 
/*64361*/           OPC_EmitInteger, MVT::i32, 0, 
/*64364*/           OPC_EmitInteger, MVT::i32, 0, 
/*64367*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64379*/           OPC_EmitInteger, MVT::i32, 1, 
/*64382*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*64385*/           OPC_EmitInteger, MVT::i32, 0, 
/*64388*/           OPC_EmitInteger, MVT::i32, 0, 
/*64391*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*64410*/         /*Scope*/ 7, /*->64418*/
/*64411*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e64), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (uint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_U32_e64:f32 i32:i32:$src0)
/*64418*/         0, /*End of Scope*/
/*64419*/       /*SwitchType*/ 7, MVT::f64,// ->64428
/*64421*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e64), 0,
                      MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (uint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_U32_e64:f64 i32:i32:$src0)
/*64428*/       0, // EndSwitchType
/*64429*/     /*Scope*/ 53, /*->64483*/
/*64430*/       OPC_CheckChild0Type, MVT::i1,
/*64432*/       OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->64456
/*64435*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64437*/         OPC_EmitInteger, MVT::i32, 0, 
/*64440*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*64447*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (uint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 1065353216:i32, ?:i1:$src)
/*64456*/       /*SwitchType*/ 24, MVT::f64,// ->64482
/*64458*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64460*/         OPC_EmitInteger, MVT::i32, 0, 
/*64463*/         OPC_EmitInteger, MVT::i32, 1, 
/*64466*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i32, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*64475*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (uint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_U32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src))
/*64482*/       0, // EndSwitchType
/*64483*/     0, /*End of Scope*/
/*64484*/   /*SwitchOpcode*/ 37|128,2/*293*/, TARGET_VAL(AMDGPUISD::SIN_HW),// ->64781
/*64488*/     OPC_RecordChild0, // #0 = $src0
/*64489*/     OPC_CheckType, MVT::f32,
/*64491*/     OPC_Scope, 16|128,2/*272*/, /*->64766*/ // 2 children in Scope
/*64494*/       OPC_CheckChild0Type, MVT::f32,
/*64496*/       OPC_Scope, 66, /*->64564*/ // 4 children in Scope
/*64498*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64500*/         OPC_EmitInteger, MVT::i32, 1, 
/*64503*/         OPC_EmitInteger, MVT::i32, 0, 
/*64506*/         OPC_EmitInteger, MVT::i32, 0, 
/*64509*/         OPC_EmitInteger, MVT::i32, 0, 
/*64512*/         OPC_EmitInteger, MVT::i32, 0, 
/*64515*/         OPC_EmitInteger, MVT::i32, 0, 
/*64518*/         OPC_EmitInteger, MVT::i32, 0, 
/*64521*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64533*/         OPC_EmitInteger, MVT::i32, 1, 
/*64536*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*64539*/         OPC_EmitInteger, MVT::i32, 0, 
/*64542*/         OPC_EmitInteger, MVT::i32, 0, 
/*64545*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r600:f32 f32:f32:$src0)
/*64564*/       /*Scope*/ 66, /*->64631*/
/*64565*/         OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*64567*/         OPC_EmitInteger, MVT::i32, 1, 
/*64570*/         OPC_EmitInteger, MVT::i32, 0, 
/*64573*/         OPC_EmitInteger, MVT::i32, 0, 
/*64576*/         OPC_EmitInteger, MVT::i32, 0, 
/*64579*/         OPC_EmitInteger, MVT::i32, 0, 
/*64582*/         OPC_EmitInteger, MVT::i32, 0, 
/*64585*/         OPC_EmitInteger, MVT::i32, 0, 
/*64588*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64600*/         OPC_EmitInteger, MVT::i32, 1, 
/*64603*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*64606*/         OPC_EmitInteger, MVT::i32, 0, 
/*64609*/         OPC_EmitInteger, MVT::i32, 0, 
/*64612*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_r700), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r700:f32 f32:f32:$src0)
/*64631*/       /*Scope*/ 66, /*->64698*/
/*64632*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*64634*/         OPC_EmitInteger, MVT::i32, 1, 
/*64637*/         OPC_EmitInteger, MVT::i32, 0, 
/*64640*/         OPC_EmitInteger, MVT::i32, 0, 
/*64643*/         OPC_EmitInteger, MVT::i32, 0, 
/*64646*/         OPC_EmitInteger, MVT::i32, 0, 
/*64649*/         OPC_EmitInteger, MVT::i32, 0, 
/*64652*/         OPC_EmitInteger, MVT::i32, 0, 
/*64655*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64667*/         OPC_EmitInteger, MVT::i32, 1, 
/*64670*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*64673*/         OPC_EmitInteger, MVT::i32, 0, 
/*64676*/         OPC_EmitInteger, MVT::i32, 0, 
/*64679*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_eg:f32 f32:f32:$src0)
/*64698*/       /*Scope*/ 66, /*->64765*/
/*64699*/         OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*64701*/         OPC_EmitInteger, MVT::i32, 1, 
/*64704*/         OPC_EmitInteger, MVT::i32, 0, 
/*64707*/         OPC_EmitInteger, MVT::i32, 0, 
/*64710*/         OPC_EmitInteger, MVT::i32, 0, 
/*64713*/         OPC_EmitInteger, MVT::i32, 0, 
/*64716*/         OPC_EmitInteger, MVT::i32, 0, 
/*64719*/         OPC_EmitInteger, MVT::i32, 0, 
/*64722*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64734*/         OPC_EmitInteger, MVT::i32, 1, 
/*64737*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*64740*/         OPC_EmitInteger, MVT::i32, 0, 
/*64743*/         OPC_EmitInteger, MVT::i32, 0, 
/*64746*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_cm:f32 f32:f32:$src0)
/*64765*/       0, /*End of Scope*/
/*64766*/     /*Scope*/ 13, /*->64780*/
/*64767*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*64770*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SIN_F32_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUsin:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*64780*/     0, /*End of Scope*/
/*64781*/   /*SwitchOpcode*/ 37|128,2/*293*/, TARGET_VAL(AMDGPUISD::COS_HW),// ->65078
/*64785*/     OPC_RecordChild0, // #0 = $src0
/*64786*/     OPC_CheckType, MVT::f32,
/*64788*/     OPC_Scope, 16|128,2/*272*/, /*->65063*/ // 2 children in Scope
/*64791*/       OPC_CheckChild0Type, MVT::f32,
/*64793*/       OPC_Scope, 66, /*->64861*/ // 4 children in Scope
/*64795*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64797*/         OPC_EmitInteger, MVT::i32, 1, 
/*64800*/         OPC_EmitInteger, MVT::i32, 0, 
/*64803*/         OPC_EmitInteger, MVT::i32, 0, 
/*64806*/         OPC_EmitInteger, MVT::i32, 0, 
/*64809*/         OPC_EmitInteger, MVT::i32, 0, 
/*64812*/         OPC_EmitInteger, MVT::i32, 0, 
/*64815*/         OPC_EmitInteger, MVT::i32, 0, 
/*64818*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64830*/         OPC_EmitInteger, MVT::i32, 1, 
/*64833*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*64836*/         OPC_EmitInteger, MVT::i32, 0, 
/*64839*/         OPC_EmitInteger, MVT::i32, 0, 
/*64842*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r600:f32 f32:f32:$src0)
/*64861*/       /*Scope*/ 66, /*->64928*/
/*64862*/         OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*64864*/         OPC_EmitInteger, MVT::i32, 1, 
/*64867*/         OPC_EmitInteger, MVT::i32, 0, 
/*64870*/         OPC_EmitInteger, MVT::i32, 0, 
/*64873*/         OPC_EmitInteger, MVT::i32, 0, 
/*64876*/         OPC_EmitInteger, MVT::i32, 0, 
/*64879*/         OPC_EmitInteger, MVT::i32, 0, 
/*64882*/         OPC_EmitInteger, MVT::i32, 0, 
/*64885*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64897*/         OPC_EmitInteger, MVT::i32, 1, 
/*64900*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*64903*/         OPC_EmitInteger, MVT::i32, 0, 
/*64906*/         OPC_EmitInteger, MVT::i32, 0, 
/*64909*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_r700), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r700:f32 f32:f32:$src0)
/*64928*/       /*Scope*/ 66, /*->64995*/
/*64929*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*64931*/         OPC_EmitInteger, MVT::i32, 1, 
/*64934*/         OPC_EmitInteger, MVT::i32, 0, 
/*64937*/         OPC_EmitInteger, MVT::i32, 0, 
/*64940*/         OPC_EmitInteger, MVT::i32, 0, 
/*64943*/         OPC_EmitInteger, MVT::i32, 0, 
/*64946*/         OPC_EmitInteger, MVT::i32, 0, 
/*64949*/         OPC_EmitInteger, MVT::i32, 0, 
/*64952*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64964*/         OPC_EmitInteger, MVT::i32, 1, 
/*64967*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*64970*/         OPC_EmitInteger, MVT::i32, 0, 
/*64973*/         OPC_EmitInteger, MVT::i32, 0, 
/*64976*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_eg:f32 f32:f32:$src0)
/*64995*/       /*Scope*/ 66, /*->65062*/
/*64996*/         OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*64998*/         OPC_EmitInteger, MVT::i32, 1, 
/*65001*/         OPC_EmitInteger, MVT::i32, 0, 
/*65004*/         OPC_EmitInteger, MVT::i32, 0, 
/*65007*/         OPC_EmitInteger, MVT::i32, 0, 
/*65010*/         OPC_EmitInteger, MVT::i32, 0, 
/*65013*/         OPC_EmitInteger, MVT::i32, 0, 
/*65016*/         OPC_EmitInteger, MVT::i32, 0, 
/*65019*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65031*/         OPC_EmitInteger, MVT::i32, 1, 
/*65034*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*65037*/         OPC_EmitInteger, MVT::i32, 0, 
/*65040*/         OPC_EmitInteger, MVT::i32, 0, 
/*65043*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_cm:f32 f32:f32:$src0)
/*65062*/       0, /*End of Scope*/
/*65063*/     /*Scope*/ 13, /*->65077*/
/*65064*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*65067*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_COS_F32_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUcos:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_COS_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*65077*/     0, /*End of Scope*/
/*65078*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ISD::FMA),// ->65239
/*65082*/     OPC_RecordChild0, // #0 = $src0
/*65083*/     OPC_RecordChild1, // #1 = $src1
/*65084*/     OPC_RecordChild2, // #2 = $src2
/*65085*/     OPC_SwitchType /*2 cases */, 125, MVT::f32,// ->65213
/*65088*/       OPC_Scope, 98, /*->65188*/ // 2 children in Scope
/*65090*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65092*/         OPC_EmitInteger, MVT::i32, 0, 
/*65095*/         OPC_EmitInteger, MVT::i32, 0, 
/*65098*/         OPC_EmitInteger, MVT::i32, 0, 
/*65101*/         OPC_EmitInteger, MVT::i32, 0, 
/*65104*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65116*/         OPC_EmitInteger, MVT::i32, 0, 
/*65119*/         OPC_EmitInteger, MVT::i32, 0, 
/*65122*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65134*/         OPC_EmitInteger, MVT::i32, 0, 
/*65137*/         OPC_EmitInteger, MVT::i32, 0, 
/*65140*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65152*/         OPC_EmitInteger, MVT::i32, 1, 
/*65155*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*65158*/         OPC_EmitInteger, MVT::i32, 0, 
/*65161*/         OPC_EmitInteger, MVT::i32, 0, 
/*65164*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FMA_eg), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fma:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (FMA_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*65188*/       /*Scope*/ 23, /*->65212*/
/*65189*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*65192*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*65195*/         OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*65198*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F32), 0,
                      MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fma:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_FMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*65212*/       0, /*End of Scope*/
/*65213*/     /*SwitchType*/ 23, MVT::f64,// ->65238
/*65215*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*65218*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*65221*/       OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*65224*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F64), 0,
                    MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*65238*/     0, // EndSwitchType
/*65239*/   /*SwitchOpcode*/ 77, TARGET_VAL(ISD::FCANONICALIZE),// ->65319
/*65242*/     OPC_RecordChild0, // #0 = $src
/*65243*/     OPC_SwitchType /*2 cases */, 33, MVT::f32,// ->65279
/*65246*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65248*/       OPC_EmitInteger, MVT::i32, 0, 
/*65251*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*65258*/       OPC_EmitInteger, MVT::i32, 0, 
/*65261*/       OPC_EmitInteger, MVT::i1, 0, 
/*65264*/       OPC_EmitInteger, MVT::i32, 0, 
/*65267*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 1, 2, 3, 0, 4, 5, 
                // Src: (fcanonicalize:f32 f32:f32:$src) - Complexity = 3
                // Dst: (V_MUL_F32_e64:f32 0:i32, 1065353216:i32, 0:i32, ?:f32:$src, 0:i1, 0:i32)
/*65279*/     /*SwitchType*/ 37, MVT::f64,// ->65318
/*65281*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65283*/       OPC_EmitInteger, MVT::i32, 0, 
/*65286*/       OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63/*4607182418800017408*/, 
/*65297*/       OPC_EmitInteger, MVT::i32, 0, 
/*65300*/       OPC_EmitInteger, MVT::i1, 0, 
/*65303*/       OPC_EmitInteger, MVT::i32, 0, 
/*65306*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                    MVT::f64, 6/*#Ops*/, 1, 2, 3, 0, 4, 5, 
                // Src: (fcanonicalize:f64 f64:f64:$src) - Complexity = 3
                // Dst: (V_MUL_F64:f64 0:i32, 4607182418800017408:i64, 0:i32, ?:f64:$src, 0:i1, 0:i32)
/*65318*/     0, // EndSwitchType
/*65319*/   /*SwitchOpcode*/ 23|128,4/*535*/, TARGET_VAL(ISD::FSQRT),// ->65858
/*65323*/     OPC_RecordChild0, // #0 = $src
/*65324*/     OPC_SwitchType /*2 cases */, 2|128,4/*514*/, MVT::f32,// ->65842
/*65328*/       OPC_Scope, 36|128,1/*164*/, /*->65495*/ // 4 children in Scope
/*65331*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*65333*/         OPC_EmitInteger, MVT::i32, 0, 
/*65336*/         OPC_EmitInteger, MVT::i32, 0, 
/*65339*/         OPC_EmitInteger, MVT::i32, 1, 
/*65342*/         OPC_EmitInteger, MVT::i32, 0, 
/*65345*/         OPC_EmitInteger, MVT::i32, 0, 
/*65348*/         OPC_EmitInteger, MVT::i32, 0, 
/*65351*/         OPC_EmitInteger, MVT::i32, 0, 
/*65354*/         OPC_EmitInteger, MVT::i32, 0, 
/*65357*/         OPC_EmitInteger, MVT::i32, 0, 
/*65360*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65372*/         OPC_EmitInteger, MVT::i32, 1, 
/*65375*/         OPC_EmitInteger, MVT::i32, 0, 
/*65378*/         OPC_EmitInteger, MVT::i32, 0, 
/*65381*/         OPC_EmitInteger, MVT::i32, 0, 
/*65384*/         OPC_EmitInteger, MVT::i32, 0, 
/*65387*/         OPC_EmitInteger, MVT::i32, 0, 
/*65390*/         OPC_EmitInteger, MVT::i32, 0, 
/*65393*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65405*/         OPC_EmitInteger, MVT::i32, 1, 
/*65408*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*65411*/         OPC_EmitInteger, MVT::i32, 0, 
/*65414*/         OPC_EmitInteger, MVT::i32, 0, 
/*65417*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*65436*/         OPC_EmitInteger, MVT::i32, 0, 
/*65439*/         OPC_EmitInteger, MVT::i32, 0, 
/*65442*/         OPC_EmitInteger, MVT::i32, 0, 
/*65445*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65457*/         OPC_EmitInteger, MVT::i32, 1, 
/*65460*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*65463*/         OPC_EmitInteger, MVT::i32, 0, 
/*65466*/         OPC_EmitInteger, MVT::i32, 0, 
/*65469*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_r600:i32 ?:f32:$src))
/*65495*/       /*Scope*/ 36|128,1/*164*/, /*->65661*/
/*65497*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*65499*/         OPC_EmitInteger, MVT::i32, 0, 
/*65502*/         OPC_EmitInteger, MVT::i32, 0, 
/*65505*/         OPC_EmitInteger, MVT::i32, 1, 
/*65508*/         OPC_EmitInteger, MVT::i32, 0, 
/*65511*/         OPC_EmitInteger, MVT::i32, 0, 
/*65514*/         OPC_EmitInteger, MVT::i32, 0, 
/*65517*/         OPC_EmitInteger, MVT::i32, 0, 
/*65520*/         OPC_EmitInteger, MVT::i32, 0, 
/*65523*/         OPC_EmitInteger, MVT::i32, 0, 
/*65526*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65538*/         OPC_EmitInteger, MVT::i32, 1, 
/*65541*/         OPC_EmitInteger, MVT::i32, 0, 
/*65544*/         OPC_EmitInteger, MVT::i32, 0, 
/*65547*/         OPC_EmitInteger, MVT::i32, 0, 
/*65550*/         OPC_EmitInteger, MVT::i32, 0, 
/*65553*/         OPC_EmitInteger, MVT::i32, 0, 
/*65556*/         OPC_EmitInteger, MVT::i32, 0, 
/*65559*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65571*/         OPC_EmitInteger, MVT::i32, 1, 
/*65574*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*65577*/         OPC_EmitInteger, MVT::i32, 0, 
/*65580*/         OPC_EmitInteger, MVT::i32, 0, 
/*65583*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*65602*/         OPC_EmitInteger, MVT::i32, 0, 
/*65605*/         OPC_EmitInteger, MVT::i32, 0, 
/*65608*/         OPC_EmitInteger, MVT::i32, 0, 
/*65611*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65623*/         OPC_EmitInteger, MVT::i32, 1, 
/*65626*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*65629*/         OPC_EmitInteger, MVT::i32, 0, 
/*65632*/         OPC_EmitInteger, MVT::i32, 0, 
/*65635*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_eg:i32 ?:f32:$src))
/*65661*/       /*Scope*/ 36|128,1/*164*/, /*->65827*/
/*65663*/         OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*65665*/         OPC_EmitInteger, MVT::i32, 0, 
/*65668*/         OPC_EmitInteger, MVT::i32, 0, 
/*65671*/         OPC_EmitInteger, MVT::i32, 1, 
/*65674*/         OPC_EmitInteger, MVT::i32, 0, 
/*65677*/         OPC_EmitInteger, MVT::i32, 0, 
/*65680*/         OPC_EmitInteger, MVT::i32, 0, 
/*65683*/         OPC_EmitInteger, MVT::i32, 0, 
/*65686*/         OPC_EmitInteger, MVT::i32, 0, 
/*65689*/         OPC_EmitInteger, MVT::i32, 0, 
/*65692*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65704*/         OPC_EmitInteger, MVT::i32, 1, 
/*65707*/         OPC_EmitInteger, MVT::i32, 0, 
/*65710*/         OPC_EmitInteger, MVT::i32, 0, 
/*65713*/         OPC_EmitInteger, MVT::i32, 0, 
/*65716*/         OPC_EmitInteger, MVT::i32, 0, 
/*65719*/         OPC_EmitInteger, MVT::i32, 0, 
/*65722*/         OPC_EmitInteger, MVT::i32, 0, 
/*65725*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65737*/         OPC_EmitInteger, MVT::i32, 1, 
/*65740*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*65743*/         OPC_EmitInteger, MVT::i32, 0, 
/*65746*/         OPC_EmitInteger, MVT::i32, 0, 
/*65749*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*65768*/         OPC_EmitInteger, MVT::i32, 0, 
/*65771*/         OPC_EmitInteger, MVT::i32, 0, 
/*65774*/         OPC_EmitInteger, MVT::i32, 0, 
/*65777*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65789*/         OPC_EmitInteger, MVT::i32, 1, 
/*65792*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*65795*/         OPC_EmitInteger, MVT::i32, 0, 
/*65798*/         OPC_EmitInteger, MVT::i32, 0, 
/*65801*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 R600_Reg32:f32:$src, (RECIPSQRT_CLAMPED_cm:i32 ?:f32:$src))
/*65827*/       /*Scope*/ 13, /*->65841*/
/*65828*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*65831*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fsqrt:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SQRT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*65841*/       0, /*End of Scope*/
/*65842*/     /*SwitchType*/ 13, MVT::f64,// ->65857
/*65844*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*65847*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*65857*/     0, // EndSwitchType
/*65858*/   /*SwitchOpcode*/ 110, TARGET_VAL(ISD::FABS),// ->65971
/*65861*/     OPC_RecordChild0, // #0 = $src
/*65862*/     OPC_SwitchType /*2 cases */, 37, MVT::f32,// ->65902
/*65865*/       OPC_Scope, 24, /*->65891*/ // 2 children in Scope
/*65867*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65869*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*65876*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*65883*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                      MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fabs:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (V_AND_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483647:i32))
/*65891*/       /*Scope*/ 9, /*->65901*/
/*65892*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*65894*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FABS_R600), 0,
                      MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fabs:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FABS_R600:f32 f32:f32:$src0)
/*65901*/       0, /*End of Scope*/
/*65902*/     /*SwitchType*/ 66, MVT::f64,// ->65970
/*65904*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65906*/       OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*65909*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*65912*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*65920*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*65923*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*65926*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*65934*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*65941*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*65948*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                    MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*65956*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*65959*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                // Src: (fabs:f64 f64:f64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_AND_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483647:i32)), sub1:i32)
/*65970*/     0, // EndSwitchType
/*65971*/   /*SwitchOpcode*/ 19|128,3/*403*/, TARGET_VAL(ISD::FCOPYSIGN),// ->66378
/*65975*/     OPC_RecordChild0, // #0 = $src0
/*65976*/     OPC_RecordChild1, // #1 = $src1
/*65977*/     OPC_SwitchType /*2 cases */, 15|128,1/*143*/, MVT::f32,// ->66124
/*65981*/       OPC_CheckChild1Type, MVT::f32,
/*65983*/       OPC_Scope, 25, /*->66010*/ // 2 children in Scope
/*65985*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*65987*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*65994*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*66001*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f32, 3/*#Ops*/, 3, 0, 1, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f32 (S_MOV_B32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*66010*/       /*Scope*/ 112, /*->66123*/
/*66011*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66013*/         OPC_EmitInteger, MVT::i32, 0, 
/*66016*/         OPC_EmitInteger, MVT::i32, 0, 
/*66019*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*66026*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*66033*/         OPC_EmitInteger, MVT::i32, 0, 
/*66036*/         OPC_EmitInteger, MVT::i32, 0, 
/*66039*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66051*/         OPC_EmitInteger, MVT::i32, 0, 
/*66054*/         OPC_EmitInteger, MVT::i32, 0, 
/*66057*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66069*/         OPC_EmitInteger, MVT::i32, 0, 
/*66072*/         OPC_EmitInteger, MVT::i32, 0, 
/*66075*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66087*/         OPC_EmitInteger, MVT::i32, 1, 
/*66090*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66093*/         OPC_EmitInteger, MVT::i32, 0, 
/*66096*/         OPC_EmitInteger, MVT::i32, 0, 
/*66099*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*66123*/       0, /*End of Scope*/
/*66124*/     /*SwitchType*/ 122|128,1/*250*/, MVT::f64,// ->66377
/*66127*/       OPC_CheckChild1Type, MVT::f64,
/*66129*/       OPC_Scope, 78, /*->66209*/ // 2 children in Scope
/*66131*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66133*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*66136*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*66139*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*66147*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*66150*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*66157*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*66164*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*66167*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*66175*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*66178*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 1, 10,  // Results = #11
/*66186*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::i32, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*66195*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*66198*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i32 (S_MOV_B32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*66209*/       /*Scope*/ 37|128,1/*165*/, /*->66376*/
/*66211*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66213*/         OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*66216*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*66219*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*66227*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*66230*/         OPC_EmitInteger, MVT::i32, 0, 
/*66233*/         OPC_EmitInteger, MVT::i32, 0, 
/*66236*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*66243*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*66250*/         OPC_EmitInteger, MVT::i32, 0, 
/*66253*/         OPC_EmitInteger, MVT::i32, 0, 
/*66256*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66268*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*66271*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*66279*/         OPC_EmitInteger, MVT::i32, 0, 
/*66282*/         OPC_EmitInteger, MVT::i32, 0, 
/*66285*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66297*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*66300*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 1, 18,  // Results = #19
/*66308*/         OPC_EmitInteger, MVT::i32, 0, 
/*66311*/         OPC_EmitInteger, MVT::i32, 0, 
/*66314*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66326*/         OPC_EmitInteger, MVT::i32, 1, 
/*66329*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66332*/         OPC_EmitInteger, MVT::i32, 0, 
/*66335*/         OPC_EmitInteger, MVT::i32, 0, 
/*66338*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*66362*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*66365*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 2, 4, 5, 27, 28, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*66376*/       0, /*End of Scope*/
/*66377*/     0, // EndSwitchType
/*66378*/   /*SwitchOpcode*/ 81|128,5/*721*/, TARGET_VAL(ISD::FPOW),// ->67103
/*66382*/     OPC_RecordChild0, // #0 = $src0
/*66383*/     OPC_RecordChild1, // #1 = $src1
/*66384*/     OPC_CheckType, MVT::f32,
/*66386*/     OPC_Scope, 100|128,1/*228*/, /*->66617*/ // 4 children in Scope
/*66389*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*66391*/       OPC_EmitInteger, MVT::i32, 1, 
/*66394*/       OPC_EmitInteger, MVT::i32, 0, 
/*66397*/       OPC_EmitInteger, MVT::i32, 0, 
/*66400*/       OPC_EmitInteger, MVT::i32, 0, 
/*66403*/       OPC_EmitInteger, MVT::i32, 0, 
/*66406*/       OPC_EmitInteger, MVT::i32, 0, 
/*66409*/       OPC_EmitInteger, MVT::i32, 1, 
/*66412*/       OPC_EmitInteger, MVT::i32, 0, 
/*66415*/       OPC_EmitInteger, MVT::i32, 0, 
/*66418*/       OPC_EmitInteger, MVT::i32, 0, 
/*66421*/       OPC_EmitInteger, MVT::i32, 0, 
/*66424*/       OPC_EmitInteger, MVT::i32, 0, 
/*66427*/       OPC_EmitInteger, MVT::i32, 0, 
/*66430*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66442*/       OPC_EmitInteger, MVT::i32, 1, 
/*66445*/       OPC_EmitInteger, MVT::i32, 0, 
/*66448*/       OPC_EmitInteger, MVT::i32, 0, 
/*66451*/       OPC_EmitInteger, MVT::i32, 0, 
/*66454*/       OPC_EmitInteger, MVT::i32, 0, 
/*66457*/       OPC_EmitInteger, MVT::i32, 0, 
/*66460*/       OPC_EmitInteger, MVT::i32, 0, 
/*66463*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66475*/       OPC_EmitInteger, MVT::i32, 1, 
/*66478*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66481*/       OPC_EmitInteger, MVT::i32, 0, 
/*66484*/       OPC_EmitInteger, MVT::i32, 0, 
/*66487*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*66506*/       OPC_EmitInteger, MVT::i32, 0, 
/*66509*/       OPC_EmitInteger, MVT::i32, 0, 
/*66512*/       OPC_EmitInteger, MVT::i32, 0, 
/*66515*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66527*/       OPC_EmitInteger, MVT::i32, 1, 
/*66530*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66533*/       OPC_EmitInteger, MVT::i32, 0, 
/*66536*/       OPC_EmitInteger, MVT::i32, 0, 
/*66539*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*66565*/       OPC_EmitInteger, MVT::i32, 0, 
/*66568*/       OPC_EmitInteger, MVT::i32, 0, 
/*66571*/       OPC_EmitInteger, MVT::i32, 0, 
/*66574*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66586*/       OPC_EmitInteger, MVT::i32, 1, 
/*66589*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66592*/       OPC_EmitInteger, MVT::i32, 0, 
/*66595*/       OPC_EmitInteger, MVT::i32, 0, 
/*66598*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_r600:i32 f32:f32:$src0)))
/*66617*/     /*Scope*/ 100|128,1/*228*/, /*->66847*/
/*66619*/       OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*66621*/       OPC_EmitInteger, MVT::i32, 1, 
/*66624*/       OPC_EmitInteger, MVT::i32, 0, 
/*66627*/       OPC_EmitInteger, MVT::i32, 0, 
/*66630*/       OPC_EmitInteger, MVT::i32, 0, 
/*66633*/       OPC_EmitInteger, MVT::i32, 0, 
/*66636*/       OPC_EmitInteger, MVT::i32, 0, 
/*66639*/       OPC_EmitInteger, MVT::i32, 1, 
/*66642*/       OPC_EmitInteger, MVT::i32, 0, 
/*66645*/       OPC_EmitInteger, MVT::i32, 0, 
/*66648*/       OPC_EmitInteger, MVT::i32, 0, 
/*66651*/       OPC_EmitInteger, MVT::i32, 0, 
/*66654*/       OPC_EmitInteger, MVT::i32, 0, 
/*66657*/       OPC_EmitInteger, MVT::i32, 0, 
/*66660*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66672*/       OPC_EmitInteger, MVT::i32, 1, 
/*66675*/       OPC_EmitInteger, MVT::i32, 0, 
/*66678*/       OPC_EmitInteger, MVT::i32, 0, 
/*66681*/       OPC_EmitInteger, MVT::i32, 0, 
/*66684*/       OPC_EmitInteger, MVT::i32, 0, 
/*66687*/       OPC_EmitInteger, MVT::i32, 0, 
/*66690*/       OPC_EmitInteger, MVT::i32, 0, 
/*66693*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66705*/       OPC_EmitInteger, MVT::i32, 1, 
/*66708*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66711*/       OPC_EmitInteger, MVT::i32, 0, 
/*66714*/       OPC_EmitInteger, MVT::i32, 0, 
/*66717*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*66736*/       OPC_EmitInteger, MVT::i32, 0, 
/*66739*/       OPC_EmitInteger, MVT::i32, 0, 
/*66742*/       OPC_EmitInteger, MVT::i32, 0, 
/*66745*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66757*/       OPC_EmitInteger, MVT::i32, 1, 
/*66760*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66763*/       OPC_EmitInteger, MVT::i32, 0, 
/*66766*/       OPC_EmitInteger, MVT::i32, 0, 
/*66769*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*66795*/       OPC_EmitInteger, MVT::i32, 0, 
/*66798*/       OPC_EmitInteger, MVT::i32, 0, 
/*66801*/       OPC_EmitInteger, MVT::i32, 0, 
/*66804*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66816*/       OPC_EmitInteger, MVT::i32, 1, 
/*66819*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66822*/       OPC_EmitInteger, MVT::i32, 0, 
/*66825*/       OPC_EmitInteger, MVT::i32, 0, 
/*66828*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_eg:i32 f32:f32:$src0)))
/*66847*/     /*Scope*/ 100|128,1/*228*/, /*->67077*/
/*66849*/       OPC_CheckPatternPredicate, 4, // (Subtarget->hasCaymanISA())
/*66851*/       OPC_EmitInteger, MVT::i32, 1, 
/*66854*/       OPC_EmitInteger, MVT::i32, 0, 
/*66857*/       OPC_EmitInteger, MVT::i32, 0, 
/*66860*/       OPC_EmitInteger, MVT::i32, 0, 
/*66863*/       OPC_EmitInteger, MVT::i32, 0, 
/*66866*/       OPC_EmitInteger, MVT::i32, 0, 
/*66869*/       OPC_EmitInteger, MVT::i32, 1, 
/*66872*/       OPC_EmitInteger, MVT::i32, 0, 
/*66875*/       OPC_EmitInteger, MVT::i32, 0, 
/*66878*/       OPC_EmitInteger, MVT::i32, 0, 
/*66881*/       OPC_EmitInteger, MVT::i32, 0, 
/*66884*/       OPC_EmitInteger, MVT::i32, 0, 
/*66887*/       OPC_EmitInteger, MVT::i32, 0, 
/*66890*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66902*/       OPC_EmitInteger, MVT::i32, 1, 
/*66905*/       OPC_EmitInteger, MVT::i32, 0, 
/*66908*/       OPC_EmitInteger, MVT::i32, 0, 
/*66911*/       OPC_EmitInteger, MVT::i32, 0, 
/*66914*/       OPC_EmitInteger, MVT::i32, 0, 
/*66917*/       OPC_EmitInteger, MVT::i32, 0, 
/*66920*/       OPC_EmitInteger, MVT::i32, 0, 
/*66923*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66935*/       OPC_EmitInteger, MVT::i32, 1, 
/*66938*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66941*/       OPC_EmitInteger, MVT::i32, 0, 
/*66944*/       OPC_EmitInteger, MVT::i32, 0, 
/*66947*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*66966*/       OPC_EmitInteger, MVT::i32, 0, 
/*66969*/       OPC_EmitInteger, MVT::i32, 0, 
/*66972*/       OPC_EmitInteger, MVT::i32, 0, 
/*66975*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66987*/       OPC_EmitInteger, MVT::i32, 1, 
/*66990*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66993*/       OPC_EmitInteger, MVT::i32, 0, 
/*66996*/       OPC_EmitInteger, MVT::i32, 0, 
/*66999*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*67025*/       OPC_EmitInteger, MVT::i32, 0, 
/*67028*/       OPC_EmitInteger, MVT::i32, 0, 
/*67031*/       OPC_EmitInteger, MVT::i32, 0, 
/*67034*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67046*/       OPC_EmitInteger, MVT::i32, 1, 
/*67049*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*67052*/       OPC_EmitInteger, MVT::i32, 0, 
/*67055*/       OPC_EmitInteger, MVT::i32, 0, 
/*67058*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_cm:i32 f32:f32:$src0)))
/*67077*/     /*Scope*/ 24, /*->67102*/
/*67078*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67080*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LOG_F32_e32), 0,
                    MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*67087*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                    MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*67095*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F32_e32), 0,
                    MVT::f32, 1/*#Ops*/, 3, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_EXP_F32_e32:f32 (V_MUL_LEGACY_F32_e32:i32 f32:f32:$src1, (V_LOG_F32_e32:i32 f32:f32:$src0)))
/*67102*/     0, /*End of Scope*/
/*67103*/   /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::FMIN3),// ->67134
/*67106*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*67107*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*67108*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*67109*/     OPC_CheckType, MVT::f32,
/*67111*/     OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*67114*/     OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*67117*/     OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*67120*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_F32), 0,
                  MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmin3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MIN3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*67134*/   /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::FMAX3),// ->67165
/*67137*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*67138*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*67139*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*67140*/     OPC_CheckType, MVT::f32,
/*67142*/     OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*67145*/     OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*67148*/     OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*67151*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_F32), 0,
                  MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmax3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MAX3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*67165*/   /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::FMED3),// ->67196
/*67168*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*67169*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*67170*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*67171*/     OPC_CheckType, MVT::f32,
/*67173*/     OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*67176*/     OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*67179*/     OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*67182*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                  MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmed3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MED3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*67196*/   /*SwitchOpcode*/ 55, TARGET_VAL(AMDGPUISD::DIV_FIXUP),// ->67254
/*67199*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*67200*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*67201*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*67202*/     OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->67228
/*67205*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*67208*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*67211*/       OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*67214*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*67228*/     /*SwitchType*/ 23, MVT::f64,// ->67253
/*67230*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*67233*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*67236*/       OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*67239*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F64), 0,
                    MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*67253*/     0, // EndSwitchType
/*67254*/   /*SwitchOpcode*/ 64, TARGET_VAL(AMDGPUISD::DIV_FMAS),// ->67321
/*67257*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*67258*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*67259*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*67260*/     OPC_RecordChild3, // #3 = physreg input VCC
/*67261*/     OPC_CheckChild3Type, MVT::i1,
/*67263*/     OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->67292
/*67266*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*67269*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*67272*/       OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*67275*/       OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*67278*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FMAS_F32), 0|OPFL_GlueInput,
                    MVT::f32, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*67292*/     /*SwitchType*/ 26, MVT::f64,// ->67320
/*67294*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*67297*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*67300*/       OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*67303*/       OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*67306*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FMAS_F64), 0|OPFL_GlueInput,
                    MVT::f64, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*67320*/     0, // EndSwitchType
/*67321*/   /*SwitchOpcode*/ 46, TARGET_VAL(AMDGPUISD::LDEXP),// ->67370
/*67324*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*67325*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*67326*/     OPC_CheckChild1Type, MVT::i32,
/*67328*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->67349
/*67331*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*67334*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*67337*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*67349*/     /*SwitchType*/ 18, MVT::f64,// ->67369
/*67351*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*67354*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*67357*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F64), 0,
                    MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*67369*/     0, // EndSwitchType
/*67370*/   /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::TRIG_PREOP),// ->67397
/*67373*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*67374*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*67375*/     OPC_CheckChild1Type, MVT::i32,
/*67377*/     OPC_CheckType, MVT::f64,
/*67379*/     OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*67382*/     OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*67385*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRIG_PREOP_F64), 0,
                  MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
              // Src: (AMDGPUtrig_preop:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_TRIG_PREOP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*67397*/   /*SwitchOpcode*/ 16, TARGET_VAL(ISD::FP_ROUND),// ->67416
/*67400*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*67401*/     OPC_CheckType, MVT::f32,
/*67403*/     OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*67406*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F64_e64), 0,
                  MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fround:f32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F32_F64_e64:f32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*67416*/   /*SwitchOpcode*/ 16, TARGET_VAL(ISD::FP_EXTEND),// ->67435
/*67419*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*67420*/     OPC_CheckType, MVT::f64,
/*67422*/     OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*67425*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e64), 0,
                  MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fextend:f64 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F64_F32_e64:f64 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*67435*/   /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::RSQ_LEGACY),// ->67454
/*67438*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*67439*/     OPC_CheckType, MVT::f32,
/*67441*/     OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*67444*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_LEGACY_F32_e64), 0,
                  MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (AMDGPUrsq_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_RSQ_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*67454*/   /*SwitchOpcode*/ 12, TARGET_VAL(ISD::FP16_TO_FP),// ->67469
/*67457*/     OPC_RecordChild0, // #0 = $src0
/*67458*/     OPC_CheckChild0Type, MVT::i32,
/*67460*/     OPC_CheckType, MVT::f32,
/*67462*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                  MVT::f32, 1/*#Ops*/, 0, 
              // Src: (f16_to_fp:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_F16_e64:f32 i32:i32:$src0)
/*67469*/   /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE0),// ->67484
/*67472*/     OPC_RecordChild0, // #0 = $src0
/*67473*/     OPC_CheckChild0Type, MVT::i32,
/*67475*/     OPC_CheckType, MVT::f32,
/*67477*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE0_e64), 0,
                  MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte0:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE0_e64:f32 i32:i32:$src0)
/*67484*/   /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE1),// ->67499
/*67487*/     OPC_RecordChild0, // #0 = $src0
/*67488*/     OPC_CheckChild0Type, MVT::i32,
/*67490*/     OPC_CheckType, MVT::f32,
/*67492*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE1_e64), 0,
                  MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte1:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE1_e64:f32 i32:i32:$src0)
/*67499*/   /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE2),// ->67514
/*67502*/     OPC_RecordChild0, // #0 = $src0
/*67503*/     OPC_CheckChild0Type, MVT::i32,
/*67505*/     OPC_CheckType, MVT::f32,
/*67507*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE2_e64), 0,
                  MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte2:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE2_e64:f32 i32:i32:$src0)
/*67514*/   /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE3),// ->67529
/*67517*/     OPC_RecordChild0, // #0 = $src0
/*67518*/     OPC_CheckChild0Type, MVT::i32,
/*67520*/     OPC_CheckType, MVT::f32,
/*67522*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE3_e64), 0,
                  MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte3:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE3_e64:f32 i32:i32:$src0)
/*67529*/   /*SwitchOpcode*/ 23|128,12/*1559*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->69092
/*67533*/     OPC_RecordChild0, // #0 = $src
/*67534*/     OPC_RecordChild1, // #1 = $val
/*67535*/     OPC_Scope, 75, /*->67612*/ // 35 children in Scope
/*67537*/       OPC_RecordChild2, // #2 = $MOVRELOffset:idx:offset
/*67538*/       OPC_SwitchType /*4 cases */, 16, MVT::v2i32,// ->67557
/*67541*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67543*/         OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*67546*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      MVT::v2i32, MVT::i1, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V2:v2i32:i1 ?:v2i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*67557*/       /*SwitchType*/ 16, MVT::v4i32,// ->67575
/*67559*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67561*/         OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*67564*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      MVT::v4i32, MVT::i1, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v4i32 v4i32:v4i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V4:v4i32:i1 ?:v4i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*67575*/       /*SwitchType*/ 16, MVT::v8i32,// ->67593
/*67577*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67579*/         OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*67582*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      MVT::v8i32, MVT::i1, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V8:v8i32:i1 ?:v8i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*67593*/       /*SwitchType*/ 16, MVT::v16i32,// ->67611
/*67595*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67597*/         OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*67600*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      MVT::v16i32, MVT::i1, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V16:v16i32:i1 ?:v16i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*67611*/       0, // EndSwitchType
/*67612*/     /*Scope*/ 104, /*->67717*/
/*67613*/       OPC_CheckChild2Integer, 0, 
/*67615*/       OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->67650
/*67618*/         OPC_Scope, 14, /*->67634*/ // 2 children in Scope
/*67620*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*67622*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67625*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*67634*/         /*Scope*/ 14, /*->67649*/
/*67635*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67637*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67640*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*67649*/         0, /*End of Scope*/
/*67650*/       /*SwitchType*/ 32, MVT::v2i32,// ->67684
/*67652*/         OPC_Scope, 14, /*->67668*/ // 2 children in Scope
/*67654*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*67656*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67659*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*67668*/         /*Scope*/ 14, /*->67683*/
/*67669*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67671*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67674*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*67683*/         0, /*End of Scope*/
/*67684*/       /*SwitchType*/ 14, MVT::v8i32,// ->67700
/*67686*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67688*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67691*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub0:i32)
/*67700*/       /*SwitchType*/ 14, MVT::v16i32,// ->67716
/*67702*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67704*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67707*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub0:i32)
/*67716*/       0, // EndSwitchType
/*67717*/     /*Scope*/ 104, /*->67822*/
/*67718*/       OPC_CheckChild2Integer, 1, 
/*67720*/       OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->67755
/*67723*/         OPC_Scope, 14, /*->67739*/ // 2 children in Scope
/*67725*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*67727*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*67730*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*67739*/         /*Scope*/ 14, /*->67754*/
/*67740*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67742*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*67745*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*67754*/         0, /*End of Scope*/
/*67755*/       /*SwitchType*/ 32, MVT::v2i32,// ->67789
/*67757*/         OPC_Scope, 14, /*->67773*/ // 2 children in Scope
/*67759*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*67761*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*67764*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*67773*/         /*Scope*/ 14, /*->67788*/
/*67774*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67776*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*67779*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*67788*/         0, /*End of Scope*/
/*67789*/       /*SwitchType*/ 14, MVT::v8i32,// ->67805
/*67791*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67793*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*67796*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub1:i32)
/*67805*/       /*SwitchType*/ 14, MVT::v16i32,// ->67821
/*67807*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67809*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*67812*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub1:i32)
/*67821*/       0, // EndSwitchType
/*67822*/     /*Scope*/ 86, /*->67909*/
/*67823*/       OPC_CheckChild2Integer, 2, 
/*67825*/       OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->67860
/*67828*/         OPC_Scope, 14, /*->67844*/ // 2 children in Scope
/*67830*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*67832*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*67835*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*67844*/         /*Scope*/ 14, /*->67859*/
/*67845*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67847*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*67850*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*67859*/         0, /*End of Scope*/
/*67860*/       /*SwitchType*/ 14, MVT::v2i32,// ->67876
/*67862*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67864*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*67867*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub2:i32)
/*67876*/       /*SwitchType*/ 14, MVT::v8i32,// ->67892
/*67878*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67880*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*67883*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub2:i32)
/*67892*/       /*SwitchType*/ 14, MVT::v16i32,// ->67908
/*67894*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67896*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*67899*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub2:i32)
/*67908*/       0, // EndSwitchType
/*67909*/     /*Scope*/ 70, /*->67980*/
/*67910*/       OPC_CheckChild2Integer, 3, 
/*67912*/       OPC_SwitchType /*3 cases */, 32, MVT::v4i32,// ->67947
/*67915*/         OPC_Scope, 14, /*->67931*/ // 2 children in Scope
/*67917*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*67919*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*67922*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*67931*/         /*Scope*/ 14, /*->67946*/
/*67932*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67934*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*67937*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*67946*/         0, /*End of Scope*/
/*67947*/       /*SwitchType*/ 14, MVT::v8i32,// ->67963
/*67949*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67951*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*67954*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub3:i32)
/*67963*/       /*SwitchType*/ 14, MVT::v16i32,// ->67979
/*67965*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67967*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*67970*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub3:i32)
/*67979*/       0, // EndSwitchType
/*67980*/     /*Scope*/ 36, /*->68017*/
/*67981*/       OPC_CheckChild2Integer, 4, 
/*67983*/       OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->68000
/*67986*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67988*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*67991*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub4:i32)
/*68000*/       /*SwitchType*/ 14, MVT::v16i32,// ->68016
/*68002*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68004*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*68007*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub4:i32)
/*68016*/       0, // EndSwitchType
/*68017*/     /*Scope*/ 36, /*->68054*/
/*68018*/       OPC_CheckChild2Integer, 5, 
/*68020*/       OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->68037
/*68023*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68025*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*68028*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub5:i32)
/*68037*/       /*SwitchType*/ 14, MVT::v16i32,// ->68053
/*68039*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68041*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*68044*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub5:i32)
/*68053*/       0, // EndSwitchType
/*68054*/     /*Scope*/ 36, /*->68091*/
/*68055*/       OPC_CheckChild2Integer, 6, 
/*68057*/       OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->68074
/*68060*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68062*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*68065*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub6:i32)
/*68074*/       /*SwitchType*/ 14, MVT::v16i32,// ->68090
/*68076*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68078*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*68081*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub6:i32)
/*68090*/       0, // EndSwitchType
/*68091*/     /*Scope*/ 36, /*->68128*/
/*68092*/       OPC_CheckChild2Integer, 7, 
/*68094*/       OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->68111
/*68097*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68099*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*68102*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub7:i32)
/*68111*/       /*SwitchType*/ 14, MVT::v16i32,// ->68127
/*68113*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68115*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*68118*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub7:i32)
/*68127*/       0, // EndSwitchType
/*68128*/     /*Scope*/ 18, /*->68147*/
/*68129*/       OPC_CheckChild2Integer, 8, 
/*68131*/       OPC_CheckType, MVT::v16i32,
/*68133*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68135*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*68138*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 8:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub8:i32)
/*68147*/     /*Scope*/ 18, /*->68166*/
/*68148*/       OPC_CheckChild2Integer, 9, 
/*68150*/       OPC_CheckType, MVT::v16i32,
/*68152*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68154*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*68157*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 9:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub9:i32)
/*68166*/     /*Scope*/ 18, /*->68185*/
/*68167*/       OPC_CheckChild2Integer, 10, 
/*68169*/       OPC_CheckType, MVT::v16i32,
/*68171*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68173*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*68176*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 10:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub10:i32)
/*68185*/     /*Scope*/ 18, /*->68204*/
/*68186*/       OPC_CheckChild2Integer, 11, 
/*68188*/       OPC_CheckType, MVT::v16i32,
/*68190*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68192*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*68195*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 11:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub11:i32)
/*68204*/     /*Scope*/ 18, /*->68223*/
/*68205*/       OPC_CheckChild2Integer, 12, 
/*68207*/       OPC_CheckType, MVT::v16i32,
/*68209*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68211*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*68214*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 12:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub12:i32)
/*68223*/     /*Scope*/ 18, /*->68242*/
/*68224*/       OPC_CheckChild2Integer, 13, 
/*68226*/       OPC_CheckType, MVT::v16i32,
/*68228*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68230*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*68233*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 13:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub13:i32)
/*68242*/     /*Scope*/ 18, /*->68261*/
/*68243*/       OPC_CheckChild2Integer, 14, 
/*68245*/       OPC_CheckType, MVT::v16i32,
/*68247*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68249*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*68252*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 14:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub14:i32)
/*68261*/     /*Scope*/ 18, /*->68280*/
/*68262*/       OPC_CheckChild2Integer, 15, 
/*68264*/       OPC_CheckType, MVT::v16i32,
/*68266*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68268*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*68271*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 15:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub15:i32)
/*68280*/     /*Scope*/ 110, /*->68391*/
/*68281*/       OPC_RecordChild2, // #2 = $index
/*68282*/       OPC_Scope, 30, /*->68314*/ // 5 children in Scope
/*68284*/         OPC_CheckChild2Type, MVT::i32,
/*68286*/         OPC_SwitchType /*2 cases */, 11, MVT::v2i32,// ->68300
/*68289*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*68291*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_INSERT_ELT_V2:v2i32 ?:v2i32:$vec, ?:i32:$value, ?:i32:$index)
/*68300*/         /*SwitchType*/ 11, MVT::v4i32,// ->68313
/*68302*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*68304*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_INSERT_ELT_V4:v4i32 ?:v4i32:$vec, ?:i32:$value, ?:i32:$index)
/*68313*/         0, // EndSwitchType
/*68314*/       /*Scope*/ 18, /*->68333*/
/*68315*/         OPC_CheckType, MVT::v2f32,
/*68317*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68319*/         OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*68322*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      MVT::v2f32, MVT::i1, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V2:v2f32:i1 ?:v2f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*68333*/       /*Scope*/ 18, /*->68352*/
/*68334*/         OPC_CheckType, MVT::v4f32,
/*68336*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68338*/         OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*68341*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      MVT::v4f32, MVT::i1, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V4:v4f32:i1 ?:v4f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*68352*/       /*Scope*/ 18, /*->68371*/
/*68353*/         OPC_CheckType, MVT::v8f32,
/*68355*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68357*/         OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*68360*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      MVT::v8f32, MVT::i1, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V8:v8f32:i1 ?:v8f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*68371*/       /*Scope*/ 18, /*->68390*/
/*68372*/         OPC_CheckType, MVT::v16f32,
/*68374*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68376*/         OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*68379*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      MVT::v16f32, MVT::i1, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V16:v16f32:i1 ?:v16f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*68390*/       0, /*End of Scope*/
/*68391*/     /*Scope*/ 104, /*->68496*/
/*68392*/       OPC_CheckChild2Integer, 0, 
/*68394*/       OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->68429
/*68397*/         OPC_Scope, 14, /*->68413*/ // 2 children in Scope
/*68399*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*68401*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68404*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*68413*/         /*Scope*/ 14, /*->68428*/
/*68414*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68416*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68419*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*68428*/         0, /*End of Scope*/
/*68429*/       /*SwitchType*/ 32, MVT::v2f32,// ->68463
/*68431*/         OPC_Scope, 14, /*->68447*/ // 2 children in Scope
/*68433*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*68435*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68438*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*68447*/         /*Scope*/ 14, /*->68462*/
/*68448*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68450*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68453*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*68462*/         0, /*End of Scope*/
/*68463*/       /*SwitchType*/ 14, MVT::v8f32,// ->68479
/*68465*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68467*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68470*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub0:i32)
/*68479*/       /*SwitchType*/ 14, MVT::v16f32,// ->68495
/*68481*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68483*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68486*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub0:i32)
/*68495*/       0, // EndSwitchType
/*68496*/     /*Scope*/ 104, /*->68601*/
/*68497*/       OPC_CheckChild2Integer, 1, 
/*68499*/       OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->68534
/*68502*/         OPC_Scope, 14, /*->68518*/ // 2 children in Scope
/*68504*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*68506*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68509*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*68518*/         /*Scope*/ 14, /*->68533*/
/*68519*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68521*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68524*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*68533*/         0, /*End of Scope*/
/*68534*/       /*SwitchType*/ 32, MVT::v2f32,// ->68568
/*68536*/         OPC_Scope, 14, /*->68552*/ // 2 children in Scope
/*68538*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*68540*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68543*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*68552*/         /*Scope*/ 14, /*->68567*/
/*68553*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68555*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68558*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*68567*/         0, /*End of Scope*/
/*68568*/       /*SwitchType*/ 14, MVT::v8f32,// ->68584
/*68570*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68572*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68575*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub1:i32)
/*68584*/       /*SwitchType*/ 14, MVT::v16f32,// ->68600
/*68586*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68588*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68591*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub1:i32)
/*68600*/       0, // EndSwitchType
/*68601*/     /*Scope*/ 86, /*->68688*/
/*68602*/       OPC_CheckChild2Integer, 2, 
/*68604*/       OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->68639
/*68607*/         OPC_Scope, 14, /*->68623*/ // 2 children in Scope
/*68609*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*68611*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*68614*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*68623*/         /*Scope*/ 14, /*->68638*/
/*68624*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68626*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*68629*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*68638*/         0, /*End of Scope*/
/*68639*/       /*SwitchType*/ 14, MVT::v2f32,// ->68655
/*68641*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68643*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*68646*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub2:i32)
/*68655*/       /*SwitchType*/ 14, MVT::v8f32,// ->68671
/*68657*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68659*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*68662*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub2:i32)
/*68671*/       /*SwitchType*/ 14, MVT::v16f32,// ->68687
/*68673*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68675*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*68678*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub2:i32)
/*68687*/       0, // EndSwitchType
/*68688*/     /*Scope*/ 70, /*->68759*/
/*68689*/       OPC_CheckChild2Integer, 3, 
/*68691*/       OPC_SwitchType /*3 cases */, 32, MVT::v4f32,// ->68726
/*68694*/         OPC_Scope, 14, /*->68710*/ // 2 children in Scope
/*68696*/           OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*68698*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*68701*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*68710*/         /*Scope*/ 14, /*->68725*/
/*68711*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68713*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*68716*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*68725*/         0, /*End of Scope*/
/*68726*/       /*SwitchType*/ 14, MVT::v8f32,// ->68742
/*68728*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68730*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*68733*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub3:i32)
/*68742*/       /*SwitchType*/ 14, MVT::v16f32,// ->68758
/*68744*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68746*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*68749*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub3:i32)
/*68758*/       0, // EndSwitchType
/*68759*/     /*Scope*/ 36, /*->68796*/
/*68760*/       OPC_CheckChild2Integer, 4, 
/*68762*/       OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->68779
/*68765*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68767*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*68770*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub4:i32)
/*68779*/       /*SwitchType*/ 14, MVT::v16f32,// ->68795
/*68781*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68783*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*68786*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub4:i32)
/*68795*/       0, // EndSwitchType
/*68796*/     /*Scope*/ 36, /*->68833*/
/*68797*/       OPC_CheckChild2Integer, 5, 
/*68799*/       OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->68816
/*68802*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68804*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*68807*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub5:i32)
/*68816*/       /*SwitchType*/ 14, MVT::v16f32,// ->68832
/*68818*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68820*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*68823*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub5:i32)
/*68832*/       0, // EndSwitchType
/*68833*/     /*Scope*/ 36, /*->68870*/
/*68834*/       OPC_CheckChild2Integer, 6, 
/*68836*/       OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->68853
/*68839*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68841*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*68844*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub6:i32)
/*68853*/       /*SwitchType*/ 14, MVT::v16f32,// ->68869
/*68855*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68857*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*68860*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub6:i32)
/*68869*/       0, // EndSwitchType
/*68870*/     /*Scope*/ 36, /*->68907*/
/*68871*/       OPC_CheckChild2Integer, 7, 
/*68873*/       OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->68890
/*68876*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68878*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*68881*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub7:i32)
/*68890*/       /*SwitchType*/ 14, MVT::v16f32,// ->68906
/*68892*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68894*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*68897*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub7:i32)
/*68906*/       0, // EndSwitchType
/*68907*/     /*Scope*/ 18, /*->68926*/
/*68908*/       OPC_CheckChild2Integer, 8, 
/*68910*/       OPC_CheckType, MVT::v16f32,
/*68912*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68914*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*68917*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 8:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub8:i32)
/*68926*/     /*Scope*/ 18, /*->68945*/
/*68927*/       OPC_CheckChild2Integer, 9, 
/*68929*/       OPC_CheckType, MVT::v16f32,
/*68931*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68933*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*68936*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 9:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub9:i32)
/*68945*/     /*Scope*/ 18, /*->68964*/
/*68946*/       OPC_CheckChild2Integer, 10, 
/*68948*/       OPC_CheckType, MVT::v16f32,
/*68950*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68952*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*68955*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 10:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub10:i32)
/*68964*/     /*Scope*/ 18, /*->68983*/
/*68965*/       OPC_CheckChild2Integer, 11, 
/*68967*/       OPC_CheckType, MVT::v16f32,
/*68969*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68971*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*68974*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 11:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub11:i32)
/*68983*/     /*Scope*/ 18, /*->69002*/
/*68984*/       OPC_CheckChild2Integer, 12, 
/*68986*/       OPC_CheckType, MVT::v16f32,
/*68988*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68990*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*68993*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 12:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub12:i32)
/*69002*/     /*Scope*/ 18, /*->69021*/
/*69003*/       OPC_CheckChild2Integer, 13, 
/*69005*/       OPC_CheckType, MVT::v16f32,
/*69007*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69009*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*69012*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 13:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub13:i32)
/*69021*/     /*Scope*/ 18, /*->69040*/
/*69022*/       OPC_CheckChild2Integer, 14, 
/*69024*/       OPC_CheckType, MVT::v16f32,
/*69026*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69028*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*69031*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 14:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub14:i32)
/*69040*/     /*Scope*/ 18, /*->69059*/
/*69041*/       OPC_CheckChild2Integer, 15, 
/*69043*/       OPC_CheckType, MVT::v16f32,
/*69045*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69047*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*69050*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 15:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub15:i32)
/*69059*/     /*Scope*/ 31, /*->69091*/
/*69060*/       OPC_RecordChild2, // #2 = $index
/*69061*/       OPC_CheckChild2Type, MVT::i32,
/*69063*/       OPC_SwitchType /*2 cases */, 11, MVT::v2f32,// ->69077
/*69066*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*69068*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2f32 ?:v2f32:$vec, ?:f32:$value, ?:i32:$index)
/*69077*/       /*SwitchType*/ 11, MVT::v4f32,// ->69090
/*69079*/         OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*69081*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4f32 ?:v4f32:$vec, ?:f32:$value, ?:i32:$index)
/*69090*/       0, // EndSwitchType
/*69091*/     0, /*End of Scope*/
/*69092*/   /*SwitchOpcode*/ 96|128,18/*2400*/, TARGET_VAL(AMDGPUISD::TEXTURE_FETCH),// ->71496
/*69096*/     OPC_Scope, 88|128,1/*216*/, /*->69315*/ // 11 children in Scope
/*69099*/       OPC_CheckChild0Integer, 0, 
/*69101*/       OPC_CheckChild0Type, MVT::i32,
/*69103*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*69104*/       OPC_CheckChild1Type, MVT::v4f32,
/*69106*/       OPC_RecordChild2, // #1 = $srcx
/*69107*/       OPC_MoveChild2,
/*69108*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69111*/       OPC_CheckType, MVT::i32,
/*69113*/       OPC_MoveParent,
/*69114*/       OPC_RecordChild3, // #2 = $srcy
/*69115*/       OPC_MoveChild3,
/*69116*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69119*/       OPC_CheckType, MVT::i32,
/*69121*/       OPC_MoveParent,
/*69122*/       OPC_RecordChild4, // #3 = $srcz
/*69123*/       OPC_MoveChild4,
/*69124*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69127*/       OPC_CheckType, MVT::i32,
/*69129*/       OPC_MoveParent,
/*69130*/       OPC_RecordChild5, // #4 = $srcw
/*69131*/       OPC_MoveChild5,
/*69132*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69135*/       OPC_CheckType, MVT::i32,
/*69137*/       OPC_MoveParent,
/*69138*/       OPC_RecordChild6, // #5 = $offsetx
/*69139*/       OPC_MoveChild6,
/*69140*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69143*/       OPC_CheckType, MVT::i32,
/*69145*/       OPC_MoveParent,
/*69146*/       OPC_RecordChild7, // #6 = $offsety
/*69147*/       OPC_MoveChild7,
/*69148*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69151*/       OPC_CheckType, MVT::i32,
/*69153*/       OPC_MoveParent,
/*69154*/       OPC_MoveChild, 8,
/*69156*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69159*/       OPC_RecordNode, // #7 = $offsetz
/*69160*/       OPC_CheckType, MVT::i32,
/*69162*/       OPC_MoveParent,
/*69163*/       OPC_MoveChild, 9,
/*69165*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69168*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*69169*/       OPC_CheckType, MVT::i32,
/*69171*/       OPC_MoveParent,
/*69172*/       OPC_MoveChild, 10,
/*69174*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69177*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*69178*/       OPC_CheckType, MVT::i32,
/*69180*/       OPC_MoveParent,
/*69181*/       OPC_MoveChild, 11,
/*69183*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69186*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*69187*/       OPC_CheckType, MVT::i32,
/*69189*/       OPC_MoveParent,
/*69190*/       OPC_MoveChild, 12,
/*69192*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69195*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*69196*/       OPC_CheckType, MVT::i32,
/*69198*/       OPC_MoveParent,
/*69199*/       OPC_MoveChild, 13,
/*69201*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69204*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*69205*/       OPC_CheckType, MVT::i32,
/*69207*/       OPC_MoveParent,
/*69208*/       OPC_MoveChild, 14,
/*69210*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69213*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*69214*/       OPC_CheckType, MVT::i32,
/*69216*/       OPC_MoveParent,
/*69217*/       OPC_MoveChild, 15,
/*69219*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69222*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*69223*/       OPC_CheckType, MVT::i32,
/*69225*/       OPC_MoveParent,
/*69226*/       OPC_MoveChild, 16,
/*69228*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69231*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*69232*/       OPC_CheckType, MVT::i32,
/*69234*/       OPC_MoveParent,
/*69235*/       OPC_MoveChild, 17,
/*69237*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69240*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*69241*/       OPC_CheckType, MVT::i32,
/*69243*/       OPC_MoveParent,
/*69244*/       OPC_MoveChild, 18,
/*69246*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69249*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*69250*/       OPC_CheckType, MVT::i32,
/*69252*/       OPC_MoveParent,
/*69253*/       OPC_CheckType, MVT::v4f32,
/*69255*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*69257*/       OPC_EmitConvertToTarget, 1,
/*69259*/       OPC_EmitConvertToTarget, 2,
/*69261*/       OPC_EmitConvertToTarget, 3,
/*69263*/       OPC_EmitConvertToTarget, 4,
/*69265*/       OPC_EmitConvertToTarget, 5,
/*69267*/       OPC_EmitConvertToTarget, 6,
/*69269*/       OPC_EmitConvertToTarget, 7,
/*69271*/       OPC_EmitConvertToTarget, 8,
/*69273*/       OPC_EmitConvertToTarget, 9,
/*69275*/       OPC_EmitConvertToTarget, 10,
/*69277*/       OPC_EmitConvertToTarget, 11,
/*69279*/       OPC_EmitConvertToTarget, 12,
/*69281*/       OPC_EmitConvertToTarget, 13,
/*69283*/       OPC_EmitConvertToTarget, 14,
/*69285*/       OPC_EmitConvertToTarget, 15,
/*69287*/       OPC_EmitConvertToTarget, 16,
/*69289*/       OPC_EmitConvertToTarget, 17,
/*69291*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 0:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*69315*/     /*Scope*/ 88|128,1/*216*/, /*->69533*/
/*69317*/       OPC_CheckChild0Integer, 1, 
/*69319*/       OPC_CheckChild0Type, MVT::i32,
/*69321*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*69322*/       OPC_CheckChild1Type, MVT::v4f32,
/*69324*/       OPC_RecordChild2, // #1 = $srcx
/*69325*/       OPC_MoveChild2,
/*69326*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69329*/       OPC_CheckType, MVT::i32,
/*69331*/       OPC_MoveParent,
/*69332*/       OPC_RecordChild3, // #2 = $srcy
/*69333*/       OPC_MoveChild3,
/*69334*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69337*/       OPC_CheckType, MVT::i32,
/*69339*/       OPC_MoveParent,
/*69340*/       OPC_RecordChild4, // #3 = $srcz
/*69341*/       OPC_MoveChild4,
/*69342*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69345*/       OPC_CheckType, MVT::i32,
/*69347*/       OPC_MoveParent,
/*69348*/       OPC_RecordChild5, // #4 = $srcw
/*69349*/       OPC_MoveChild5,
/*69350*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69353*/       OPC_CheckType, MVT::i32,
/*69355*/       OPC_MoveParent,
/*69356*/       OPC_RecordChild6, // #5 = $offsetx
/*69357*/       OPC_MoveChild6,
/*69358*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69361*/       OPC_CheckType, MVT::i32,
/*69363*/       OPC_MoveParent,
/*69364*/       OPC_RecordChild7, // #6 = $offsety
/*69365*/       OPC_MoveChild7,
/*69366*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69369*/       OPC_CheckType, MVT::i32,
/*69371*/       OPC_MoveParent,
/*69372*/       OPC_MoveChild, 8,
/*69374*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69377*/       OPC_RecordNode, // #7 = $offsetz
/*69378*/       OPC_CheckType, MVT::i32,
/*69380*/       OPC_MoveParent,
/*69381*/       OPC_MoveChild, 9,
/*69383*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69386*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*69387*/       OPC_CheckType, MVT::i32,
/*69389*/       OPC_MoveParent,
/*69390*/       OPC_MoveChild, 10,
/*69392*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69395*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*69396*/       OPC_CheckType, MVT::i32,
/*69398*/       OPC_MoveParent,
/*69399*/       OPC_MoveChild, 11,
/*69401*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69404*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*69405*/       OPC_CheckType, MVT::i32,
/*69407*/       OPC_MoveParent,
/*69408*/       OPC_MoveChild, 12,
/*69410*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69413*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*69414*/       OPC_CheckType, MVT::i32,
/*69416*/       OPC_MoveParent,
/*69417*/       OPC_MoveChild, 13,
/*69419*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69422*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*69423*/       OPC_CheckType, MVT::i32,
/*69425*/       OPC_MoveParent,
/*69426*/       OPC_MoveChild, 14,
/*69428*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69431*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*69432*/       OPC_CheckType, MVT::i32,
/*69434*/       OPC_MoveParent,
/*69435*/       OPC_MoveChild, 15,
/*69437*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69440*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*69441*/       OPC_CheckType, MVT::i32,
/*69443*/       OPC_MoveParent,
/*69444*/       OPC_MoveChild, 16,
/*69446*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69449*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*69450*/       OPC_CheckType, MVT::i32,
/*69452*/       OPC_MoveParent,
/*69453*/       OPC_MoveChild, 17,
/*69455*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69458*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*69459*/       OPC_CheckType, MVT::i32,
/*69461*/       OPC_MoveParent,
/*69462*/       OPC_MoveChild, 18,
/*69464*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69467*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*69468*/       OPC_CheckType, MVT::i32,
/*69470*/       OPC_MoveParent,
/*69471*/       OPC_CheckType, MVT::v4f32,
/*69473*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*69475*/       OPC_EmitConvertToTarget, 1,
/*69477*/       OPC_EmitConvertToTarget, 2,
/*69479*/       OPC_EmitConvertToTarget, 3,
/*69481*/       OPC_EmitConvertToTarget, 4,
/*69483*/       OPC_EmitConvertToTarget, 5,
/*69485*/       OPC_EmitConvertToTarget, 6,
/*69487*/       OPC_EmitConvertToTarget, 7,
/*69489*/       OPC_EmitConvertToTarget, 8,
/*69491*/       OPC_EmitConvertToTarget, 9,
/*69493*/       OPC_EmitConvertToTarget, 10,
/*69495*/       OPC_EmitConvertToTarget, 11,
/*69497*/       OPC_EmitConvertToTarget, 12,
/*69499*/       OPC_EmitConvertToTarget, 13,
/*69501*/       OPC_EmitConvertToTarget, 14,
/*69503*/       OPC_EmitConvertToTarget, 15,
/*69505*/       OPC_EmitConvertToTarget, 16,
/*69507*/       OPC_EmitConvertToTarget, 17,
/*69509*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 1:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*69533*/     /*Scope*/ 88|128,1/*216*/, /*->69751*/
/*69535*/       OPC_CheckChild0Integer, 2, 
/*69537*/       OPC_CheckChild0Type, MVT::i32,
/*69539*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*69540*/       OPC_CheckChild1Type, MVT::v4f32,
/*69542*/       OPC_RecordChild2, // #1 = $srcx
/*69543*/       OPC_MoveChild2,
/*69544*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69547*/       OPC_CheckType, MVT::i32,
/*69549*/       OPC_MoveParent,
/*69550*/       OPC_RecordChild3, // #2 = $srcy
/*69551*/       OPC_MoveChild3,
/*69552*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69555*/       OPC_CheckType, MVT::i32,
/*69557*/       OPC_MoveParent,
/*69558*/       OPC_RecordChild4, // #3 = $srcz
/*69559*/       OPC_MoveChild4,
/*69560*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69563*/       OPC_CheckType, MVT::i32,
/*69565*/       OPC_MoveParent,
/*69566*/       OPC_RecordChild5, // #4 = $srcw
/*69567*/       OPC_MoveChild5,
/*69568*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69571*/       OPC_CheckType, MVT::i32,
/*69573*/       OPC_MoveParent,
/*69574*/       OPC_RecordChild6, // #5 = $offsetx
/*69575*/       OPC_MoveChild6,
/*69576*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69579*/       OPC_CheckType, MVT::i32,
/*69581*/       OPC_MoveParent,
/*69582*/       OPC_RecordChild7, // #6 = $offsety
/*69583*/       OPC_MoveChild7,
/*69584*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69587*/       OPC_CheckType, MVT::i32,
/*69589*/       OPC_MoveParent,
/*69590*/       OPC_MoveChild, 8,
/*69592*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69595*/       OPC_RecordNode, // #7 = $offsetz
/*69596*/       OPC_CheckType, MVT::i32,
/*69598*/       OPC_MoveParent,
/*69599*/       OPC_MoveChild, 9,
/*69601*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69604*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*69605*/       OPC_CheckType, MVT::i32,
/*69607*/       OPC_MoveParent,
/*69608*/       OPC_MoveChild, 10,
/*69610*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69613*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*69614*/       OPC_CheckType, MVT::i32,
/*69616*/       OPC_MoveParent,
/*69617*/       OPC_MoveChild, 11,
/*69619*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69622*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*69623*/       OPC_CheckType, MVT::i32,
/*69625*/       OPC_MoveParent,
/*69626*/       OPC_MoveChild, 12,
/*69628*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69631*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*69632*/       OPC_CheckType, MVT::i32,
/*69634*/       OPC_MoveParent,
/*69635*/       OPC_MoveChild, 13,
/*69637*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69640*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*69641*/       OPC_CheckType, MVT::i32,
/*69643*/       OPC_MoveParent,
/*69644*/       OPC_MoveChild, 14,
/*69646*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69649*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*69650*/       OPC_CheckType, MVT::i32,
/*69652*/       OPC_MoveParent,
/*69653*/       OPC_MoveChild, 15,
/*69655*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69658*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*69659*/       OPC_CheckType, MVT::i32,
/*69661*/       OPC_MoveParent,
/*69662*/       OPC_MoveChild, 16,
/*69664*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69667*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*69668*/       OPC_CheckType, MVT::i32,
/*69670*/       OPC_MoveParent,
/*69671*/       OPC_MoveChild, 17,
/*69673*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69676*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*69677*/       OPC_CheckType, MVT::i32,
/*69679*/       OPC_MoveParent,
/*69680*/       OPC_MoveChild, 18,
/*69682*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69685*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*69686*/       OPC_CheckType, MVT::i32,
/*69688*/       OPC_MoveParent,
/*69689*/       OPC_CheckType, MVT::v4f32,
/*69691*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*69693*/       OPC_EmitConvertToTarget, 1,
/*69695*/       OPC_EmitConvertToTarget, 2,
/*69697*/       OPC_EmitConvertToTarget, 3,
/*69699*/       OPC_EmitConvertToTarget, 4,
/*69701*/       OPC_EmitConvertToTarget, 5,
/*69703*/       OPC_EmitConvertToTarget, 6,
/*69705*/       OPC_EmitConvertToTarget, 7,
/*69707*/       OPC_EmitConvertToTarget, 8,
/*69709*/       OPC_EmitConvertToTarget, 9,
/*69711*/       OPC_EmitConvertToTarget, 10,
/*69713*/       OPC_EmitConvertToTarget, 11,
/*69715*/       OPC_EmitConvertToTarget, 12,
/*69717*/       OPC_EmitConvertToTarget, 13,
/*69719*/       OPC_EmitConvertToTarget, 14,
/*69721*/       OPC_EmitConvertToTarget, 15,
/*69723*/       OPC_EmitConvertToTarget, 16,
/*69725*/       OPC_EmitConvertToTarget, 17,
/*69727*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_L), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 2:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*69751*/     /*Scope*/ 88|128,1/*216*/, /*->69969*/
/*69753*/       OPC_CheckChild0Integer, 3, 
/*69755*/       OPC_CheckChild0Type, MVT::i32,
/*69757*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*69758*/       OPC_CheckChild1Type, MVT::v4f32,
/*69760*/       OPC_RecordChild2, // #1 = $srcx
/*69761*/       OPC_MoveChild2,
/*69762*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69765*/       OPC_CheckType, MVT::i32,
/*69767*/       OPC_MoveParent,
/*69768*/       OPC_RecordChild3, // #2 = $srcy
/*69769*/       OPC_MoveChild3,
/*69770*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69773*/       OPC_CheckType, MVT::i32,
/*69775*/       OPC_MoveParent,
/*69776*/       OPC_RecordChild4, // #3 = $srcz
/*69777*/       OPC_MoveChild4,
/*69778*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69781*/       OPC_CheckType, MVT::i32,
/*69783*/       OPC_MoveParent,
/*69784*/       OPC_RecordChild5, // #4 = $srcw
/*69785*/       OPC_MoveChild5,
/*69786*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69789*/       OPC_CheckType, MVT::i32,
/*69791*/       OPC_MoveParent,
/*69792*/       OPC_RecordChild6, // #5 = $offsetx
/*69793*/       OPC_MoveChild6,
/*69794*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69797*/       OPC_CheckType, MVT::i32,
/*69799*/       OPC_MoveParent,
/*69800*/       OPC_RecordChild7, // #6 = $offsety
/*69801*/       OPC_MoveChild7,
/*69802*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69805*/       OPC_CheckType, MVT::i32,
/*69807*/       OPC_MoveParent,
/*69808*/       OPC_MoveChild, 8,
/*69810*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69813*/       OPC_RecordNode, // #7 = $offsetz
/*69814*/       OPC_CheckType, MVT::i32,
/*69816*/       OPC_MoveParent,
/*69817*/       OPC_MoveChild, 9,
/*69819*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69822*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*69823*/       OPC_CheckType, MVT::i32,
/*69825*/       OPC_MoveParent,
/*69826*/       OPC_MoveChild, 10,
/*69828*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69831*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*69832*/       OPC_CheckType, MVT::i32,
/*69834*/       OPC_MoveParent,
/*69835*/       OPC_MoveChild, 11,
/*69837*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69840*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*69841*/       OPC_CheckType, MVT::i32,
/*69843*/       OPC_MoveParent,
/*69844*/       OPC_MoveChild, 12,
/*69846*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69849*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*69850*/       OPC_CheckType, MVT::i32,
/*69852*/       OPC_MoveParent,
/*69853*/       OPC_MoveChild, 13,
/*69855*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69858*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*69859*/       OPC_CheckType, MVT::i32,
/*69861*/       OPC_MoveParent,
/*69862*/       OPC_MoveChild, 14,
/*69864*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69867*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*69868*/       OPC_CheckType, MVT::i32,
/*69870*/       OPC_MoveParent,
/*69871*/       OPC_MoveChild, 15,
/*69873*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69876*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*69877*/       OPC_CheckType, MVT::i32,
/*69879*/       OPC_MoveParent,
/*69880*/       OPC_MoveChild, 16,
/*69882*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69885*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*69886*/       OPC_CheckType, MVT::i32,
/*69888*/       OPC_MoveParent,
/*69889*/       OPC_MoveChild, 17,
/*69891*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69894*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*69895*/       OPC_CheckType, MVT::i32,
/*69897*/       OPC_MoveParent,
/*69898*/       OPC_MoveChild, 18,
/*69900*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69903*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*69904*/       OPC_CheckType, MVT::i32,
/*69906*/       OPC_MoveParent,
/*69907*/       OPC_CheckType, MVT::v4f32,
/*69909*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*69911*/       OPC_EmitConvertToTarget, 1,
/*69913*/       OPC_EmitConvertToTarget, 2,
/*69915*/       OPC_EmitConvertToTarget, 3,
/*69917*/       OPC_EmitConvertToTarget, 4,
/*69919*/       OPC_EmitConvertToTarget, 5,
/*69921*/       OPC_EmitConvertToTarget, 6,
/*69923*/       OPC_EmitConvertToTarget, 7,
/*69925*/       OPC_EmitConvertToTarget, 8,
/*69927*/       OPC_EmitConvertToTarget, 9,
/*69929*/       OPC_EmitConvertToTarget, 10,
/*69931*/       OPC_EmitConvertToTarget, 11,
/*69933*/       OPC_EmitConvertToTarget, 12,
/*69935*/       OPC_EmitConvertToTarget, 13,
/*69937*/       OPC_EmitConvertToTarget, 14,
/*69939*/       OPC_EmitConvertToTarget, 15,
/*69941*/       OPC_EmitConvertToTarget, 16,
/*69943*/       OPC_EmitConvertToTarget, 17,
/*69945*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_L), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 3:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*69969*/     /*Scope*/ 88|128,1/*216*/, /*->70187*/
/*69971*/       OPC_CheckChild0Integer, 4, 
/*69973*/       OPC_CheckChild0Type, MVT::i32,
/*69975*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*69976*/       OPC_CheckChild1Type, MVT::v4f32,
/*69978*/       OPC_RecordChild2, // #1 = $srcx
/*69979*/       OPC_MoveChild2,
/*69980*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69983*/       OPC_CheckType, MVT::i32,
/*69985*/       OPC_MoveParent,
/*69986*/       OPC_RecordChild3, // #2 = $srcy
/*69987*/       OPC_MoveChild3,
/*69988*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69991*/       OPC_CheckType, MVT::i32,
/*69993*/       OPC_MoveParent,
/*69994*/       OPC_RecordChild4, // #3 = $srcz
/*69995*/       OPC_MoveChild4,
/*69996*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69999*/       OPC_CheckType, MVT::i32,
/*70001*/       OPC_MoveParent,
/*70002*/       OPC_RecordChild5, // #4 = $srcw
/*70003*/       OPC_MoveChild5,
/*70004*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70007*/       OPC_CheckType, MVT::i32,
/*70009*/       OPC_MoveParent,
/*70010*/       OPC_RecordChild6, // #5 = $offsetx
/*70011*/       OPC_MoveChild6,
/*70012*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70015*/       OPC_CheckType, MVT::i32,
/*70017*/       OPC_MoveParent,
/*70018*/       OPC_RecordChild7, // #6 = $offsety
/*70019*/       OPC_MoveChild7,
/*70020*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70023*/       OPC_CheckType, MVT::i32,
/*70025*/       OPC_MoveParent,
/*70026*/       OPC_MoveChild, 8,
/*70028*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70031*/       OPC_RecordNode, // #7 = $offsetz
/*70032*/       OPC_CheckType, MVT::i32,
/*70034*/       OPC_MoveParent,
/*70035*/       OPC_MoveChild, 9,
/*70037*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70040*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*70041*/       OPC_CheckType, MVT::i32,
/*70043*/       OPC_MoveParent,
/*70044*/       OPC_MoveChild, 10,
/*70046*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70049*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*70050*/       OPC_CheckType, MVT::i32,
/*70052*/       OPC_MoveParent,
/*70053*/       OPC_MoveChild, 11,
/*70055*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70058*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*70059*/       OPC_CheckType, MVT::i32,
/*70061*/       OPC_MoveParent,
/*70062*/       OPC_MoveChild, 12,
/*70064*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70067*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*70068*/       OPC_CheckType, MVT::i32,
/*70070*/       OPC_MoveParent,
/*70071*/       OPC_MoveChild, 13,
/*70073*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70076*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*70077*/       OPC_CheckType, MVT::i32,
/*70079*/       OPC_MoveParent,
/*70080*/       OPC_MoveChild, 14,
/*70082*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70085*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*70086*/       OPC_CheckType, MVT::i32,
/*70088*/       OPC_MoveParent,
/*70089*/       OPC_MoveChild, 15,
/*70091*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70094*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*70095*/       OPC_CheckType, MVT::i32,
/*70097*/       OPC_MoveParent,
/*70098*/       OPC_MoveChild, 16,
/*70100*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70103*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*70104*/       OPC_CheckType, MVT::i32,
/*70106*/       OPC_MoveParent,
/*70107*/       OPC_MoveChild, 17,
/*70109*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70112*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*70113*/       OPC_CheckType, MVT::i32,
/*70115*/       OPC_MoveParent,
/*70116*/       OPC_MoveChild, 18,
/*70118*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70121*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*70122*/       OPC_CheckType, MVT::i32,
/*70124*/       OPC_MoveParent,
/*70125*/       OPC_CheckType, MVT::v4f32,
/*70127*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*70129*/       OPC_EmitConvertToTarget, 1,
/*70131*/       OPC_EmitConvertToTarget, 2,
/*70133*/       OPC_EmitConvertToTarget, 3,
/*70135*/       OPC_EmitConvertToTarget, 4,
/*70137*/       OPC_EmitConvertToTarget, 5,
/*70139*/       OPC_EmitConvertToTarget, 6,
/*70141*/       OPC_EmitConvertToTarget, 7,
/*70143*/       OPC_EmitConvertToTarget, 8,
/*70145*/       OPC_EmitConvertToTarget, 9,
/*70147*/       OPC_EmitConvertToTarget, 10,
/*70149*/       OPC_EmitConvertToTarget, 11,
/*70151*/       OPC_EmitConvertToTarget, 12,
/*70153*/       OPC_EmitConvertToTarget, 13,
/*70155*/       OPC_EmitConvertToTarget, 14,
/*70157*/       OPC_EmitConvertToTarget, 15,
/*70159*/       OPC_EmitConvertToTarget, 16,
/*70161*/       OPC_EmitConvertToTarget, 17,
/*70163*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_LB), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 4:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*70187*/     /*Scope*/ 88|128,1/*216*/, /*->70405*/
/*70189*/       OPC_CheckChild0Integer, 5, 
/*70191*/       OPC_CheckChild0Type, MVT::i32,
/*70193*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*70194*/       OPC_CheckChild1Type, MVT::v4f32,
/*70196*/       OPC_RecordChild2, // #1 = $srcx
/*70197*/       OPC_MoveChild2,
/*70198*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70201*/       OPC_CheckType, MVT::i32,
/*70203*/       OPC_MoveParent,
/*70204*/       OPC_RecordChild3, // #2 = $srcy
/*70205*/       OPC_MoveChild3,
/*70206*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70209*/       OPC_CheckType, MVT::i32,
/*70211*/       OPC_MoveParent,
/*70212*/       OPC_RecordChild4, // #3 = $srcz
/*70213*/       OPC_MoveChild4,
/*70214*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70217*/       OPC_CheckType, MVT::i32,
/*70219*/       OPC_MoveParent,
/*70220*/       OPC_RecordChild5, // #4 = $srcw
/*70221*/       OPC_MoveChild5,
/*70222*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70225*/       OPC_CheckType, MVT::i32,
/*70227*/       OPC_MoveParent,
/*70228*/       OPC_RecordChild6, // #5 = $offsetx
/*70229*/       OPC_MoveChild6,
/*70230*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70233*/       OPC_CheckType, MVT::i32,
/*70235*/       OPC_MoveParent,
/*70236*/       OPC_RecordChild7, // #6 = $offsety
/*70237*/       OPC_MoveChild7,
/*70238*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70241*/       OPC_CheckType, MVT::i32,
/*70243*/       OPC_MoveParent,
/*70244*/       OPC_MoveChild, 8,
/*70246*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70249*/       OPC_RecordNode, // #7 = $offsetz
/*70250*/       OPC_CheckType, MVT::i32,
/*70252*/       OPC_MoveParent,
/*70253*/       OPC_MoveChild, 9,
/*70255*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70258*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*70259*/       OPC_CheckType, MVT::i32,
/*70261*/       OPC_MoveParent,
/*70262*/       OPC_MoveChild, 10,
/*70264*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70267*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*70268*/       OPC_CheckType, MVT::i32,
/*70270*/       OPC_MoveParent,
/*70271*/       OPC_MoveChild, 11,
/*70273*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70276*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*70277*/       OPC_CheckType, MVT::i32,
/*70279*/       OPC_MoveParent,
/*70280*/       OPC_MoveChild, 12,
/*70282*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70285*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*70286*/       OPC_CheckType, MVT::i32,
/*70288*/       OPC_MoveParent,
/*70289*/       OPC_MoveChild, 13,
/*70291*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70294*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*70295*/       OPC_CheckType, MVT::i32,
/*70297*/       OPC_MoveParent,
/*70298*/       OPC_MoveChild, 14,
/*70300*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70303*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*70304*/       OPC_CheckType, MVT::i32,
/*70306*/       OPC_MoveParent,
/*70307*/       OPC_MoveChild, 15,
/*70309*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70312*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*70313*/       OPC_CheckType, MVT::i32,
/*70315*/       OPC_MoveParent,
/*70316*/       OPC_MoveChild, 16,
/*70318*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70321*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*70322*/       OPC_CheckType, MVT::i32,
/*70324*/       OPC_MoveParent,
/*70325*/       OPC_MoveChild, 17,
/*70327*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70330*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*70331*/       OPC_CheckType, MVT::i32,
/*70333*/       OPC_MoveParent,
/*70334*/       OPC_MoveChild, 18,
/*70336*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70339*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*70340*/       OPC_CheckType, MVT::i32,
/*70342*/       OPC_MoveParent,
/*70343*/       OPC_CheckType, MVT::v4f32,
/*70345*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*70347*/       OPC_EmitConvertToTarget, 1,
/*70349*/       OPC_EmitConvertToTarget, 2,
/*70351*/       OPC_EmitConvertToTarget, 3,
/*70353*/       OPC_EmitConvertToTarget, 4,
/*70355*/       OPC_EmitConvertToTarget, 5,
/*70357*/       OPC_EmitConvertToTarget, 6,
/*70359*/       OPC_EmitConvertToTarget, 7,
/*70361*/       OPC_EmitConvertToTarget, 8,
/*70363*/       OPC_EmitConvertToTarget, 9,
/*70365*/       OPC_EmitConvertToTarget, 10,
/*70367*/       OPC_EmitConvertToTarget, 11,
/*70369*/       OPC_EmitConvertToTarget, 12,
/*70371*/       OPC_EmitConvertToTarget, 13,
/*70373*/       OPC_EmitConvertToTarget, 14,
/*70375*/       OPC_EmitConvertToTarget, 15,
/*70377*/       OPC_EmitConvertToTarget, 16,
/*70379*/       OPC_EmitConvertToTarget, 17,
/*70381*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_LB), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 5:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*70405*/     /*Scope*/ 88|128,1/*216*/, /*->70623*/
/*70407*/       OPC_CheckChild0Integer, 6, 
/*70409*/       OPC_CheckChild0Type, MVT::i32,
/*70411*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*70412*/       OPC_CheckChild1Type, MVT::v4i32,
/*70414*/       OPC_RecordChild2, // #1 = $srcx
/*70415*/       OPC_MoveChild2,
/*70416*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70419*/       OPC_CheckType, MVT::i32,
/*70421*/       OPC_MoveParent,
/*70422*/       OPC_RecordChild3, // #2 = $srcy
/*70423*/       OPC_MoveChild3,
/*70424*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70427*/       OPC_CheckType, MVT::i32,
/*70429*/       OPC_MoveParent,
/*70430*/       OPC_RecordChild4, // #3 = $srcz
/*70431*/       OPC_MoveChild4,
/*70432*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70435*/       OPC_CheckType, MVT::i32,
/*70437*/       OPC_MoveParent,
/*70438*/       OPC_RecordChild5, // #4 = $srcw
/*70439*/       OPC_MoveChild5,
/*70440*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70443*/       OPC_CheckType, MVT::i32,
/*70445*/       OPC_MoveParent,
/*70446*/       OPC_RecordChild6, // #5 = $offsetx
/*70447*/       OPC_MoveChild6,
/*70448*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70451*/       OPC_CheckType, MVT::i32,
/*70453*/       OPC_MoveParent,
/*70454*/       OPC_RecordChild7, // #6 = $offsety
/*70455*/       OPC_MoveChild7,
/*70456*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70459*/       OPC_CheckType, MVT::i32,
/*70461*/       OPC_MoveParent,
/*70462*/       OPC_MoveChild, 8,
/*70464*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70467*/       OPC_RecordNode, // #7 = $offsetz
/*70468*/       OPC_CheckType, MVT::i32,
/*70470*/       OPC_MoveParent,
/*70471*/       OPC_MoveChild, 9,
/*70473*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70476*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*70477*/       OPC_CheckType, MVT::i32,
/*70479*/       OPC_MoveParent,
/*70480*/       OPC_MoveChild, 10,
/*70482*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70485*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*70486*/       OPC_CheckType, MVT::i32,
/*70488*/       OPC_MoveParent,
/*70489*/       OPC_MoveChild, 11,
/*70491*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70494*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*70495*/       OPC_CheckType, MVT::i32,
/*70497*/       OPC_MoveParent,
/*70498*/       OPC_MoveChild, 12,
/*70500*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70503*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*70504*/       OPC_CheckType, MVT::i32,
/*70506*/       OPC_MoveParent,
/*70507*/       OPC_MoveChild, 13,
/*70509*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70512*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*70513*/       OPC_CheckType, MVT::i32,
/*70515*/       OPC_MoveParent,
/*70516*/       OPC_MoveChild, 14,
/*70518*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70521*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*70522*/       OPC_CheckType, MVT::i32,
/*70524*/       OPC_MoveParent,
/*70525*/       OPC_MoveChild, 15,
/*70527*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70530*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*70531*/       OPC_CheckType, MVT::i32,
/*70533*/       OPC_MoveParent,
/*70534*/       OPC_MoveChild, 16,
/*70536*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70539*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*70540*/       OPC_CheckType, MVT::i32,
/*70542*/       OPC_MoveParent,
/*70543*/       OPC_MoveChild, 17,
/*70545*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70548*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*70549*/       OPC_CheckType, MVT::i32,
/*70551*/       OPC_MoveParent,
/*70552*/       OPC_MoveChild, 18,
/*70554*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70557*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*70558*/       OPC_CheckType, MVT::i32,
/*70560*/       OPC_MoveParent,
/*70561*/       OPC_CheckType, MVT::v4f32,
/*70563*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*70565*/       OPC_EmitConvertToTarget, 1,
/*70567*/       OPC_EmitConvertToTarget, 2,
/*70569*/       OPC_EmitConvertToTarget, 3,
/*70571*/       OPC_EmitConvertToTarget, 4,
/*70573*/       OPC_EmitConvertToTarget, 5,
/*70575*/       OPC_EmitConvertToTarget, 6,
/*70577*/       OPC_EmitConvertToTarget, 7,
/*70579*/       OPC_EmitConvertToTarget, 8,
/*70581*/       OPC_EmitConvertToTarget, 9,
/*70583*/       OPC_EmitConvertToTarget, 10,
/*70585*/       OPC_EmitConvertToTarget, 11,
/*70587*/       OPC_EmitConvertToTarget, 12,
/*70589*/       OPC_EmitConvertToTarget, 13,
/*70591*/       OPC_EmitConvertToTarget, 14,
/*70593*/       OPC_EmitConvertToTarget, 15,
/*70595*/       OPC_EmitConvertToTarget, 16,
/*70597*/       OPC_EmitConvertToTarget, 17,
/*70599*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_LD), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 6:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LD:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*70623*/     /*Scope*/ 88|128,1/*216*/, /*->70841*/
/*70625*/       OPC_CheckChild0Integer, 7, 
/*70627*/       OPC_CheckChild0Type, MVT::i32,
/*70629*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*70630*/       OPC_CheckChild1Type, MVT::v4i32,
/*70632*/       OPC_RecordChild2, // #1 = $srcx
/*70633*/       OPC_MoveChild2,
/*70634*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70637*/       OPC_CheckType, MVT::i32,
/*70639*/       OPC_MoveParent,
/*70640*/       OPC_RecordChild3, // #2 = $srcy
/*70641*/       OPC_MoveChild3,
/*70642*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70645*/       OPC_CheckType, MVT::i32,
/*70647*/       OPC_MoveParent,
/*70648*/       OPC_RecordChild4, // #3 = $srcz
/*70649*/       OPC_MoveChild4,
/*70650*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70653*/       OPC_CheckType, MVT::i32,
/*70655*/       OPC_MoveParent,
/*70656*/       OPC_RecordChild5, // #4 = $srcw
/*70657*/       OPC_MoveChild5,
/*70658*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70661*/       OPC_CheckType, MVT::i32,
/*70663*/       OPC_MoveParent,
/*70664*/       OPC_RecordChild6, // #5 = $offsetx
/*70665*/       OPC_MoveChild6,
/*70666*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70669*/       OPC_CheckType, MVT::i32,
/*70671*/       OPC_MoveParent,
/*70672*/       OPC_RecordChild7, // #6 = $offsety
/*70673*/       OPC_MoveChild7,
/*70674*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70677*/       OPC_CheckType, MVT::i32,
/*70679*/       OPC_MoveParent,
/*70680*/       OPC_MoveChild, 8,
/*70682*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70685*/       OPC_RecordNode, // #7 = $offsetz
/*70686*/       OPC_CheckType, MVT::i32,
/*70688*/       OPC_MoveParent,
/*70689*/       OPC_MoveChild, 9,
/*70691*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70694*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*70695*/       OPC_CheckType, MVT::i32,
/*70697*/       OPC_MoveParent,
/*70698*/       OPC_MoveChild, 10,
/*70700*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70703*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*70704*/       OPC_CheckType, MVT::i32,
/*70706*/       OPC_MoveParent,
/*70707*/       OPC_MoveChild, 11,
/*70709*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70712*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*70713*/       OPC_CheckType, MVT::i32,
/*70715*/       OPC_MoveParent,
/*70716*/       OPC_MoveChild, 12,
/*70718*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70721*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*70722*/       OPC_CheckType, MVT::i32,
/*70724*/       OPC_MoveParent,
/*70725*/       OPC_MoveChild, 13,
/*70727*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70730*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*70731*/       OPC_CheckType, MVT::i32,
/*70733*/       OPC_MoveParent,
/*70734*/       OPC_MoveChild, 14,
/*70736*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70739*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*70740*/       OPC_CheckType, MVT::i32,
/*70742*/       OPC_MoveParent,
/*70743*/       OPC_MoveChild, 15,
/*70745*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70748*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*70749*/       OPC_CheckType, MVT::i32,
/*70751*/       OPC_MoveParent,
/*70752*/       OPC_MoveChild, 16,
/*70754*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70757*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*70758*/       OPC_CheckType, MVT::i32,
/*70760*/       OPC_MoveParent,
/*70761*/       OPC_MoveChild, 17,
/*70763*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70766*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*70767*/       OPC_CheckType, MVT::i32,
/*70769*/       OPC_MoveParent,
/*70770*/       OPC_MoveChild, 18,
/*70772*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70775*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*70776*/       OPC_CheckType, MVT::i32,
/*70778*/       OPC_MoveParent,
/*70779*/       OPC_CheckType, MVT::v4f32,
/*70781*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*70783*/       OPC_EmitConvertToTarget, 1,
/*70785*/       OPC_EmitConvertToTarget, 2,
/*70787*/       OPC_EmitConvertToTarget, 3,
/*70789*/       OPC_EmitConvertToTarget, 4,
/*70791*/       OPC_EmitConvertToTarget, 5,
/*70793*/       OPC_EmitConvertToTarget, 6,
/*70795*/       OPC_EmitConvertToTarget, 7,
/*70797*/       OPC_EmitConvertToTarget, 8,
/*70799*/       OPC_EmitConvertToTarget, 9,
/*70801*/       OPC_EmitConvertToTarget, 10,
/*70803*/       OPC_EmitConvertToTarget, 11,
/*70805*/       OPC_EmitConvertToTarget, 12,
/*70807*/       OPC_EmitConvertToTarget, 13,
/*70809*/       OPC_EmitConvertToTarget, 14,
/*70811*/       OPC_EmitConvertToTarget, 15,
/*70813*/       OPC_EmitConvertToTarget, 16,
/*70815*/       OPC_EmitConvertToTarget, 17,
/*70817*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_TEXTURE_RESINFO), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 7:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_TEXTURE_RESINFO:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*70841*/     /*Scope*/ 88|128,1/*216*/, /*->71059*/
/*70843*/       OPC_CheckChild0Integer, 8, 
/*70845*/       OPC_CheckChild0Type, MVT::i32,
/*70847*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*70848*/       OPC_CheckChild1Type, MVT::v4f32,
/*70850*/       OPC_RecordChild2, // #1 = $srcx
/*70851*/       OPC_MoveChild2,
/*70852*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70855*/       OPC_CheckType, MVT::i32,
/*70857*/       OPC_MoveParent,
/*70858*/       OPC_RecordChild3, // #2 = $srcy
/*70859*/       OPC_MoveChild3,
/*70860*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70863*/       OPC_CheckType, MVT::i32,
/*70865*/       OPC_MoveParent,
/*70866*/       OPC_RecordChild4, // #3 = $srcz
/*70867*/       OPC_MoveChild4,
/*70868*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70871*/       OPC_CheckType, MVT::i32,
/*70873*/       OPC_MoveParent,
/*70874*/       OPC_RecordChild5, // #4 = $srcw
/*70875*/       OPC_MoveChild5,
/*70876*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70879*/       OPC_CheckType, MVT::i32,
/*70881*/       OPC_MoveParent,
/*70882*/       OPC_RecordChild6, // #5 = $offsetx
/*70883*/       OPC_MoveChild6,
/*70884*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70887*/       OPC_CheckType, MVT::i32,
/*70889*/       OPC_MoveParent,
/*70890*/       OPC_RecordChild7, // #6 = $offsety
/*70891*/       OPC_MoveChild7,
/*70892*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70895*/       OPC_CheckType, MVT::i32,
/*70897*/       OPC_MoveParent,
/*70898*/       OPC_MoveChild, 8,
/*70900*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70903*/       OPC_RecordNode, // #7 = $offsetz
/*70904*/       OPC_CheckType, MVT::i32,
/*70906*/       OPC_MoveParent,
/*70907*/       OPC_MoveChild, 9,
/*70909*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70912*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*70913*/       OPC_CheckType, MVT::i32,
/*70915*/       OPC_MoveParent,
/*70916*/       OPC_MoveChild, 10,
/*70918*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70921*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*70922*/       OPC_CheckType, MVT::i32,
/*70924*/       OPC_MoveParent,
/*70925*/       OPC_MoveChild, 11,
/*70927*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70930*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*70931*/       OPC_CheckType, MVT::i32,
/*70933*/       OPC_MoveParent,
/*70934*/       OPC_MoveChild, 12,
/*70936*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70939*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*70940*/       OPC_CheckType, MVT::i32,
/*70942*/       OPC_MoveParent,
/*70943*/       OPC_MoveChild, 13,
/*70945*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70948*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*70949*/       OPC_CheckType, MVT::i32,
/*70951*/       OPC_MoveParent,
/*70952*/       OPC_MoveChild, 14,
/*70954*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70957*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*70958*/       OPC_CheckType, MVT::i32,
/*70960*/       OPC_MoveParent,
/*70961*/       OPC_MoveChild, 15,
/*70963*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70966*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*70967*/       OPC_CheckType, MVT::i32,
/*70969*/       OPC_MoveParent,
/*70970*/       OPC_MoveChild, 16,
/*70972*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70975*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*70976*/       OPC_CheckType, MVT::i32,
/*70978*/       OPC_MoveParent,
/*70979*/       OPC_MoveChild, 17,
/*70981*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70984*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*70985*/       OPC_CheckType, MVT::i32,
/*70987*/       OPC_MoveParent,
/*70988*/       OPC_MoveChild, 18,
/*70990*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70993*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*70994*/       OPC_CheckType, MVT::i32,
/*70996*/       OPC_MoveParent,
/*70997*/       OPC_CheckType, MVT::v4f32,
/*70999*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*71001*/       OPC_EmitConvertToTarget, 1,
/*71003*/       OPC_EmitConvertToTarget, 2,
/*71005*/       OPC_EmitConvertToTarget, 3,
/*71007*/       OPC_EmitConvertToTarget, 4,
/*71009*/       OPC_EmitConvertToTarget, 5,
/*71011*/       OPC_EmitConvertToTarget, 6,
/*71013*/       OPC_EmitConvertToTarget, 7,
/*71015*/       OPC_EmitConvertToTarget, 8,
/*71017*/       OPC_EmitConvertToTarget, 9,
/*71019*/       OPC_EmitConvertToTarget, 10,
/*71021*/       OPC_EmitConvertToTarget, 11,
/*71023*/       OPC_EmitConvertToTarget, 12,
/*71025*/       OPC_EmitConvertToTarget, 13,
/*71027*/       OPC_EmitConvertToTarget, 14,
/*71029*/       OPC_EmitConvertToTarget, 15,
/*71031*/       OPC_EmitConvertToTarget, 16,
/*71033*/       OPC_EmitConvertToTarget, 17,
/*71035*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_H), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 8:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_H:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*71059*/     /*Scope*/ 88|128,1/*216*/, /*->71277*/
/*71061*/       OPC_CheckChild0Integer, 9, 
/*71063*/       OPC_CheckChild0Type, MVT::i32,
/*71065*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*71066*/       OPC_CheckChild1Type, MVT::v4f32,
/*71068*/       OPC_RecordChild2, // #1 = $srcx
/*71069*/       OPC_MoveChild2,
/*71070*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71073*/       OPC_CheckType, MVT::i32,
/*71075*/       OPC_MoveParent,
/*71076*/       OPC_RecordChild3, // #2 = $srcy
/*71077*/       OPC_MoveChild3,
/*71078*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71081*/       OPC_CheckType, MVT::i32,
/*71083*/       OPC_MoveParent,
/*71084*/       OPC_RecordChild4, // #3 = $srcz
/*71085*/       OPC_MoveChild4,
/*71086*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71089*/       OPC_CheckType, MVT::i32,
/*71091*/       OPC_MoveParent,
/*71092*/       OPC_RecordChild5, // #4 = $srcw
/*71093*/       OPC_MoveChild5,
/*71094*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71097*/       OPC_CheckType, MVT::i32,
/*71099*/       OPC_MoveParent,
/*71100*/       OPC_RecordChild6, // #5 = $offsetx
/*71101*/       OPC_MoveChild6,
/*71102*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71105*/       OPC_CheckType, MVT::i32,
/*71107*/       OPC_MoveParent,
/*71108*/       OPC_RecordChild7, // #6 = $offsety
/*71109*/       OPC_MoveChild7,
/*71110*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71113*/       OPC_CheckType, MVT::i32,
/*71115*/       OPC_MoveParent,
/*71116*/       OPC_MoveChild, 8,
/*71118*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71121*/       OPC_RecordNode, // #7 = $offsetz
/*71122*/       OPC_CheckType, MVT::i32,
/*71124*/       OPC_MoveParent,
/*71125*/       OPC_MoveChild, 9,
/*71127*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71130*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*71131*/       OPC_CheckType, MVT::i32,
/*71133*/       OPC_MoveParent,
/*71134*/       OPC_MoveChild, 10,
/*71136*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71139*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*71140*/       OPC_CheckType, MVT::i32,
/*71142*/       OPC_MoveParent,
/*71143*/       OPC_MoveChild, 11,
/*71145*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71148*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*71149*/       OPC_CheckType, MVT::i32,
/*71151*/       OPC_MoveParent,
/*71152*/       OPC_MoveChild, 12,
/*71154*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71157*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*71158*/       OPC_CheckType, MVT::i32,
/*71160*/       OPC_MoveParent,
/*71161*/       OPC_MoveChild, 13,
/*71163*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71166*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*71167*/       OPC_CheckType, MVT::i32,
/*71169*/       OPC_MoveParent,
/*71170*/       OPC_MoveChild, 14,
/*71172*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71175*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*71176*/       OPC_CheckType, MVT::i32,
/*71178*/       OPC_MoveParent,
/*71179*/       OPC_MoveChild, 15,
/*71181*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71184*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*71185*/       OPC_CheckType, MVT::i32,
/*71187*/       OPC_MoveParent,
/*71188*/       OPC_MoveChild, 16,
/*71190*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71193*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*71194*/       OPC_CheckType, MVT::i32,
/*71196*/       OPC_MoveParent,
/*71197*/       OPC_MoveChild, 17,
/*71199*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71202*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*71203*/       OPC_CheckType, MVT::i32,
/*71205*/       OPC_MoveParent,
/*71206*/       OPC_MoveChild, 18,
/*71208*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71211*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*71212*/       OPC_CheckType, MVT::i32,
/*71214*/       OPC_MoveParent,
/*71215*/       OPC_CheckType, MVT::v4f32,
/*71217*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*71219*/       OPC_EmitConvertToTarget, 1,
/*71221*/       OPC_EmitConvertToTarget, 2,
/*71223*/       OPC_EmitConvertToTarget, 3,
/*71225*/       OPC_EmitConvertToTarget, 4,
/*71227*/       OPC_EmitConvertToTarget, 5,
/*71229*/       OPC_EmitConvertToTarget, 6,
/*71231*/       OPC_EmitConvertToTarget, 7,
/*71233*/       OPC_EmitConvertToTarget, 8,
/*71235*/       OPC_EmitConvertToTarget, 9,
/*71237*/       OPC_EmitConvertToTarget, 10,
/*71239*/       OPC_EmitConvertToTarget, 11,
/*71241*/       OPC_EmitConvertToTarget, 12,
/*71243*/       OPC_EmitConvertToTarget, 13,
/*71245*/       OPC_EmitConvertToTarget, 14,
/*71247*/       OPC_EmitConvertToTarget, 15,
/*71249*/       OPC_EmitConvertToTarget, 16,
/*71251*/       OPC_EmitConvertToTarget, 17,
/*71253*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_V), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 9:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_V:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*71277*/     /*Scope*/ 88|128,1/*216*/, /*->71495*/
/*71279*/       OPC_CheckChild0Integer, 10, 
/*71281*/       OPC_CheckChild0Type, MVT::i32,
/*71283*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*71284*/       OPC_CheckChild1Type, MVT::v4i32,
/*71286*/       OPC_RecordChild2, // #1 = $srcx
/*71287*/       OPC_MoveChild2,
/*71288*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71291*/       OPC_CheckType, MVT::i32,
/*71293*/       OPC_MoveParent,
/*71294*/       OPC_RecordChild3, // #2 = $srcy
/*71295*/       OPC_MoveChild3,
/*71296*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71299*/       OPC_CheckType, MVT::i32,
/*71301*/       OPC_MoveParent,
/*71302*/       OPC_RecordChild4, // #3 = $srcz
/*71303*/       OPC_MoveChild4,
/*71304*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71307*/       OPC_CheckType, MVT::i32,
/*71309*/       OPC_MoveParent,
/*71310*/       OPC_RecordChild5, // #4 = $srcw
/*71311*/       OPC_MoveChild5,
/*71312*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71315*/       OPC_CheckType, MVT::i32,
/*71317*/       OPC_MoveParent,
/*71318*/       OPC_RecordChild6, // #5 = $offsetx
/*71319*/       OPC_MoveChild6,
/*71320*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71323*/       OPC_CheckType, MVT::i32,
/*71325*/       OPC_MoveParent,
/*71326*/       OPC_RecordChild7, // #6 = $offsety
/*71327*/       OPC_MoveChild7,
/*71328*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71331*/       OPC_CheckType, MVT::i32,
/*71333*/       OPC_MoveParent,
/*71334*/       OPC_MoveChild, 8,
/*71336*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71339*/       OPC_RecordNode, // #7 = $offsetz
/*71340*/       OPC_CheckType, MVT::i32,
/*71342*/       OPC_MoveParent,
/*71343*/       OPC_MoveChild, 9,
/*71345*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71348*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*71349*/       OPC_CheckType, MVT::i32,
/*71351*/       OPC_MoveParent,
/*71352*/       OPC_MoveChild, 10,
/*71354*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71357*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*71358*/       OPC_CheckType, MVT::i32,
/*71360*/       OPC_MoveParent,
/*71361*/       OPC_MoveChild, 11,
/*71363*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71366*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*71367*/       OPC_CheckType, MVT::i32,
/*71369*/       OPC_MoveParent,
/*71370*/       OPC_MoveChild, 12,
/*71372*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71375*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*71376*/       OPC_CheckType, MVT::i32,
/*71378*/       OPC_MoveParent,
/*71379*/       OPC_MoveChild, 13,
/*71381*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71384*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*71385*/       OPC_CheckType, MVT::i32,
/*71387*/       OPC_MoveParent,
/*71388*/       OPC_MoveChild, 14,
/*71390*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71393*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*71394*/       OPC_CheckType, MVT::i32,
/*71396*/       OPC_MoveParent,
/*71397*/       OPC_MoveChild, 15,
/*71399*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71402*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*71403*/       OPC_CheckType, MVT::i32,
/*71405*/       OPC_MoveParent,
/*71406*/       OPC_MoveChild, 16,
/*71408*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71411*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*71412*/       OPC_CheckType, MVT::i32,
/*71414*/       OPC_MoveParent,
/*71415*/       OPC_MoveChild, 17,
/*71417*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71420*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*71421*/       OPC_CheckType, MVT::i32,
/*71423*/       OPC_MoveParent,
/*71424*/       OPC_MoveChild, 18,
/*71426*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71429*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*71430*/       OPC_CheckType, MVT::i32,
/*71432*/       OPC_MoveParent,
/*71433*/       OPC_CheckType, MVT::v4f32,
/*71435*/       OPC_CheckPatternPredicate, 11, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*71437*/       OPC_EmitConvertToTarget, 1,
/*71439*/       OPC_EmitConvertToTarget, 2,
/*71441*/       OPC_EmitConvertToTarget, 3,
/*71443*/       OPC_EmitConvertToTarget, 4,
/*71445*/       OPC_EmitConvertToTarget, 5,
/*71447*/       OPC_EmitConvertToTarget, 6,
/*71449*/       OPC_EmitConvertToTarget, 7,
/*71451*/       OPC_EmitConvertToTarget, 8,
/*71453*/       OPC_EmitConvertToTarget, 9,
/*71455*/       OPC_EmitConvertToTarget, 10,
/*71457*/       OPC_EmitConvertToTarget, 11,
/*71459*/       OPC_EmitConvertToTarget, 12,
/*71461*/       OPC_EmitConvertToTarget, 13,
/*71463*/       OPC_EmitConvertToTarget, 14,
/*71465*/       OPC_EmitConvertToTarget, 15,
/*71467*/       OPC_EmitConvertToTarget, 16,
/*71469*/       OPC_EmitConvertToTarget, 17,
/*71471*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_LDPTR), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 10:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LDPTR:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*71495*/     0, /*End of Scope*/
/*71496*/   /*SwitchOpcode*/ 12|128,8/*1036*/, TARGET_VAL(AMDGPUISD::SAMPLE),// ->72536
/*71500*/     OPC_RecordChild0, // #0 = $addr
/*71501*/     OPC_Scope, 115|128,1/*243*/, /*->71747*/ // 5 children in Scope
/*71504*/       OPC_CheckChild0Type, MVT::v2i32,
/*71506*/       OPC_RecordChild1, // #1 = $rsrc
/*71507*/       OPC_RecordChild2, // #2 = $sampler
/*71508*/       OPC_MoveChild3,
/*71509*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71512*/       OPC_Scope, 46, /*->71560*/ // 5 children in Scope
/*71514*/         OPC_CheckPredicate, 71, // Predicate_TEX_RECT
/*71516*/         OPC_MoveParent,
/*71517*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71519*/         OPC_EmitInteger, MVT::i16, 15, 
/*71522*/         OPC_EmitInteger, MVT::i1, 1, 
/*71525*/         OPC_EmitInteger, MVT::i1, 0, 
/*71528*/         OPC_EmitInteger, MVT::i1, 0, 
/*71531*/         OPC_EmitInteger, MVT::i1, 0, 
/*71534*/         OPC_EmitInteger, MVT::i1, 0, 
/*71537*/         OPC_EmitInteger, MVT::i1, 0, 
/*71540*/         OPC_EmitInteger, MVT::i1, 0, 
/*71543*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*71560*/       /*Scope*/ 46, /*->71607*/
/*71561*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*71563*/         OPC_MoveParent,
/*71564*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71566*/         OPC_EmitInteger, MVT::i16, 15, 
/*71569*/         OPC_EmitInteger, MVT::i1, 0, 
/*71572*/         OPC_EmitInteger, MVT::i1, 0, 
/*71575*/         OPC_EmitInteger, MVT::i1, 0, 
/*71578*/         OPC_EmitInteger, MVT::i1, 0, 
/*71581*/         OPC_EmitInteger, MVT::i1, 0, 
/*71584*/         OPC_EmitInteger, MVT::i1, 0, 
/*71587*/         OPC_EmitInteger, MVT::i1, 1, 
/*71590*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*71607*/       /*Scope*/ 46, /*->71654*/
/*71608*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*71610*/         OPC_MoveParent,
/*71611*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71613*/         OPC_EmitInteger, MVT::i16, 15, 
/*71616*/         OPC_EmitInteger, MVT::i1, 0, 
/*71619*/         OPC_EmitInteger, MVT::i1, 0, 
/*71622*/         OPC_EmitInteger, MVT::i1, 0, 
/*71625*/         OPC_EmitInteger, MVT::i1, 0, 
/*71628*/         OPC_EmitInteger, MVT::i1, 0, 
/*71631*/         OPC_EmitInteger, MVT::i1, 0, 
/*71634*/         OPC_EmitInteger, MVT::i1, 0, 
/*71637*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*71654*/       /*Scope*/ 46, /*->71701*/
/*71655*/         OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*71657*/         OPC_MoveParent,
/*71658*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71660*/         OPC_EmitInteger, MVT::i16, 15, 
/*71663*/         OPC_EmitInteger, MVT::i1, 0, 
/*71666*/         OPC_EmitInteger, MVT::i1, 0, 
/*71669*/         OPC_EmitInteger, MVT::i1, 0, 
/*71672*/         OPC_EmitInteger, MVT::i1, 0, 
/*71675*/         OPC_EmitInteger, MVT::i1, 0, 
/*71678*/         OPC_EmitInteger, MVT::i1, 0, 
/*71681*/         OPC_EmitInteger, MVT::i1, 1, 
/*71684*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*71701*/       /*Scope*/ 44, /*->71746*/
/*71702*/         OPC_MoveParent,
/*71703*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71705*/         OPC_EmitInteger, MVT::i16, 15, 
/*71708*/         OPC_EmitInteger, MVT::i1, 0, 
/*71711*/         OPC_EmitInteger, MVT::i1, 0, 
/*71714*/         OPC_EmitInteger, MVT::i1, 0, 
/*71717*/         OPC_EmitInteger, MVT::i1, 0, 
/*71720*/         OPC_EmitInteger, MVT::i1, 0, 
/*71723*/         OPC_EmitInteger, MVT::i1, 0, 
/*71726*/         OPC_EmitInteger, MVT::i1, 0, 
/*71729*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*71746*/       0, /*End of Scope*/
/*71747*/     /*Scope*/ 115|128,1/*243*/, /*->71992*/
/*71749*/       OPC_CheckChild0Type, MVT::v4i32,
/*71751*/       OPC_RecordChild1, // #1 = $rsrc
/*71752*/       OPC_RecordChild2, // #2 = $sampler
/*71753*/       OPC_MoveChild3,
/*71754*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71757*/       OPC_Scope, 46, /*->71805*/ // 5 children in Scope
/*71759*/         OPC_CheckPredicate, 71, // Predicate_TEX_RECT
/*71761*/         OPC_MoveParent,
/*71762*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71764*/         OPC_EmitInteger, MVT::i16, 15, 
/*71767*/         OPC_EmitInteger, MVT::i1, 1, 
/*71770*/         OPC_EmitInteger, MVT::i1, 0, 
/*71773*/         OPC_EmitInteger, MVT::i1, 0, 
/*71776*/         OPC_EmitInteger, MVT::i1, 0, 
/*71779*/         OPC_EmitInteger, MVT::i1, 0, 
/*71782*/         OPC_EmitInteger, MVT::i1, 0, 
/*71785*/         OPC_EmitInteger, MVT::i1, 0, 
/*71788*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*71805*/       /*Scope*/ 46, /*->71852*/
/*71806*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*71808*/         OPC_MoveParent,
/*71809*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71811*/         OPC_EmitInteger, MVT::i16, 15, 
/*71814*/         OPC_EmitInteger, MVT::i1, 0, 
/*71817*/         OPC_EmitInteger, MVT::i1, 0, 
/*71820*/         OPC_EmitInteger, MVT::i1, 0, 
/*71823*/         OPC_EmitInteger, MVT::i1, 0, 
/*71826*/         OPC_EmitInteger, MVT::i1, 0, 
/*71829*/         OPC_EmitInteger, MVT::i1, 0, 
/*71832*/         OPC_EmitInteger, MVT::i1, 1, 
/*71835*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*71852*/       /*Scope*/ 46, /*->71899*/
/*71853*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*71855*/         OPC_MoveParent,
/*71856*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71858*/         OPC_EmitInteger, MVT::i16, 15, 
/*71861*/         OPC_EmitInteger, MVT::i1, 0, 
/*71864*/         OPC_EmitInteger, MVT::i1, 0, 
/*71867*/         OPC_EmitInteger, MVT::i1, 0, 
/*71870*/         OPC_EmitInteger, MVT::i1, 0, 
/*71873*/         OPC_EmitInteger, MVT::i1, 0, 
/*71876*/         OPC_EmitInteger, MVT::i1, 0, 
/*71879*/         OPC_EmitInteger, MVT::i1, 0, 
/*71882*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*71899*/       /*Scope*/ 46, /*->71946*/
/*71900*/         OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*71902*/         OPC_MoveParent,
/*71903*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71905*/         OPC_EmitInteger, MVT::i16, 15, 
/*71908*/         OPC_EmitInteger, MVT::i1, 0, 
/*71911*/         OPC_EmitInteger, MVT::i1, 0, 
/*71914*/         OPC_EmitInteger, MVT::i1, 0, 
/*71917*/         OPC_EmitInteger, MVT::i1, 0, 
/*71920*/         OPC_EmitInteger, MVT::i1, 0, 
/*71923*/         OPC_EmitInteger, MVT::i1, 0, 
/*71926*/         OPC_EmitInteger, MVT::i1, 1, 
/*71929*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*71946*/       /*Scope*/ 44, /*->71991*/
/*71947*/         OPC_MoveParent,
/*71948*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71950*/         OPC_EmitInteger, MVT::i16, 15, 
/*71953*/         OPC_EmitInteger, MVT::i1, 0, 
/*71956*/         OPC_EmitInteger, MVT::i1, 0, 
/*71959*/         OPC_EmitInteger, MVT::i1, 0, 
/*71962*/         OPC_EmitInteger, MVT::i1, 0, 
/*71965*/         OPC_EmitInteger, MVT::i1, 0, 
/*71968*/         OPC_EmitInteger, MVT::i1, 0, 
/*71971*/         OPC_EmitInteger, MVT::i1, 0, 
/*71974*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*71991*/       0, /*End of Scope*/
/*71992*/     /*Scope*/ 115|128,1/*243*/, /*->72237*/
/*71994*/       OPC_CheckChild0Type, MVT::v8i32,
/*71996*/       OPC_RecordChild1, // #1 = $rsrc
/*71997*/       OPC_RecordChild2, // #2 = $sampler
/*71998*/       OPC_MoveChild3,
/*71999*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72002*/       OPC_Scope, 46, /*->72050*/ // 5 children in Scope
/*72004*/         OPC_CheckPredicate, 71, // Predicate_TEX_RECT
/*72006*/         OPC_MoveParent,
/*72007*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72009*/         OPC_EmitInteger, MVT::i16, 15, 
/*72012*/         OPC_EmitInteger, MVT::i1, 1, 
/*72015*/         OPC_EmitInteger, MVT::i1, 0, 
/*72018*/         OPC_EmitInteger, MVT::i1, 0, 
/*72021*/         OPC_EmitInteger, MVT::i1, 0, 
/*72024*/         OPC_EmitInteger, MVT::i1, 0, 
/*72027*/         OPC_EmitInteger, MVT::i1, 0, 
/*72030*/         OPC_EmitInteger, MVT::i1, 0, 
/*72033*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*72050*/       /*Scope*/ 46, /*->72097*/
/*72051*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*72053*/         OPC_MoveParent,
/*72054*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72056*/         OPC_EmitInteger, MVT::i16, 15, 
/*72059*/         OPC_EmitInteger, MVT::i1, 0, 
/*72062*/         OPC_EmitInteger, MVT::i1, 0, 
/*72065*/         OPC_EmitInteger, MVT::i1, 0, 
/*72068*/         OPC_EmitInteger, MVT::i1, 0, 
/*72071*/         OPC_EmitInteger, MVT::i1, 0, 
/*72074*/         OPC_EmitInteger, MVT::i1, 0, 
/*72077*/         OPC_EmitInteger, MVT::i1, 1, 
/*72080*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*72097*/       /*Scope*/ 46, /*->72144*/
/*72098*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*72100*/         OPC_MoveParent,
/*72101*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72103*/         OPC_EmitInteger, MVT::i16, 15, 
/*72106*/         OPC_EmitInteger, MVT::i1, 0, 
/*72109*/         OPC_EmitInteger, MVT::i1, 0, 
/*72112*/         OPC_EmitInteger, MVT::i1, 0, 
/*72115*/         OPC_EmitInteger, MVT::i1, 0, 
/*72118*/         OPC_EmitInteger, MVT::i1, 0, 
/*72121*/         OPC_EmitInteger, MVT::i1, 0, 
/*72124*/         OPC_EmitInteger, MVT::i1, 0, 
/*72127*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*72144*/       /*Scope*/ 46, /*->72191*/
/*72145*/         OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*72147*/         OPC_MoveParent,
/*72148*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72150*/         OPC_EmitInteger, MVT::i16, 15, 
/*72153*/         OPC_EmitInteger, MVT::i1, 0, 
/*72156*/         OPC_EmitInteger, MVT::i1, 0, 
/*72159*/         OPC_EmitInteger, MVT::i1, 0, 
/*72162*/         OPC_EmitInteger, MVT::i1, 0, 
/*72165*/         OPC_EmitInteger, MVT::i1, 0, 
/*72168*/         OPC_EmitInteger, MVT::i1, 0, 
/*72171*/         OPC_EmitInteger, MVT::i1, 1, 
/*72174*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*72191*/       /*Scope*/ 44, /*->72236*/
/*72192*/         OPC_MoveParent,
/*72193*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72195*/         OPC_EmitInteger, MVT::i16, 15, 
/*72198*/         OPC_EmitInteger, MVT::i1, 0, 
/*72201*/         OPC_EmitInteger, MVT::i1, 0, 
/*72204*/         OPC_EmitInteger, MVT::i1, 0, 
/*72207*/         OPC_EmitInteger, MVT::i1, 0, 
/*72210*/         OPC_EmitInteger, MVT::i1, 0, 
/*72213*/         OPC_EmitInteger, MVT::i1, 0, 
/*72216*/         OPC_EmitInteger, MVT::i1, 0, 
/*72219*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*72236*/       0, /*End of Scope*/
/*72237*/     /*Scope*/ 115|128,1/*243*/, /*->72482*/
/*72239*/       OPC_CheckChild0Type, MVT::v16i32,
/*72241*/       OPC_RecordChild1, // #1 = $rsrc
/*72242*/       OPC_RecordChild2, // #2 = $sampler
/*72243*/       OPC_MoveChild3,
/*72244*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72247*/       OPC_Scope, 46, /*->72295*/ // 5 children in Scope
/*72249*/         OPC_CheckPredicate, 71, // Predicate_TEX_RECT
/*72251*/         OPC_MoveParent,
/*72252*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72254*/         OPC_EmitInteger, MVT::i16, 15, 
/*72257*/         OPC_EmitInteger, MVT::i1, 1, 
/*72260*/         OPC_EmitInteger, MVT::i1, 0, 
/*72263*/         OPC_EmitInteger, MVT::i1, 0, 
/*72266*/         OPC_EmitInteger, MVT::i1, 0, 
/*72269*/         OPC_EmitInteger, MVT::i1, 0, 
/*72272*/         OPC_EmitInteger, MVT::i1, 0, 
/*72275*/         OPC_EmitInteger, MVT::i1, 0, 
/*72278*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*72295*/       /*Scope*/ 46, /*->72342*/
/*72296*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*72298*/         OPC_MoveParent,
/*72299*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72301*/         OPC_EmitInteger, MVT::i16, 15, 
/*72304*/         OPC_EmitInteger, MVT::i1, 0, 
/*72307*/         OPC_EmitInteger, MVT::i1, 0, 
/*72310*/         OPC_EmitInteger, MVT::i1, 0, 
/*72313*/         OPC_EmitInteger, MVT::i1, 0, 
/*72316*/         OPC_EmitInteger, MVT::i1, 0, 
/*72319*/         OPC_EmitInteger, MVT::i1, 0, 
/*72322*/         OPC_EmitInteger, MVT::i1, 1, 
/*72325*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*72342*/       /*Scope*/ 46, /*->72389*/
/*72343*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*72345*/         OPC_MoveParent,
/*72346*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72348*/         OPC_EmitInteger, MVT::i16, 15, 
/*72351*/         OPC_EmitInteger, MVT::i1, 0, 
/*72354*/         OPC_EmitInteger, MVT::i1, 0, 
/*72357*/         OPC_EmitInteger, MVT::i1, 0, 
/*72360*/         OPC_EmitInteger, MVT::i1, 0, 
/*72363*/         OPC_EmitInteger, MVT::i1, 0, 
/*72366*/         OPC_EmitInteger, MVT::i1, 0, 
/*72369*/         OPC_EmitInteger, MVT::i1, 0, 
/*72372*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*72389*/       /*Scope*/ 46, /*->72436*/
/*72390*/         OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*72392*/         OPC_MoveParent,
/*72393*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72395*/         OPC_EmitInteger, MVT::i16, 15, 
/*72398*/         OPC_EmitInteger, MVT::i1, 0, 
/*72401*/         OPC_EmitInteger, MVT::i1, 0, 
/*72404*/         OPC_EmitInteger, MVT::i1, 0, 
/*72407*/         OPC_EmitInteger, MVT::i1, 0, 
/*72410*/         OPC_EmitInteger, MVT::i1, 0, 
/*72413*/         OPC_EmitInteger, MVT::i1, 0, 
/*72416*/         OPC_EmitInteger, MVT::i1, 1, 
/*72419*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*72436*/       /*Scope*/ 44, /*->72481*/
/*72437*/         OPC_MoveParent,
/*72438*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72440*/         OPC_EmitInteger, MVT::i16, 15, 
/*72443*/         OPC_EmitInteger, MVT::i1, 0, 
/*72446*/         OPC_EmitInteger, MVT::i1, 0, 
/*72449*/         OPC_EmitInteger, MVT::i1, 0, 
/*72452*/         OPC_EmitInteger, MVT::i1, 0, 
/*72455*/         OPC_EmitInteger, MVT::i1, 0, 
/*72458*/         OPC_EmitInteger, MVT::i1, 0, 
/*72461*/         OPC_EmitInteger, MVT::i1, 0, 
/*72464*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*72481*/       0, /*End of Scope*/
/*72482*/     /*Scope*/ 52, /*->72535*/
/*72483*/       OPC_CheckChild0Type, MVT::i32,
/*72485*/       OPC_RecordChild1, // #1 = $rsrc
/*72486*/       OPC_RecordChild2, // #2 = $sampler
/*72487*/       OPC_MoveChild3,
/*72488*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72491*/       OPC_MoveParent,
/*72492*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72494*/       OPC_EmitInteger, MVT::i16, 15, 
/*72497*/       OPC_EmitInteger, MVT::i1, 0, 
/*72500*/       OPC_EmitInteger, MVT::i1, 0, 
/*72503*/       OPC_EmitInteger, MVT::i1, 0, 
/*72506*/       OPC_EmitInteger, MVT::i1, 0, 
/*72509*/       OPC_EmitInteger, MVT::i1, 0, 
/*72512*/       OPC_EmitInteger, MVT::i1, 0, 
/*72515*/       OPC_EmitInteger, MVT::i1, 0, 
/*72518*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                // Src: (SIsample:v4f32 i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*72535*/     0, /*End of Scope*/
/*72536*/   /*SwitchOpcode*/ 27|128,6/*795*/, TARGET_VAL(AMDGPUISD::SAMPLEL),// ->73335
/*72540*/     OPC_RecordChild0, // #0 = $addr
/*72541*/     OPC_Scope, 68|128,1/*196*/, /*->72740*/ // 4 children in Scope
/*72544*/       OPC_CheckChild0Type, MVT::v2i32,
/*72546*/       OPC_RecordChild1, // #1 = $rsrc
/*72547*/       OPC_RecordChild2, // #2 = $sampler
/*72548*/       OPC_MoveChild3,
/*72549*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72552*/       OPC_Scope, 46, /*->72600*/ // 4 children in Scope
/*72554*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*72556*/         OPC_MoveParent,
/*72557*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72559*/         OPC_EmitInteger, MVT::i16, 15, 
/*72562*/         OPC_EmitInteger, MVT::i1, 0, 
/*72565*/         OPC_EmitInteger, MVT::i1, 0, 
/*72568*/         OPC_EmitInteger, MVT::i1, 0, 
/*72571*/         OPC_EmitInteger, MVT::i1, 0, 
/*72574*/         OPC_EmitInteger, MVT::i1, 0, 
/*72577*/         OPC_EmitInteger, MVT::i1, 0, 
/*72580*/         OPC_EmitInteger, MVT::i1, 1, 
/*72583*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*72600*/       /*Scope*/ 46, /*->72647*/
/*72601*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*72603*/         OPC_MoveParent,
/*72604*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72606*/         OPC_EmitInteger, MVT::i16, 15, 
/*72609*/         OPC_EmitInteger, MVT::i1, 0, 
/*72612*/         OPC_EmitInteger, MVT::i1, 0, 
/*72615*/         OPC_EmitInteger, MVT::i1, 0, 
/*72618*/         OPC_EmitInteger, MVT::i1, 0, 
/*72621*/         OPC_EmitInteger, MVT::i1, 0, 
/*72624*/         OPC_EmitInteger, MVT::i1, 0, 
/*72627*/         OPC_EmitInteger, MVT::i1, 0, 
/*72630*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*72647*/       /*Scope*/ 46, /*->72694*/
/*72648*/         OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*72650*/         OPC_MoveParent,
/*72651*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72653*/         OPC_EmitInteger, MVT::i16, 15, 
/*72656*/         OPC_EmitInteger, MVT::i1, 0, 
/*72659*/         OPC_EmitInteger, MVT::i1, 0, 
/*72662*/         OPC_EmitInteger, MVT::i1, 0, 
/*72665*/         OPC_EmitInteger, MVT::i1, 0, 
/*72668*/         OPC_EmitInteger, MVT::i1, 0, 
/*72671*/         OPC_EmitInteger, MVT::i1, 0, 
/*72674*/         OPC_EmitInteger, MVT::i1, 1, 
/*72677*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*72694*/       /*Scope*/ 44, /*->72739*/
/*72695*/         OPC_MoveParent,
/*72696*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72698*/         OPC_EmitInteger, MVT::i16, 15, 
/*72701*/         OPC_EmitInteger, MVT::i1, 0, 
/*72704*/         OPC_EmitInteger, MVT::i1, 0, 
/*72707*/         OPC_EmitInteger, MVT::i1, 0, 
/*72710*/         OPC_EmitInteger, MVT::i1, 0, 
/*72713*/         OPC_EmitInteger, MVT::i1, 0, 
/*72716*/         OPC_EmitInteger, MVT::i1, 0, 
/*72719*/         OPC_EmitInteger, MVT::i1, 0, 
/*72722*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*72739*/       0, /*End of Scope*/
/*72740*/     /*Scope*/ 68|128,1/*196*/, /*->72938*/
/*72742*/       OPC_CheckChild0Type, MVT::v4i32,
/*72744*/       OPC_RecordChild1, // #1 = $rsrc
/*72745*/       OPC_RecordChild2, // #2 = $sampler
/*72746*/       OPC_MoveChild3,
/*72747*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72750*/       OPC_Scope, 46, /*->72798*/ // 4 children in Scope
/*72752*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*72754*/         OPC_MoveParent,
/*72755*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72757*/         OPC_EmitInteger, MVT::i16, 15, 
/*72760*/         OPC_EmitInteger, MVT::i1, 0, 
/*72763*/         OPC_EmitInteger, MVT::i1, 0, 
/*72766*/         OPC_EmitInteger, MVT::i1, 0, 
/*72769*/         OPC_EmitInteger, MVT::i1, 0, 
/*72772*/         OPC_EmitInteger, MVT::i1, 0, 
/*72775*/         OPC_EmitInteger, MVT::i1, 0, 
/*72778*/         OPC_EmitInteger, MVT::i1, 1, 
/*72781*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*72798*/       /*Scope*/ 46, /*->72845*/
/*72799*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*72801*/         OPC_MoveParent,
/*72802*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72804*/         OPC_EmitInteger, MVT::i16, 15, 
/*72807*/         OPC_EmitInteger, MVT::i1, 0, 
/*72810*/         OPC_EmitInteger, MVT::i1, 0, 
/*72813*/         OPC_EmitInteger, MVT::i1, 0, 
/*72816*/         OPC_EmitInteger, MVT::i1, 0, 
/*72819*/         OPC_EmitInteger, MVT::i1, 0, 
/*72822*/         OPC_EmitInteger, MVT::i1, 0, 
/*72825*/         OPC_EmitInteger, MVT::i1, 0, 
/*72828*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*72845*/       /*Scope*/ 46, /*->72892*/
/*72846*/         OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*72848*/         OPC_MoveParent,
/*72849*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72851*/         OPC_EmitInteger, MVT::i16, 15, 
/*72854*/         OPC_EmitInteger, MVT::i1, 0, 
/*72857*/         OPC_EmitInteger, MVT::i1, 0, 
/*72860*/         OPC_EmitInteger, MVT::i1, 0, 
/*72863*/         OPC_EmitInteger, MVT::i1, 0, 
/*72866*/         OPC_EmitInteger, MVT::i1, 0, 
/*72869*/         OPC_EmitInteger, MVT::i1, 0, 
/*72872*/         OPC_EmitInteger, MVT::i1, 1, 
/*72875*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*72892*/       /*Scope*/ 44, /*->72937*/
/*72893*/         OPC_MoveParent,
/*72894*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72896*/         OPC_EmitInteger, MVT::i16, 15, 
/*72899*/         OPC_EmitInteger, MVT::i1, 0, 
/*72902*/         OPC_EmitInteger, MVT::i1, 0, 
/*72905*/         OPC_EmitInteger, MVT::i1, 0, 
/*72908*/         OPC_EmitInteger, MVT::i1, 0, 
/*72911*/         OPC_EmitInteger, MVT::i1, 0, 
/*72914*/         OPC_EmitInteger, MVT::i1, 0, 
/*72917*/         OPC_EmitInteger, MVT::i1, 0, 
/*72920*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*72937*/       0, /*End of Scope*/
/*72938*/     /*Scope*/ 68|128,1/*196*/, /*->73136*/
/*72940*/       OPC_CheckChild0Type, MVT::v8i32,
/*72942*/       OPC_RecordChild1, // #1 = $rsrc
/*72943*/       OPC_RecordChild2, // #2 = $sampler
/*72944*/       OPC_MoveChild3,
/*72945*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72948*/       OPC_Scope, 46, /*->72996*/ // 4 children in Scope
/*72950*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*72952*/         OPC_MoveParent,
/*72953*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72955*/         OPC_EmitInteger, MVT::i16, 15, 
/*72958*/         OPC_EmitInteger, MVT::i1, 0, 
/*72961*/         OPC_EmitInteger, MVT::i1, 0, 
/*72964*/         OPC_EmitInteger, MVT::i1, 0, 
/*72967*/         OPC_EmitInteger, MVT::i1, 0, 
/*72970*/         OPC_EmitInteger, MVT::i1, 0, 
/*72973*/         OPC_EmitInteger, MVT::i1, 0, 
/*72976*/         OPC_EmitInteger, MVT::i1, 1, 
/*72979*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*72996*/       /*Scope*/ 46, /*->73043*/
/*72997*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*72999*/         OPC_MoveParent,
/*73000*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73002*/         OPC_EmitInteger, MVT::i16, 15, 
/*73005*/         OPC_EmitInteger, MVT::i1, 0, 
/*73008*/         OPC_EmitInteger, MVT::i1, 0, 
/*73011*/         OPC_EmitInteger, MVT::i1, 0, 
/*73014*/         OPC_EmitInteger, MVT::i1, 0, 
/*73017*/         OPC_EmitInteger, MVT::i1, 0, 
/*73020*/         OPC_EmitInteger, MVT::i1, 0, 
/*73023*/         OPC_EmitInteger, MVT::i1, 0, 
/*73026*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*73043*/       /*Scope*/ 46, /*->73090*/
/*73044*/         OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*73046*/         OPC_MoveParent,
/*73047*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73049*/         OPC_EmitInteger, MVT::i16, 15, 
/*73052*/         OPC_EmitInteger, MVT::i1, 0, 
/*73055*/         OPC_EmitInteger, MVT::i1, 0, 
/*73058*/         OPC_EmitInteger, MVT::i1, 0, 
/*73061*/         OPC_EmitInteger, MVT::i1, 0, 
/*73064*/         OPC_EmitInteger, MVT::i1, 0, 
/*73067*/         OPC_EmitInteger, MVT::i1, 0, 
/*73070*/         OPC_EmitInteger, MVT::i1, 1, 
/*73073*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*73090*/       /*Scope*/ 44, /*->73135*/
/*73091*/         OPC_MoveParent,
/*73092*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73094*/         OPC_EmitInteger, MVT::i16, 15, 
/*73097*/         OPC_EmitInteger, MVT::i1, 0, 
/*73100*/         OPC_EmitInteger, MVT::i1, 0, 
/*73103*/         OPC_EmitInteger, MVT::i1, 0, 
/*73106*/         OPC_EmitInteger, MVT::i1, 0, 
/*73109*/         OPC_EmitInteger, MVT::i1, 0, 
/*73112*/         OPC_EmitInteger, MVT::i1, 0, 
/*73115*/         OPC_EmitInteger, MVT::i1, 0, 
/*73118*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*73135*/       0, /*End of Scope*/
/*73136*/     /*Scope*/ 68|128,1/*196*/, /*->73334*/
/*73138*/       OPC_CheckChild0Type, MVT::v16i32,
/*73140*/       OPC_RecordChild1, // #1 = $rsrc
/*73141*/       OPC_RecordChild2, // #2 = $sampler
/*73142*/       OPC_MoveChild3,
/*73143*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73146*/       OPC_Scope, 46, /*->73194*/ // 4 children in Scope
/*73148*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*73150*/         OPC_MoveParent,
/*73151*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73153*/         OPC_EmitInteger, MVT::i16, 15, 
/*73156*/         OPC_EmitInteger, MVT::i1, 0, 
/*73159*/         OPC_EmitInteger, MVT::i1, 0, 
/*73162*/         OPC_EmitInteger, MVT::i1, 0, 
/*73165*/         OPC_EmitInteger, MVT::i1, 0, 
/*73168*/         OPC_EmitInteger, MVT::i1, 0, 
/*73171*/         OPC_EmitInteger, MVT::i1, 0, 
/*73174*/         OPC_EmitInteger, MVT::i1, 1, 
/*73177*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*73194*/       /*Scope*/ 46, /*->73241*/
/*73195*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*73197*/         OPC_MoveParent,
/*73198*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73200*/         OPC_EmitInteger, MVT::i16, 15, 
/*73203*/         OPC_EmitInteger, MVT::i1, 0, 
/*73206*/         OPC_EmitInteger, MVT::i1, 0, 
/*73209*/         OPC_EmitInteger, MVT::i1, 0, 
/*73212*/         OPC_EmitInteger, MVT::i1, 0, 
/*73215*/         OPC_EmitInteger, MVT::i1, 0, 
/*73218*/         OPC_EmitInteger, MVT::i1, 0, 
/*73221*/         OPC_EmitInteger, MVT::i1, 0, 
/*73224*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*73241*/       /*Scope*/ 46, /*->73288*/
/*73242*/         OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*73244*/         OPC_MoveParent,
/*73245*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73247*/         OPC_EmitInteger, MVT::i16, 15, 
/*73250*/         OPC_EmitInteger, MVT::i1, 0, 
/*73253*/         OPC_EmitInteger, MVT::i1, 0, 
/*73256*/         OPC_EmitInteger, MVT::i1, 0, 
/*73259*/         OPC_EmitInteger, MVT::i1, 0, 
/*73262*/         OPC_EmitInteger, MVT::i1, 0, 
/*73265*/         OPC_EmitInteger, MVT::i1, 0, 
/*73268*/         OPC_EmitInteger, MVT::i1, 1, 
/*73271*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*73288*/       /*Scope*/ 44, /*->73333*/
/*73289*/         OPC_MoveParent,
/*73290*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73292*/         OPC_EmitInteger, MVT::i16, 15, 
/*73295*/         OPC_EmitInteger, MVT::i1, 0, 
/*73298*/         OPC_EmitInteger, MVT::i1, 0, 
/*73301*/         OPC_EmitInteger, MVT::i1, 0, 
/*73304*/         OPC_EmitInteger, MVT::i1, 0, 
/*73307*/         OPC_EmitInteger, MVT::i1, 0, 
/*73310*/         OPC_EmitInteger, MVT::i1, 0, 
/*73313*/         OPC_EmitInteger, MVT::i1, 0, 
/*73316*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*73333*/       0, /*End of Scope*/
/*73334*/     0, /*End of Scope*/
/*73335*/   /*SwitchOpcode*/ 27|128,6/*795*/, TARGET_VAL(AMDGPUISD::SAMPLEB),// ->74134
/*73339*/     OPC_RecordChild0, // #0 = $addr
/*73340*/     OPC_Scope, 68|128,1/*196*/, /*->73539*/ // 4 children in Scope
/*73343*/       OPC_CheckChild0Type, MVT::v2i32,
/*73345*/       OPC_RecordChild1, // #1 = $rsrc
/*73346*/       OPC_RecordChild2, // #2 = $sampler
/*73347*/       OPC_MoveChild3,
/*73348*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73351*/       OPC_Scope, 46, /*->73399*/ // 4 children in Scope
/*73353*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*73355*/         OPC_MoveParent,
/*73356*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73358*/         OPC_EmitInteger, MVT::i16, 15, 
/*73361*/         OPC_EmitInteger, MVT::i1, 0, 
/*73364*/         OPC_EmitInteger, MVT::i1, 0, 
/*73367*/         OPC_EmitInteger, MVT::i1, 0, 
/*73370*/         OPC_EmitInteger, MVT::i1, 0, 
/*73373*/         OPC_EmitInteger, MVT::i1, 0, 
/*73376*/         OPC_EmitInteger, MVT::i1, 0, 
/*73379*/         OPC_EmitInteger, MVT::i1, 1, 
/*73382*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*73399*/       /*Scope*/ 46, /*->73446*/
/*73400*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*73402*/         OPC_MoveParent,
/*73403*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73405*/         OPC_EmitInteger, MVT::i16, 15, 
/*73408*/         OPC_EmitInteger, MVT::i1, 0, 
/*73411*/         OPC_EmitInteger, MVT::i1, 0, 
/*73414*/         OPC_EmitInteger, MVT::i1, 0, 
/*73417*/         OPC_EmitInteger, MVT::i1, 0, 
/*73420*/         OPC_EmitInteger, MVT::i1, 0, 
/*73423*/         OPC_EmitInteger, MVT::i1, 0, 
/*73426*/         OPC_EmitInteger, MVT::i1, 0, 
/*73429*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*73446*/       /*Scope*/ 46, /*->73493*/
/*73447*/         OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*73449*/         OPC_MoveParent,
/*73450*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73452*/         OPC_EmitInteger, MVT::i16, 15, 
/*73455*/         OPC_EmitInteger, MVT::i1, 0, 
/*73458*/         OPC_EmitInteger, MVT::i1, 0, 
/*73461*/         OPC_EmitInteger, MVT::i1, 0, 
/*73464*/         OPC_EmitInteger, MVT::i1, 0, 
/*73467*/         OPC_EmitInteger, MVT::i1, 0, 
/*73470*/         OPC_EmitInteger, MVT::i1, 0, 
/*73473*/         OPC_EmitInteger, MVT::i1, 1, 
/*73476*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*73493*/       /*Scope*/ 44, /*->73538*/
/*73494*/         OPC_MoveParent,
/*73495*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73497*/         OPC_EmitInteger, MVT::i16, 15, 
/*73500*/         OPC_EmitInteger, MVT::i1, 0, 
/*73503*/         OPC_EmitInteger, MVT::i1, 0, 
/*73506*/         OPC_EmitInteger, MVT::i1, 0, 
/*73509*/         OPC_EmitInteger, MVT::i1, 0, 
/*73512*/         OPC_EmitInteger, MVT::i1, 0, 
/*73515*/         OPC_EmitInteger, MVT::i1, 0, 
/*73518*/         OPC_EmitInteger, MVT::i1, 0, 
/*73521*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*73538*/       0, /*End of Scope*/
/*73539*/     /*Scope*/ 68|128,1/*196*/, /*->73737*/
/*73541*/       OPC_CheckChild0Type, MVT::v4i32,
/*73543*/       OPC_RecordChild1, // #1 = $rsrc
/*73544*/       OPC_RecordChild2, // #2 = $sampler
/*73545*/       OPC_MoveChild3,
/*73546*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73549*/       OPC_Scope, 46, /*->73597*/ // 4 children in Scope
/*73551*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*73553*/         OPC_MoveParent,
/*73554*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73556*/         OPC_EmitInteger, MVT::i16, 15, 
/*73559*/         OPC_EmitInteger, MVT::i1, 0, 
/*73562*/         OPC_EmitInteger, MVT::i1, 0, 
/*73565*/         OPC_EmitInteger, MVT::i1, 0, 
/*73568*/         OPC_EmitInteger, MVT::i1, 0, 
/*73571*/         OPC_EmitInteger, MVT::i1, 0, 
/*73574*/         OPC_EmitInteger, MVT::i1, 0, 
/*73577*/         OPC_EmitInteger, MVT::i1, 1, 
/*73580*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*73597*/       /*Scope*/ 46, /*->73644*/
/*73598*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*73600*/         OPC_MoveParent,
/*73601*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73603*/         OPC_EmitInteger, MVT::i16, 15, 
/*73606*/         OPC_EmitInteger, MVT::i1, 0, 
/*73609*/         OPC_EmitInteger, MVT::i1, 0, 
/*73612*/         OPC_EmitInteger, MVT::i1, 0, 
/*73615*/         OPC_EmitInteger, MVT::i1, 0, 
/*73618*/         OPC_EmitInteger, MVT::i1, 0, 
/*73621*/         OPC_EmitInteger, MVT::i1, 0, 
/*73624*/         OPC_EmitInteger, MVT::i1, 0, 
/*73627*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*73644*/       /*Scope*/ 46, /*->73691*/
/*73645*/         OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*73647*/         OPC_MoveParent,
/*73648*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73650*/         OPC_EmitInteger, MVT::i16, 15, 
/*73653*/         OPC_EmitInteger, MVT::i1, 0, 
/*73656*/         OPC_EmitInteger, MVT::i1, 0, 
/*73659*/         OPC_EmitInteger, MVT::i1, 0, 
/*73662*/         OPC_EmitInteger, MVT::i1, 0, 
/*73665*/         OPC_EmitInteger, MVT::i1, 0, 
/*73668*/         OPC_EmitInteger, MVT::i1, 0, 
/*73671*/         OPC_EmitInteger, MVT::i1, 1, 
/*73674*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*73691*/       /*Scope*/ 44, /*->73736*/
/*73692*/         OPC_MoveParent,
/*73693*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73695*/         OPC_EmitInteger, MVT::i16, 15, 
/*73698*/         OPC_EmitInteger, MVT::i1, 0, 
/*73701*/         OPC_EmitInteger, MVT::i1, 0, 
/*73704*/         OPC_EmitInteger, MVT::i1, 0, 
/*73707*/         OPC_EmitInteger, MVT::i1, 0, 
/*73710*/         OPC_EmitInteger, MVT::i1, 0, 
/*73713*/         OPC_EmitInteger, MVT::i1, 0, 
/*73716*/         OPC_EmitInteger, MVT::i1, 0, 
/*73719*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*73736*/       0, /*End of Scope*/
/*73737*/     /*Scope*/ 68|128,1/*196*/, /*->73935*/
/*73739*/       OPC_CheckChild0Type, MVT::v8i32,
/*73741*/       OPC_RecordChild1, // #1 = $rsrc
/*73742*/       OPC_RecordChild2, // #2 = $sampler
/*73743*/       OPC_MoveChild3,
/*73744*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73747*/       OPC_Scope, 46, /*->73795*/ // 4 children in Scope
/*73749*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*73751*/         OPC_MoveParent,
/*73752*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73754*/         OPC_EmitInteger, MVT::i16, 15, 
/*73757*/         OPC_EmitInteger, MVT::i1, 0, 
/*73760*/         OPC_EmitInteger, MVT::i1, 0, 
/*73763*/         OPC_EmitInteger, MVT::i1, 0, 
/*73766*/         OPC_EmitInteger, MVT::i1, 0, 
/*73769*/         OPC_EmitInteger, MVT::i1, 0, 
/*73772*/         OPC_EmitInteger, MVT::i1, 0, 
/*73775*/         OPC_EmitInteger, MVT::i1, 1, 
/*73778*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*73795*/       /*Scope*/ 46, /*->73842*/
/*73796*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*73798*/         OPC_MoveParent,
/*73799*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73801*/         OPC_EmitInteger, MVT::i16, 15, 
/*73804*/         OPC_EmitInteger, MVT::i1, 0, 
/*73807*/         OPC_EmitInteger, MVT::i1, 0, 
/*73810*/         OPC_EmitInteger, MVT::i1, 0, 
/*73813*/         OPC_EmitInteger, MVT::i1, 0, 
/*73816*/         OPC_EmitInteger, MVT::i1, 0, 
/*73819*/         OPC_EmitInteger, MVT::i1, 0, 
/*73822*/         OPC_EmitInteger, MVT::i1, 0, 
/*73825*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*73842*/       /*Scope*/ 46, /*->73889*/
/*73843*/         OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*73845*/         OPC_MoveParent,
/*73846*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73848*/         OPC_EmitInteger, MVT::i16, 15, 
/*73851*/         OPC_EmitInteger, MVT::i1, 0, 
/*73854*/         OPC_EmitInteger, MVT::i1, 0, 
/*73857*/         OPC_EmitInteger, MVT::i1, 0, 
/*73860*/         OPC_EmitInteger, MVT::i1, 0, 
/*73863*/         OPC_EmitInteger, MVT::i1, 0, 
/*73866*/         OPC_EmitInteger, MVT::i1, 0, 
/*73869*/         OPC_EmitInteger, MVT::i1, 1, 
/*73872*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*73889*/       /*Scope*/ 44, /*->73934*/
/*73890*/         OPC_MoveParent,
/*73891*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73893*/         OPC_EmitInteger, MVT::i16, 15, 
/*73896*/         OPC_EmitInteger, MVT::i1, 0, 
/*73899*/         OPC_EmitInteger, MVT::i1, 0, 
/*73902*/         OPC_EmitInteger, MVT::i1, 0, 
/*73905*/         OPC_EmitInteger, MVT::i1, 0, 
/*73908*/         OPC_EmitInteger, MVT::i1, 0, 
/*73911*/         OPC_EmitInteger, MVT::i1, 0, 
/*73914*/         OPC_EmitInteger, MVT::i1, 0, 
/*73917*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*73934*/       0, /*End of Scope*/
/*73935*/     /*Scope*/ 68|128,1/*196*/, /*->74133*/
/*73937*/       OPC_CheckChild0Type, MVT::v16i32,
/*73939*/       OPC_RecordChild1, // #1 = $rsrc
/*73940*/       OPC_RecordChild2, // #2 = $sampler
/*73941*/       OPC_MoveChild3,
/*73942*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73945*/       OPC_Scope, 46, /*->73993*/ // 4 children in Scope
/*73947*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*73949*/         OPC_MoveParent,
/*73950*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73952*/         OPC_EmitInteger, MVT::i16, 15, 
/*73955*/         OPC_EmitInteger, MVT::i1, 0, 
/*73958*/         OPC_EmitInteger, MVT::i1, 0, 
/*73961*/         OPC_EmitInteger, MVT::i1, 0, 
/*73964*/         OPC_EmitInteger, MVT::i1, 0, 
/*73967*/         OPC_EmitInteger, MVT::i1, 0, 
/*73970*/         OPC_EmitInteger, MVT::i1, 0, 
/*73973*/         OPC_EmitInteger, MVT::i1, 1, 
/*73976*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*73993*/       /*Scope*/ 46, /*->74040*/
/*73994*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*73996*/         OPC_MoveParent,
/*73997*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73999*/         OPC_EmitInteger, MVT::i16, 15, 
/*74002*/         OPC_EmitInteger, MVT::i1, 0, 
/*74005*/         OPC_EmitInteger, MVT::i1, 0, 
/*74008*/         OPC_EmitInteger, MVT::i1, 0, 
/*74011*/         OPC_EmitInteger, MVT::i1, 0, 
/*74014*/         OPC_EmitInteger, MVT::i1, 0, 
/*74017*/         OPC_EmitInteger, MVT::i1, 0, 
/*74020*/         OPC_EmitInteger, MVT::i1, 0, 
/*74023*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*74040*/       /*Scope*/ 46, /*->74087*/
/*74041*/         OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*74043*/         OPC_MoveParent,
/*74044*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74046*/         OPC_EmitInteger, MVT::i16, 15, 
/*74049*/         OPC_EmitInteger, MVT::i1, 0, 
/*74052*/         OPC_EmitInteger, MVT::i1, 0, 
/*74055*/         OPC_EmitInteger, MVT::i1, 0, 
/*74058*/         OPC_EmitInteger, MVT::i1, 0, 
/*74061*/         OPC_EmitInteger, MVT::i1, 0, 
/*74064*/         OPC_EmitInteger, MVT::i1, 0, 
/*74067*/         OPC_EmitInteger, MVT::i1, 1, 
/*74070*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*74087*/       /*Scope*/ 44, /*->74132*/
/*74088*/         OPC_MoveParent,
/*74089*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74091*/         OPC_EmitInteger, MVT::i16, 15, 
/*74094*/         OPC_EmitInteger, MVT::i1, 0, 
/*74097*/         OPC_EmitInteger, MVT::i1, 0, 
/*74100*/         OPC_EmitInteger, MVT::i1, 0, 
/*74103*/         OPC_EmitInteger, MVT::i1, 0, 
/*74106*/         OPC_EmitInteger, MVT::i1, 0, 
/*74109*/         OPC_EmitInteger, MVT::i1, 0, 
/*74112*/         OPC_EmitInteger, MVT::i1, 0, 
/*74115*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*74132*/       0, /*End of Scope*/
/*74133*/     0, /*End of Scope*/
/*74134*/   /*SwitchOpcode*/ 27|128,6/*795*/, TARGET_VAL(AMDGPUISD::SAMPLED),// ->74933
/*74138*/     OPC_RecordChild0, // #0 = $addr
/*74139*/     OPC_Scope, 68|128,1/*196*/, /*->74338*/ // 4 children in Scope
/*74142*/       OPC_CheckChild0Type, MVT::v2i32,
/*74144*/       OPC_RecordChild1, // #1 = $rsrc
/*74145*/       OPC_RecordChild2, // #2 = $sampler
/*74146*/       OPC_MoveChild3,
/*74147*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74150*/       OPC_Scope, 46, /*->74198*/ // 4 children in Scope
/*74152*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*74154*/         OPC_MoveParent,
/*74155*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74157*/         OPC_EmitInteger, MVT::i16, 15, 
/*74160*/         OPC_EmitInteger, MVT::i1, 0, 
/*74163*/         OPC_EmitInteger, MVT::i1, 0, 
/*74166*/         OPC_EmitInteger, MVT::i1, 0, 
/*74169*/         OPC_EmitInteger, MVT::i1, 0, 
/*74172*/         OPC_EmitInteger, MVT::i1, 0, 
/*74175*/         OPC_EmitInteger, MVT::i1, 0, 
/*74178*/         OPC_EmitInteger, MVT::i1, 1, 
/*74181*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*74198*/       /*Scope*/ 46, /*->74245*/
/*74199*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*74201*/         OPC_MoveParent,
/*74202*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74204*/         OPC_EmitInteger, MVT::i16, 15, 
/*74207*/         OPC_EmitInteger, MVT::i1, 0, 
/*74210*/         OPC_EmitInteger, MVT::i1, 0, 
/*74213*/         OPC_EmitInteger, MVT::i1, 0, 
/*74216*/         OPC_EmitInteger, MVT::i1, 0, 
/*74219*/         OPC_EmitInteger, MVT::i1, 0, 
/*74222*/         OPC_EmitInteger, MVT::i1, 0, 
/*74225*/         OPC_EmitInteger, MVT::i1, 0, 
/*74228*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*74245*/       /*Scope*/ 46, /*->74292*/
/*74246*/         OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*74248*/         OPC_MoveParent,
/*74249*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74251*/         OPC_EmitInteger, MVT::i16, 15, 
/*74254*/         OPC_EmitInteger, MVT::i1, 0, 
/*74257*/         OPC_EmitInteger, MVT::i1, 0, 
/*74260*/         OPC_EmitInteger, MVT::i1, 0, 
/*74263*/         OPC_EmitInteger, MVT::i1, 0, 
/*74266*/         OPC_EmitInteger, MVT::i1, 0, 
/*74269*/         OPC_EmitInteger, MVT::i1, 0, 
/*74272*/         OPC_EmitInteger, MVT::i1, 1, 
/*74275*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*74292*/       /*Scope*/ 44, /*->74337*/
/*74293*/         OPC_MoveParent,
/*74294*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74296*/         OPC_EmitInteger, MVT::i16, 15, 
/*74299*/         OPC_EmitInteger, MVT::i1, 0, 
/*74302*/         OPC_EmitInteger, MVT::i1, 0, 
/*74305*/         OPC_EmitInteger, MVT::i1, 0, 
/*74308*/         OPC_EmitInteger, MVT::i1, 0, 
/*74311*/         OPC_EmitInteger, MVT::i1, 0, 
/*74314*/         OPC_EmitInteger, MVT::i1, 0, 
/*74317*/         OPC_EmitInteger, MVT::i1, 0, 
/*74320*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*74337*/       0, /*End of Scope*/
/*74338*/     /*Scope*/ 68|128,1/*196*/, /*->74536*/
/*74340*/       OPC_CheckChild0Type, MVT::v4i32,
/*74342*/       OPC_RecordChild1, // #1 = $rsrc
/*74343*/       OPC_RecordChild2, // #2 = $sampler
/*74344*/       OPC_MoveChild3,
/*74345*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74348*/       OPC_Scope, 46, /*->74396*/ // 4 children in Scope
/*74350*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*74352*/         OPC_MoveParent,
/*74353*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74355*/         OPC_EmitInteger, MVT::i16, 15, 
/*74358*/         OPC_EmitInteger, MVT::i1, 0, 
/*74361*/         OPC_EmitInteger, MVT::i1, 0, 
/*74364*/         OPC_EmitInteger, MVT::i1, 0, 
/*74367*/         OPC_EmitInteger, MVT::i1, 0, 
/*74370*/         OPC_EmitInteger, MVT::i1, 0, 
/*74373*/         OPC_EmitInteger, MVT::i1, 0, 
/*74376*/         OPC_EmitInteger, MVT::i1, 1, 
/*74379*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*74396*/       /*Scope*/ 46, /*->74443*/
/*74397*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*74399*/         OPC_MoveParent,
/*74400*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74402*/         OPC_EmitInteger, MVT::i16, 15, 
/*74405*/         OPC_EmitInteger, MVT::i1, 0, 
/*74408*/         OPC_EmitInteger, MVT::i1, 0, 
/*74411*/         OPC_EmitInteger, MVT::i1, 0, 
/*74414*/         OPC_EmitInteger, MVT::i1, 0, 
/*74417*/         OPC_EmitInteger, MVT::i1, 0, 
/*74420*/         OPC_EmitInteger, MVT::i1, 0, 
/*74423*/         OPC_EmitInteger, MVT::i1, 0, 
/*74426*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*74443*/       /*Scope*/ 46, /*->74490*/
/*74444*/         OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*74446*/         OPC_MoveParent,
/*74447*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74449*/         OPC_EmitInteger, MVT::i16, 15, 
/*74452*/         OPC_EmitInteger, MVT::i1, 0, 
/*74455*/         OPC_EmitInteger, MVT::i1, 0, 
/*74458*/         OPC_EmitInteger, MVT::i1, 0, 
/*74461*/         OPC_EmitInteger, MVT::i1, 0, 
/*74464*/         OPC_EmitInteger, MVT::i1, 0, 
/*74467*/         OPC_EmitInteger, MVT::i1, 0, 
/*74470*/         OPC_EmitInteger, MVT::i1, 1, 
/*74473*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*74490*/       /*Scope*/ 44, /*->74535*/
/*74491*/         OPC_MoveParent,
/*74492*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74494*/         OPC_EmitInteger, MVT::i16, 15, 
/*74497*/         OPC_EmitInteger, MVT::i1, 0, 
/*74500*/         OPC_EmitInteger, MVT::i1, 0, 
/*74503*/         OPC_EmitInteger, MVT::i1, 0, 
/*74506*/         OPC_EmitInteger, MVT::i1, 0, 
/*74509*/         OPC_EmitInteger, MVT::i1, 0, 
/*74512*/         OPC_EmitInteger, MVT::i1, 0, 
/*74515*/         OPC_EmitInteger, MVT::i1, 0, 
/*74518*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*74535*/       0, /*End of Scope*/
/*74536*/     /*Scope*/ 68|128,1/*196*/, /*->74734*/
/*74538*/       OPC_CheckChild0Type, MVT::v8i32,
/*74540*/       OPC_RecordChild1, // #1 = $rsrc
/*74541*/       OPC_RecordChild2, // #2 = $sampler
/*74542*/       OPC_MoveChild3,
/*74543*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74546*/       OPC_Scope, 46, /*->74594*/ // 4 children in Scope
/*74548*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*74550*/         OPC_MoveParent,
/*74551*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74553*/         OPC_EmitInteger, MVT::i16, 15, 
/*74556*/         OPC_EmitInteger, MVT::i1, 0, 
/*74559*/         OPC_EmitInteger, MVT::i1, 0, 
/*74562*/         OPC_EmitInteger, MVT::i1, 0, 
/*74565*/         OPC_EmitInteger, MVT::i1, 0, 
/*74568*/         OPC_EmitInteger, MVT::i1, 0, 
/*74571*/         OPC_EmitInteger, MVT::i1, 0, 
/*74574*/         OPC_EmitInteger, MVT::i1, 1, 
/*74577*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*74594*/       /*Scope*/ 46, /*->74641*/
/*74595*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*74597*/         OPC_MoveParent,
/*74598*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74600*/         OPC_EmitInteger, MVT::i16, 15, 
/*74603*/         OPC_EmitInteger, MVT::i1, 0, 
/*74606*/         OPC_EmitInteger, MVT::i1, 0, 
/*74609*/         OPC_EmitInteger, MVT::i1, 0, 
/*74612*/         OPC_EmitInteger, MVT::i1, 0, 
/*74615*/         OPC_EmitInteger, MVT::i1, 0, 
/*74618*/         OPC_EmitInteger, MVT::i1, 0, 
/*74621*/         OPC_EmitInteger, MVT::i1, 0, 
/*74624*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*74641*/       /*Scope*/ 46, /*->74688*/
/*74642*/         OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*74644*/         OPC_MoveParent,
/*74645*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74647*/         OPC_EmitInteger, MVT::i16, 15, 
/*74650*/         OPC_EmitInteger, MVT::i1, 0, 
/*74653*/         OPC_EmitInteger, MVT::i1, 0, 
/*74656*/         OPC_EmitInteger, MVT::i1, 0, 
/*74659*/         OPC_EmitInteger, MVT::i1, 0, 
/*74662*/         OPC_EmitInteger, MVT::i1, 0, 
/*74665*/         OPC_EmitInteger, MVT::i1, 0, 
/*74668*/         OPC_EmitInteger, MVT::i1, 1, 
/*74671*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*74688*/       /*Scope*/ 44, /*->74733*/
/*74689*/         OPC_MoveParent,
/*74690*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74692*/         OPC_EmitInteger, MVT::i16, 15, 
/*74695*/         OPC_EmitInteger, MVT::i1, 0, 
/*74698*/         OPC_EmitInteger, MVT::i1, 0, 
/*74701*/         OPC_EmitInteger, MVT::i1, 0, 
/*74704*/         OPC_EmitInteger, MVT::i1, 0, 
/*74707*/         OPC_EmitInteger, MVT::i1, 0, 
/*74710*/         OPC_EmitInteger, MVT::i1, 0, 
/*74713*/         OPC_EmitInteger, MVT::i1, 0, 
/*74716*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*74733*/       0, /*End of Scope*/
/*74734*/     /*Scope*/ 68|128,1/*196*/, /*->74932*/
/*74736*/       OPC_CheckChild0Type, MVT::v16i32,
/*74738*/       OPC_RecordChild1, // #1 = $rsrc
/*74739*/       OPC_RecordChild2, // #2 = $sampler
/*74740*/       OPC_MoveChild3,
/*74741*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74744*/       OPC_Scope, 46, /*->74792*/ // 4 children in Scope
/*74746*/         OPC_CheckPredicate, 72, // Predicate_TEX_ARRAY
/*74748*/         OPC_MoveParent,
/*74749*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74751*/         OPC_EmitInteger, MVT::i16, 15, 
/*74754*/         OPC_EmitInteger, MVT::i1, 0, 
/*74757*/         OPC_EmitInteger, MVT::i1, 0, 
/*74760*/         OPC_EmitInteger, MVT::i1, 0, 
/*74763*/         OPC_EmitInteger, MVT::i1, 0, 
/*74766*/         OPC_EmitInteger, MVT::i1, 0, 
/*74769*/         OPC_EmitInteger, MVT::i1, 0, 
/*74772*/         OPC_EmitInteger, MVT::i1, 1, 
/*74775*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*74792*/       /*Scope*/ 46, /*->74839*/
/*74793*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW
/*74795*/         OPC_MoveParent,
/*74796*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74798*/         OPC_EmitInteger, MVT::i16, 15, 
/*74801*/         OPC_EmitInteger, MVT::i1, 0, 
/*74804*/         OPC_EmitInteger, MVT::i1, 0, 
/*74807*/         OPC_EmitInteger, MVT::i1, 0, 
/*74810*/         OPC_EmitInteger, MVT::i1, 0, 
/*74813*/         OPC_EmitInteger, MVT::i1, 0, 
/*74816*/         OPC_EmitInteger, MVT::i1, 0, 
/*74819*/         OPC_EmitInteger, MVT::i1, 0, 
/*74822*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*74839*/       /*Scope*/ 46, /*->74886*/
/*74840*/         OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW_ARRAY
/*74842*/         OPC_MoveParent,
/*74843*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74845*/         OPC_EmitInteger, MVT::i16, 15, 
/*74848*/         OPC_EmitInteger, MVT::i1, 0, 
/*74851*/         OPC_EmitInteger, MVT::i1, 0, 
/*74854*/         OPC_EmitInteger, MVT::i1, 0, 
/*74857*/         OPC_EmitInteger, MVT::i1, 0, 
/*74860*/         OPC_EmitInteger, MVT::i1, 0, 
/*74863*/         OPC_EmitInteger, MVT::i1, 0, 
/*74866*/         OPC_EmitInteger, MVT::i1, 1, 
/*74869*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*74886*/       /*Scope*/ 44, /*->74931*/
/*74887*/         OPC_MoveParent,
/*74888*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74890*/         OPC_EmitInteger, MVT::i16, 15, 
/*74893*/         OPC_EmitInteger, MVT::i1, 0, 
/*74896*/         OPC_EmitInteger, MVT::i1, 0, 
/*74899*/         OPC_EmitInteger, MVT::i1, 0, 
/*74902*/         OPC_EmitInteger, MVT::i1, 0, 
/*74905*/         OPC_EmitInteger, MVT::i1, 0, 
/*74908*/         OPC_EmitInteger, MVT::i1, 0, 
/*74911*/         OPC_EmitInteger, MVT::i1, 0, 
/*74914*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*74931*/       0, /*End of Scope*/
/*74932*/     0, /*End of Scope*/
/*74933*/   /*SwitchOpcode*/ 37, TARGET_VAL(AMDGPUISD::LOAD_INPUT),// ->74973
/*74936*/     OPC_RecordChild0, // #0 = $tlst
/*74937*/     OPC_RecordChild1, // #1 = $attr_offset
/*74938*/     OPC_MoveChild1,
/*74939*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74942*/     OPC_MoveParent,
/*74943*/     OPC_RecordChild2, // #2 = $buf_idx_vgpr
/*74944*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74946*/     OPC_EmitInteger, MVT::i32, 0, 
/*74949*/     OPC_EmitConvertToTarget, 1,
/*74951*/     OPC_EmitInteger, MVT::i1, 0, 
/*74954*/     OPC_EmitInteger, MVT::i1, 0, 
/*74957*/     OPC_EmitInteger, MVT::i1, 0, 
/*74960*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0,
                  MVT::v4f32, 7/*#Ops*/, 2, 0, 3, 4, 5, 6, 7, 
              // Src: (SIload_input:v4f32 v4i32:v4i32:$tlst, (imm:i16):$attr_offset, i32:i32:$buf_idx_vgpr) - Complexity = 6
              // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:i32:$buf_idx_vgpr, ?:v4i32:$tlst, 0:i32, (imm:i16):$attr_offset, 0:i1, 0:i1, 0:i1)
/*74973*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 74975 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 546
  // #OPC_RecordNode                     = 1200
  // #OPC_RecordChild                    = 2658
  // #OPC_RecordMemRef                   = 21
  // #OPC_CaptureGlueInput               = 26
  // #OPC_MoveChild                      = 1676
  // #OPC_MoveParent                     = 1924
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 145
  // #OPC_CheckPatternPredicate          = 1297
  // #OPC_CheckPredicate                 = 533
  // #OPC_CheckOpcode                    = 702
  // #OPC_SwitchOpcode                   = 3
  // #OPC_CheckType                      = 545
  // #OPC_SwitchType                     = 148
  // #OPC_CheckChildType                 = 509
  // #OPC_CheckInteger                   = 17
  // #OPC_CheckChildInteger              = 303
  // #OPC_CheckCondCode                  = 9
  // #OPC_CheckValueType                 = 4
  // #OPC_CheckComplexPat                = 526
  // #OPC_CheckAndImm                    = 0
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 4249
  // #OPC_EmitStringInteger              = 316
  // #OPC_EmitRegister                   = 234
  // #OPC_EmitConvertToTarget            = 241
  // #OPC_EmitMergeInputChains           = 483
  // #OPC_EmitCopyToReg                  = 3
  // #OPC_EmitNode                       = 169
  // #OPC_EmitNodeXForm                  = 2503
  // #OPC_CompleteMatch                  = 39
  // #OPC_MorphNodeTo                    = 1657

  #undef TARGET_VAL
  SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
  return nullptr;
}
bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 1: return (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 2: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS);
  case 3: return (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA());
  case 4: return (Subtarget->hasCaymanISA());
  case 5: return (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 6: return (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 7: return (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 8: return (Subtarget->getGeneration() <= R600Subtarget::R700);
  case 9: return (true) && (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS);
  case 10: return (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 11: return (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS);
  case 12: return (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 13: return (Subtarget->getGeneration() >= SISubtarget::SEA_ISLANDS);
  case 14: return (TM.Options.UnsafeFPMath);
  case 15: return (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS);
  case 16: return (true) && (Subtarget->getLDSBankCount() == 32) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 17: return (true) && (Subtarget->getLDSBankCount() == 16) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 18: return (Subtarget->getGeneration() == AMDGPUSubtarget::R700);
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { 
    // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 1: { 
    // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 2: { 
    // Predicate_smrd_load
    SDNode *N = Node;

  auto Ld = cast<LoadSDNode>(N);
  return Ld->getAlignment() >= 4  &&
    Ld->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpUniform(N);

  }
  case 3: { 
    // Predicate_az_extload
    // Predicate_si_az_extload_local
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 4: { 
    // Predicate_az_extloadi8
    // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 5: { 
    // Predicate_mubuf_az_extloadi8
    // Predicate_mubuf_sextloadi8
    // Predicate_mubuf_az_extloadi16
    // Predicate_mubuf_sextloadi16
    // Predicate_mubuf_load
    // Predicate_mubuf_load_atomic
    SDNode *N = Node;


  const MemSDNode *LD = cast<MemSDNode>(N);
  return LD->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS ||
         LD->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS;

  }
  case 6: { 
    // Predicate_sextload
    // Predicate_si_sextload_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 7: { 
    // Predicate_az_extloadi16
    // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 8: { 
    // Predicate_sextloadi8_constant
    // Predicate_az_extloadi8_constant
    // Predicate_sextloadi16_constant
    // Predicate_az_extloadi16_constant
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS;

  }
  case 9: { 
    // Predicate_sextloadi8_private
    // Predicate_extloadi8_private
    // Predicate_sextloadi16_private
    // Predicate_extloadi16_private
    // Predicate_load_private
    // Predicate_truncstorei8_private
    // Predicate_truncstorei16_private
    // Predicate_store_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 10: { 
    // Predicate_load_param_exti8
    // Predicate_load_param_exti16
    // Predicate_load_param
    SDNode *N = Node;
 return isConstantLoad(cast<LoadSDNode>(N), 0) ||
            (cast<LoadSDNode>(N)->getAddressSpace() == AMDGPUAS::PARAM_I_ADDRESS); 
  }
  case 11: { 
    // Predicate_vtx_id1_az_extloadi8
    // Predicate_vtx_id1_az_extloadi16
    // Predicate_vtx_id1_load
    SDNode *N = Node;

  const MemSDNode *LD = cast<MemSDNode>(N);
  return LD->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS ||
         (LD->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS &&
           !isa<GlobalValue>(GetUnderlyingObject(
           LD->getMemOperand()->getValue(), CurDAG->getDataLayout())));

  }
  case 12: { 
    // Predicate_vtx_id2_az_extloadi8
    // Predicate_vtx_id2_az_extloadi16
    // Predicate_vtx_id2_load
    SDNode *N = Node;

  const MemSDNode *LD = cast<MemSDNode>(N);
  return LD->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS &&
         isa<GlobalValue>(GetUnderlyingObject(
         LD->getMemOperand()->getValue(), CurDAG->getDataLayout()));

  }
  case 13: { 
    // Predicate_si_ld_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 14: { 
    // Predicate_si_sextload_local_i8
    // Predicate_si_az_extload_local_i8
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;
  }
  case 15: { 
    // Predicate_si_sextload_local_i16
    // Predicate_si_az_extload_local_i16
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;
  }
  case 16: { 
    // Predicate_si_load_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 17: { 
    // Predicate_flat_az_extloadi8
    // Predicate_flat_sextloadi8
    // Predicate_flat_az_extloadi16
    // Predicate_flat_sextloadi16
    // Predicate_flat_load
    // Predicate_atomic_flat_load
    SDNode *N = Node;

  const MemSDNode *LD = cast<MemSDNode>(N);
  return LD->getAddressSpace() == AMDGPUAS::FLAT_ADDRESS ||
         LD->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS ||
         LD->getAddressSpace() == AMDGPUAS::CONSTANT_ADDRESS;

  }
  case 18: { 
    // Predicate_local_load
    // Predicate_sextloadi8_local
    // Predicate_az_extloadi8_local
    // Predicate_sextloadi16_local
    // Predicate_az_extloadi16_local
    // Predicate_local_store
    // Predicate_truncstorei8_local
    // Predicate_truncstorei16_local
    // Predicate_si_atomic_swap_local
    // Predicate_atomic_swap_local
    // Predicate_si_atomic_load_add_local
    // Predicate_atomic_load_add_local
    // Predicate_si_atomic_load_sub_local
    // Predicate_atomic_load_sub_local
    // Predicate_si_atomic_load_min_local
    // Predicate_atomic_load_min_local
    // Predicate_si_atomic_load_umin_local
    // Predicate_atomic_load_umin_local
    // Predicate_si_atomic_load_max_local
    // Predicate_atomic_load_max_local
    // Predicate_si_atomic_load_umax_local
    // Predicate_atomic_load_umax_local
    // Predicate_si_atomic_load_and_local
    // Predicate_atomic_load_and_local
    // Predicate_si_atomic_load_or_local
    // Predicate_atomic_load_or_local
    // Predicate_si_atomic_load_xor_local
    // Predicate_atomic_load_xor_local
    // Predicate_si_atomic_inc_local
    // Predicate_si_atomic_dec_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 19: { 
    // Predicate_si_load_local_align8
    // Predicate_si_store_local_align8
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 20: { 
    // Predicate_si_st_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 21: { 
    // Predicate_si_store_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 22: { 
    // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 23: { 
    // Predicate_truncstore
    // Predicate_si_truncstore_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 24: { 
    // Predicate_truncstorei8
    // Predicate_si_truncstore_local_i8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 25: { 
    // Predicate_truncstorei8_global
    // Predicate_truncstorei16_global
    // Predicate_global_store
    // Predicate_global_store_atomic
    // Predicate_mskor_global
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;

  }
  case 26: { 
    // Predicate_truncstorei16
    // Predicate_si_truncstore_local_i16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 27: { 
    // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 28: { 
    // Predicate_flat_truncstorei8
    // Predicate_flat_truncstorei16
    // Predicate_flat_store
    // Predicate_atomic_flat_store
    SDNode *N = Node;

  const MemSDNode *ST = cast<MemSDNode>(N);
  return ST->getAddressSpace() == AMDGPUAS::FLAT_ADDRESS ||
         ST->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;

  }
  case 29: { 
    // Predicate_SIMM16bit
    auto *N = cast<ConstantSDNode>(Node);
return isInt<16>(N->getSExtValue());
  }
  case 30: { 
    // Predicate_atomic_swap_global
    // Predicate_atomic_add_global
    // Predicate_atomic_sub_global
    // Predicate_atomic_min_global
    // Predicate_atomic_umin_global
    // Predicate_atomic_max_global
    // Predicate_atomic_umax_global
    // Predicate_atomic_and_global
    // Predicate_atomic_or_global
    // Predicate_atomic_xor_global
    // Predicate_atomic_inc_global
    // Predicate_atomic_dec_global
    // Predicate_atomic_cmp_swap_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 31: { 
    // Predicate_atomic_swap_flat
    // Predicate_atomic_add_flat
    // Predicate_atomic_sub_flat
    // Predicate_atomic_min_flat
    // Predicate_atomic_umin_flat
    // Predicate_atomic_max_flat
    // Predicate_atomic_umax_flat
    // Predicate_atomic_and_flat
    // Predicate_atomic_or_flat
    // Predicate_atomic_xor_flat
    // Predicate_atomic_inc_flat
    // Predicate_atomic_dec_flat
    // Predicate_atomic_cmp_swap_flat
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::FLAT_ADDRESS;
  }
  case 32: { 
    // Predicate_smin_oneuse
    // Predicate_smax_oneuse
    // Predicate_umin_oneuse
    // Predicate_umax_oneuse
    SDNode *N = Node;
 return N->hasOneUse(); 
  }
  case 33: { 
    // Predicate_COND_OEQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOEQ || N->get() == ISD::SETEQ;
  }
  case 34: { 
    // Predicate_COND_OGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGT || N->get() == ISD::SETGT;
  }
  case 35: { 
    // Predicate_COND_OGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGE || N->get() == ISD::SETGE;
  }
  case 36: { 
    // Predicate_COND_UNE_NE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE || N->get() == ISD::SETNE;
  }
  case 37: { 
    // Predicate_FP_ONE
    auto *N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(1.0);
  }
  case 38: { 
    // Predicate_FP_ZERO
    auto *N = cast<ConstantFPSDNode>(Node);
return N->getValueAPF().isZero();
  }
  case 39: { 
    // Predicate_COND_EQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETEQ || N->get() == ISD::SETUEQ;
  }
  case 40: { 
    // Predicate_COND_SGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGE;
  }
  case 41: { 
    // Predicate_COND_SGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGT;
  }
  case 42: { 
    // Predicate_si_atomic_cmp_swap_32_local
    // Predicate_atomic_cmp_swap_32_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i32 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 43: { 
    // Predicate_si_atomic_cmp_swap_64_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i64 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 44: { 
    // Predicate_FP_HALF
    auto *N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(0.5);
  }
  case 45: { 
    // Predicate_cvt_rpi_i32_f32
    SDNode *N = Node;
 (void) N; return TM.Options.NoNaNsFPMath; 
  }
  case 46: { 
    // Predicate_cvt_flr_i32_f32
    SDNode *N = Node;
 (void)N; return TM.Options.NoNaNsFPMath; 
  }
  case 47: { 
    // Predicate_IMMZeroBasedBitfieldMask
    auto *N = cast<ConstantSDNode>(Node);

  return isMask_32(N->getZExtValue());

  }
  case 48: { 
    // Predicate_si_setcc_uniform
    SDNode *N = Node;

  for (SDNode *Use : N->uses()) {
    if (Use->isMachineOpcode() || Use->getOpcode() != ISD::CopyToReg)
      return false;

    unsigned Reg = cast<RegisterSDNode>(Use->getOperand(1))->getReg();
    if (Reg != AMDGPU::SCC)
      return false;
  }
  return true;

  }
  case 49: { 
    // Predicate_COND_NE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETNE || N->get() == ISD::SETUNE;
  }
  case 50: { 
    // Predicate_COND_SLT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLT;
  }
  case 51: { 
    // Predicate_COND_SLE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLE;
  }
  case 52: { 
    // Predicate_COND_UGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGT;
  }
  case 53: { 
    // Predicate_COND_UGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGE;
  }
  case 54: { 
    // Predicate_COND_ULT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULT;
  }
  case 55: { 
    // Predicate_COND_ULE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULE;
  }
  case 56: { 
    // Predicate_COND_NULL
    auto *N = cast<CondCodeSDNode>(Node);
(void)N; return false;
  }
  case 57: { 
    // Predicate_COND_OLT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLT || N->get() == ISD::SETLT;
  }
  case 58: { 
    // Predicate_COND_OLE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLE || N->get() == ISD::SETLE;
  }
  case 59: { 
    // Predicate_COND_ONE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETONE || N->get() == ISD::SETNE;
  }
  case 60: { 
    // Predicate_COND_O
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETO;
  }
  case 61: { 
    // Predicate_COND_UO
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUO;
  }
  case 62: { 
    // Predicate_COND_UEQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUEQ;
  }
  case 63: { 
    // Predicate_COND_UNE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE;
  }
  case 64: { 
    // Predicate_si_uniform_br
    SDNode *N = Node;

  return isUniformBr(N);

  }
  case 65: { 
    // Predicate_si_uniform_br_scc
    SDNode *N = Node;

  return isCBranchSCC(N);

  }
  case 66: { 
    // Predicate_anonymous_1643
    auto *N = cast<ConstantSDNode>(Node);

  if (Subtarget->getGeneration() < SISubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());
    if (RC && SIRI->isSGPRClass(RC))
      return true;
  }
  return false;

  }
  case 67: { 
    // Predicate_anonymous_1649
    auto *N = cast<ConstantSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 68: { 
    // Predicate_IMM20bit
    auto *N = cast<ConstantSDNode>(Node);
return isUInt<20>(N->getZExtValue());
  }
  case 69: { 
    // Predicate_anonymous_1645
    auto *N = cast<ConstantFPSDNode>(Node);

  if (Subtarget->getGeneration() < SISubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());
    if (RC && SIRI->isSGPRClass(RC))
      return true;
  }
  return false;

  }
  case 70: { 
    // Predicate_anonymous_1653
    auto *N = cast<ConstantFPSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 71: { 
    // Predicate_TEX_RECT
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 5;
  
  }
  case 72: { 
    // Predicate_TEX_ARRAY
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 9 || TType == 10 || TType == 16;
  
  }
  case 73: { 
    // Predicate_TEX_SHADOW
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return (TType >= 6 && TType <= 8) || TType == 13;
  
  }
  case 74: { 
    // Predicate_TEX_SHADOW_ARRAY
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 11 || TType == 12 || TType == 17;
  
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectSMRDImm(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectSMRDSgpr(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectSMRDImm32(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+7);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first, Result[NextRes+6].first);
  case 4:
    Result.resize(NextRes+6);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first);
  case 5:
    Result.resize(NextRes+4);
    return SelectMUBUFScratch(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectADDRVTX_READ(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+2);
    return SelectDS1Addr1Offset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+3);
    return SelectDS64Bit4ByteAligned(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 9:
    Result.resize(NextRes+3);
    return SelectMUBUFIntrinsicVOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 10:
    Result.resize(NextRes+2);
    return SelectMUBUFIntrinsicOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 11:
    Result.resize(NextRes+3);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 12:
    Result.resize(NextRes+5);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first);
  case 13:
    Result.resize(NextRes+4);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 14:
    Result.resize(NextRes+3);
    return SelectFlat(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 15:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 16:
    Result.resize(NextRes+2);
    return SelectVOP3Mods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 17:
    Result.resize(NextRes+2);
    return SelectADDRIndirect(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 18:
    Result.resize(NextRes+2);
    return SelectMOVRELOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+1);
    return SelectGlobalValueConstantOffset(N, Result[NextRes+0].first);
  case 20:
    Result.resize(NextRes+2);
    return SelectGlobalValueVariableOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0Clamp0OMod(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 22:
    Result.resize(NextRes+1);
    return SelectSMRDBufferImm(N, Result[NextRes+0].first);
  case 23:
    Result.resize(NextRes+1);
    return SelectSMRDBufferSgpr(N, Result[NextRes+0].first);
  case 24:
    Result.resize(NextRes+1);
    return SelectSMRDBufferImm32(N, Result[NextRes+0].first);
  case 25:
    Result.resize(NextRes+4);
    return SelectVOP3NoMods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectVOP3NoMods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+3);
    return SelectVOP3Mods0Clamp(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // as_i16imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i16);

  }
  case 1: {  // as_i1imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i1);

  }
  case 2: {  // as_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i32);

  }
  case 3: {  // as_i8imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i8);

  }
  case 4: {  // IMMPopCount
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(countPopulation(N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 5: {  // as_i64imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i64);

  }
  case 6: {  // bitcast_fpimm_to_i32
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 7: {  // bitcast_fpimm_to_i64
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i64);

  }
  }
}

