// Implementing the truth table using Verilog code
// Here is the code for the module based on the given truth table

module truthtable(input x3, input x2, input x1, output f );
    assign f = ~((x3 & x2 & ~x1) | (~x3 & x2 & x1) | (~x3 & ~x2 & ~x1) | (x3 & ~x2 & x1));
endmodule

// This module takes three input signals x3, x2, and x1 and computes the output signal f based on the given truth table.