#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Sun Mar 28 15:07:33 2021
# Process ID: 2615
# Current directory: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex
# Command line: vivado tri_mode_ethernet_mac_0_ex.xpr
# Log file: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/vivado.log
# Journal file: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
open_project tri_mode_ethernet_mac_0_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 6486.695 ; gain = 186.832 ; free physical = 4416 ; free virtual = 8312
update_compile_order -fileset sources_1
add_files -norecurse /home/quinn/ece532-project/accelerator/rtl/buff_ip_to_nn.sv
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/quinn/ece532-project/accelerator/rtl/buff_ip_to_nn_tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv
update_compile_order -fileset sim_1
add_files -norecurse {/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Fully_Connected_Layer.sv /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/Conv_Kernel_2by2.sv /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv1_Frame_Buffer.sv /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Max_Pool_2D.sv /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_2.sv /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_1.sv /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/FC_Weight_Buffer.sv /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_1_Channel.sv /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Global_Average_Layer.sv /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/One_Hot_Encoder.sv /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Max_Pool_Layer.sv /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/ReLU.sv}
update_compile_order -fileset sources_1
add_files {/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.xci /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.xci /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.xci /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.xci /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_2_Weight_Buf/Conv_2_Weight_Buf.xci}
export_ip_user_files -of_objects  [get_files  {/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.xci /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.xci /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.xci /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.xci /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_2_Weight_Buf/Conv_2_Weight_Buf.xci}] -lib_map_path [list {modelsim=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/modelsim} {questa=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/questa} {ies=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/ies} {xcelium=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/xcelium} {vcs=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/vcs} {riviera=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sim_1/new/MNIST_Solver_TB.sv
update_compile_order -fileset sim_1
set_property top MNIST_Solver_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MNIST_Solver_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MNIST_Solver_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/sim/Conv_1_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_1_BRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv1_Frame_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_1_Frame_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_2_Weight_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/Conv_Kernel_2by2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_2by2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_3by3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Layer_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Layer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/FC_Weight_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Weight_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_Round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Fully_Connected_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fully_Connected_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Global_Average_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Global_Average_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MNIST_Solver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Max_Pool_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pool_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/One_Hot_Encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Hot_Encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sim_1/new/MNIST_Solver_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MNIST_Solver_TB
xvhdl --incr --relax -prj MNIST_Solver_TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/sim/Mult_Add_Global_Average.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mult_Add_Global_Average'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/sim/Mult_Add_Pipelined_COL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mult_Add_Pipelined_COL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/sim/Mult_Add_Pipelined_NC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mult_Add_Pipelined_NC'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MNIST_Solver_TB_behav xil_defaultlib.MNIST_Solver_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_pkg
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.Conv_1_BRAM
Compiling module xil_defaultlib.Conv_1_Frame_Buffer
Compiling module xil_defaultlib.FP_Round(NUM_P=48)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_pipelined_nc_arch of entity xil_defaultlib.Mult_Add_Pipelined_NC [mult_add_pipelined_nc_default]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_pipelined_col_arch of entity xil_defaultlib.Mult_Add_Pipelined_COL [mult_add_pipelined_col_default]
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Layer_1(weights='{'{'{18'sb...
Compiling module xil_defaultlib.Max_Pool_Layer
Compiling module xil_defaultlib.Conv_2_Weight_Buffer
Compiling module xil_defaultlib.Conv_Kernel_2by2
Compiling module xil_defaultlib.Conv_Layer_2(biases='{18'sb01001...
Compiling architecture mult_add_global_average_arch of entity xil_defaultlib.Mult_Add_Global_Average [mult_add_global_average_default]
Compiling module xil_defaultlib.FP_Round(NUM_M=14,NUM_P=48)
Compiling module xil_defaultlib.Global_Average_Layer_default
Compiling module xil_defaultlib.FC_Weight_Buffer
Compiling module xil_defaultlib.Fully_Connected_Layer(biases='{1...
Compiling module xil_defaultlib.One_Hot_Encoder
Compiling module xil_defaultlib.MNIST_Solver_default
Compiling module xil_defaultlib.MNIST_Solver_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot MNIST_Solver_TB_behav

****** Webtalk v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/xsim.dir/MNIST_Solver_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 28 15:23:20 2021...
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 7148.445 ; gain = 0.000 ; free physical = 3830 ; free virtual = 8038
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MNIST_Solver_TB_behav -key {Behavioral:sim_1:Functional:MNIST_Solver_TB} -tclbatch {MNIST_Solver_TB.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
WARNING: Simulation object /demo_tb_integration/checksum was not found in the design.
WARNING: Simulation object /demo_tb_integration/recipient_udp_port was not found in the design.
WARNING: Simulation object /demo_tb_integration/checksum_udp was not found in the design.
WARNING: Simulation object /demo_tb_integration/length_udp was not found in the design.
WARNING: Simulation object /demo_tb_integration/gtx_clk was not found in the design.
WARNING: Simulation object /demo_tb_integration/mmcm_clk_in was not found in the design.
WARNING: Simulation object /demo_tb_integration/reset was not found in the design.
WARNING: Simulation object /demo_tb_integration/demo_mode_error was not found in the design.
WARNING: Simulation object /demo_tb_integration/mdc was not found in the design.
WARNING: Simulation object /demo_tb_integration/mdio was not found in the design.
WARNING: Simulation object /demo_tb_integration/mdio_count was not found in the design.
WARNING: Simulation object /demo_tb_integration/last_mdio was not found in the design.
WARNING: Simulation object /demo_tb_integration/mdio_read was not found in the design.
WARNING: Simulation object /demo_tb_integration/mdio_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/mdio_fail was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_tx_en was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_tx_er was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_txd was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rx_clk was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rx_dv was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rx_er was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rxd was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_tx_clk100 was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_tx_clk10 was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_tx_clk was not found in the design.
WARNING: Simulation object /demo_tb_integration/tx_monitor_finished_10M was not found in the design.
WARNING: Simulation object /demo_tb_integration/tx_monitor_finished_100M was not found in the design.
WARNING: Simulation object /demo_tb_integration/rx_monitor_finished_10M was not found in the design.
WARNING: Simulation object /demo_tb_integration/rx_monitor_finished_100M was not found in the design.
WARNING: Simulation object /demo_tb_integration/management_config_finished was not found in the design.
WARNING: Simulation object /demo_tb_integration/phy_speed was not found in the design.
WARNING: Simulation object /demo_tb_integration/mac_speed was not found in the design.
WARNING: Simulation object /demo_tb_integration/update_speed was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rxd_dut was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rx_dv_dut was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rx_er_dut was not found in the design.
WARNING: Simulation object /demo_tb_integration/gen_tx_data was not found in the design.
WARNING: Simulation object /demo_tb_integration/check_tx_data was not found in the design.
WARNING: Simulation object /demo_tb_integration/config_bist was not found in the design.
WARNING: Simulation object /demo_tb_integration/frame_error was not found in the design.
WARNING: Simulation object /demo_tb_integration/bist_mode_error was not found in the design.
WARNING: Simulation object /demo_tb_integration/serial_response was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_rx_frame_ready was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_rx_data_frame was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_rx_ip_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_rx_mac_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_tx_ip_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_tx_mac_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_tx_user_data was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_tx_ready_for_send was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_tx_start_txn was not found in the design.
WARNING: Simulation object /demo_tb_integration/TB_MODE was not found in the design.
WARNING: Simulation object /demo_tb_integration/src_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/dst_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/address_filter_value was not found in the design.
WARNING: Simulation object /demo_tb_integration/eth_packet_type was not found in the design.
WARNING: Simulation object /demo_tb_integration/ip_version was not found in the design.
WARNING: Simulation object /demo_tb_integration/service_type was not found in the design.
WARNING: Simulation object /demo_tb_integration/packet_length was not found in the design.
WARNING: Simulation object /demo_tb_integration/identification was not found in the design.
WARNING: Simulation object /demo_tb_integration/flags_and_fragment was not found in the design.
WARNING: Simulation object /demo_tb_integration/time_to_live was not found in the design.
WARNING: Simulation object /demo_tb_integration/protocol was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_ip_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_udp_port was not found in the design.
WARNING: Simulation object /demo_tb_integration/recipient_ip_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/user_data was not found in the design.
WARNING: Simulation object /demo_tb_integration/dly was not found in the design.
WARNING: Simulation object /demo_tb_integration/gtx_period was not found in the design.
WARNING: Simulation object /demo_tb_integration/USER_DATA_WIDTH was not found in the design.
WARNING: Simulation object /demo_tb_integration/dut/tx_axis_fifo_tdata was not found in the design.
WARNING: Simulation object /demo_tb_integration/dut/rx_axis_fifo_tdata was not found in the design.
source MNIST_Solver_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 450000, Instance: MNIST_Solver_TB.DUT.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 80250000, Instance: MNIST_Solver_TB.DUT.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 80250000, Instance: MNIST_Solver_TB.DUT.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 80250000, Instance: MNIST_Solver_TB.DUT.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 80250000, Instance: MNIST_Solver_TB.DUT.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 80250000, Instance: MNIST_Solver_TB.DUT.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 80250000, Instance: MNIST_Solver_TB.DUT.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7200.523 ; gain = 52.078 ; free physical = 3730 ; free virtual = 7951
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MNIST_Solver_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 680000ns
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 7200.523 ; gain = 52.078 ; free physical = 3730 ; free virtual = 7951
run all
blk_mem_gen_v8_4_2 collision detected at time: 1177750000, Instance: MNIST_Solver_TB.DUT.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1177750000, Instance: MNIST_Solver_TB.DUT.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1177750000, Instance: MNIST_Solver_TB.DUT.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1177750000, Instance: MNIST_Solver_TB.DUT.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1177750000, Instance: MNIST_Solver_TB.DUT.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1177750000, Instance: MNIST_Solver_TB.DUT.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
current_wave_config {demo_tb_behav.wcfg}
demo_tb_behav.wcfg
add_wave {{/MNIST_Solver_TB}} 
run all
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Prediction:  8 Label:  8 Expected:  8
IP/UDP/MAC stuff works on frame           0 iter           0
blk_mem_gen_v8_4_2 collision detected at time: 1758050000, Instance: MNIST_Solver_TB.DUT.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1837850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1837850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1837850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1837850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1837850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1837850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.sub/2018.3.1/continuous/2019_03_26_2489853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 7212.273 ; gain = 0.000 ; free physical = 3703 ; free virtual = 7926
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MNIST_Solver_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MNIST_Solver_TB_vlog.prj
xvhdl --incr --relax -prj MNIST_Solver_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MNIST_Solver_TB_behav xil_defaultlib.MNIST_Solver_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 7212.273 ; gain = 0.000 ; free physical = 3691 ; free virtual = 7913
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 7212.273 ; gain = 0.000 ; free physical = 3691 ; free virtual = 7913
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 450000, Instance: MNIST_Solver_TB.DUT.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 80250000, Instance: MNIST_Solver_TB.DUT.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 80250000, Instance: MNIST_Solver_TB.DUT.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 80250000, Instance: MNIST_Solver_TB.DUT.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 80250000, Instance: MNIST_Solver_TB.DUT.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 80250000, Instance: MNIST_Solver_TB.DUT.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 80250000, Instance: MNIST_Solver_TB.DUT.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 7260.066 ; gain = 47.793 ; free physical = 3688 ; free virtual = 7910
relaunch_sim: Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 7260.066 ; gain = 47.793 ; free physical = 3688 ; free virtual = 7910
run all
blk_mem_gen_v8_4_2 collision detected at time: 1177750000, Instance: MNIST_Solver_TB.DUT.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1177750000, Instance: MNIST_Solver_TB.DUT.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1177750000, Instance: MNIST_Solver_TB.DUT.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1177750000, Instance: MNIST_Solver_TB.DUT.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1177750000, Instance: MNIST_Solver_TB.DUT.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1177750000, Instance: MNIST_Solver_TB.DUT.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Prediction:  8 Label:  8 Expected:  8
IP/UDP/MAC stuff works on frame           0 iter           0
blk_mem_gen_v8_4_2 collision detected at time: 1758050000, Instance: MNIST_Solver_TB.DUT.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1837850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1837850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1837850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1837850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1837850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1837850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2935350000, Instance: MNIST_Solver_TB.DUT.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2935350000, Instance: MNIST_Solver_TB.DUT.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2935350000, Instance: MNIST_Solver_TB.DUT.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2935350000, Instance: MNIST_Solver_TB.DUT.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2935350000, Instance: MNIST_Solver_TB.DUT.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2935350000, Instance: MNIST_Solver_TB.DUT.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
Prediction:  1 Label:  1 Expected:  1
IP/UDP/MAC stuff works on frame           1 iter           0
blk_mem_gen_v8_4_2 collision detected at time: 3515050000, Instance: MNIST_Solver_TB.DUT.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3594850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3594850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3594850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3594850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3594850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3594850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 7280.441 ; gain = 17.375 ; free physical = 3684 ; free virtual = 7910
reset_run synth_1
launch_runs synth_1 -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.xci' is already up-to-date
[Sun Mar 28 15:26:57 2021] Launched synth_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.xci' is already up-to-date
[Sun Mar 28 15:41:56 2021] Launched synth_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.xci' is already up-to-date
[Sun Mar 28 15:49:18 2021] Launched impl_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3043 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clocking_wizard/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_dv' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_er' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8250.367 ; gain = 34.398 ; free physical = 2804 ; free virtual = 6883
Restored from archive | CPU: 2.850000 secs | Memory: 51.527145 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8250.367 ; gain = 34.398 ; free physical = 2804 ; free virtual = 6883
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8250.367 ; gain = 0.000 ; free physical = 2821 ; free virtual = 6901
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 591 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 436 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 137 instances
  RAM64X1S => RAM64X1S (RAMS64E): 11 instances

open_run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 8448.078 ; gain = 1139.438 ; free physical = 2603 ; free virtual = 6686
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {784} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 3 blk_mem_gen_0_synth_1
[Sun Mar 28 16:25:25 2021] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts -ip_user_files_dir /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files -ipstatic_source_dir /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/modelsim} {questa=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/questa} {ies=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/ies} {xcelium=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/xcelium} {vcs=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/vcs} {riviera=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips blk_mem_gen_0]
generate_target all [get_files  /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 3 blk_mem_gen_0_synth_1
[Sun Mar 28 16:34:52 2021] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts -ip_user_files_dir /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files -ipstatic_source_dir /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/modelsim} {questa=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/questa} {ies=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/ies} {xcelium=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/xcelium} {vcs=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/vcs} {riviera=/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MNIST_Solver_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MNIST_Solver_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv1_Frame_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_1_Frame_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_2_Weight_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/Conv_Kernel_2by2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_2by2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_3by3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Layer_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Layer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/FC_Weight_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Weight_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_Round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Fully_Connected_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fully_Connected_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Global_Average_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Global_Average_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MNIST_Solver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Max_Pool_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pool_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/One_Hot_Encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Hot_Encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sim_1/new/MNIST_Solver_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MNIST_Solver_TB
xvhdl --incr --relax -prj MNIST_Solver_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MNIST_Solver_TB_behav xil_defaultlib.MNIST_Solver_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'w_col' on this module [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv:295]
ERROR: [VRFC 10-3180] cannot find port 'w_row' on this module [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv:294]
ERROR: [VRFC 10-3180] cannot find port 'w_col' on this module [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv:308]
ERROR: [VRFC 10-3180] cannot find port 'w_row' on this module [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv:307]
ERROR: [VRFC 10-3180] cannot find port 'w_col' on this module [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv:323]
ERROR: [VRFC 10-3180] cannot find port 'w_row' on this module [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv:322]
ERROR: [VRFC 10-2865] module 'Conv_Layer_1(weights='{'{'{18'sb111111101011011110,18'sb111111101100110010,18'sb111111001111100100},'{18'sb111111010010000011,18'sb111111101100011110,18'sb111111011101111101},'{18'sb111111000111110010,18'sb0101001001101,18'sb01000011110}},'{'{18'sb111110111011100001,18'sb111111000100111000,18'sb111110101111011101},'{18'sb0100000011110,18'sb111111111000011101,18'sb111110100101000010},'{18'sb01011101110100,18'sb01000001001001,18'sb010010000001}},'{'{18'sb01000111111001,18'sb011101011110,18'sb111111100110010100},'{18'sb111111101000011111,18'sb0100000100011,18'sb011010010},'{18'sb111111000011010110,18'sb111111111101111010,18'sb010101010101}},'{'{18'sb0101001011010,18'sb0100000111001,18'sb111110110010000001},'{18'sb0101000001101,18'sb010110001110,18'sb111111000010101110},'{18'sb0101111001011,18'sb111111011110001101,18'sb111110101110011111}},'{'{18'sb111111100110100010,18'sb111110111010010001,18'sb111111110010100110},'{18'sb111111011000011000,18'sb011000101111,18'sb01001011010101},'{18'sb0101010110010,18'sb0101110001100,18'sb01110001101}},'{'{18'sb111111011001100110,18'sb111111100010110100,18'sb0111100100110},'{18'sb111111100101110011,18'sb111111011100111111,18'sb01000101111001},'{18'sb111111100010101110,18'sb111111010001111001,18'sb0110000010110}}},biases='{18'sb0101100000110,18'sb111111111111111001,18'sb111111111111111011,18'sb111111111111111110,18'sb111111110100110100,18'sb111111111000000000})' ignored due to previous errors [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_1.sv:3]
ERROR: [VRFC 10-2865] module 'Conv_Layer_2(biases='{18'sb010011101,18'sb111111110011011110,18'sb111111111000000111,18'sb0111110111,18'sb111111110000011101,18'sb111111101110111011,18'sb111111111011100001,18'sb111111111010001001,18'sb111111110101000110,18'sb111111100101110100,18'sb111111011000000001,18'sb011101000,18'sb01000110101,18'sb111111100010000010,18'sb111111111000100001,18'sb0111101011,18'sb111111101001100010,18'sb011001111001,18'sb111111110101101100,18'sb111111110001110011})' ignored due to previous errors [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_2.sv:3]
ERROR: [VRFC 10-2865] module 'Global_Average_Layer_default' ignored due to previous errors [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Global_Average_Layer.sv:9]
ERROR: [VRFC 10-2865] module 'Fully_Connected_Layer(biases='{18'sb010010110,18'sb111111111000011101,18'sb01111010000,18'sb011001101,18'sb111111110000000111,18'sb010001100,18'sb111111110011111111,18'sb01000011010,18'sb01010010011,18'sb111111111001110000})' ignored due to previous errors [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Fully_Connected_Layer.sv:3]
ERROR: [VRFC 10-2865] module 'blk_mem_gen_v8_4_2(C_FAMILY="artix7",C_XDEVICEFAMILY="artix7",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=1,C_PRIM_TYPE=1,C_INIT_FILE_NAME="no_coe_file_loaded",C_INIT_FILE="Conv_1_BRAM.mem",C_USE_DEFAULT_DATA=1,C_HAS_ENA=0,C_WRITE_MODE_A="NO_CHANGE",C_WRITE_WIDTH_A=18,C_READ_WIDTH_A=18,C_WRITE_DEPTH_A=896,C_READ_DEPTH_A=896,C_ADDRA_WIDTH=10,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_MODE_B="READ_FIRST",C_WRITE_WIDTH_B=18,C_READ_WIDTH_B=18,C_WRITE_DEPTH_B=896,C_READ_DEPTH_B=896,C_ADDRB_WIDTH=10,C_SIM_COLLISION_CHECK="ALL",C_COUNT_36K_BRAM="0",C_COUNT_18K_BRAM="1",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____2.8608_mW")' ignored due to previous errors [/wrk/2018.sub/2018.3.1/continuous/2019_03_26_2489853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:3412]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MNIST_Solver_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MNIST_Solver_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv1_Frame_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_1_Frame_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_2_Weight_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/Conv_Kernel_2by2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_2by2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_3by3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Layer_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Layer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/FC_Weight_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Weight_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_Round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Fully_Connected_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fully_Connected_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Global_Average_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Global_Average_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MNIST_Solver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Max_Pool_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pool_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/One_Hot_Encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Hot_Encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sim_1/new/MNIST_Solver_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MNIST_Solver_TB
xvhdl --incr --relax -prj MNIST_Solver_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MNIST_Solver_TB_behav xil_defaultlib.MNIST_Solver_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'w_col' on this module [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv:295]
ERROR: [VRFC 10-3180] cannot find port 'w_row' on this module [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv:294]
ERROR: [VRFC 10-3180] cannot find port 'w_col' on this module [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv:308]
ERROR: [VRFC 10-3180] cannot find port 'w_row' on this module [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv:307]
ERROR: [VRFC 10-3180] cannot find port 'w_col' on this module [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv:323]
ERROR: [VRFC 10-3180] cannot find port 'w_row' on this module [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv:322]
ERROR: [VRFC 10-2865] module 'Conv_Layer_1(weights='{'{'{18'sb111111101011011110,18'sb111111101100110010,18'sb111111001111100100},'{18'sb111111010010000011,18'sb111111101100011110,18'sb111111011101111101},'{18'sb111111000111110010,18'sb0101001001101,18'sb01000011110}},'{'{18'sb111110111011100001,18'sb111111000100111000,18'sb111110101111011101},'{18'sb0100000011110,18'sb111111111000011101,18'sb111110100101000010},'{18'sb01011101110100,18'sb01000001001001,18'sb010010000001}},'{'{18'sb01000111111001,18'sb011101011110,18'sb111111100110010100},'{18'sb111111101000011111,18'sb0100000100011,18'sb011010010},'{18'sb111111000011010110,18'sb111111111101111010,18'sb010101010101}},'{'{18'sb0101001011010,18'sb0100000111001,18'sb111110110010000001},'{18'sb0101000001101,18'sb010110001110,18'sb111111000010101110},'{18'sb0101111001011,18'sb111111011110001101,18'sb111110101110011111}},'{'{18'sb111111100110100010,18'sb111110111010010001,18'sb111111110010100110},'{18'sb111111011000011000,18'sb011000101111,18'sb01001011010101},'{18'sb0101010110010,18'sb0101110001100,18'sb01110001101}},'{'{18'sb111111011001100110,18'sb111111100010110100,18'sb0111100100110},'{18'sb111111100101110011,18'sb111111011100111111,18'sb01000101111001},'{18'sb111111100010101110,18'sb111111010001111001,18'sb0110000010110}}},biases='{18'sb0101100000110,18'sb111111111111111001,18'sb111111111111111011,18'sb111111111111111110,18'sb111111110100110100,18'sb111111111000000000})' ignored due to previous errors [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_1.sv:3]
ERROR: [VRFC 10-2865] module 'Conv_Layer_2(biases='{18'sb010011101,18'sb111111110011011110,18'sb111111111000000111,18'sb0111110111,18'sb111111110000011101,18'sb111111101110111011,18'sb111111111011100001,18'sb111111111010001001,18'sb111111110101000110,18'sb111111100101110100,18'sb111111011000000001,18'sb011101000,18'sb01000110101,18'sb111111100010000010,18'sb111111111000100001,18'sb0111101011,18'sb111111101001100010,18'sb011001111001,18'sb111111110101101100,18'sb111111110001110011})' ignored due to previous errors [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_2.sv:3]
ERROR: [VRFC 10-2865] module 'Global_Average_Layer_default' ignored due to previous errors [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Global_Average_Layer.sv:9]
ERROR: [VRFC 10-2865] module 'Fully_Connected_Layer(biases='{18'sb010010110,18'sb111111111000011101,18'sb01111010000,18'sb011001101,18'sb111111110000000111,18'sb010001100,18'sb111111110011111111,18'sb01000011010,18'sb01010010011,18'sb111111111001110000})' ignored due to previous errors [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Fully_Connected_Layer.sv:3]
ERROR: [VRFC 10-2865] module 'blk_mem_gen_v8_4_2(C_FAMILY="artix7",C_XDEVICEFAMILY="artix7",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=1,C_PRIM_TYPE=1,C_INIT_FILE_NAME="no_coe_file_loaded",C_INIT_FILE="Conv_1_BRAM.mem",C_USE_DEFAULT_DATA=1,C_HAS_ENA=0,C_WRITE_MODE_A="NO_CHANGE",C_WRITE_WIDTH_A=18,C_READ_WIDTH_A=18,C_WRITE_DEPTH_A=896,C_READ_DEPTH_A=896,C_ADDRA_WIDTH=10,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_MODE_B="READ_FIRST",C_WRITE_WIDTH_B=18,C_READ_WIDTH_B=18,C_WRITE_DEPTH_B=896,C_READ_DEPTH_B=896,C_ADDRB_WIDTH=10,C_SIM_COLLISION_CHECK="ALL",C_COUNT_36K_BRAM="0",C_COUNT_18K_BRAM="1",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____2.8608_mW")' ignored due to previous errors [/wrk/2018.sub/2018.3.1/continuous/2019_03_26_2489853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:3412]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MNIST_Solver_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MNIST_Solver_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv1_Frame_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_1_Frame_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_2_Weight_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/Conv_Kernel_2by2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_2by2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_3by3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Layer_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Layer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/FC_Weight_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Weight_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_Round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Fully_Connected_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fully_Connected_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Global_Average_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Global_Average_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MNIST_Solver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Max_Pool_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pool_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/One_Hot_Encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Hot_Encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sim_1/new/MNIST_Solver_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MNIST_Solver_TB
xvhdl --incr --relax -prj MNIST_Solver_TB_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MNIST_Solver_TB_behav xil_defaultlib.MNIST_Solver_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_pkg
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.Conv_1_BRAM
Compiling module xil_defaultlib.Conv_1_Frame_Buffer
Compiling module xil_defaultlib.FP_Round(NUM_P=48)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_pipelined_nc_arch of entity xil_defaultlib.Mult_Add_Pipelined_NC [mult_add_pipelined_nc_default]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_pipelined_col_arch of entity xil_defaultlib.Mult_Add_Pipelined_COL [mult_add_pipelined_col_default]
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Layer_1(weights='{'{'{18'sb...
Compiling module xil_defaultlib.Max_Pool_Layer
Compiling module xil_defaultlib.Conv_2_Weight_Buffer
Compiling module xil_defaultlib.Conv_Kernel_2by2
Compiling module xil_defaultlib.Conv_Layer_2(biases='{18'sb01001...
Compiling architecture mult_add_global_average_arch of entity xil_defaultlib.Mult_Add_Global_Average [mult_add_global_average_default]
Compiling module xil_defaultlib.FP_Round(NUM_M=14,NUM_P=48)
Compiling module xil_defaultlib.Global_Average_Layer_default
Compiling module xil_defaultlib.FC_Weight_Buffer
Compiling module xil_defaultlib.Fully_Connected_Layer(biases='{1...
Compiling module xil_defaultlib.One_Hot_Encoder
Compiling module xil_defaultlib.MNIST_Solver_default
Compiling module xil_defaultlib.MNIST_Solver_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot MNIST_Solver_TB_behav
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 9395.062 ; gain = 0.000 ; free physical = 2697 ; free virtual = 6824
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MNIST_Solver_TB_behav -key {Behavioral:sim_1:Functional:MNIST_Solver_TB} -tclbatch {MNIST_Solver_TB.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
WARNING: Simulation object /demo_tb_integration/checksum was not found in the design.
WARNING: Simulation object /demo_tb_integration/recipient_udp_port was not found in the design.
WARNING: Simulation object /demo_tb_integration/checksum_udp was not found in the design.
WARNING: Simulation object /demo_tb_integration/length_udp was not found in the design.
WARNING: Simulation object /demo_tb_integration/gtx_clk was not found in the design.
WARNING: Simulation object /demo_tb_integration/mmcm_clk_in was not found in the design.
WARNING: Simulation object /demo_tb_integration/reset was not found in the design.
WARNING: Simulation object /demo_tb_integration/demo_mode_error was not found in the design.
WARNING: Simulation object /demo_tb_integration/mdc was not found in the design.
WARNING: Simulation object /demo_tb_integration/mdio was not found in the design.
WARNING: Simulation object /demo_tb_integration/mdio_count was not found in the design.
WARNING: Simulation object /demo_tb_integration/last_mdio was not found in the design.
WARNING: Simulation object /demo_tb_integration/mdio_read was not found in the design.
WARNING: Simulation object /demo_tb_integration/mdio_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/mdio_fail was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_tx_en was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_tx_er was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_txd was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rx_clk was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rx_dv was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rx_er was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rxd was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_tx_clk100 was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_tx_clk10 was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_tx_clk was not found in the design.
WARNING: Simulation object /demo_tb_integration/tx_monitor_finished_10M was not found in the design.
WARNING: Simulation object /demo_tb_integration/tx_monitor_finished_100M was not found in the design.
WARNING: Simulation object /demo_tb_integration/rx_monitor_finished_10M was not found in the design.
WARNING: Simulation object /demo_tb_integration/rx_monitor_finished_100M was not found in the design.
WARNING: Simulation object /demo_tb_integration/management_config_finished was not found in the design.
WARNING: Simulation object /demo_tb_integration/phy_speed was not found in the design.
WARNING: Simulation object /demo_tb_integration/mac_speed was not found in the design.
WARNING: Simulation object /demo_tb_integration/update_speed was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rxd_dut was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rx_dv_dut was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rx_er_dut was not found in the design.
WARNING: Simulation object /demo_tb_integration/gen_tx_data was not found in the design.
WARNING: Simulation object /demo_tb_integration/check_tx_data was not found in the design.
WARNING: Simulation object /demo_tb_integration/config_bist was not found in the design.
WARNING: Simulation object /demo_tb_integration/frame_error was not found in the design.
WARNING: Simulation object /demo_tb_integration/bist_mode_error was not found in the design.
WARNING: Simulation object /demo_tb_integration/serial_response was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_rx_frame_ready was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_rx_data_frame was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_rx_ip_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_rx_mac_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_tx_ip_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_tx_mac_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_tx_user_data was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_tx_ready_for_send was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_tx_start_txn was not found in the design.
WARNING: Simulation object /demo_tb_integration/TB_MODE was not found in the design.
WARNING: Simulation object /demo_tb_integration/src_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/dst_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/address_filter_value was not found in the design.
WARNING: Simulation object /demo_tb_integration/eth_packet_type was not found in the design.
WARNING: Simulation object /demo_tb_integration/ip_version was not found in the design.
WARNING: Simulation object /demo_tb_integration/service_type was not found in the design.
WARNING: Simulation object /demo_tb_integration/packet_length was not found in the design.
WARNING: Simulation object /demo_tb_integration/identification was not found in the design.
WARNING: Simulation object /demo_tb_integration/flags_and_fragment was not found in the design.
WARNING: Simulation object /demo_tb_integration/time_to_live was not found in the design.
WARNING: Simulation object /demo_tb_integration/protocol was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_ip_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_udp_port was not found in the design.
WARNING: Simulation object /demo_tb_integration/recipient_ip_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/user_data was not found in the design.
WARNING: Simulation object /demo_tb_integration/dly was not found in the design.
WARNING: Simulation object /demo_tb_integration/gtx_period was not found in the design.
WARNING: Simulation object /demo_tb_integration/USER_DATA_WIDTH was not found in the design.
WARNING: Simulation object /demo_tb_integration/dut/tx_axis_fifo_tdata was not found in the design.
WARNING: Simulation object /demo_tb_integration/dut/rx_axis_fifo_tdata was not found in the design.
source MNIST_Solver_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module MNIST_Solver_TB.DUT.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_2 collision detected at time: 450000, Instance: MNIST_Solver_TB.DUT.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 80250000, Instance: MNIST_Solver_TB.DUT.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 80250000, Instance: MNIST_Solver_TB.DUT.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 80250000, Instance: MNIST_Solver_TB.DUT.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 80250000, Instance: MNIST_Solver_TB.DUT.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 80250000, Instance: MNIST_Solver_TB.DUT.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 80250000, Instance: MNIST_Solver_TB.DUT.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 9395.062 ; gain = 0.000 ; free physical = 2867 ; free virtual = 6994
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MNIST_Solver_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 680000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 9395.062 ; gain = 0.000 ; free physical = 2867 ; free virtual = 6994
run all
blk_mem_gen_v8_4_2 collision detected at time: 1177750000, Instance: MNIST_Solver_TB.DUT.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1177750000, Instance: MNIST_Solver_TB.DUT.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1177750000, Instance: MNIST_Solver_TB.DUT.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1177750000, Instance: MNIST_Solver_TB.DUT.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1177750000, Instance: MNIST_Solver_TB.DUT.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1177750000, Instance: MNIST_Solver_TB.DUT.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1263150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Prediction:  8 Label:  8 Expected:  8
IP/UDP/MAC stuff works on frame           0 iter           0
blk_mem_gen_v8_4_2 collision detected at time: 1758050000, Instance: MNIST_Solver_TB.DUT.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1837850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1837850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1837850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1837850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1837850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1837850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2935350000, Instance: MNIST_Solver_TB.DUT.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2935350000, Instance: MNIST_Solver_TB.DUT.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2935350000, Instance: MNIST_Solver_TB.DUT.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2935350000, Instance: MNIST_Solver_TB.DUT.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2935350000, Instance: MNIST_Solver_TB.DUT.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 2935350000, Instance: MNIST_Solver_TB.DUT.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 3026150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
Prediction:  1 Label:  1 Expected:  1
IP/UDP/MAC stuff works on frame           1 iter           0
blk_mem_gen_v8_4_2 collision detected at time: 3515050000, Instance: MNIST_Solver_TB.DUT.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3594850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3594850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3594850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3594850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3594850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 3594850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4692350000, Instance: MNIST_Solver_TB.DUT.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4692350000, Instance: MNIST_Solver_TB.DUT.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4692350000, Instance: MNIST_Solver_TB.DUT.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4692350000, Instance: MNIST_Solver_TB.DUT.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4692350000, Instance: MNIST_Solver_TB.DUT.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4692350000, Instance: MNIST_Solver_TB.DUT.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 4783150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4783150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4783150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4783150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4783150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4783150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4783150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4783150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4783150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4783150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4783150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4783150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4783150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4783150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4783150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4783150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4783150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4783150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4783150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 4783150000, Instance: MNIST_Solver_TB.DUT.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
Prediction:  9 Label:  7 Expected:  9
IP/UDP/MAC stuff works on frame           2 iter           0
blk_mem_gen_v8_4_2 collision detected at time: 5272050000, Instance: MNIST_Solver_TB.DUT.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5351850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5351850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5351850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5351850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5351850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 5351850000, Instance: MNIST_Solver_TB.DUT.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.sub/2018.3.1/continuous/2019_03_26_2489853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:43 . Memory (MB): peak = 9395.062 ; gain = 0.000 ; free physical = 2870 ; free virtual = 6997
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MNIST_Solver_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top ip_nn_integ_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ip_nn_integ_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ip_nn_integ_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv1_Frame_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_1_Frame_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_2_Weight_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/Conv_Kernel_2by2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_2by2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_3by3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Layer_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Layer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/FC_Weight_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Weight_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_Round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Fully_Connected_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fully_Connected_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Global_Average_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Global_Average_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MNIST_Solver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Max_Pool_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pool_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/One_Hot_Encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Hot_Encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/buff_ip_to_nn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buff_ip_to_nn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_write_register_little_endian
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_nn_integ_tb
xvhdl --incr --relax -prj ip_nn_integ_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ip_nn_integ_tb_behav xil_defaultlib.ip_nn_integ_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'W_COL' on this module [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:373]
ERROR: [VRFC 10-3180] cannot find port 'W_ROW' on this module [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:372]
ERROR: [VRFC 10-3180] cannot find port 'w_col' on this module [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:386]
ERROR: [VRFC 10-3180] cannot find port 'w_row' on this module [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:385]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ip_nn_integ_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ip_nn_integ_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv1_Frame_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_1_Frame_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_2_Weight_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/Conv_Kernel_2by2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_2by2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_3by3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Layer_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Layer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/FC_Weight_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Weight_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_Round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Fully_Connected_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fully_Connected_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Global_Average_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Global_Average_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MNIST_Solver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Max_Pool_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pool_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/One_Hot_Encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Hot_Encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/buff_ip_to_nn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buff_ip_to_nn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_write_register_little_endian
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_nn_integ_tb
xvhdl --incr --relax -prj ip_nn_integ_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ip_nn_integ_tb_behav xil_defaultlib.ip_nn_integ_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:318]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:207]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:208]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:210]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:211]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:220]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_pkg
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register_little_endia...
Compiling module xil_defaultlib.byte_write_register_little_endia...
Compiling module xil_defaultlib.byte_write_register_little_endia...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=784...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.buff_ip_to_nn
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.Conv_1_BRAM
Compiling module xil_defaultlib.Conv_1_Frame_Buffer
Compiling module xil_defaultlib.FP_Round(NUM_P=48)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_pipelined_nc_arch of entity xil_defaultlib.Mult_Add_Pipelined_NC [mult_add_pipelined_nc_default]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_pipelined_col_arch of entity xil_defaultlib.Mult_Add_Pipelined_COL [mult_add_pipelined_col_default]
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Layer_1(weights='{'{'{18'sb...
Compiling module xil_defaultlib.Max_Pool_Layer
Compiling module xil_defaultlib.Conv_2_Weight_Buffer
Compiling module xil_defaultlib.Conv_Kernel_2by2
Compiling module xil_defaultlib.Conv_Layer_2(biases='{18'sb01001...
Compiling architecture mult_add_global_average_arch of entity xil_defaultlib.Mult_Add_Global_Average [mult_add_global_average_default]
Compiling module xil_defaultlib.FP_Round(NUM_M=14,NUM_P=48)
Compiling module xil_defaultlib.Global_Average_Layer_default
Compiling module xil_defaultlib.FC_Weight_Buffer
Compiling module xil_defaultlib.Fully_Connected_Layer(biases='{1...
Compiling module xil_defaultlib.One_Hot_Encoder
Compiling module xil_defaultlib.MNIST_Solver_default
Compiling module xil_defaultlib.ip_nn_integ_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ip_nn_integ_tb_behav

****** Webtalk v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/xsim.dir/ip_nn_integ_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 28 17:05:27 2021...
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 9681.008 ; gain = 0.000 ; free physical = 2875 ; free virtual = 7014
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ip_nn_integ_tb_behav -key {Behavioral:sim_1:Functional:ip_nn_integ_tb} -tclbatch {ip_nn_integ_tb.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
WARNING: Simulation object /demo_tb_integration/checksum was not found in the design.
WARNING: Simulation object /demo_tb_integration/recipient_udp_port was not found in the design.
WARNING: Simulation object /demo_tb_integration/checksum_udp was not found in the design.
WARNING: Simulation object /demo_tb_integration/length_udp was not found in the design.
WARNING: Simulation object /demo_tb_integration/gtx_clk was not found in the design.
WARNING: Simulation object /demo_tb_integration/mmcm_clk_in was not found in the design.
WARNING: Simulation object /demo_tb_integration/reset was not found in the design.
WARNING: Simulation object /demo_tb_integration/demo_mode_error was not found in the design.
WARNING: Simulation object /demo_tb_integration/mdc was not found in the design.
WARNING: Simulation object /demo_tb_integration/mdio was not found in the design.
WARNING: Simulation object /demo_tb_integration/mdio_count was not found in the design.
WARNING: Simulation object /demo_tb_integration/last_mdio was not found in the design.
WARNING: Simulation object /demo_tb_integration/mdio_read was not found in the design.
WARNING: Simulation object /demo_tb_integration/mdio_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/mdio_fail was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_tx_en was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_tx_er was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_txd was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rx_clk was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rx_dv was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rx_er was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rxd was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_tx_clk100 was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_tx_clk10 was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_tx_clk was not found in the design.
WARNING: Simulation object /demo_tb_integration/tx_monitor_finished_10M was not found in the design.
WARNING: Simulation object /demo_tb_integration/tx_monitor_finished_100M was not found in the design.
WARNING: Simulation object /demo_tb_integration/rx_monitor_finished_10M was not found in the design.
WARNING: Simulation object /demo_tb_integration/rx_monitor_finished_100M was not found in the design.
WARNING: Simulation object /demo_tb_integration/management_config_finished was not found in the design.
WARNING: Simulation object /demo_tb_integration/phy_speed was not found in the design.
WARNING: Simulation object /demo_tb_integration/mac_speed was not found in the design.
WARNING: Simulation object /demo_tb_integration/update_speed was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rxd_dut was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rx_dv_dut was not found in the design.
WARNING: Simulation object /demo_tb_integration/mii_rx_er_dut was not found in the design.
WARNING: Simulation object /demo_tb_integration/gen_tx_data was not found in the design.
WARNING: Simulation object /demo_tb_integration/check_tx_data was not found in the design.
WARNING: Simulation object /demo_tb_integration/config_bist was not found in the design.
WARNING: Simulation object /demo_tb_integration/frame_error was not found in the design.
WARNING: Simulation object /demo_tb_integration/bist_mode_error was not found in the design.
WARNING: Simulation object /demo_tb_integration/serial_response was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_rx_frame_ready was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_rx_data_frame was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_rx_ip_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_rx_mac_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_tx_ip_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_tx_mac_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_tx_user_data was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_tx_ready_for_send was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_tx_start_txn was not found in the design.
WARNING: Simulation object /demo_tb_integration/TB_MODE was not found in the design.
WARNING: Simulation object /demo_tb_integration/src_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/dst_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/address_filter_value was not found in the design.
WARNING: Simulation object /demo_tb_integration/eth_packet_type was not found in the design.
WARNING: Simulation object /demo_tb_integration/ip_version was not found in the design.
WARNING: Simulation object /demo_tb_integration/service_type was not found in the design.
WARNING: Simulation object /demo_tb_integration/packet_length was not found in the design.
WARNING: Simulation object /demo_tb_integration/identification was not found in the design.
WARNING: Simulation object /demo_tb_integration/flags_and_fragment was not found in the design.
WARNING: Simulation object /demo_tb_integration/time_to_live was not found in the design.
WARNING: Simulation object /demo_tb_integration/protocol was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_ip_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/accelerator_udp_port was not found in the design.
WARNING: Simulation object /demo_tb_integration/recipient_ip_addr was not found in the design.
WARNING: Simulation object /demo_tb_integration/user_data was not found in the design.
WARNING: Simulation object /demo_tb_integration/dly was not found in the design.
WARNING: Simulation object /demo_tb_integration/gtx_period was not found in the design.
WARNING: Simulation object /demo_tb_integration/USER_DATA_WIDTH was not found in the design.
WARNING: Simulation object /demo_tb_integration/dut/tx_axis_fifo_tdata was not found in the design.
WARNING: Simulation object /demo_tb_integration/dut/rx_axis_fifo_tdata was not found in the design.
source ip_nn_integ_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Case 1:
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:        826
blk_mem_gen_v8_4_2 collision detected at time: 450000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
expected:01010201 result:01010201
blk_mem_gen_v8_4_2 collision detected at time: 8300000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8310000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Glue logic done processing frame sending to NN
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Neural Net is done processing a frame!
NN output 0000100000
Case 2:
stream sizes: eth:         14 data:        764 ip:         20 udp:          8, axi:        806
blk_mem_gen_v8_4_2 collision detected at time: 184580000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:        826
blk_mem_gen_v8_4_2 collision detected at time: 192750000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
expected:01010201 result:01010201
blk_mem_gen_v8_4_2 collision detected at time: 200600000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 200610000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Glue logic done processing frame sending to NN
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 9681.008 ; gain = 0.000 ; free physical = 2846 ; free virtual = 6986
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 9681.008 ; gain = 0.000 ; free physical = 2846 ; free virtual = 6986
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 9681.008 ; gain = 0.000 ; free physical = 2846 ; free virtual = 6986
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_wave_config {demo_tb_behav.wcfg}
demo_tb_behav.wcfg
add_wave {{/ip_nn_integ_tb}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ip_nn_integ_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ip_nn_integ_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_nn_integ_tb
xvhdl --incr --relax -prj ip_nn_integ_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ip_nn_integ_tb_behav xil_defaultlib.ip_nn_integ_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:318]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:207]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:208]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:210]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:211]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:220]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/quinn/ece532-project/util/rtl/util.sv" Line 1. Module counter_sync_reset(SIZE=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_pkg
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register_little_endia...
Compiling module xil_defaultlib.byte_write_register_little_endia...
Compiling module xil_defaultlib.byte_write_register_little_endia...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=784...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.buff_ip_to_nn
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.Conv_1_BRAM
Compiling module xil_defaultlib.Conv_1_Frame_Buffer
Compiling module xil_defaultlib.FP_Round(NUM_P=48)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_pipelined_nc_arch of entity xil_defaultlib.Mult_Add_Pipelined_NC [mult_add_pipelined_nc_default]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_pipelined_col_arch of entity xil_defaultlib.Mult_Add_Pipelined_COL [mult_add_pipelined_col_default]
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Layer_1(weights='{'{'{18'sb...
Compiling module xil_defaultlib.Max_Pool_Layer
Compiling module xil_defaultlib.Conv_2_Weight_Buffer
Compiling module xil_defaultlib.Conv_Kernel_2by2
Compiling module xil_defaultlib.Conv_Layer_2(biases='{18'sb01001...
Compiling architecture mult_add_global_average_arch of entity xil_defaultlib.Mult_Add_Global_Average [mult_add_global_average_default]
Compiling module xil_defaultlib.FP_Round(NUM_M=14,NUM_P=48)
Compiling module xil_defaultlib.Global_Average_Layer_default
Compiling module xil_defaultlib.FC_Weight_Buffer
Compiling module xil_defaultlib.Fully_Connected_Layer(biases='{1...
Compiling module xil_defaultlib.One_Hot_Encoder
Compiling module xil_defaultlib.MNIST_Solver_default
Compiling module xil_defaultlib.ip_nn_integ_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ip_nn_integ_tb_behav
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 9681.008 ; gain = 0.000 ; free physical = 2809 ; free virtual = 6950
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 9681.008 ; gain = 0.000 ; free physical = 2809 ; free virtual = 6950
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Case 1:
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:        826
blk_mem_gen_v8_4_2 collision detected at time: 450000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
expected:01010201 result:01010201
blk_mem_gen_v8_4_2 collision detected at time: 8300000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8310000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Glue logic done processing frame sending to NN
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Neural Net is done processing a frame!
NN output 0000100000
Case 2:
stream sizes: eth:         14 data:        764 ip:         20 udp:          8, axi:        806
blk_mem_gen_v8_4_2 collision detected at time: 184580000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:        826
blk_mem_gen_v8_4_2 collision detected at time: 192750000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
expected:01010201 result:01010201
blk_mem_gen_v8_4_2 collision detected at time: 200600000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 200610000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Glue logic done processing frame sending to NN
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 9681.008 ; gain = 0.000 ; free physical = 2824 ; free virtual = 6967
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 9681.008 ; gain = 0.000 ; free physical = 2824 ; free virtual = 6967
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
save_wave_config {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ip_nn_integ_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ip_nn_integ_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv1_Frame_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_1_Frame_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_2_Weight_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/Conv_Kernel_2by2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_2by2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_3by3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Layer_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Layer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/FC_Weight_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Weight_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_Round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Fully_Connected_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fully_Connected_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Global_Average_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Global_Average_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MNIST_Solver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Max_Pool_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pool_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/One_Hot_Encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Hot_Encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/buff_ip_to_nn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buff_ip_to_nn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_write_register_little_endian
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_nn_integ_tb
xvhdl --incr --relax -prj ip_nn_integ_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ip_nn_integ_tb_behav xil_defaultlib.ip_nn_integ_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:318]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:207]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:208]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:210]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:211]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:220]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_pkg
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register_little_endia...
Compiling module xil_defaultlib.byte_write_register_little_endia...
Compiling module xil_defaultlib.byte_write_register_little_endia...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=784...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.buff_ip_to_nn
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.Conv_1_BRAM
Compiling module xil_defaultlib.Conv_1_Frame_Buffer
Compiling module xil_defaultlib.FP_Round(NUM_P=48)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_pipelined_nc_arch of entity xil_defaultlib.Mult_Add_Pipelined_NC [mult_add_pipelined_nc_default]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_pipelined_col_arch of entity xil_defaultlib.Mult_Add_Pipelined_COL [mult_add_pipelined_col_default]
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Layer_1(weights='{'{'{18'sb...
Compiling module xil_defaultlib.Max_Pool_Layer
Compiling module xil_defaultlib.Conv_2_Weight_Buffer
Compiling module xil_defaultlib.Conv_Kernel_2by2
Compiling module xil_defaultlib.Conv_Layer_2(biases='{18'sb01001...
Compiling architecture mult_add_global_average_arch of entity xil_defaultlib.Mult_Add_Global_Average [mult_add_global_average_default]
Compiling module xil_defaultlib.FP_Round(NUM_M=14,NUM_P=48)
Compiling module xil_defaultlib.Global_Average_Layer_default
Compiling module xil_defaultlib.FC_Weight_Buffer
Compiling module xil_defaultlib.Fully_Connected_Layer(biases='{1...
Compiling module xil_defaultlib.One_Hot_Encoder
Compiling module xil_defaultlib.MNIST_Solver_default
Compiling module xil_defaultlib.ip_nn_integ_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ip_nn_integ_tb_behav
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 9787.062 ; gain = 0.000 ; free physical = 2848 ; free virtual = 6992
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ip_nn_integ_tb_behav -key {Behavioral:sim_1:Functional:ip_nn_integ_tb} -tclbatch {ip_nn_integ_tb.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
source ip_nn_integ_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Case 1:
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:        826
blk_mem_gen_v8_4_2 collision detected at time: 450000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
expected:01010201 result:01010201
blk_mem_gen_v8_4_2 collision detected at time: 8300000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Glue logic done processing frame sending to NN
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Neural Net is done processing a frame!
NN output 0100000000
Case 2:
stream sizes: eth:         14 data:        764 ip:         20 udp:          8, axi:        806
blk_mem_gen_v8_4_2 collision detected at time: 184580000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:        826
blk_mem_gen_v8_4_2 collision detected at time: 192750000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
expected:01010201 result:01010201
blk_mem_gen_v8_4_2 collision detected at time: 200600000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Glue logic done processing frame sending to NN
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 9787.062 ; gain = 0.000 ; free physical = 2747 ; free virtual = 6893
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 9787.062 ; gain = 0.000 ; free physical = 2747 ; free virtual = 6893
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 9787.062 ; gain = 0.000 ; free physical = 2747 ; free virtual = 6893
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ip_nn_integ_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ip_nn_integ_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv1_Frame_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_1_Frame_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_2_Weight_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_2_Weight_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/Conv_Kernel_2by2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_2by2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_3by3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Layer_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_Layer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Layer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/FC_Weight_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Weight_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_Round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Fully_Connected_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fully_Connected_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Global_Average_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Global_Average_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MNIST_Solver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Max_Pool_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pool_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/One_Hot_Encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Hot_Encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/buff_ip_to_nn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buff_ip_to_nn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/byte_write_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_write_register_little_endian
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_packet_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/util/rtl/util.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_sync_reset
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_nn_integ_tb
xvhdl --incr --relax -prj ip_nn_integ_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ip_nn_integ_tb_behav xil_defaultlib.ip_nn_integ_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:318]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:207]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:208]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:210]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:211]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:220]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_pkg
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.counter_sync_reset(SIZE=16)
Compiling module xil_defaultlib.byte_write_register_little_endia...
Compiling module xil_defaultlib.byte_write_register_little_endia...
Compiling module xil_defaultlib.byte_write_register_little_endia...
Compiling module xil_defaultlib.ip_packet_rx(USER_DATA_BYTES=784...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.buff_ip_to_nn
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.Conv_1_BRAM
Compiling module xil_defaultlib.Conv_1_Frame_Buffer
Compiling module xil_defaultlib.FP_Round(NUM_P=48)
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_pipelined_nc_arch of entity xil_defaultlib.Mult_Add_Pipelined_NC [mult_add_pipelined_nc_default]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.multadd_dsp [\multadd_dsp(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13_viv [\xbip_multadd_v3_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_13.xbip_multadd_v3_0_13 [\xbip_multadd_v3_0_13(c_xdevicef...]
Compiling architecture mult_add_pipelined_col_arch of entity xil_defaultlib.Mult_Add_Pipelined_COL [mult_add_pipelined_col_default]
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Kernel_3by3(weights='{'{18'...
Compiling module xil_defaultlib.Conv_Layer_1(weights='{'{'{18'sb...
Compiling module xil_defaultlib.Max_Pool_Layer
Compiling module xil_defaultlib.Conv_2_Weight_Buffer
Compiling module xil_defaultlib.Conv_Kernel_2by2
Compiling module xil_defaultlib.Conv_Layer_2(biases='{18'sb01001...
Compiling architecture mult_add_global_average_arch of entity xil_defaultlib.Mult_Add_Global_Average [mult_add_global_average_default]
Compiling module xil_defaultlib.FP_Round(NUM_M=14,NUM_P=48)
Compiling module xil_defaultlib.Global_Average_Layer_default
Compiling module xil_defaultlib.FC_Weight_Buffer
Compiling module xil_defaultlib.Fully_Connected_Layer(biases='{1...
Compiling module xil_defaultlib.One_Hot_Encoder
Compiling module xil_defaultlib.MNIST_Solver_default
Compiling module xil_defaultlib.ip_nn_integ_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ip_nn_integ_tb_behav
run_program: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 9846.090 ; gain = 0.000 ; free physical = 2836 ; free virtual = 6980
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ip_nn_integ_tb_behav -key {Behavioral:sim_1:Functional:ip_nn_integ_tb} -tclbatch {ip_nn_integ_tb.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
source ip_nn_integ_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Case 1:
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:        826
blk_mem_gen_v8_4_2 collision detected at time: 450000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
expected:01010201 result:01010201
blk_mem_gen_v8_4_2 collision detected at time: 8300000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8310000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Glue logic done processing frame sending to NN
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Neural Net is done processing a frame!
NN output 0100000000
Case 2:
stream sizes: eth:         14 data:        764 ip:         20 udp:          8, axi:        806
blk_mem_gen_v8_4_2 collision detected at time: 184580000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:        826
blk_mem_gen_v8_4_2 collision detected at time: 192750000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
expected:01010201 result:01010201
blk_mem_gen_v8_4_2 collision detected at time: 200600000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 200610000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Glue logic done processing frame sending to NN
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 9846.090 ; gain = 0.000 ; free physical = 2777 ; free virtual = 6924
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 9846.090 ; gain = 0.000 ; free physical = 2776 ; free virtual = 6923
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 9846.090 ; gain = 0.000 ; free physical = 2776 ; free virtual = 6923
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ip_nn_integ_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ip_nn_integ_tb_vlog.prj
xvhdl --incr --relax -prj ip_nn_integ_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ip_nn_integ_tb_behav xil_defaultlib.ip_nn_integ_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:318]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:207]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:208]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:210]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:211]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:220]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 9846.090 ; gain = 0.000 ; free physical = 2825 ; free virtual = 6970
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ip_nn_integ_tb_behav -key {Behavioral:sim_1:Functional:ip_nn_integ_tb} -tclbatch {ip_nn_integ_tb.tcl} -view {/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
source ip_nn_integ_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 680000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ip_nn_integ_tb.dut3.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Case 1:
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:        826
blk_mem_gen_v8_4_2 collision detected at time: 450000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
expected:01010201 result:01010201
blk_mem_gen_v8_4_2 collision detected at time: 8300000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 8310000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Glue logic done processing frame sending to NN
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 16280000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 9846.090 ; gain = 0.000 ; free physical = 2790 ; free virtual = 6935
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 9846.090 ; gain = 0.000 ; free physical = 2790 ; free virtual = 6935
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 9846.090 ; gain = 0.000 ; free physical = 2790 ; free virtual = 6935
INFO: [Common 17-344] 'launch_simulation' was cancelled
run all
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 126030000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 134570000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Neural Net is done processing a frame!
NN output 0100000000
Case 2:
stream sizes: eth:         14 data:        764 ip:         20 udp:          8, axi:        806
blk_mem_gen_v8_4_2 collision detected at time: 184580000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:        826
blk_mem_gen_v8_4_2 collision detected at time: 192750000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
expected:01010201 result:01010201
blk_mem_gen_v8_4_2 collision detected at time: 200600000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 200610000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Glue logic done processing frame sending to NN
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 208580000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 318330000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 318330000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 318330000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 318330000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 318330000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 318330000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 327410000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 327410000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 327410000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 327410000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 327410000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 327410000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 327410000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 327410000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 327410000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 327410000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 327410000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 327410000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 327410000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 327410000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 327410000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 327410000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 327410000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 327410000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 327410000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 327410000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
Neural Net is done processing a frame!
NN output 0100000000
Case 3:
stream sizes: eth:         14 data:        783 ip:         20 udp:          8, axi:        825
blk_mem_gen_v8_4_2 collision detected at time: 376820000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:        826
blk_mem_gen_v8_4_2 collision detected at time: 385180000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
expected:01010201 result:01010201
blk_mem_gen_v8_4_2 collision detected at time: 393030000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 393040000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Glue logic done processing frame sending to NN
blk_mem_gen_v8_4_2 collision detected at time: 401010000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 401010000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 401010000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 401010000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 401010000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 401010000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 510760000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 510760000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 510760000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 510760000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 510760000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 510760000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 519840000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 519840000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 519840000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 519840000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 519840000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 519840000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 519840000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 519840000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 519840000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 519840000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 519840000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 519840000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 519840000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 519840000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 519840000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 519840000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 519840000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 519840000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 519840000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 519840000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
Neural Net is done processing a frame!
NN output 0100000000
Case 4:
stream sizes: eth:         14 data:        785 ip:         20 udp:          8, axi:        827
blk_mem_gen_v8_4_2 collision detected at time: 569250000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 WARNING: Address 310 is outside range for A Write
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:        826
blk_mem_gen_v8_4_2 collision detected at time: 577630000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
expected:01010201 result:01010201
blk_mem_gen_v8_4_2 collision detected at time: 585480000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 585490000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Glue logic done processing frame sending to NN
blk_mem_gen_v8_4_2 collision detected at time: 593460000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 593460000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 593460000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 593460000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 593460000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 593460000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 703210000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 703210000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 703210000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 703210000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 703210000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 703210000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 712290000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 712290000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 712290000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 712290000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 712290000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 712290000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 712290000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 712290000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 712290000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 712290000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 712290000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 712290000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 712290000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 712290000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 712290000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 712290000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 712290000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 712290000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 712290000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 712290000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
Neural Net is done processing a frame!
NN output 0100000000
Case 5:
stream sizes: eth:         14 data:        804 ip:         20 udp:          8, axi:        846
blk_mem_gen_v8_4_2 collision detected at time: 761700000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 WARNING: Address 310 is outside range for A Write
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:        826
blk_mem_gen_v8_4_2 collision detected at time: 770270000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
expected:01010201 result:01010201
blk_mem_gen_v8_4_2 collision detected at time: 778120000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 778130000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Glue logic done processing frame sending to NN
blk_mem_gen_v8_4_2 collision detected at time: 786100000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 786100000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 786100000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 786100000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 786100000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 786100000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 895850000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 895850000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 895850000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 895850000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 895850000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 895850000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 904930000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 904930000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 904930000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 904930000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 904930000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 904930000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 904930000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 904930000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 904930000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 904930000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 904930000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 904930000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 904930000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 904930000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 904930000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 904930000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 904930000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 904930000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 904930000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 904930000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
Neural Net is done processing a frame!
NN output 0100000000
Case 6:
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:        826
blk_mem_gen_v8_4_2 collision detected at time: 954340000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:        826
blk_mem_gen_v8_4_2 collision detected at time: 962710000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
expected:01010201 result:01010201
blk_mem_gen_v8_4_2 collision detected at time: 970560000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 970570000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Glue logic done processing frame sending to NN
blk_mem_gen_v8_4_2 collision detected at time: 978540000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 978540000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 978540000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 978540000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 978540000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 978540000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1088290000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1088290000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1088290000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1088290000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1088290000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1088290000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1097370000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1097370000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1097370000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1097370000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1097370000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1097370000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1097370000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1097370000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1097370000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1097370000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1097370000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1097370000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1097370000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1097370000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1097370000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1097370000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1097370000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1097370000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1097370000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1097370000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
Neural Net is done processing a frame!
NN output 0100000000
Case 7:
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:        826
blk_mem_gen_v8_4_2 collision detected at time: 1146780000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:        826
blk_mem_gen_v8_4_2 collision detected at time: 1155150000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
expected:01010201 result:01010201
blk_mem_gen_v8_4_2 collision detected at time: 1163000000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1163010000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Glue logic done processing frame sending to NN
blk_mem_gen_v8_4_2 collision detected at time: 1170980000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1170980000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1170980000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1170980000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1170980000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1170980000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1280730000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1280730000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1280730000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1280730000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1280730000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1280730000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1289810000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1289810000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1289810000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1289810000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1289810000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1289810000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1289810000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1289810000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1289810000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1289810000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1289810000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1289810000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1289810000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1289810000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1289810000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1289810000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1289810000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1289810000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1289810000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1289810000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
Neural Net is done processing a frame!
NN output 0100000000
Case 8:
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:         13
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:        826
blk_mem_gen_v8_4_2 collision detected at time: 1339460000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
expected:01010201 result:01010201
blk_mem_gen_v8_4_2 collision detected at time: 1347310000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1347320000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Glue logic done processing frame sending to NN
blk_mem_gen_v8_4_2 collision detected at time: 1355290000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1355290000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1355290000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1355290000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1355290000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1355290000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1465040000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1465040000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1465040000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1465040000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1465040000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1465040000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1474120000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1474120000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1474120000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1474120000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1474120000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1474120000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1474120000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1474120000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1474120000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1474120000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1474120000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1474120000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1474120000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1474120000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1474120000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1474120000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1474120000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1474120000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1474120000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1474120000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
Neural Net is done processing a frame!
NN output 0100000000
Case 9:
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:         33
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:        826
blk_mem_gen_v8_4_2 collision detected at time: 1523970000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
expected:01010201 result:01010201
blk_mem_gen_v8_4_2 collision detected at time: 1531820000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1531830000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Glue logic done processing frame sending to NN
blk_mem_gen_v8_4_2 collision detected at time: 1539800000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1539800000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1539800000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1539800000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1539800000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1539800000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1649550000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1649550000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1649550000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1649550000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1649550000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1649550000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1658630000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1658630000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1658630000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1658630000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1658630000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1658630000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1658630000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1658630000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1658630000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1658630000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1658630000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1658630000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1658630000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1658630000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1658630000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1658630000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1658630000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1658630000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1658630000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1658630000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
Neural Net is done processing a frame!
NN output 0100000000
Case 10:
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:         41
stream sizes: eth:         14 data:        784 ip:         20 udp:          8, axi:        826
blk_mem_gen_v8_4_2 collision detected at time: 1708560000, Instance: ip_nn_integ_tb.dut2.rx_data_buffer.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
expected:01010201 result:01010201
blk_mem_gen_v8_4_2 collision detected at time: 1716410000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1716420000, Instance: ip_nn_integ_tb.dut3.in_buf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
Glue logic done processing frame sending to NN
blk_mem_gen_v8_4_2 collision detected at time: 1724390000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1724390000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1724390000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1724390000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1724390000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1724390000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].c1_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1834140000, Instance: ip_nn_integ_tb.dut3.obuf_gen[0].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1834140000, Instance: ip_nn_integ_tb.dut3.obuf_gen[1].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1834140000, Instance: ip_nn_integ_tb.dut3.obuf_gen[2].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1834140000, Instance: ip_nn_integ_tb.dut3.obuf_gen[3].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1834140000, Instance: ip_nn_integ_tb.dut3.obuf_gen[4].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1834140000, Instance: ip_nn_integ_tb.dut3.obuf_gen[5].mp_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_2 collision detected at time: 1843220000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[0].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1843220000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[1].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1843220000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[2].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1843220000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[3].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1843220000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[4].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1843220000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[5].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1843220000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[6].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1843220000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[7].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1843220000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[8].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1843220000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[9].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1843220000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[10].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1843220000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[11].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1843220000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[12].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1843220000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[13].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1843220000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[14].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1843220000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[15].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1843220000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[16].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1843220000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[17].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1843220000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[18].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_2 collision detected at time: 1843220000, Instance: ip_nn_integ_tb.dut3.conv_2_obuf_gen[19].c2_obuf.ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst, A write address: 1, B read address: 1
Neural Net is done processing a frame!
NN output 0100000000
$finish called at time : 1892200 ns : File "/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv" Line 126
run: Time (s): cpu = 00:00:25 ; elapsed = 00:02:55 . Memory (MB): peak = 9846.090 ; gain = 0.000 ; free physical = 2778 ; free virtual = 6937
reset_run synth_1
launch_runs synth_1 -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.xci' is already up-to-date
[Sun Mar 28 17:37:56 2021] Launched synth_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:03:03 ; elapsed = 00:00:05 . Memory (MB): peak = 10062.195 ; gain = 0.000 ; free physical = 2641 ; free virtual = 6710
launch_runs impl_1 -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.xci' is already up-to-date
[Sun Mar 28 17:40:36 2021] Launched impl_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clocking_wizard/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_dv' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_er' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10062.195 ; gain = 0.000 ; free physical = 2287 ; free virtual = 6422
Restored from archive | CPU: 2.020000 secs | Memory: 37.292923 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10062.195 ; gain = 0.000 ; free physical = 2287 ; free virtual = 6422
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10062.195 ; gain = 0.000 ; free physical = 2294 ; free virtual = 6428
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 591 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 436 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 137 instances
  RAM64X1S => RAM64X1S (RAMS64E): 11 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 10062.195 ; gain = 0.000 ; free physical = 2376 ; free virtual = 6511
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 10062.195 ; gain = 0.000 ; free physical = 2178 ; free virtual = 6312
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
launch_runs synth_1 -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.xci' is already up-to-date
[Sun Mar 28 17:50:29 2021] Launched synth_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clocking_wizard'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/mii_to_rmii_0/mii_to_rmii_0.dcp' for cell 'mii_to_rmii'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/accelerator_controls.dcp' for cell 'vio'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ip_to_nn_buffer/rx_data_buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.dcp' for cell 'neural_net/C1/conv_channels_gen[0].kernel/M0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.dcp' for cell 'neural_net/C1/conv_channels_gen[0].kernel/M0_1'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.dcp' for cell 'neural_net/FC/fc_neuron_gen[0].mult'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.dcp' for cell 'neural_net/conv_2_obuf_gen[0].c2_obuf/ram'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.dcp' for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
INFO: [Netlist 29-17] Analyzing 1386 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[0].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[1].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[2].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[3].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_dv_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_er_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[3].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[2].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[0].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[1].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clocking_wizard/inst/clkin1_ibufg, from the path connected to top-level port: sys_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clocking_wizard/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_dv' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_er' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Chipscope 16-324] Core: vio UUID: 1be27d51-1a4c-50dc-974f-3e22d2c609b9 
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/accelerator_controls.xdc] for cell 'vio'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/accelerator_controls.xdc] for cell 'vio'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clocking_wizard/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clocking_wizard/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clocking_wizard/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clocking_wizard/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/mii_to_rmii_0/mii_to_rmii_0_board.xdc] for cell 'mii_to_rmii/U0'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/mii_to_rmii_0/mii_to_rmii_0_board.xdc] for cell 'mii_to_rmii/U0'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]
WARNING: [Vivado 12-507] No nets matched 'ip_layer_inst/rx/n_0_5_BUFG'. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc:15]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_2' was not found. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc:15]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
CRITICAL WARNING: [Constraints 18-602] set_input_delay: list contains '6' objects of types '(pin)' other than the types '(input port,internal pin)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:27]
CRITICAL WARNING: [Constraints 18-472] set_input_delay: list does not contain any object of type(s) '(input port,internal pin)' supported by the constraint. The constraint will not be applied. Please check to make sure that this is intended. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:27]
CRITICAL WARNING: [Constraints 18-602] set_input_delay: list contains '6' objects of types '(pin)' other than the types '(input port,internal pin)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:28]
CRITICAL WARNING: [Constraints 18-472] set_input_delay: list does not contain any object of type(s) '(input port,internal pin)' supported by the constraint. The constraint will not be applied. Please check to make sure that this is intended. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:28]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10074.395 ; gain = 0.000 ; free physical = 2514 ; free virtual = 6613
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 161 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 10074.395 ; gain = 0.000 ; free physical = 2524 ; free virtual = 6624
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 u_ila_2 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clocking_wizard/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list clocking_wizard/inst/clk_out2 ]]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
connect_debug_port u_ila_2/clk [get_nets [list trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 ]]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ip_layer_inst/rx/udp_header_data[63]} {ip_layer_inst/rx/udp_header_data[62]} {ip_layer_inst/rx/udp_header_data[61]} {ip_layer_inst/rx/udp_header_data[60]} {ip_layer_inst/rx/udp_header_data[59]} {ip_layer_inst/rx/udp_header_data[58]} {ip_layer_inst/rx/udp_header_data[57]} {ip_layer_inst/rx/udp_header_data[56]} {ip_layer_inst/rx/udp_header_data[55]} {ip_layer_inst/rx/udp_header_data[54]} {ip_layer_inst/rx/udp_header_data[53]} {ip_layer_inst/rx/udp_header_data[52]} {ip_layer_inst/rx/udp_header_data[51]} {ip_layer_inst/rx/udp_header_data[50]} {ip_layer_inst/rx/udp_header_data[49]} {ip_layer_inst/rx/udp_header_data[48]} {ip_layer_inst/rx/udp_header_data[47]} {ip_layer_inst/rx/udp_header_data[46]} {ip_layer_inst/rx/udp_header_data[45]} {ip_layer_inst/rx/udp_header_data[44]} {ip_layer_inst/rx/udp_header_data[43]} {ip_layer_inst/rx/udp_header_data[42]} {ip_layer_inst/rx/udp_header_data[41]} {ip_layer_inst/rx/udp_header_data[40]} {ip_layer_inst/rx/udp_header_data[39]} {ip_layer_inst/rx/udp_header_data[38]} {ip_layer_inst/rx/udp_header_data[37]} {ip_layer_inst/rx/udp_header_data[36]} {ip_layer_inst/rx/udp_header_data[35]} {ip_layer_inst/rx/udp_header_data[34]} {ip_layer_inst/rx/udp_header_data[33]} {ip_layer_inst/rx/udp_header_data[32]} {ip_layer_inst/rx/udp_header_data[31]} {ip_layer_inst/rx/udp_header_data[30]} {ip_layer_inst/rx/udp_header_data[29]} {ip_layer_inst/rx/udp_header_data[28]} {ip_layer_inst/rx/udp_header_data[27]} {ip_layer_inst/rx/udp_header_data[26]} {ip_layer_inst/rx/udp_header_data[25]} {ip_layer_inst/rx/udp_header_data[24]} {ip_layer_inst/rx/udp_header_data[23]} {ip_layer_inst/rx/udp_header_data[22]} {ip_layer_inst/rx/udp_header_data[21]} {ip_layer_inst/rx/udp_header_data[20]} {ip_layer_inst/rx/udp_header_data[19]} {ip_layer_inst/rx/udp_header_data[18]} {ip_layer_inst/rx/udp_header_data[17]} {ip_layer_inst/rx/udp_header_data[16]} {ip_layer_inst/rx/udp_header_data[15]} {ip_layer_inst/rx/udp_header_data[14]} {ip_layer_inst/rx/udp_header_data[13]} {ip_layer_inst/rx/udp_header_data[12]} {ip_layer_inst/rx/udp_header_data[11]} {ip_layer_inst/rx/udp_header_data[10]} {ip_layer_inst/rx/udp_header_data[9]} {ip_layer_inst/rx/udp_header_data[8]} {ip_layer_inst/rx/udp_header_data[7]} {ip_layer_inst/rx/udp_header_data[6]} {ip_layer_inst/rx/udp_header_data[5]} {ip_layer_inst/rx/udp_header_data[4]} {ip_layer_inst/rx/udp_header_data[3]} {ip_layer_inst/rx/udp_header_data[2]} {ip_layer_inst/rx/udp_header_data[1]} {ip_layer_inst/rx/udp_header_data[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ip_layer_inst/rx/state_counter[0]} {ip_layer_inst/rx/state_counter[1]} {ip_layer_inst/rx/state_counter[2]} {ip_layer_inst/rx/state_counter[3]} {ip_layer_inst/rx/state_counter[4]} {ip_layer_inst/rx/state_counter[5]} {ip_layer_inst/rx/state_counter[6]} {ip_layer_inst/rx/state_counter[7]} {ip_layer_inst/rx/state_counter[8]} {ip_layer_inst/rx/state_counter[9]} {ip_layer_inst/rx/state_counter[10]} {ip_layer_inst/rx/state_counter[11]} {ip_layer_inst/rx/state_counter[12]} {ip_layer_inst/rx/state_counter[13]} {ip_layer_inst/rx/state_counter[14]} {ip_layer_inst/rx/state_counter[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 48 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ip_layer_inst/rx/dst_mac_address[47]} {ip_layer_inst/rx/dst_mac_address[46]} {ip_layer_inst/rx/dst_mac_address[45]} {ip_layer_inst/rx/dst_mac_address[44]} {ip_layer_inst/rx/dst_mac_address[43]} {ip_layer_inst/rx/dst_mac_address[42]} {ip_layer_inst/rx/dst_mac_address[41]} {ip_layer_inst/rx/dst_mac_address[40]} {ip_layer_inst/rx/dst_mac_address[39]} {ip_layer_inst/rx/dst_mac_address[38]} {ip_layer_inst/rx/dst_mac_address[37]} {ip_layer_inst/rx/dst_mac_address[36]} {ip_layer_inst/rx/dst_mac_address[35]} {ip_layer_inst/rx/dst_mac_address[34]} {ip_layer_inst/rx/dst_mac_address[33]} {ip_layer_inst/rx/dst_mac_address[32]} {ip_layer_inst/rx/dst_mac_address[31]} {ip_layer_inst/rx/dst_mac_address[30]} {ip_layer_inst/rx/dst_mac_address[29]} {ip_layer_inst/rx/dst_mac_address[28]} {ip_layer_inst/rx/dst_mac_address[27]} {ip_layer_inst/rx/dst_mac_address[26]} {ip_layer_inst/rx/dst_mac_address[25]} {ip_layer_inst/rx/dst_mac_address[24]} {ip_layer_inst/rx/dst_mac_address[23]} {ip_layer_inst/rx/dst_mac_address[22]} {ip_layer_inst/rx/dst_mac_address[21]} {ip_layer_inst/rx/dst_mac_address[20]} {ip_layer_inst/rx/dst_mac_address[19]} {ip_layer_inst/rx/dst_mac_address[18]} {ip_layer_inst/rx/dst_mac_address[17]} {ip_layer_inst/rx/dst_mac_address[16]} {ip_layer_inst/rx/dst_mac_address[15]} {ip_layer_inst/rx/dst_mac_address[14]} {ip_layer_inst/rx/dst_mac_address[13]} {ip_layer_inst/rx/dst_mac_address[12]} {ip_layer_inst/rx/dst_mac_address[11]} {ip_layer_inst/rx/dst_mac_address[10]} {ip_layer_inst/rx/dst_mac_address[9]} {ip_layer_inst/rx/dst_mac_address[8]} {ip_layer_inst/rx/dst_mac_address[7]} {ip_layer_inst/rx/dst_mac_address[6]} {ip_layer_inst/rx/dst_mac_address[5]} {ip_layer_inst/rx/dst_mac_address[4]} {ip_layer_inst/rx/dst_mac_address[3]} {ip_layer_inst/rx/dst_mac_address[2]} {ip_layer_inst/rx/dst_mac_address[1]} {ip_layer_inst/rx/dst_mac_address[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ip_layer_inst/rx/nextstate[0]} {ip_layer_inst/rx/nextstate[1]} {ip_layer_inst/rx/nextstate[2]} {ip_layer_inst/rx/nextstate[3]} {ip_layer_inst/rx/nextstate[4]} {ip_layer_inst/rx/nextstate[5]} {ip_layer_inst/rx/nextstate[6]} {ip_layer_inst/rx/nextstate[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ip_layer_inst/rx/dst_udp_port[15]} {ip_layer_inst/rx/dst_udp_port[14]} {ip_layer_inst/rx/dst_udp_port[13]} {ip_layer_inst/rx/dst_udp_port[12]} {ip_layer_inst/rx/dst_udp_port[11]} {ip_layer_inst/rx/dst_udp_port[10]} {ip_layer_inst/rx/dst_udp_port[9]} {ip_layer_inst/rx/dst_udp_port[8]} {ip_layer_inst/rx/dst_udp_port[7]} {ip_layer_inst/rx/dst_udp_port[6]} {ip_layer_inst/rx/dst_udp_port[5]} {ip_layer_inst/rx/dst_udp_port[4]} {ip_layer_inst/rx/dst_udp_port[3]} {ip_layer_inst/rx/dst_udp_port[2]} {ip_layer_inst/rx/dst_udp_port[1]} {ip_layer_inst/rx/dst_udp_port[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ip_layer_inst/rx/ip_header_data[159]} {ip_layer_inst/rx/ip_header_data[158]} {ip_layer_inst/rx/ip_header_data[157]} {ip_layer_inst/rx/ip_header_data[156]} {ip_layer_inst/rx/ip_header_data[155]} {ip_layer_inst/rx/ip_header_data[154]} {ip_layer_inst/rx/ip_header_data[153]} {ip_layer_inst/rx/ip_header_data[152]} {ip_layer_inst/rx/ip_header_data[151]} {ip_layer_inst/rx/ip_header_data[150]} {ip_layer_inst/rx/ip_header_data[149]} {ip_layer_inst/rx/ip_header_data[148]} {ip_layer_inst/rx/ip_header_data[147]} {ip_layer_inst/rx/ip_header_data[146]} {ip_layer_inst/rx/ip_header_data[145]} {ip_layer_inst/rx/ip_header_data[144]} {ip_layer_inst/rx/ip_header_data[143]} {ip_layer_inst/rx/ip_header_data[142]} {ip_layer_inst/rx/ip_header_data[141]} {ip_layer_inst/rx/ip_header_data[140]} {ip_layer_inst/rx/ip_header_data[139]} {ip_layer_inst/rx/ip_header_data[138]} {ip_layer_inst/rx/ip_header_data[137]} {ip_layer_inst/rx/ip_header_data[136]} {ip_layer_inst/rx/ip_header_data[135]} {ip_layer_inst/rx/ip_header_data[134]} {ip_layer_inst/rx/ip_header_data[133]} {ip_layer_inst/rx/ip_header_data[132]} {ip_layer_inst/rx/ip_header_data[131]} {ip_layer_inst/rx/ip_header_data[130]} {ip_layer_inst/rx/ip_header_data[129]} {ip_layer_inst/rx/ip_header_data[128]} {ip_layer_inst/rx/ip_header_data[95]} {ip_layer_inst/rx/ip_header_data[94]} {ip_layer_inst/rx/ip_header_data[93]} {ip_layer_inst/rx/ip_header_data[92]} {ip_layer_inst/rx/ip_header_data[91]} {ip_layer_inst/rx/ip_header_data[90]} {ip_layer_inst/rx/ip_header_data[89]} {ip_layer_inst/rx/ip_header_data[88]} {ip_layer_inst/rx/ip_header_data[87]} {ip_layer_inst/rx/ip_header_data[86]} {ip_layer_inst/rx/ip_header_data[85]} {ip_layer_inst/rx/ip_header_data[84]} {ip_layer_inst/rx/ip_header_data[83]} {ip_layer_inst/rx/ip_header_data[82]} {ip_layer_inst/rx/ip_header_data[81]} {ip_layer_inst/rx/ip_header_data[80]} {ip_layer_inst/rx/ip_header_data[79]} {ip_layer_inst/rx/ip_header_data[78]} {ip_layer_inst/rx/ip_header_data[77]} {ip_layer_inst/rx/ip_header_data[76]} {ip_layer_inst/rx/ip_header_data[75]} {ip_layer_inst/rx/ip_header_data[74]} {ip_layer_inst/rx/ip_header_data[73]} {ip_layer_inst/rx/ip_header_data[72]} {ip_layer_inst/rx/ip_header_data[71]} {ip_layer_inst/rx/ip_header_data[70]} {ip_layer_inst/rx/ip_header_data[69]} {ip_layer_inst/rx/ip_header_data[68]} {ip_layer_inst/rx/ip_header_data[67]} {ip_layer_inst/rx/ip_header_data[66]} {ip_layer_inst/rx/ip_header_data[65]} {ip_layer_inst/rx/ip_header_data[64]} {ip_layer_inst/rx/ip_header_data[63]} {ip_layer_inst/rx/ip_header_data[62]} {ip_layer_inst/rx/ip_header_data[61]} {ip_layer_inst/rx/ip_header_data[60]} {ip_layer_inst/rx/ip_header_data[59]} {ip_layer_inst/rx/ip_header_data[58]} {ip_layer_inst/rx/ip_header_data[57]} {ip_layer_inst/rx/ip_header_data[56]} {ip_layer_inst/rx/ip_header_data[55]} {ip_layer_inst/rx/ip_header_data[54]} {ip_layer_inst/rx/ip_header_data[53]} {ip_layer_inst/rx/ip_header_data[52]} {ip_layer_inst/rx/ip_header_data[51]} {ip_layer_inst/rx/ip_header_data[50]} {ip_layer_inst/rx/ip_header_data[49]} {ip_layer_inst/rx/ip_header_data[48]} {ip_layer_inst/rx/ip_header_data[47]} {ip_layer_inst/rx/ip_header_data[46]} {ip_layer_inst/rx/ip_header_data[45]} {ip_layer_inst/rx/ip_header_data[44]} {ip_layer_inst/rx/ip_header_data[43]} {ip_layer_inst/rx/ip_header_data[42]} {ip_layer_inst/rx/ip_header_data[41]} {ip_layer_inst/rx/ip_header_data[40]} {ip_layer_inst/rx/ip_header_data[39]} {ip_layer_inst/rx/ip_header_data[38]} {ip_layer_inst/rx/ip_header_data[37]} {ip_layer_inst/rx/ip_header_data[36]} {ip_layer_inst/rx/ip_header_data[35]} {ip_layer_inst/rx/ip_header_data[34]} {ip_layer_inst/rx/ip_header_data[33]} {ip_layer_inst/rx/ip_header_data[32]} {ip_layer_inst/rx/ip_header_data[31]} {ip_layer_inst/rx/ip_header_data[30]} {ip_layer_inst/rx/ip_header_data[29]} {ip_layer_inst/rx/ip_header_data[28]} {ip_layer_inst/rx/ip_header_data[27]} {ip_layer_inst/rx/ip_header_data[26]} {ip_layer_inst/rx/ip_header_data[25]} {ip_layer_inst/rx/ip_header_data[24]} {ip_layer_inst/rx/ip_header_data[23]} {ip_layer_inst/rx/ip_header_data[22]} {ip_layer_inst/rx/ip_header_data[21]} {ip_layer_inst/rx/ip_header_data[20]} {ip_layer_inst/rx/ip_header_data[19]} {ip_layer_inst/rx/ip_header_data[18]} {ip_layer_inst/rx/ip_header_data[17]} {ip_layer_inst/rx/ip_header_data[16]} {ip_layer_inst/rx/ip_header_data[15]} {ip_layer_inst/rx/ip_header_data[14]} {ip_layer_inst/rx/ip_header_data[13]} {ip_layer_inst/rx/ip_header_data[12]} {ip_layer_inst/rx/ip_header_data[11]} {ip_layer_inst/rx/ip_header_data[10]} {ip_layer_inst/rx/ip_header_data[9]} {ip_layer_inst/rx/ip_header_data[8]} {ip_layer_inst/rx/ip_header_data[7]} {ip_layer_inst/rx/ip_header_data[6]} {ip_layer_inst/rx/ip_header_data[5]} {ip_layer_inst/rx/ip_header_data[4]} {ip_layer_inst/rx/ip_header_data[3]} {ip_layer_inst/rx/ip_header_data[2]} {ip_layer_inst/rx/ip_header_data[1]} {ip_layer_inst/rx/ip_header_data[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ip_layer_inst/rx/eth_header_data[111]} {ip_layer_inst/rx/eth_header_data[110]} {ip_layer_inst/rx/eth_header_data[109]} {ip_layer_inst/rx/eth_header_data[108]} {ip_layer_inst/rx/eth_header_data[107]} {ip_layer_inst/rx/eth_header_data[106]} {ip_layer_inst/rx/eth_header_data[105]} {ip_layer_inst/rx/eth_header_data[104]} {ip_layer_inst/rx/eth_header_data[103]} {ip_layer_inst/rx/eth_header_data[102]} {ip_layer_inst/rx/eth_header_data[101]} {ip_layer_inst/rx/eth_header_data[100]} {ip_layer_inst/rx/eth_header_data[99]} {ip_layer_inst/rx/eth_header_data[98]} {ip_layer_inst/rx/eth_header_data[97]} {ip_layer_inst/rx/eth_header_data[96]} {ip_layer_inst/rx/eth_header_data[47]} {ip_layer_inst/rx/eth_header_data[46]} {ip_layer_inst/rx/eth_header_data[45]} {ip_layer_inst/rx/eth_header_data[44]} {ip_layer_inst/rx/eth_header_data[43]} {ip_layer_inst/rx/eth_header_data[42]} {ip_layer_inst/rx/eth_header_data[41]} {ip_layer_inst/rx/eth_header_data[40]} {ip_layer_inst/rx/eth_header_data[39]} {ip_layer_inst/rx/eth_header_data[38]} {ip_layer_inst/rx/eth_header_data[37]} {ip_layer_inst/rx/eth_header_data[36]} {ip_layer_inst/rx/eth_header_data[35]} {ip_layer_inst/rx/eth_header_data[34]} {ip_layer_inst/rx/eth_header_data[33]} {ip_layer_inst/rx/eth_header_data[32]} {ip_layer_inst/rx/eth_header_data[31]} {ip_layer_inst/rx/eth_header_data[30]} {ip_layer_inst/rx/eth_header_data[29]} {ip_layer_inst/rx/eth_header_data[28]} {ip_layer_inst/rx/eth_header_data[27]} {ip_layer_inst/rx/eth_header_data[26]} {ip_layer_inst/rx/eth_header_data[25]} {ip_layer_inst/rx/eth_header_data[24]} {ip_layer_inst/rx/eth_header_data[23]} {ip_layer_inst/rx/eth_header_data[22]} {ip_layer_inst/rx/eth_header_data[21]} {ip_layer_inst/rx/eth_header_data[20]} {ip_layer_inst/rx/eth_header_data[19]} {ip_layer_inst/rx/eth_header_data[18]} {ip_layer_inst/rx/eth_header_data[17]} {ip_layer_inst/rx/eth_header_data[16]} {ip_layer_inst/rx/eth_header_data[15]} {ip_layer_inst/rx/eth_header_data[14]} {ip_layer_inst/rx/eth_header_data[13]} {ip_layer_inst/rx/eth_header_data[12]} {ip_layer_inst/rx/eth_header_data[11]} {ip_layer_inst/rx/eth_header_data[10]} {ip_layer_inst/rx/eth_header_data[9]} {ip_layer_inst/rx/eth_header_data[8]} {ip_layer_inst/rx/eth_header_data[7]} {ip_layer_inst/rx/eth_header_data[6]} {ip_layer_inst/rx/eth_header_data[5]} {ip_layer_inst/rx/eth_header_data[4]} {ip_layer_inst/rx/eth_header_data[3]} {ip_layer_inst/rx/eth_header_data[2]} {ip_layer_inst/rx/eth_header_data[1]} {ip_layer_inst/rx/eth_header_data[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ip_to_nn_buffer/state[0]} {ip_to_nn_buffer/state[1]} {ip_to_nn_buffer/state[2]} {ip_to_nn_buffer/state[3]} {ip_to_nn_buffer/state[4]} {ip_to_nn_buffer/state[5]} {ip_to_nn_buffer/state[6]} {ip_to_nn_buffer/state[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {ip_to_nn_buffer/nextstate[0]} {ip_to_nn_buffer/nextstate[1]} {ip_to_nn_buffer/nextstate[2]} {ip_to_nn_buffer/nextstate[3]} {ip_to_nn_buffer/nextstate[4]} {ip_to_nn_buffer/nextstate[5]} {ip_to_nn_buffer/nextstate[6]} {ip_to_nn_buffer/nextstate[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ip_layer_inst/rx/state[0]} {ip_layer_inst/rx/state[1]} {ip_layer_inst/rx/state[2]} {ip_layer_inst/rx/state[3]} {ip_layer_inst/rx/state[4]} {ip_layer_inst/rx/state[5]} {ip_layer_inst/rx/state[6]} {ip_layer_inst/rx/state[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {ip_layer_inst/rx/dst_ip_address[31]} {ip_layer_inst/rx/dst_ip_address[30]} {ip_layer_inst/rx/dst_ip_address[29]} {ip_layer_inst/rx/dst_ip_address[28]} {ip_layer_inst/rx/dst_ip_address[27]} {ip_layer_inst/rx/dst_ip_address[26]} {ip_layer_inst/rx/dst_ip_address[25]} {ip_layer_inst/rx/dst_ip_address[24]} {ip_layer_inst/rx/dst_ip_address[23]} {ip_layer_inst/rx/dst_ip_address[22]} {ip_layer_inst/rx/dst_ip_address[21]} {ip_layer_inst/rx/dst_ip_address[20]} {ip_layer_inst/rx/dst_ip_address[19]} {ip_layer_inst/rx/dst_ip_address[18]} {ip_layer_inst/rx/dst_ip_address[17]} {ip_layer_inst/rx/dst_ip_address[16]} {ip_layer_inst/rx/dst_ip_address[15]} {ip_layer_inst/rx/dst_ip_address[14]} {ip_layer_inst/rx/dst_ip_address[13]} {ip_layer_inst/rx/dst_ip_address[12]} {ip_layer_inst/rx/dst_ip_address[11]} {ip_layer_inst/rx/dst_ip_address[10]} {ip_layer_inst/rx/dst_ip_address[9]} {ip_layer_inst/rx/dst_ip_address[8]} {ip_layer_inst/rx/dst_ip_address[7]} {ip_layer_inst/rx/dst_ip_address[6]} {ip_layer_inst/rx/dst_ip_address[5]} {ip_layer_inst/rx/dst_ip_address[4]} {ip_layer_inst/rx/dst_ip_address[3]} {ip_layer_inst/rx/dst_ip_address[2]} {ip_layer_inst/rx/dst_ip_address[1]} {ip_layer_inst/rx/dst_ip_address[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {ip_layer_inst/tx/nextstate[0]} {ip_layer_inst/tx/nextstate[1]} {ip_layer_inst/tx/nextstate[2]} {ip_layer_inst/tx/nextstate[3]} {ip_layer_inst/tx/nextstate[4]} {ip_layer_inst/tx/nextstate[5]} {ip_layer_inst/tx/nextstate[6]} {ip_layer_inst/tx/nextstate[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {ip_layer_inst/tx/state[0]} {ip_layer_inst/tx/state[1]} {ip_layer_inst/tx/state[2]} {ip_layer_inst/tx/state[3]} {ip_layer_inst/tx/state[4]} {ip_layer_inst/tx/state[5]} {ip_layer_inst/tx/state[6]} {ip_layer_inst/tx/state[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {udp_port_from_rx[15]} {udp_port_from_rx[14]} {udp_port_from_rx[13]} {udp_port_from_rx[12]} {udp_port_from_rx[11]} {udp_port_from_rx[10]} {udp_port_from_rx[9]} {udp_port_from_rx[8]} {udp_port_from_rx[7]} {udp_port_from_rx[6]} {udp_port_from_rx[5]} {udp_port_from_rx[4]} {udp_port_from_rx[3]} {udp_port_from_rx[2]} {udp_port_from_rx[1]} {udp_port_from_rx[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {tx_axis_fifo_tdata[0]} {tx_axis_fifo_tdata[1]} {tx_axis_fifo_tdata[2]} {tx_axis_fifo_tdata[3]} {tx_axis_fifo_tdata[4]} {tx_axis_fifo_tdata[5]} {tx_axis_fifo_tdata[6]} {tx_axis_fifo_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {rx_axis_fifo_tdata[0]} {rx_axis_fifo_tdata[1]} {rx_axis_fifo_tdata[2]} {rx_axis_fifo_tdata[3]} {rx_axis_fifo_tdata[4]} {rx_axis_fifo_tdata[5]} {rx_axis_fifo_tdata[6]} {rx_axis_fifo_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {recipient_message_to_tx[9]} {recipient_message_to_tx[8]} {recipient_message_to_tx[7]} {recipient_message_to_tx[6]} {recipient_message_to_tx[5]} {recipient_message_to_tx[4]} {recipient_message_to_tx[3]} {recipient_message_to_tx[2]} {recipient_message_to_tx[1]} {recipient_message_to_tx[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 48 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {mac_address_from_rx[47]} {mac_address_from_rx[46]} {mac_address_from_rx[45]} {mac_address_from_rx[44]} {mac_address_from_rx[43]} {mac_address_from_rx[42]} {mac_address_from_rx[41]} {mac_address_from_rx[40]} {mac_address_from_rx[39]} {mac_address_from_rx[38]} {mac_address_from_rx[37]} {mac_address_from_rx[36]} {mac_address_from_rx[35]} {mac_address_from_rx[34]} {mac_address_from_rx[33]} {mac_address_from_rx[32]} {mac_address_from_rx[31]} {mac_address_from_rx[30]} {mac_address_from_rx[29]} {mac_address_from_rx[28]} {mac_address_from_rx[27]} {mac_address_from_rx[26]} {mac_address_from_rx[25]} {mac_address_from_rx[24]} {mac_address_from_rx[23]} {mac_address_from_rx[22]} {mac_address_from_rx[21]} {mac_address_from_rx[20]} {mac_address_from_rx[19]} {mac_address_from_rx[18]} {mac_address_from_rx[17]} {mac_address_from_rx[16]} {mac_address_from_rx[15]} {mac_address_from_rx[14]} {mac_address_from_rx[13]} {mac_address_from_rx[12]} {mac_address_from_rx[11]} {mac_address_from_rx[10]} {mac_address_from_rx[9]} {mac_address_from_rx[8]} {mac_address_from_rx[7]} {mac_address_from_rx[6]} {mac_address_from_rx[5]} {mac_address_from_rx[4]} {mac_address_from_rx[3]} {mac_address_from_rx[2]} {mac_address_from_rx[1]} {mac_address_from_rx[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {ip_address_from_rx[31]} {ip_address_from_rx[30]} {ip_address_from_rx[29]} {ip_address_from_rx[28]} {ip_address_from_rx[27]} {ip_address_from_rx[26]} {ip_address_from_rx[25]} {ip_address_from_rx[24]} {ip_address_from_rx[23]} {ip_address_from_rx[22]} {ip_address_from_rx[21]} {ip_address_from_rx[20]} {ip_address_from_rx[19]} {ip_address_from_rx[18]} {ip_address_from_rx[17]} {ip_address_from_rx[16]} {ip_address_from_rx[15]} {ip_address_from_rx[14]} {ip_address_from_rx[13]} {ip_address_from_rx[12]} {ip_address_from_rx[11]} {ip_address_from_rx[10]} {ip_address_from_rx[9]} {ip_address_from_rx[8]} {ip_address_from_rx[7]} {ip_address_from_rx[6]} {ip_address_from_rx[5]} {ip_address_from_rx[4]} {ip_address_from_rx[3]} {ip_address_from_rx[2]} {ip_address_from_rx[1]} {ip_address_from_rx[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list ip_layer_inst/rx/data_frame_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list ip_layer_inst/rx/eth_header_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list frame_ready_from_rx ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list ip_layer_inst/rx/ip_header_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list ready_for_send_to_tx ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list rx_axis_fifo_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list rx_axis_fifo_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list start_ip_txn_to_tx ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list ip_layer_inst/rx/state_counter_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list ip_layer_inst/rx/state_counter_reset ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list tx_axis_fifo_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list tx_axis_fifo_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list tx_axis_fifo_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list ip_layer_inst/rx/udp_header_enable ]]
set_property port_width 2 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {phy2rmii_rxd_IBUF[0]} {phy2rmii_rxd_IBUF[1]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {mii_rxd[0]} {mii_rxd[1]} {mii_rxd[2]} {mii_rxd[3]} ]]
set_property port_width 4 [get_debug_ports u_ila_2/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list {mii_txd[0]} {mii_txd[1]} {mii_txd[2]} {mii_txd[3]} ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list mii_tx_en ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
connect_debug_port u_ila_2/probe2 [get_nets [list mii_tx_er ]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10074.395 ; gain = 0.000 ; free physical = 2471 ; free virtual = 6571
close_design
launch_runs impl_1 -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.xci' is already up-to-date
[Sun Mar 28 17:54:23 2021] Launched impl_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.xci' is already up-to-date
[Sun Mar 28 18:05:39 2021] Launched synth_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.xci' is already up-to-date
[Sun Mar 28 18:07:29 2021] Launched impl_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clocking_wizard/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_dv' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_er' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10105.410 ; gain = 0.000 ; free physical = 2611 ; free virtual = 6414
Restored from archive | CPU: 2.110000 secs | Memory: 36.776558 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10105.410 ; gain = 0.000 ; free physical = 2611 ; free virtual = 6414
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10105.410 ; gain = 0.000 ; free physical = 2616 ; free virtual = 6419
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 603 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 448 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 137 instances
  RAM64X1S => RAM64X1S (RAMS64E): 11 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 10118.418 ; gain = 13.008 ; free physical = 2398 ; free virtual = 6201
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property strategy Flow_PerfOptimized_high [get_runs synth_1]
set_property strategy Performance_ExtraTimingOpt [get_runs impl_1]
reset_run synth_1
launch_runs impl_1 -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.xci' is already up-to-date
[Sun Mar 28 18:19:32 2021] Launched synth_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
[Sun Mar 28 18:19:32 2021] Launched impl_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.xci' is already up-to-date
[Sun Mar 28 18:30:14 2021] Launched impl_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2221 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clocking_wizard/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_dv' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_er' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10209.199 ; gain = 0.000 ; free physical = 2234 ; free virtual = 6065
Restored from archive | CPU: 2.450000 secs | Memory: 39.936256 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10209.199 ; gain = 0.000 ; free physical = 2234 ; free virtual = 6065
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10209.199 ; gain = 0.000 ; free physical = 2237 ; free virtual = 6068
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 603 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 448 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 137 instances
  RAM64X1S => RAM64X1S (RAMS64E): 11 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 10209.199 ; gain = 0.000 ; free physical = 2288 ; free virtual = 6119
open_report: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 10209.199 ; gain = 0.000 ; free physical = 2078 ; free virtual = 5908
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
file copy -force /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/tri_mode_ethernet_mac_0_example_design_ddr.bit /home/quinn/ecf-share/accelerator/1/accelerator_01_01_01_02.bit
reset_run synth_1
launch_runs synth_1 -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.xci' is already up-to-date
[Sun Mar 28 18:47:09 2021] Launched synth_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clocking_wizard'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/mii_to_rmii_0/mii_to_rmii_0.dcp' for cell 'mii_to_rmii'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/accelerator_controls.dcp' for cell 'vio'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ip_to_nn_buffer/rx_data_buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.dcp' for cell 'neural_net/C1/conv_channels_gen[0].kernel/M0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.dcp' for cell 'neural_net/C1/conv_channels_gen[0].kernel/M0_1'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.dcp' for cell 'neural_net/FC/fc_neuron_gen[0].mult'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.dcp' for cell 'neural_net/conv_2_obuf_gen[0].c2_obuf/ram'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.dcp' for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
INFO: [Netlist 29-17] Analyzing 1393 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[0].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[1].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[2].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[3].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_dv_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_er_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[3].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[2].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[0].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[1].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clocking_wizard/inst/clkin1_ibufg, from the path connected to top-level port: sys_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clocking_wizard/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_dv' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_er' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Chipscope 16-324] Core: vio UUID: 1be27d51-1a4c-50dc-974f-3e22d2c609b9 
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/accelerator_controls.xdc] for cell 'vio'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/accelerator_controls.xdc] for cell 'vio'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clocking_wizard/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clocking_wizard/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clocking_wizard/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clocking_wizard/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/mii_to_rmii_0/mii_to_rmii_0_board.xdc] for cell 'mii_to_rmii/U0'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/mii_to_rmii_0/mii_to_rmii_0_board.xdc] for cell 'mii_to_rmii/U0'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]
WARNING: [Vivado 12-507] No nets matched 'ip_layer_inst/rx/n_0_5_BUFG'. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc:15]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_2' was not found. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc:15]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
CRITICAL WARNING: [Constraints 18-602] set_input_delay: list contains '6' objects of types '(pin)' other than the types '(input port,internal pin)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:27]
CRITICAL WARNING: [Constraints 18-472] set_input_delay: list does not contain any object of type(s) '(input port,internal pin)' supported by the constraint. The constraint will not be applied. Please check to make sure that this is intended. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:27]
CRITICAL WARNING: [Constraints 18-602] set_input_delay: list contains '6' objects of types '(pin)' other than the types '(input port,internal pin)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:28]
CRITICAL WARNING: [Constraints 18-472] set_input_delay: list does not contain any object of type(s) '(input port,internal pin)' supported by the constraint. The constraint will not be applied. Please check to make sure that this is intended. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:28]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10209.199 ; gain = 0.000 ; free physical = 2470 ; free virtual = 6227
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 161 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 10234.746 ; gain = 25.547 ; free physical = 2378 ; free virtual = 6135
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 u_ila_2 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clocking_wizard/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list clocking_wizard/inst/clk_out2 ]]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
connect_debug_port u_ila_2/clk [get_nets [list trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ip_address_from_rx[31]} {ip_address_from_rx[30]} {ip_address_from_rx[29]} {ip_address_from_rx[28]} {ip_address_from_rx[27]} {ip_address_from_rx[26]} {ip_address_from_rx[25]} {ip_address_from_rx[24]} {ip_address_from_rx[23]} {ip_address_from_rx[22]} {ip_address_from_rx[21]} {ip_address_from_rx[20]} {ip_address_from_rx[19]} {ip_address_from_rx[18]} {ip_address_from_rx[17]} {ip_address_from_rx[16]} {ip_address_from_rx[15]} {ip_address_from_rx[14]} {ip_address_from_rx[13]} {ip_address_from_rx[12]} {ip_address_from_rx[11]} {ip_address_from_rx[10]} {ip_address_from_rx[9]} {ip_address_from_rx[8]} {ip_address_from_rx[7]} {ip_address_from_rx[6]} {ip_address_from_rx[5]} {ip_address_from_rx[4]} {ip_address_from_rx[3]} {ip_address_from_rx[2]} {ip_address_from_rx[1]} {ip_address_from_rx[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {recipient_message_to_tx[9]} {recipient_message_to_tx[8]} {recipient_message_to_tx[7]} {recipient_message_to_tx[6]} {recipient_message_to_tx[5]} {recipient_message_to_tx[4]} {recipient_message_to_tx[3]} {recipient_message_to_tx[2]} {recipient_message_to_tx[1]} {recipient_message_to_tx[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {rx_axis_fifo_tdata[0]} {rx_axis_fifo_tdata[1]} {rx_axis_fifo_tdata[2]} {rx_axis_fifo_tdata[3]} {rx_axis_fifo_tdata[4]} {rx_axis_fifo_tdata[5]} {rx_axis_fifo_tdata[6]} {rx_axis_fifo_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 48 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {mac_address_from_rx[47]} {mac_address_from_rx[46]} {mac_address_from_rx[45]} {mac_address_from_rx[44]} {mac_address_from_rx[43]} {mac_address_from_rx[42]} {mac_address_from_rx[41]} {mac_address_from_rx[40]} {mac_address_from_rx[39]} {mac_address_from_rx[38]} {mac_address_from_rx[37]} {mac_address_from_rx[36]} {mac_address_from_rx[35]} {mac_address_from_rx[34]} {mac_address_from_rx[33]} {mac_address_from_rx[32]} {mac_address_from_rx[31]} {mac_address_from_rx[30]} {mac_address_from_rx[29]} {mac_address_from_rx[28]} {mac_address_from_rx[27]} {mac_address_from_rx[26]} {mac_address_from_rx[25]} {mac_address_from_rx[24]} {mac_address_from_rx[23]} {mac_address_from_rx[22]} {mac_address_from_rx[21]} {mac_address_from_rx[20]} {mac_address_from_rx[19]} {mac_address_from_rx[18]} {mac_address_from_rx[17]} {mac_address_from_rx[16]} {mac_address_from_rx[15]} {mac_address_from_rx[14]} {mac_address_from_rx[13]} {mac_address_from_rx[12]} {mac_address_from_rx[11]} {mac_address_from_rx[10]} {mac_address_from_rx[9]} {mac_address_from_rx[8]} {mac_address_from_rx[7]} {mac_address_from_rx[6]} {mac_address_from_rx[5]} {mac_address_from_rx[4]} {mac_address_from_rx[3]} {mac_address_from_rx[2]} {mac_address_from_rx[1]} {mac_address_from_rx[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ip_layer_inst/rx/ip_header_data[159]} {ip_layer_inst/rx/ip_header_data[158]} {ip_layer_inst/rx/ip_header_data[157]} {ip_layer_inst/rx/ip_header_data[156]} {ip_layer_inst/rx/ip_header_data[155]} {ip_layer_inst/rx/ip_header_data[154]} {ip_layer_inst/rx/ip_header_data[153]} {ip_layer_inst/rx/ip_header_data[152]} {ip_layer_inst/rx/ip_header_data[151]} {ip_layer_inst/rx/ip_header_data[150]} {ip_layer_inst/rx/ip_header_data[149]} {ip_layer_inst/rx/ip_header_data[148]} {ip_layer_inst/rx/ip_header_data[147]} {ip_layer_inst/rx/ip_header_data[146]} {ip_layer_inst/rx/ip_header_data[145]} {ip_layer_inst/rx/ip_header_data[144]} {ip_layer_inst/rx/ip_header_data[143]} {ip_layer_inst/rx/ip_header_data[142]} {ip_layer_inst/rx/ip_header_data[141]} {ip_layer_inst/rx/ip_header_data[140]} {ip_layer_inst/rx/ip_header_data[139]} {ip_layer_inst/rx/ip_header_data[138]} {ip_layer_inst/rx/ip_header_data[137]} {ip_layer_inst/rx/ip_header_data[136]} {ip_layer_inst/rx/ip_header_data[135]} {ip_layer_inst/rx/ip_header_data[134]} {ip_layer_inst/rx/ip_header_data[133]} {ip_layer_inst/rx/ip_header_data[132]} {ip_layer_inst/rx/ip_header_data[131]} {ip_layer_inst/rx/ip_header_data[130]} {ip_layer_inst/rx/ip_header_data[129]} {ip_layer_inst/rx/ip_header_data[128]} {ip_layer_inst/rx/ip_header_data[95]} {ip_layer_inst/rx/ip_header_data[94]} {ip_layer_inst/rx/ip_header_data[93]} {ip_layer_inst/rx/ip_header_data[92]} {ip_layer_inst/rx/ip_header_data[91]} {ip_layer_inst/rx/ip_header_data[90]} {ip_layer_inst/rx/ip_header_data[89]} {ip_layer_inst/rx/ip_header_data[88]} {ip_layer_inst/rx/ip_header_data[87]} {ip_layer_inst/rx/ip_header_data[86]} {ip_layer_inst/rx/ip_header_data[85]} {ip_layer_inst/rx/ip_header_data[84]} {ip_layer_inst/rx/ip_header_data[83]} {ip_layer_inst/rx/ip_header_data[82]} {ip_layer_inst/rx/ip_header_data[81]} {ip_layer_inst/rx/ip_header_data[80]} {ip_layer_inst/rx/ip_header_data[79]} {ip_layer_inst/rx/ip_header_data[78]} {ip_layer_inst/rx/ip_header_data[77]} {ip_layer_inst/rx/ip_header_data[76]} {ip_layer_inst/rx/ip_header_data[75]} {ip_layer_inst/rx/ip_header_data[74]} {ip_layer_inst/rx/ip_header_data[73]} {ip_layer_inst/rx/ip_header_data[72]} {ip_layer_inst/rx/ip_header_data[71]} {ip_layer_inst/rx/ip_header_data[70]} {ip_layer_inst/rx/ip_header_data[69]} {ip_layer_inst/rx/ip_header_data[68]} {ip_layer_inst/rx/ip_header_data[67]} {ip_layer_inst/rx/ip_header_data[66]} {ip_layer_inst/rx/ip_header_data[65]} {ip_layer_inst/rx/ip_header_data[64]} {ip_layer_inst/rx/ip_header_data[63]} {ip_layer_inst/rx/ip_header_data[62]} {ip_layer_inst/rx/ip_header_data[61]} {ip_layer_inst/rx/ip_header_data[60]} {ip_layer_inst/rx/ip_header_data[59]} {ip_layer_inst/rx/ip_header_data[58]} {ip_layer_inst/rx/ip_header_data[57]} {ip_layer_inst/rx/ip_header_data[56]} {ip_layer_inst/rx/ip_header_data[55]} {ip_layer_inst/rx/ip_header_data[54]} {ip_layer_inst/rx/ip_header_data[53]} {ip_layer_inst/rx/ip_header_data[52]} {ip_layer_inst/rx/ip_header_data[51]} {ip_layer_inst/rx/ip_header_data[50]} {ip_layer_inst/rx/ip_header_data[49]} {ip_layer_inst/rx/ip_header_data[48]} {ip_layer_inst/rx/ip_header_data[47]} {ip_layer_inst/rx/ip_header_data[46]} {ip_layer_inst/rx/ip_header_data[45]} {ip_layer_inst/rx/ip_header_data[44]} {ip_layer_inst/rx/ip_header_data[43]} {ip_layer_inst/rx/ip_header_data[42]} {ip_layer_inst/rx/ip_header_data[41]} {ip_layer_inst/rx/ip_header_data[40]} {ip_layer_inst/rx/ip_header_data[39]} {ip_layer_inst/rx/ip_header_data[38]} {ip_layer_inst/rx/ip_header_data[37]} {ip_layer_inst/rx/ip_header_data[36]} {ip_layer_inst/rx/ip_header_data[35]} {ip_layer_inst/rx/ip_header_data[34]} {ip_layer_inst/rx/ip_header_data[33]} {ip_layer_inst/rx/ip_header_data[32]} {ip_layer_inst/rx/ip_header_data[31]} {ip_layer_inst/rx/ip_header_data[30]} {ip_layer_inst/rx/ip_header_data[29]} {ip_layer_inst/rx/ip_header_data[28]} {ip_layer_inst/rx/ip_header_data[27]} {ip_layer_inst/rx/ip_header_data[26]} {ip_layer_inst/rx/ip_header_data[25]} {ip_layer_inst/rx/ip_header_data[24]} {ip_layer_inst/rx/ip_header_data[23]} {ip_layer_inst/rx/ip_header_data[22]} {ip_layer_inst/rx/ip_header_data[21]} {ip_layer_inst/rx/ip_header_data[20]} {ip_layer_inst/rx/ip_header_data[19]} {ip_layer_inst/rx/ip_header_data[18]} {ip_layer_inst/rx/ip_header_data[17]} {ip_layer_inst/rx/ip_header_data[16]} {ip_layer_inst/rx/ip_header_data[15]} {ip_layer_inst/rx/ip_header_data[14]} {ip_layer_inst/rx/ip_header_data[13]} {ip_layer_inst/rx/ip_header_data[12]} {ip_layer_inst/rx/ip_header_data[11]} {ip_layer_inst/rx/ip_header_data[10]} {ip_layer_inst/rx/ip_header_data[9]} {ip_layer_inst/rx/ip_header_data[8]} {ip_layer_inst/rx/ip_header_data[7]} {ip_layer_inst/rx/ip_header_data[6]} {ip_layer_inst/rx/ip_header_data[5]} {ip_layer_inst/rx/ip_header_data[4]} {ip_layer_inst/rx/ip_header_data[3]} {ip_layer_inst/rx/ip_header_data[2]} {ip_layer_inst/rx/ip_header_data[1]} {ip_layer_inst/rx/ip_header_data[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ip_layer_inst/rx/nextstate[0]} {ip_layer_inst/rx/nextstate[1]} {ip_layer_inst/rx/nextstate[2]} {ip_layer_inst/rx/nextstate[3]} {ip_layer_inst/rx/nextstate[4]} {ip_layer_inst/rx/nextstate[5]} {ip_layer_inst/rx/nextstate[6]} {ip_layer_inst/rx/nextstate[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ip_layer_inst/rx/state[0]} {ip_layer_inst/rx/state[1]} {ip_layer_inst/rx/state[2]} {ip_layer_inst/rx/state[3]} {ip_layer_inst/rx/state[4]} {ip_layer_inst/rx/state[5]} {ip_layer_inst/rx/state[6]} {ip_layer_inst/rx/state[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ip_layer_inst/rx/udp_header_data[63]} {ip_layer_inst/rx/udp_header_data[62]} {ip_layer_inst/rx/udp_header_data[61]} {ip_layer_inst/rx/udp_header_data[60]} {ip_layer_inst/rx/udp_header_data[59]} {ip_layer_inst/rx/udp_header_data[58]} {ip_layer_inst/rx/udp_header_data[57]} {ip_layer_inst/rx/udp_header_data[56]} {ip_layer_inst/rx/udp_header_data[55]} {ip_layer_inst/rx/udp_header_data[54]} {ip_layer_inst/rx/udp_header_data[53]} {ip_layer_inst/rx/udp_header_data[52]} {ip_layer_inst/rx/udp_header_data[51]} {ip_layer_inst/rx/udp_header_data[50]} {ip_layer_inst/rx/udp_header_data[49]} {ip_layer_inst/rx/udp_header_data[48]} {ip_layer_inst/rx/udp_header_data[47]} {ip_layer_inst/rx/udp_header_data[46]} {ip_layer_inst/rx/udp_header_data[45]} {ip_layer_inst/rx/udp_header_data[44]} {ip_layer_inst/rx/udp_header_data[43]} {ip_layer_inst/rx/udp_header_data[42]} {ip_layer_inst/rx/udp_header_data[41]} {ip_layer_inst/rx/udp_header_data[40]} {ip_layer_inst/rx/udp_header_data[39]} {ip_layer_inst/rx/udp_header_data[38]} {ip_layer_inst/rx/udp_header_data[37]} {ip_layer_inst/rx/udp_header_data[36]} {ip_layer_inst/rx/udp_header_data[35]} {ip_layer_inst/rx/udp_header_data[34]} {ip_layer_inst/rx/udp_header_data[33]} {ip_layer_inst/rx/udp_header_data[32]} {ip_layer_inst/rx/udp_header_data[31]} {ip_layer_inst/rx/udp_header_data[30]} {ip_layer_inst/rx/udp_header_data[29]} {ip_layer_inst/rx/udp_header_data[28]} {ip_layer_inst/rx/udp_header_data[27]} {ip_layer_inst/rx/udp_header_data[26]} {ip_layer_inst/rx/udp_header_data[25]} {ip_layer_inst/rx/udp_header_data[24]} {ip_layer_inst/rx/udp_header_data[23]} {ip_layer_inst/rx/udp_header_data[22]} {ip_layer_inst/rx/udp_header_data[21]} {ip_layer_inst/rx/udp_header_data[20]} {ip_layer_inst/rx/udp_header_data[19]} {ip_layer_inst/rx/udp_header_data[18]} {ip_layer_inst/rx/udp_header_data[17]} {ip_layer_inst/rx/udp_header_data[16]} {ip_layer_inst/rx/udp_header_data[15]} {ip_layer_inst/rx/udp_header_data[14]} {ip_layer_inst/rx/udp_header_data[13]} {ip_layer_inst/rx/udp_header_data[12]} {ip_layer_inst/rx/udp_header_data[11]} {ip_layer_inst/rx/udp_header_data[10]} {ip_layer_inst/rx/udp_header_data[9]} {ip_layer_inst/rx/udp_header_data[8]} {ip_layer_inst/rx/udp_header_data[7]} {ip_layer_inst/rx/udp_header_data[6]} {ip_layer_inst/rx/udp_header_data[5]} {ip_layer_inst/rx/udp_header_data[4]} {ip_layer_inst/rx/udp_header_data[3]} {ip_layer_inst/rx/udp_header_data[2]} {ip_layer_inst/rx/udp_header_data[1]} {ip_layer_inst/rx/udp_header_data[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {ip_layer_inst/rx/state_counter[0]} {ip_layer_inst/rx/state_counter[1]} {ip_layer_inst/rx/state_counter[2]} {ip_layer_inst/rx/state_counter[3]} {ip_layer_inst/rx/state_counter[4]} {ip_layer_inst/rx/state_counter[5]} {ip_layer_inst/rx/state_counter[6]} {ip_layer_inst/rx/state_counter[7]} {ip_layer_inst/rx/state_counter[8]} {ip_layer_inst/rx/state_counter[9]} {ip_layer_inst/rx/state_counter[10]} {ip_layer_inst/rx/state_counter[11]} {ip_layer_inst/rx/state_counter[12]} {ip_layer_inst/rx/state_counter[13]} {ip_layer_inst/rx/state_counter[14]} {ip_layer_inst/rx/state_counter[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ip_layer_inst/rx/eth_header_data[111]} {ip_layer_inst/rx/eth_header_data[110]} {ip_layer_inst/rx/eth_header_data[109]} {ip_layer_inst/rx/eth_header_data[108]} {ip_layer_inst/rx/eth_header_data[107]} {ip_layer_inst/rx/eth_header_data[106]} {ip_layer_inst/rx/eth_header_data[105]} {ip_layer_inst/rx/eth_header_data[104]} {ip_layer_inst/rx/eth_header_data[103]} {ip_layer_inst/rx/eth_header_data[102]} {ip_layer_inst/rx/eth_header_data[101]} {ip_layer_inst/rx/eth_header_data[100]} {ip_layer_inst/rx/eth_header_data[99]} {ip_layer_inst/rx/eth_header_data[98]} {ip_layer_inst/rx/eth_header_data[97]} {ip_layer_inst/rx/eth_header_data[96]} {ip_layer_inst/rx/eth_header_data[47]} {ip_layer_inst/rx/eth_header_data[46]} {ip_layer_inst/rx/eth_header_data[45]} {ip_layer_inst/rx/eth_header_data[44]} {ip_layer_inst/rx/eth_header_data[43]} {ip_layer_inst/rx/eth_header_data[42]} {ip_layer_inst/rx/eth_header_data[41]} {ip_layer_inst/rx/eth_header_data[40]} {ip_layer_inst/rx/eth_header_data[39]} {ip_layer_inst/rx/eth_header_data[38]} {ip_layer_inst/rx/eth_header_data[37]} {ip_layer_inst/rx/eth_header_data[36]} {ip_layer_inst/rx/eth_header_data[35]} {ip_layer_inst/rx/eth_header_data[34]} {ip_layer_inst/rx/eth_header_data[33]} {ip_layer_inst/rx/eth_header_data[32]} {ip_layer_inst/rx/eth_header_data[31]} {ip_layer_inst/rx/eth_header_data[30]} {ip_layer_inst/rx/eth_header_data[29]} {ip_layer_inst/rx/eth_header_data[28]} {ip_layer_inst/rx/eth_header_data[27]} {ip_layer_inst/rx/eth_header_data[26]} {ip_layer_inst/rx/eth_header_data[25]} {ip_layer_inst/rx/eth_header_data[24]} {ip_layer_inst/rx/eth_header_data[23]} {ip_layer_inst/rx/eth_header_data[22]} {ip_layer_inst/rx/eth_header_data[21]} {ip_layer_inst/rx/eth_header_data[20]} {ip_layer_inst/rx/eth_header_data[19]} {ip_layer_inst/rx/eth_header_data[18]} {ip_layer_inst/rx/eth_header_data[17]} {ip_layer_inst/rx/eth_header_data[16]} {ip_layer_inst/rx/eth_header_data[15]} {ip_layer_inst/rx/eth_header_data[14]} {ip_layer_inst/rx/eth_header_data[13]} {ip_layer_inst/rx/eth_header_data[12]} {ip_layer_inst/rx/eth_header_data[11]} {ip_layer_inst/rx/eth_header_data[10]} {ip_layer_inst/rx/eth_header_data[9]} {ip_layer_inst/rx/eth_header_data[8]} {ip_layer_inst/rx/eth_header_data[7]} {ip_layer_inst/rx/eth_header_data[6]} {ip_layer_inst/rx/eth_header_data[5]} {ip_layer_inst/rx/eth_header_data[4]} {ip_layer_inst/rx/eth_header_data[3]} {ip_layer_inst/rx/eth_header_data[2]} {ip_layer_inst/rx/eth_header_data[1]} {ip_layer_inst/rx/eth_header_data[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {ip_layer_inst/tx/nextstate[0]} {ip_layer_inst/tx/nextstate[1]} {ip_layer_inst/tx/nextstate[2]} {ip_layer_inst/tx/nextstate[3]} {ip_layer_inst/tx/nextstate[4]} {ip_layer_inst/tx/nextstate[5]} {ip_layer_inst/tx/nextstate[6]} {ip_layer_inst/tx/nextstate[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {ip_layer_inst/tx/state[0]} {ip_layer_inst/tx/state[1]} {ip_layer_inst/tx/state[2]} {ip_layer_inst/tx/state[3]} {ip_layer_inst/tx/state[4]} {ip_layer_inst/tx/state[5]} {ip_layer_inst/tx/state[6]} {ip_layer_inst/tx/state[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {tx_axis_fifo_tdata[0]} {tx_axis_fifo_tdata[1]} {tx_axis_fifo_tdata[2]} {tx_axis_fifo_tdata[3]} {tx_axis_fifo_tdata[4]} {tx_axis_fifo_tdata[5]} {tx_axis_fifo_tdata[6]} {tx_axis_fifo_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {udp_port_from_rx[15]} {udp_port_from_rx[14]} {udp_port_from_rx[13]} {udp_port_from_rx[12]} {udp_port_from_rx[11]} {udp_port_from_rx[10]} {udp_port_from_rx[9]} {udp_port_from_rx[8]} {udp_port_from_rx[7]} {udp_port_from_rx[6]} {udp_port_from_rx[5]} {udp_port_from_rx[4]} {udp_port_from_rx[3]} {udp_port_from_rx[2]} {udp_port_from_rx[1]} {udp_port_from_rx[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {ip_layer_inst/rx/dst_ip_address[31]} {ip_layer_inst/rx/dst_ip_address[30]} {ip_layer_inst/rx/dst_ip_address[29]} {ip_layer_inst/rx/dst_ip_address[28]} {ip_layer_inst/rx/dst_ip_address[27]} {ip_layer_inst/rx/dst_ip_address[26]} {ip_layer_inst/rx/dst_ip_address[25]} {ip_layer_inst/rx/dst_ip_address[24]} {ip_layer_inst/rx/dst_ip_address[23]} {ip_layer_inst/rx/dst_ip_address[22]} {ip_layer_inst/rx/dst_ip_address[21]} {ip_layer_inst/rx/dst_ip_address[20]} {ip_layer_inst/rx/dst_ip_address[19]} {ip_layer_inst/rx/dst_ip_address[18]} {ip_layer_inst/rx/dst_ip_address[17]} {ip_layer_inst/rx/dst_ip_address[16]} {ip_layer_inst/rx/dst_ip_address[15]} {ip_layer_inst/rx/dst_ip_address[14]} {ip_layer_inst/rx/dst_ip_address[13]} {ip_layer_inst/rx/dst_ip_address[12]} {ip_layer_inst/rx/dst_ip_address[11]} {ip_layer_inst/rx/dst_ip_address[10]} {ip_layer_inst/rx/dst_ip_address[9]} {ip_layer_inst/rx/dst_ip_address[8]} {ip_layer_inst/rx/dst_ip_address[7]} {ip_layer_inst/rx/dst_ip_address[6]} {ip_layer_inst/rx/dst_ip_address[5]} {ip_layer_inst/rx/dst_ip_address[4]} {ip_layer_inst/rx/dst_ip_address[3]} {ip_layer_inst/rx/dst_ip_address[2]} {ip_layer_inst/rx/dst_ip_address[1]} {ip_layer_inst/rx/dst_ip_address[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {ip_to_nn_buffer/nextstate[0]} {ip_to_nn_buffer/nextstate[1]} {ip_to_nn_buffer/nextstate[2]} {ip_to_nn_buffer/nextstate[3]} {ip_to_nn_buffer/nextstate[4]} {ip_to_nn_buffer/nextstate[5]} {ip_to_nn_buffer/nextstate[6]} {ip_to_nn_buffer/nextstate[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {ip_to_nn_buffer/state[0]} {ip_to_nn_buffer/state[1]} {ip_to_nn_buffer/state[2]} {ip_to_nn_buffer/state[3]} {ip_to_nn_buffer/state[4]} {ip_to_nn_buffer/state[5]} {ip_to_nn_buffer/state[6]} {ip_to_nn_buffer/state[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {ip_layer_inst/rx/dst_udp_port[15]} {ip_layer_inst/rx/dst_udp_port[14]} {ip_layer_inst/rx/dst_udp_port[13]} {ip_layer_inst/rx/dst_udp_port[12]} {ip_layer_inst/rx/dst_udp_port[11]} {ip_layer_inst/rx/dst_udp_port[10]} {ip_layer_inst/rx/dst_udp_port[9]} {ip_layer_inst/rx/dst_udp_port[8]} {ip_layer_inst/rx/dst_udp_port[7]} {ip_layer_inst/rx/dst_udp_port[6]} {ip_layer_inst/rx/dst_udp_port[5]} {ip_layer_inst/rx/dst_udp_port[4]} {ip_layer_inst/rx/dst_udp_port[3]} {ip_layer_inst/rx/dst_udp_port[2]} {ip_layer_inst/rx/dst_udp_port[1]} {ip_layer_inst/rx/dst_udp_port[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 48 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {ip_layer_inst/rx/dst_mac_address[47]} {ip_layer_inst/rx/dst_mac_address[46]} {ip_layer_inst/rx/dst_mac_address[45]} {ip_layer_inst/rx/dst_mac_address[44]} {ip_layer_inst/rx/dst_mac_address[43]} {ip_layer_inst/rx/dst_mac_address[42]} {ip_layer_inst/rx/dst_mac_address[41]} {ip_layer_inst/rx/dst_mac_address[40]} {ip_layer_inst/rx/dst_mac_address[39]} {ip_layer_inst/rx/dst_mac_address[38]} {ip_layer_inst/rx/dst_mac_address[37]} {ip_layer_inst/rx/dst_mac_address[36]} {ip_layer_inst/rx/dst_mac_address[35]} {ip_layer_inst/rx/dst_mac_address[34]} {ip_layer_inst/rx/dst_mac_address[33]} {ip_layer_inst/rx/dst_mac_address[32]} {ip_layer_inst/rx/dst_mac_address[31]} {ip_layer_inst/rx/dst_mac_address[30]} {ip_layer_inst/rx/dst_mac_address[29]} {ip_layer_inst/rx/dst_mac_address[28]} {ip_layer_inst/rx/dst_mac_address[27]} {ip_layer_inst/rx/dst_mac_address[26]} {ip_layer_inst/rx/dst_mac_address[25]} {ip_layer_inst/rx/dst_mac_address[24]} {ip_layer_inst/rx/dst_mac_address[23]} {ip_layer_inst/rx/dst_mac_address[22]} {ip_layer_inst/rx/dst_mac_address[21]} {ip_layer_inst/rx/dst_mac_address[20]} {ip_layer_inst/rx/dst_mac_address[19]} {ip_layer_inst/rx/dst_mac_address[18]} {ip_layer_inst/rx/dst_mac_address[17]} {ip_layer_inst/rx/dst_mac_address[16]} {ip_layer_inst/rx/dst_mac_address[15]} {ip_layer_inst/rx/dst_mac_address[14]} {ip_layer_inst/rx/dst_mac_address[13]} {ip_layer_inst/rx/dst_mac_address[12]} {ip_layer_inst/rx/dst_mac_address[11]} {ip_layer_inst/rx/dst_mac_address[10]} {ip_layer_inst/rx/dst_mac_address[9]} {ip_layer_inst/rx/dst_mac_address[8]} {ip_layer_inst/rx/dst_mac_address[7]} {ip_layer_inst/rx/dst_mac_address[6]} {ip_layer_inst/rx/dst_mac_address[5]} {ip_layer_inst/rx/dst_mac_address[4]} {ip_layer_inst/rx/dst_mac_address[3]} {ip_layer_inst/rx/dst_mac_address[2]} {ip_layer_inst/rx/dst_mac_address[1]} {ip_layer_inst/rx/dst_mac_address[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list ip_layer_inst/rx/data_frame_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list ip_layer_inst/rx/eth_header_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list frame_ready_from_rx ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list ip_layer_inst/rx/ip_header_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list ready_for_send_to_tx ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list rx_axis_fifo_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list rx_axis_fifo_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list start_ip_txn_to_tx ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list ip_layer_inst/rx/state_counter_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list ip_layer_inst/rx/state_counter_reset ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list tx_axis_fifo_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list tx_axis_fifo_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list tx_axis_fifo_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list ip_layer_inst/rx/udp_header_enable ]]
set_property port_width 2 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {phy2rmii_rxd_IBUF[0]} {phy2rmii_rxd_IBUF[1]} ]]
create_debug_port u_ila_1 probe
set_property port_width 4 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {mii_rxd[0]} {mii_rxd[1]} {mii_rxd[2]} {mii_rxd[3]} ]]
set_property port_width 4 [get_debug_ports u_ila_2/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list {mii_txd[0]} {mii_txd[1]} {mii_txd[2]} {mii_txd[3]} ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list mii_tx_en ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
connect_debug_port u_ila_2/probe2 [get_nets [list mii_tx_er ]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10234.746 ; gain = 0.000 ; free physical = 2376 ; free virtual = 6133
launch_runs impl_1 -to_step write_bitstream -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10234.746 ; gain = 0.000 ; free physical = 2371 ; free virtual = 6128
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.21 . Memory (MB): peak = 10234.746 ; gain = 0.000 ; free physical = 2362 ; free virtual = 6121
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10234.746 ; gain = 0.000 ; free physical = 2363 ; free virtual = 6123
[Sun Mar 28 18:52:31 2021] Launched impl_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 10234.746 ; gain = 0.000 ; free physical = 2354 ; free virtual = 6118
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clocking_wizard/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_dv' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_er' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10234.746 ; gain = 0.000 ; free physical = 2529 ; free virtual = 5910
Restored from archive | CPU: 2.390000 secs | Memory: 39.983894 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10234.746 ; gain = 0.000 ; free physical = 2529 ; free virtual = 5910
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10234.746 ; gain = 0.000 ; free physical = 2532 ; free virtual = 5912
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 603 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 448 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 137 instances
  RAM64X1S => RAM64X1S (RAMS64E): 11 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 10258.758 ; gain = 24.012 ; free physical = 2587 ; free virtual = 5968
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
file copy -force /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/tri_mode_ethernet_mac_0_example_design_ddr.bit /home/quinn/ecf-share/accelerator/1/accelerator_01_01_01_02.bit
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.xci' is already up-to-date
[Sun Mar 28 19:22:53 2021] Launched impl_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.xci' is already up-to-date
[Sun Mar 28 19:24:23 2021] Launched synth_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.xci' is already up-to-date
[Sun Mar 28 19:26:23 2021] Launched impl_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
