============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Fri Nov 10 16:41:19 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : undeclared symbol 'S_current_id_kp', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(168)
HDL-1007 : undeclared symbol 'S_current_id_ki', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(169)
HDL-1007 : undeclared symbol 'S_current_id_fg', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(179)
HDL-1007 : undeclared symbol 'S_current_iq_kp', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(198)
HDL-1007 : undeclared symbol 'S_current_iq_ki', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(199)
HDL-1007 : undeclared symbol 'S_current_iq_fg', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(209)
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
HDL-1007 : analyze verilog file ../../feed_forward_controller.v
RUN-1001 : Project manager successfully analyzed 19 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.416625s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (37.5%)

RUN-1004 : used memory is 256 MB, reserved memory is 231 MB, peak memory is 259 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1085 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en to drive 24 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 6969 instances
RUN-0007 : 2807 luts, 2773 seqs, 868 mslices, 466 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 9193 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 7022 nets have 2 pins
RUN-1001 : 1665 nets have [3 - 5] pins
RUN-1001 : 163 nets have [6 - 10] pins
RUN-1001 : 205 nets have [11 - 20] pins
RUN-1001 : 118 nets have [21 - 99] pins
RUN-1001 : 17 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     99      
RUN-1001 :   No   |  No   |  Yes  |     600     
RUN-1001 :   No   |  Yes  |  No   |     38      
RUN-1001 :   Yes  |  No   |  No   |     65      
RUN-1001 :   Yes  |  No   |  Yes  |    1971     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  56   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 64
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6967 instances, 2807 luts, 2773 seqs, 1334 slices, 178 macros(1334 instances: 868 mslices 466 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1838 pins
PHY-0007 : Cell area utilization is 94%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.17406e+06
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 734013, overlap = 230.438
PHY-3002 : Step(2): len = 694742, overlap = 273.312
PHY-3002 : Step(3): len = 504662, overlap = 292.562
PHY-3002 : Step(4): len = 463917, overlap = 321.656
PHY-3002 : Step(5): len = 394245, overlap = 358.406
PHY-3002 : Step(6): len = 358055, overlap = 380.281
PHY-3002 : Step(7): len = 322432, overlap = 408.75
PHY-3002 : Step(8): len = 274389, overlap = 432.094
PHY-3002 : Step(9): len = 242040, overlap = 445.375
PHY-3002 : Step(10): len = 217752, overlap = 451.938
PHY-3002 : Step(11): len = 208899, overlap = 460.281
PHY-3002 : Step(12): len = 194876, overlap = 469.281
PHY-3002 : Step(13): len = 187915, overlap = 479.562
PHY-3002 : Step(14): len = 174131, overlap = 504.688
PHY-3002 : Step(15): len = 164971, overlap = 514.031
PHY-3002 : Step(16): len = 158968, overlap = 523.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.17708e-06
PHY-3002 : Step(17): len = 158547, overlap = 507.125
PHY-3002 : Step(18): len = 159410, overlap = 506.781
PHY-3002 : Step(19): len = 158765, overlap = 498.781
PHY-3002 : Step(20): len = 160412, overlap = 495.812
PHY-3002 : Step(21): len = 171954, overlap = 456.25
PHY-3002 : Step(22): len = 180189, overlap = 423.188
PHY-3002 : Step(23): len = 175974, overlap = 422
PHY-3002 : Step(24): len = 174958, overlap = 416.344
PHY-3002 : Step(25): len = 169024, overlap = 417.906
PHY-3002 : Step(26): len = 165942, overlap = 426.25
PHY-3002 : Step(27): len = 163188, overlap = 417.938
PHY-3002 : Step(28): len = 160026, overlap = 420
PHY-3002 : Step(29): len = 159946, overlap = 412.375
PHY-3002 : Step(30): len = 154183, overlap = 404.812
PHY-3002 : Step(31): len = 153009, overlap = 402.562
PHY-3002 : Step(32): len = 152919, overlap = 402.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.23542e-05
PHY-3002 : Step(33): len = 152709, overlap = 404.406
PHY-3002 : Step(34): len = 152706, overlap = 404.75
PHY-3002 : Step(35): len = 152246, overlap = 405.594
PHY-3002 : Step(36): len = 152386, overlap = 405.219
PHY-3002 : Step(37): len = 155218, overlap = 386.688
PHY-3002 : Step(38): len = 156803, overlap = 387.812
PHY-3002 : Step(39): len = 167201, overlap = 348.688
PHY-3002 : Step(40): len = 166151, overlap = 341.969
PHY-3002 : Step(41): len = 165559, overlap = 339.844
PHY-3002 : Step(42): len = 166068, overlap = 335.281
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.47083e-05
PHY-3002 : Step(43): len = 168366, overlap = 340.531
PHY-3002 : Step(44): len = 168537, overlap = 344.562
PHY-3002 : Step(45): len = 167777, overlap = 338.875
PHY-3002 : Step(46): len = 167949, overlap = 338.469
PHY-3002 : Step(47): len = 168924, overlap = 335.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.99781e-05
PHY-3002 : Step(48): len = 170102, overlap = 332.438
PHY-3002 : Step(49): len = 171011, overlap = 333.75
PHY-3002 : Step(50): len = 173299, overlap = 324.719
PHY-3002 : Step(51): len = 176163, overlap = 312.906
PHY-3002 : Step(52): len = 180858, overlap = 284.844
PHY-3002 : Step(53): len = 183588, overlap = 276.188
PHY-3002 : Step(54): len = 183393, overlap = 270
PHY-3002 : Step(55): len = 183767, overlap = 271.281
PHY-3002 : Step(56): len = 183520, overlap = 272.469
PHY-3002 : Step(57): len = 183229, overlap = 270.812
PHY-3002 : Step(58): len = 182431, overlap = 270.125
PHY-3002 : Step(59): len = 182433, overlap = 270.406
PHY-3002 : Step(60): len = 182473, overlap = 267.781
PHY-3002 : Step(61): len = 182026, overlap = 264.812
PHY-3002 : Step(62): len = 181186, overlap = 264.469
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.99561e-05
PHY-3002 : Step(63): len = 181592, overlap = 261.281
PHY-3002 : Step(64): len = 181700, overlap = 259.156
PHY-3002 : Step(65): len = 182840, overlap = 259.219
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019748s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 95%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/9193.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 240160, over cnt = 1204(10%), over = 7884, worst = 48
PHY-1001 : End global iterations;  0.582256s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (40.3%)

PHY-1001 : Congestion index: top1 = 107.85, top5 = 89.43, top10 = 80.53, top15 = 74.38.
PHY-3001 : End congestion estimation;  0.685500s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (43.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.62193e-06
PHY-3002 : Step(66): len = 192285, overlap = 281.344
PHY-3002 : Step(67): len = 190638, overlap = 270.875
PHY-3002 : Step(68): len = 181206, overlap = 300.812
PHY-3002 : Step(69): len = 177707, overlap = 318.5
PHY-3002 : Step(70): len = 169355, overlap = 351.594
PHY-3002 : Step(71): len = 165692, overlap = 359.688
PHY-3002 : Step(72): len = 162931, overlap = 366.25
PHY-3002 : Step(73): len = 161435, overlap = 366.188
PHY-3002 : Step(74): len = 157330, overlap = 367.062
PHY-3002 : Step(75): len = 153231, overlap = 366.562
PHY-3002 : Step(76): len = 150879, overlap = 360.844
PHY-3002 : Step(77): len = 150700, overlap = 365.656
PHY-3002 : Step(78): len = 150426, overlap = 355.094
PHY-3002 : Step(79): len = 148190, overlap = 362.25
PHY-3002 : Step(80): len = 147211, overlap = 358.438
PHY-3002 : Step(81): len = 145726, overlap = 357.156
PHY-3002 : Step(82): len = 145640, overlap = 335.562
PHY-3002 : Step(83): len = 142750, overlap = 338.25
PHY-3002 : Step(84): len = 141418, overlap = 338.5
PHY-3002 : Step(85): len = 140307, overlap = 335.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.24385e-06
PHY-3002 : Step(86): len = 140339, overlap = 333.594
PHY-3002 : Step(87): len = 141552, overlap = 337.656
PHY-3002 : Step(88): len = 145026, overlap = 334.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.04877e-05
PHY-3002 : Step(89): len = 148703, overlap = 299.875
PHY-3002 : Step(90): len = 156131, overlap = 287.812
PHY-3002 : Step(91): len = 165168, overlap = 235.531
PHY-3002 : Step(92): len = 168908, overlap = 227.25
PHY-3002 : Step(93): len = 164423, overlap = 221.031
PHY-3002 : Step(94): len = 159658, overlap = 223.656
PHY-3002 : Step(95): len = 159658, overlap = 223.656
PHY-3002 : Step(96): len = 158193, overlap = 224.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.09754e-05
PHY-3002 : Step(97): len = 163901, overlap = 220.969
PHY-3002 : Step(98): len = 166573, overlap = 215.188
PHY-3002 : Step(99): len = 171780, overlap = 193.844
PHY-3002 : Step(100): len = 174345, overlap = 177.219
PHY-3002 : Step(101): len = 174628, overlap = 169.125
PHY-3002 : Step(102): len = 173781, overlap = 181.656
PHY-3002 : Step(103): len = 172588, overlap = 189.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.19508e-05
PHY-3002 : Step(104): len = 176019, overlap = 170.656
PHY-3002 : Step(105): len = 177151, overlap = 169.375
PHY-3002 : Step(106): len = 181126, overlap = 169.469
PHY-3002 : Step(107): len = 182176, overlap = 169.906
PHY-3002 : Step(108): len = 181666, overlap = 175.344
PHY-3002 : Step(109): len = 182231, overlap = 171.656
PHY-3002 : Step(110): len = 181967, overlap = 171.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.39016e-05
PHY-3002 : Step(111): len = 185361, overlap = 167.656
PHY-3002 : Step(112): len = 188206, overlap = 164.656
PHY-3002 : Step(113): len = 192485, overlap = 159.906
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000167803
PHY-3002 : Step(114): len = 195980, overlap = 149.5
PHY-3002 : Step(115): len = 201102, overlap = 158.531
PHY-3002 : Step(116): len = 206156, overlap = 160.938
PHY-3002 : Step(117): len = 207297, overlap = 140.5
PHY-3002 : Step(118): len = 207447, overlap = 145.781
PHY-3002 : Step(119): len = 205980, overlap = 142.5
PHY-3002 : Step(120): len = 203959, overlap = 133.125
PHY-3002 : Step(121): len = 201205, overlap = 131.875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000287944
PHY-3002 : Step(122): len = 203173, overlap = 133.031
PHY-3002 : Step(123): len = 204643, overlap = 132.469
PHY-3002 : Step(124): len = 205395, overlap = 130.844
PHY-3002 : Step(125): len = 205965, overlap = 130.656
PHY-3002 : Step(126): len = 208607, overlap = 136.469
PHY-3002 : Step(127): len = 212051, overlap = 136.688
PHY-3002 : Step(128): len = 214108, overlap = 134.094
PHY-3002 : Step(129): len = 212663, overlap = 127.906
PHY-3002 : Step(130): len = 210175, overlap = 124.5
PHY-3002 : Step(131): len = 208521, overlap = 124.812
PHY-3002 : Step(132): len = 207544, overlap = 123.719
PHY-3002 : Step(133): len = 206387, overlap = 120.844
PHY-3002 : Step(134): len = 205322, overlap = 117
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000471726
PHY-3002 : Step(135): len = 206423, overlap = 120.5
PHY-3002 : Step(136): len = 207517, overlap = 118.469
PHY-3002 : Step(137): len = 208568, overlap = 118.594
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16/9193.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 237064, over cnt = 1194(10%), over = 6828, worst = 43
PHY-1001 : End global iterations;  0.499339s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (31.3%)

PHY-1001 : Congestion index: top1 = 100.56, top5 = 80.64, top10 = 70.65, top15 = 64.63.
PHY-3001 : End congestion estimation;  0.609221s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (30.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.64692e-05
PHY-3002 : Step(138): len = 206358, overlap = 373.719
PHY-3002 : Step(139): len = 201662, overlap = 333.156
PHY-3002 : Step(140): len = 195750, overlap = 312.281
PHY-3002 : Step(141): len = 191787, overlap = 304.156
PHY-3002 : Step(142): len = 188894, overlap = 306.219
PHY-3002 : Step(143): len = 186697, overlap = 291.438
PHY-3002 : Step(144): len = 184470, overlap = 318.969
PHY-3002 : Step(145): len = 183234, overlap = 325.938
PHY-3002 : Step(146): len = 180904, overlap = 311.906
PHY-3002 : Step(147): len = 177388, overlap = 318.406
PHY-3002 : Step(148): len = 174867, overlap = 316.375
PHY-3002 : Step(149): len = 174148, overlap = 323.062
PHY-3002 : Step(150): len = 173207, overlap = 325.656
PHY-3002 : Step(151): len = 171509, overlap = 332.5
PHY-3002 : Step(152): len = 169741, overlap = 344.188
PHY-3002 : Step(153): len = 168740, overlap = 342.594
PHY-3002 : Step(154): len = 167481, overlap = 347.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.29384e-05
PHY-3002 : Step(155): len = 170823, overlap = 319.281
PHY-3002 : Step(156): len = 172527, overlap = 314.781
PHY-3002 : Step(157): len = 173470, overlap = 318.219
PHY-3002 : Step(158): len = 173630, overlap = 317.188
PHY-3002 : Step(159): len = 172837, overlap = 319.719
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000145877
PHY-3002 : Step(160): len = 175170, overlap = 305.781
PHY-3002 : Step(161): len = 175971, overlap = 299.719
PHY-3002 : Step(162): len = 177711, overlap = 295.688
PHY-3002 : Step(163): len = 179067, overlap = 296.25
PHY-3002 : Step(164): len = 181687, overlap = 275.719
PHY-3002 : Step(165): len = 182799, overlap = 266.25
PHY-3002 : Step(166): len = 182864, overlap = 264.344
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000291754
PHY-3002 : Step(167): len = 184018, overlap = 261.156
PHY-3002 : Step(168): len = 185780, overlap = 263.094
PHY-3002 : Step(169): len = 187388, overlap = 259.906
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000472057
PHY-3002 : Step(170): len = 187636, overlap = 260.906
PHY-3002 : Step(171): len = 188387, overlap = 257.938
PHY-3002 : Step(172): len = 190083, overlap = 258.875
PHY-3002 : Step(173): len = 192746, overlap = 253.031
PHY-3002 : Step(174): len = 193728, overlap = 245.594
PHY-3002 : Step(175): len = 193772, overlap = 249.094
PHY-3002 : Step(176): len = 193541, overlap = 241.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000772656
PHY-3002 : Step(177): len = 193845, overlap = 238.594
PHY-3002 : Step(178): len = 195390, overlap = 237.219
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00125016
PHY-3002 : Step(179): len = 195575, overlap = 236.969
PHY-3002 : Step(180): len = 196661, overlap = 240.125
PHY-3002 : Step(181): len = 197672, overlap = 238.406
PHY-3002 : Step(182): len = 198567, overlap = 237.812
PHY-3002 : Step(183): len = 199381, overlap = 234.375
PHY-3002 : Step(184): len = 200058, overlap = 234.969
PHY-3002 : Step(185): len = 200493, overlap = 234.312
PHY-3002 : Step(186): len = 200909, overlap = 235.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00202275
PHY-3002 : Step(187): len = 201168, overlap = 232.312
PHY-3002 : Step(188): len = 203681, overlap = 229.656
PHY-3002 : Step(189): len = 205268, overlap = 228.781
PHY-3002 : Step(190): len = 205398, overlap = 230.781
PHY-3002 : Step(191): len = 205345, overlap = 230
PHY-3002 : Step(192): len = 205335, overlap = 229.625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00327282
PHY-3002 : Step(193): len = 205564, overlap = 228.906
PHY-3002 : Step(194): len = 207520, overlap = 231.594
PHY-3002 : Step(195): len = 208851, overlap = 225.219
PHY-3002 : Step(196): len = 209223, overlap = 226.781
PHY-3002 : Step(197): len = 209460, overlap = 227.219
PHY-3002 : Step(198): len = 209552, overlap = 226.5
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 226.50 peak overflow 2.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 335/9193.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 245584, over cnt = 1403(12%), over = 6716, worst = 22
PHY-1001 : End global iterations;  0.517029s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (36.3%)

PHY-1001 : Congestion index: top1 = 81.67, top5 = 69.48, top10 = 63.31, top15 = 59.37.
PHY-1001 : End incremental global routing;  0.610627s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (33.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 35296, tnet num: 9191, tinst num: 6967, tnode num: 45754, tedge num: 61404.
TMR-2508 : Levelizing timing graph completed, there are 65 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.718113s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (37.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.493809s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (36.6%)

OPT-1001 : Current memory(MB): used = 370, reserve = 348, peak = 370.
OPT-1001 : End physical optimization;  1.574037s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (37.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2807 LUT to BLE ...
SYN-4008 : Packed 2807 LUT and 847 SEQ to BLE.
SYN-4003 : Packing 1926 remaining SEQ's ...
SYN-4005 : Packed 1390 SEQ with LUT/SLICE
SYN-4006 : 766 single LUT's are left
SYN-4006 : 536 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 3343/4802 primitive instances ...
PHY-3001 : End packing;  0.507360s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (40.0%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 3200 instances
RUN-1001 : 1573 mslices, 1572 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 8411 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 6230 nets have 2 pins
RUN-1001 : 1676 nets have [3 - 5] pins
RUN-1001 : 172 nets have [6 - 10] pins
RUN-1001 : 211 nets have [11 - 20] pins
RUN-1001 : 105 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
PHY-9009 ERROR: Design's mslice number = 1573, exceeds the limit 1456.
RUN-1003 : finish command "place" in  13.863360s wall, 5.406250s user + 0.500000s system = 5.906250s CPU (42.6%)

RUN-1004 : used memory is 317 MB, reserved memory is 295 MB, peak memory is 372 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231110_164119.log"
