<stg><name>patch_buffer_add_patch</name>


<trans_list>

<trans id="455" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %new_patch_addr = getelementptr i96 %new_patch, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="new_patch_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %new_patch_addr_1 = getelementptr i96 %new_patch, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="new_patch_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
:88 %num_patches_constprop_load = load i32 %num_patches_constprop

]]></Node>
<StgValue><ssdm name="num_patches_constprop_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89 %add_ln16 = add i32 %num_patches_constprop_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:90 %store_ln16 = store i32 %add_ln16, i32 %num_patches_constprop

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="96" op_0_bw="7">
<![CDATA[
:93 %new_patch_load = load i7 %new_patch_addr

]]></Node>
<StgValue><ssdm name="new_patch_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="96" op_0_bw="7">
<![CDATA[
:96 %new_patch_load_1 = load i7 %new_patch_addr_1

]]></Node>
<StgValue><ssdm name="new_patch_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %new_patch_addr_2 = getelementptr i96 %new_patch, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="new_patch_addr_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %new_patch_addr_3 = getelementptr i96 %new_patch, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="new_patch_addr_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="2" op_0_bw="2">
<![CDATA[
:80 %latest_patch_index_constprop_load = load i2 %latest_patch_index_constprop

]]></Node>
<StgValue><ssdm name="latest_patch_index_constprop_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="2">
<![CDATA[
:81 %zext_ln15 = zext i2 %latest_patch_index_constprop_load

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:82 %add_ln15 = add i3 %zext_ln15, i3 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="3">
<![CDATA[
:83 %trunc_ln15 = trunc i3 %add_ln15

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:84 %icmp_ln15 = icmp_ult  i3 %add_ln15, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:85 %xor_ln15 = xor i2 %latest_patch_index_constprop_load, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln15"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:86 %select_ln15 = select i1 %icmp_ln15, i2 %trunc_ln15, i2 %xor_ln15

]]></Node>
<StgValue><ssdm name="select_ln15"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:87 %store_ln15 = store i2 %select_ln15, i2 %latest_patch_index_constprop

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="2">
<![CDATA[
:91 %idxprom4 = zext i2 %select_ln15

]]></Node>
<StgValue><ssdm name="idxprom4"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92 %patch_buffer_0_0_addr = getelementptr i96 %patch_buffer_0_0, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_0_0_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="96" op_0_bw="7">
<![CDATA[
:93 %new_patch_load = load i7 %new_patch_addr

]]></Node>
<StgValue><ssdm name="new_patch_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:94 %store_ln25 = store i96 %new_patch_load, i2 %patch_buffer_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95 %patch_buffer_0_1_addr = getelementptr i96 %patch_buffer_0_1, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_0_1_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="96" op_0_bw="7">
<![CDATA[
:96 %new_patch_load_1 = load i7 %new_patch_addr_1

]]></Node>
<StgValue><ssdm name="new_patch_load_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:97 %store_ln25 = store i96 %new_patch_load_1, i2 %patch_buffer_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="7">
<![CDATA[
:99 %new_patch_load_2 = load i7 %new_patch_addr_2

]]></Node>
<StgValue><ssdm name="new_patch_load_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="96" op_0_bw="7">
<![CDATA[
:102 %new_patch_load_3 = load i7 %new_patch_addr_3

]]></Node>
<StgValue><ssdm name="new_patch_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %new_patch_addr_4 = getelementptr i96 %new_patch, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="new_patch_addr_4"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %new_patch_addr_5 = getelementptr i96 %new_patch, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="new_patch_addr_5"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98 %patch_buffer_0_2_addr = getelementptr i96 %patch_buffer_0_2, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_0_2_addr"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="96" op_0_bw="7">
<![CDATA[
:99 %new_patch_load_2 = load i7 %new_patch_addr_2

]]></Node>
<StgValue><ssdm name="new_patch_load_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:100 %store_ln25 = store i96 %new_patch_load_2, i2 %patch_buffer_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101 %patch_buffer_0_3_addr = getelementptr i96 %patch_buffer_0_3, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_0_3_addr"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="96" op_0_bw="7">
<![CDATA[
:102 %new_patch_load_3 = load i7 %new_patch_addr_3

]]></Node>
<StgValue><ssdm name="new_patch_load_3"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:103 %store_ln25 = store i96 %new_patch_load_3, i2 %patch_buffer_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="96" op_0_bw="7">
<![CDATA[
:105 %new_patch_load_4 = load i7 %new_patch_addr_4

]]></Node>
<StgValue><ssdm name="new_patch_load_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="96" op_0_bw="7">
<![CDATA[
:108 %new_patch_load_5 = load i7 %new_patch_addr_5

]]></Node>
<StgValue><ssdm name="new_patch_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %new_patch_addr_6 = getelementptr i96 %new_patch, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="new_patch_addr_6"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %new_patch_addr_7 = getelementptr i96 %new_patch, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="new_patch_addr_7"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104 %patch_buffer_0_4_addr = getelementptr i96 %patch_buffer_0_4, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_0_4_addr"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="96" op_0_bw="7">
<![CDATA[
:105 %new_patch_load_4 = load i7 %new_patch_addr_4

]]></Node>
<StgValue><ssdm name="new_patch_load_4"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:106 %store_ln25 = store i96 %new_patch_load_4, i2 %patch_buffer_0_4_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107 %patch_buffer_0_5_addr = getelementptr i96 %patch_buffer_0_5, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_0_5_addr"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="96" op_0_bw="7">
<![CDATA[
:108 %new_patch_load_5 = load i7 %new_patch_addr_5

]]></Node>
<StgValue><ssdm name="new_patch_load_5"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:109 %store_ln25 = store i96 %new_patch_load_5, i2 %patch_buffer_0_5_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="96" op_0_bw="7">
<![CDATA[
:111 %new_patch_load_6 = load i7 %new_patch_addr_6

]]></Node>
<StgValue><ssdm name="new_patch_load_6"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="96" op_0_bw="7">
<![CDATA[
:114 %new_patch_load_7 = load i7 %new_patch_addr_7

]]></Node>
<StgValue><ssdm name="new_patch_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %new_patch_addr_8 = getelementptr i96 %new_patch, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="new_patch_addr_8"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %new_patch_addr_9 = getelementptr i96 %new_patch, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="new_patch_addr_9"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110 %patch_buffer_0_6_addr = getelementptr i96 %patch_buffer_0_6, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_0_6_addr"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="96" op_0_bw="7">
<![CDATA[
:111 %new_patch_load_6 = load i7 %new_patch_addr_6

]]></Node>
<StgValue><ssdm name="new_patch_load_6"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:112 %store_ln25 = store i96 %new_patch_load_6, i2 %patch_buffer_0_6_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113 %patch_buffer_0_7_addr = getelementptr i96 %patch_buffer_0_7, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_0_7_addr"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="96" op_0_bw="7">
<![CDATA[
:114 %new_patch_load_7 = load i7 %new_patch_addr_7

]]></Node>
<StgValue><ssdm name="new_patch_load_7"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:115 %store_ln25 = store i96 %new_patch_load_7, i2 %patch_buffer_0_7_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="96" op_0_bw="7">
<![CDATA[
:117 %new_patch_load_8 = load i7 %new_patch_addr_8

]]></Node>
<StgValue><ssdm name="new_patch_load_8"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="96" op_0_bw="7">
<![CDATA[
:120 %new_patch_load_9 = load i7 %new_patch_addr_9

]]></Node>
<StgValue><ssdm name="new_patch_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %new_patch_addr_10 = getelementptr i96 %new_patch, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="new_patch_addr_10"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %new_patch_addr_11 = getelementptr i96 %new_patch, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="new_patch_addr_11"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116 %patch_buffer_0_8_addr = getelementptr i96 %patch_buffer_0_8, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_0_8_addr"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="96" op_0_bw="7">
<![CDATA[
:117 %new_patch_load_8 = load i7 %new_patch_addr_8

]]></Node>
<StgValue><ssdm name="new_patch_load_8"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:118 %store_ln25 = store i96 %new_patch_load_8, i2 %patch_buffer_0_8_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119 %patch_buffer_0_9_addr = getelementptr i96 %patch_buffer_0_9, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_0_9_addr"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="96" op_0_bw="7">
<![CDATA[
:120 %new_patch_load_9 = load i7 %new_patch_addr_9

]]></Node>
<StgValue><ssdm name="new_patch_load_9"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:121 %store_ln25 = store i96 %new_patch_load_9, i2 %patch_buffer_0_9_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="96" op_0_bw="7">
<![CDATA[
:123 %new_patch_load_10 = load i7 %new_patch_addr_10

]]></Node>
<StgValue><ssdm name="new_patch_load_10"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="96" op_0_bw="7">
<![CDATA[
:126 %new_patch_load_11 = load i7 %new_patch_addr_11

]]></Node>
<StgValue><ssdm name="new_patch_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %new_patch_addr_12 = getelementptr i96 %new_patch, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="new_patch_addr_12"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %new_patch_addr_13 = getelementptr i96 %new_patch, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="new_patch_addr_13"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122 %patch_buffer_0_10_addr = getelementptr i96 %patch_buffer_0_10, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_0_10_addr"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="96" op_0_bw="7">
<![CDATA[
:123 %new_patch_load_10 = load i7 %new_patch_addr_10

]]></Node>
<StgValue><ssdm name="new_patch_load_10"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:124 %store_ln25 = store i96 %new_patch_load_10, i2 %patch_buffer_0_10_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125 %patch_buffer_0_11_addr = getelementptr i96 %patch_buffer_0_11, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_0_11_addr"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="96" op_0_bw="7">
<![CDATA[
:126 %new_patch_load_11 = load i7 %new_patch_addr_11

]]></Node>
<StgValue><ssdm name="new_patch_load_11"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:127 %store_ln25 = store i96 %new_patch_load_11, i2 %patch_buffer_0_11_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="96" op_0_bw="7">
<![CDATA[
:129 %new_patch_load_12 = load i7 %new_patch_addr_12

]]></Node>
<StgValue><ssdm name="new_patch_load_12"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="96" op_0_bw="7">
<![CDATA[
:132 %new_patch_load_13 = load i7 %new_patch_addr_13

]]></Node>
<StgValue><ssdm name="new_patch_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %new_patch_addr_14 = getelementptr i96 %new_patch, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="new_patch_addr_14"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %new_patch_addr_15 = getelementptr i96 %new_patch, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="new_patch_addr_15"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128 %patch_buffer_0_12_addr = getelementptr i96 %patch_buffer_0_12, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_0_12_addr"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="96" op_0_bw="7">
<![CDATA[
:129 %new_patch_load_12 = load i7 %new_patch_addr_12

]]></Node>
<StgValue><ssdm name="new_patch_load_12"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:130 %store_ln25 = store i96 %new_patch_load_12, i2 %patch_buffer_0_12_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131 %patch_buffer_0_13_addr = getelementptr i96 %patch_buffer_0_13, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_0_13_addr"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="96" op_0_bw="7">
<![CDATA[
:132 %new_patch_load_13 = load i7 %new_patch_addr_13

]]></Node>
<StgValue><ssdm name="new_patch_load_13"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:133 %store_ln25 = store i96 %new_patch_load_13, i2 %patch_buffer_0_13_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="96" op_0_bw="7">
<![CDATA[
:135 %new_patch_load_14 = load i7 %new_patch_addr_14

]]></Node>
<StgValue><ssdm name="new_patch_load_14"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="96" op_0_bw="7">
<![CDATA[
:138 %new_patch_load_15 = load i7 %new_patch_addr_15

]]></Node>
<StgValue><ssdm name="new_patch_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %new_patch_addr_16 = getelementptr i96 %new_patch, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="new_patch_addr_16"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %new_patch_addr_17 = getelementptr i96 %new_patch, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="new_patch_addr_17"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134 %patch_buffer_0_14_addr = getelementptr i96 %patch_buffer_0_14, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_0_14_addr"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="96" op_0_bw="7">
<![CDATA[
:135 %new_patch_load_14 = load i7 %new_patch_addr_14

]]></Node>
<StgValue><ssdm name="new_patch_load_14"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:136 %store_ln25 = store i96 %new_patch_load_14, i2 %patch_buffer_0_14_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137 %patch_buffer_0_15_addr = getelementptr i96 %patch_buffer_0_15, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_0_15_addr"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="96" op_0_bw="7">
<![CDATA[
:138 %new_patch_load_15 = load i7 %new_patch_addr_15

]]></Node>
<StgValue><ssdm name="new_patch_load_15"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:139 %store_ln25 = store i96 %new_patch_load_15, i2 %patch_buffer_0_15_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="96" op_0_bw="7">
<![CDATA[
:141 %new_patch_load_16 = load i7 %new_patch_addr_16

]]></Node>
<StgValue><ssdm name="new_patch_load_16"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="96" op_0_bw="7">
<![CDATA[
:144 %new_patch_load_17 = load i7 %new_patch_addr_17

]]></Node>
<StgValue><ssdm name="new_patch_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %new_patch_addr_18 = getelementptr i96 %new_patch, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="new_patch_addr_18"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %new_patch_addr_19 = getelementptr i96 %new_patch, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="new_patch_addr_19"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140 %patch_buffer_1_0_addr = getelementptr i96 %patch_buffer_1_0, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_1_0_addr"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="96" op_0_bw="7">
<![CDATA[
:141 %new_patch_load_16 = load i7 %new_patch_addr_16

]]></Node>
<StgValue><ssdm name="new_patch_load_16"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:142 %store_ln25 = store i96 %new_patch_load_16, i2 %patch_buffer_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143 %patch_buffer_1_1_addr = getelementptr i96 %patch_buffer_1_1, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_1_1_addr"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="96" op_0_bw="7">
<![CDATA[
:144 %new_patch_load_17 = load i7 %new_patch_addr_17

]]></Node>
<StgValue><ssdm name="new_patch_load_17"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:145 %store_ln25 = store i96 %new_patch_load_17, i2 %patch_buffer_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="96" op_0_bw="7">
<![CDATA[
:147 %new_patch_load_18 = load i7 %new_patch_addr_18

]]></Node>
<StgValue><ssdm name="new_patch_load_18"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="96" op_0_bw="7">
<![CDATA[
:150 %new_patch_load_19 = load i7 %new_patch_addr_19

]]></Node>
<StgValue><ssdm name="new_patch_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %new_patch_addr_20 = getelementptr i96 %new_patch, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="new_patch_addr_20"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %new_patch_addr_21 = getelementptr i96 %new_patch, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="new_patch_addr_21"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146 %patch_buffer_1_2_addr = getelementptr i96 %patch_buffer_1_2, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_1_2_addr"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="96" op_0_bw="7">
<![CDATA[
:147 %new_patch_load_18 = load i7 %new_patch_addr_18

]]></Node>
<StgValue><ssdm name="new_patch_load_18"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:148 %store_ln25 = store i96 %new_patch_load_18, i2 %patch_buffer_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149 %patch_buffer_1_3_addr = getelementptr i96 %patch_buffer_1_3, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_1_3_addr"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="96" op_0_bw="7">
<![CDATA[
:150 %new_patch_load_19 = load i7 %new_patch_addr_19

]]></Node>
<StgValue><ssdm name="new_patch_load_19"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:151 %store_ln25 = store i96 %new_patch_load_19, i2 %patch_buffer_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="96" op_0_bw="7">
<![CDATA[
:153 %new_patch_load_20 = load i7 %new_patch_addr_20

]]></Node>
<StgValue><ssdm name="new_patch_load_20"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="96" op_0_bw="7">
<![CDATA[
:156 %new_patch_load_21 = load i7 %new_patch_addr_21

]]></Node>
<StgValue><ssdm name="new_patch_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %new_patch_addr_22 = getelementptr i96 %new_patch, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="new_patch_addr_22"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %new_patch_addr_23 = getelementptr i96 %new_patch, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="new_patch_addr_23"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152 %patch_buffer_1_4_addr = getelementptr i96 %patch_buffer_1_4, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_1_4_addr"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="96" op_0_bw="7">
<![CDATA[
:153 %new_patch_load_20 = load i7 %new_patch_addr_20

]]></Node>
<StgValue><ssdm name="new_patch_load_20"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:154 %store_ln25 = store i96 %new_patch_load_20, i2 %patch_buffer_1_4_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155 %patch_buffer_1_5_addr = getelementptr i96 %patch_buffer_1_5, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_1_5_addr"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="96" op_0_bw="7">
<![CDATA[
:156 %new_patch_load_21 = load i7 %new_patch_addr_21

]]></Node>
<StgValue><ssdm name="new_patch_load_21"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:157 %store_ln25 = store i96 %new_patch_load_21, i2 %patch_buffer_1_5_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="96" op_0_bw="7">
<![CDATA[
:159 %new_patch_load_22 = load i7 %new_patch_addr_22

]]></Node>
<StgValue><ssdm name="new_patch_load_22"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="96" op_0_bw="7">
<![CDATA[
:162 %new_patch_load_23 = load i7 %new_patch_addr_23

]]></Node>
<StgValue><ssdm name="new_patch_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %new_patch_addr_24 = getelementptr i96 %new_patch, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="new_patch_addr_24"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %new_patch_addr_25 = getelementptr i96 %new_patch, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="new_patch_addr_25"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158 %patch_buffer_1_6_addr = getelementptr i96 %patch_buffer_1_6, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_1_6_addr"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="96" op_0_bw="7">
<![CDATA[
:159 %new_patch_load_22 = load i7 %new_patch_addr_22

]]></Node>
<StgValue><ssdm name="new_patch_load_22"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:160 %store_ln25 = store i96 %new_patch_load_22, i2 %patch_buffer_1_6_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161 %patch_buffer_1_7_addr = getelementptr i96 %patch_buffer_1_7, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_1_7_addr"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="96" op_0_bw="7">
<![CDATA[
:162 %new_patch_load_23 = load i7 %new_patch_addr_23

]]></Node>
<StgValue><ssdm name="new_patch_load_23"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:163 %store_ln25 = store i96 %new_patch_load_23, i2 %patch_buffer_1_7_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="96" op_0_bw="7">
<![CDATA[
:165 %new_patch_load_24 = load i7 %new_patch_addr_24

]]></Node>
<StgValue><ssdm name="new_patch_load_24"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="96" op_0_bw="7">
<![CDATA[
:168 %new_patch_load_25 = load i7 %new_patch_addr_25

]]></Node>
<StgValue><ssdm name="new_patch_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %new_patch_addr_26 = getelementptr i96 %new_patch, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="new_patch_addr_26"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %new_patch_addr_27 = getelementptr i96 %new_patch, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="new_patch_addr_27"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164 %patch_buffer_1_8_addr = getelementptr i96 %patch_buffer_1_8, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_1_8_addr"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="96" op_0_bw="7">
<![CDATA[
:165 %new_patch_load_24 = load i7 %new_patch_addr_24

]]></Node>
<StgValue><ssdm name="new_patch_load_24"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:166 %store_ln25 = store i96 %new_patch_load_24, i2 %patch_buffer_1_8_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167 %patch_buffer_1_9_addr = getelementptr i96 %patch_buffer_1_9, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_1_9_addr"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="96" op_0_bw="7">
<![CDATA[
:168 %new_patch_load_25 = load i7 %new_patch_addr_25

]]></Node>
<StgValue><ssdm name="new_patch_load_25"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:169 %store_ln25 = store i96 %new_patch_load_25, i2 %patch_buffer_1_9_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="96" op_0_bw="7">
<![CDATA[
:171 %new_patch_load_26 = load i7 %new_patch_addr_26

]]></Node>
<StgValue><ssdm name="new_patch_load_26"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="96" op_0_bw="7">
<![CDATA[
:174 %new_patch_load_27 = load i7 %new_patch_addr_27

]]></Node>
<StgValue><ssdm name="new_patch_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %new_patch_addr_28 = getelementptr i96 %new_patch, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="new_patch_addr_28"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %new_patch_addr_29 = getelementptr i96 %new_patch, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="new_patch_addr_29"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170 %patch_buffer_1_10_addr = getelementptr i96 %patch_buffer_1_10, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_1_10_addr"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="96" op_0_bw="7">
<![CDATA[
:171 %new_patch_load_26 = load i7 %new_patch_addr_26

]]></Node>
<StgValue><ssdm name="new_patch_load_26"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:172 %store_ln25 = store i96 %new_patch_load_26, i2 %patch_buffer_1_10_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173 %patch_buffer_1_11_addr = getelementptr i96 %patch_buffer_1_11, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_1_11_addr"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="96" op_0_bw="7">
<![CDATA[
:174 %new_patch_load_27 = load i7 %new_patch_addr_27

]]></Node>
<StgValue><ssdm name="new_patch_load_27"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:175 %store_ln25 = store i96 %new_patch_load_27, i2 %patch_buffer_1_11_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="96" op_0_bw="7">
<![CDATA[
:177 %new_patch_load_28 = load i7 %new_patch_addr_28

]]></Node>
<StgValue><ssdm name="new_patch_load_28"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="96" op_0_bw="7">
<![CDATA[
:180 %new_patch_load_29 = load i7 %new_patch_addr_29

]]></Node>
<StgValue><ssdm name="new_patch_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %new_patch_addr_30 = getelementptr i96 %new_patch, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="new_patch_addr_30"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %new_patch_addr_31 = getelementptr i96 %new_patch, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="new_patch_addr_31"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176 %patch_buffer_1_12_addr = getelementptr i96 %patch_buffer_1_12, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_1_12_addr"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="96" op_0_bw="7">
<![CDATA[
:177 %new_patch_load_28 = load i7 %new_patch_addr_28

]]></Node>
<StgValue><ssdm name="new_patch_load_28"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:178 %store_ln25 = store i96 %new_patch_load_28, i2 %patch_buffer_1_12_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179 %patch_buffer_1_13_addr = getelementptr i96 %patch_buffer_1_13, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_1_13_addr"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="96" op_0_bw="7">
<![CDATA[
:180 %new_patch_load_29 = load i7 %new_patch_addr_29

]]></Node>
<StgValue><ssdm name="new_patch_load_29"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:181 %store_ln25 = store i96 %new_patch_load_29, i2 %patch_buffer_1_13_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="96" op_0_bw="7">
<![CDATA[
:183 %new_patch_load_30 = load i7 %new_patch_addr_30

]]></Node>
<StgValue><ssdm name="new_patch_load_30"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="96" op_0_bw="7">
<![CDATA[
:186 %new_patch_load_31 = load i7 %new_patch_addr_31

]]></Node>
<StgValue><ssdm name="new_patch_load_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %new_patch_addr_32 = getelementptr i96 %new_patch, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="new_patch_addr_32"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %new_patch_addr_33 = getelementptr i96 %new_patch, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="new_patch_addr_33"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182 %patch_buffer_1_14_addr = getelementptr i96 %patch_buffer_1_14, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_1_14_addr"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="96" op_0_bw="7">
<![CDATA[
:183 %new_patch_load_30 = load i7 %new_patch_addr_30

]]></Node>
<StgValue><ssdm name="new_patch_load_30"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:184 %store_ln25 = store i96 %new_patch_load_30, i2 %patch_buffer_1_14_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185 %patch_buffer_1_15_addr = getelementptr i96 %patch_buffer_1_15, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_1_15_addr"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="96" op_0_bw="7">
<![CDATA[
:186 %new_patch_load_31 = load i7 %new_patch_addr_31

]]></Node>
<StgValue><ssdm name="new_patch_load_31"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:187 %store_ln25 = store i96 %new_patch_load_31, i2 %patch_buffer_1_15_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="96" op_0_bw="7">
<![CDATA[
:189 %new_patch_load_32 = load i7 %new_patch_addr_32

]]></Node>
<StgValue><ssdm name="new_patch_load_32"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="96" op_0_bw="7">
<![CDATA[
:192 %new_patch_load_33 = load i7 %new_patch_addr_33

]]></Node>
<StgValue><ssdm name="new_patch_load_33"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %new_patch_addr_34 = getelementptr i96 %new_patch, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="new_patch_addr_34"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %new_patch_addr_35 = getelementptr i96 %new_patch, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="new_patch_addr_35"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188 %patch_buffer_2_0_addr = getelementptr i96 %patch_buffer_2_0, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_2_0_addr"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="96" op_0_bw="7">
<![CDATA[
:189 %new_patch_load_32 = load i7 %new_patch_addr_32

]]></Node>
<StgValue><ssdm name="new_patch_load_32"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:190 %store_ln25 = store i96 %new_patch_load_32, i2 %patch_buffer_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191 %patch_buffer_2_1_addr = getelementptr i96 %patch_buffer_2_1, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_2_1_addr"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="96" op_0_bw="7">
<![CDATA[
:192 %new_patch_load_33 = load i7 %new_patch_addr_33

]]></Node>
<StgValue><ssdm name="new_patch_load_33"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:193 %store_ln25 = store i96 %new_patch_load_33, i2 %patch_buffer_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="96" op_0_bw="7">
<![CDATA[
:195 %new_patch_load_34 = load i7 %new_patch_addr_34

]]></Node>
<StgValue><ssdm name="new_patch_load_34"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="96" op_0_bw="7">
<![CDATA[
:198 %new_patch_load_35 = load i7 %new_patch_addr_35

]]></Node>
<StgValue><ssdm name="new_patch_load_35"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="228" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %new_patch_addr_36 = getelementptr i96 %new_patch, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="new_patch_addr_36"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37 %new_patch_addr_37 = getelementptr i96 %new_patch, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="new_patch_addr_37"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194 %patch_buffer_2_2_addr = getelementptr i96 %patch_buffer_2_2, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_2_2_addr"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="96" op_0_bw="7">
<![CDATA[
:195 %new_patch_load_34 = load i7 %new_patch_addr_34

]]></Node>
<StgValue><ssdm name="new_patch_load_34"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:196 %store_ln25 = store i96 %new_patch_load_34, i2 %patch_buffer_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197 %patch_buffer_2_3_addr = getelementptr i96 %patch_buffer_2_3, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_2_3_addr"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="96" op_0_bw="7">
<![CDATA[
:198 %new_patch_load_35 = load i7 %new_patch_addr_35

]]></Node>
<StgValue><ssdm name="new_patch_load_35"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:199 %store_ln25 = store i96 %new_patch_load_35, i2 %patch_buffer_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="96" op_0_bw="7">
<![CDATA[
:201 %new_patch_load_36 = load i7 %new_patch_addr_36

]]></Node>
<StgValue><ssdm name="new_patch_load_36"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="96" op_0_bw="7">
<![CDATA[
:204 %new_patch_load_37 = load i7 %new_patch_addr_37

]]></Node>
<StgValue><ssdm name="new_patch_load_37"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="238" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38 %new_patch_addr_38 = getelementptr i96 %new_patch, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="new_patch_addr_38"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %new_patch_addr_39 = getelementptr i96 %new_patch, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="new_patch_addr_39"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200 %patch_buffer_2_4_addr = getelementptr i96 %patch_buffer_2_4, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_2_4_addr"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="96" op_0_bw="7">
<![CDATA[
:201 %new_patch_load_36 = load i7 %new_patch_addr_36

]]></Node>
<StgValue><ssdm name="new_patch_load_36"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:202 %store_ln25 = store i96 %new_patch_load_36, i2 %patch_buffer_2_4_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203 %patch_buffer_2_5_addr = getelementptr i96 %patch_buffer_2_5, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_2_5_addr"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="96" op_0_bw="7">
<![CDATA[
:204 %new_patch_load_37 = load i7 %new_patch_addr_37

]]></Node>
<StgValue><ssdm name="new_patch_load_37"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:205 %store_ln25 = store i96 %new_patch_load_37, i2 %patch_buffer_2_5_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="96" op_0_bw="7">
<![CDATA[
:207 %new_patch_load_38 = load i7 %new_patch_addr_38

]]></Node>
<StgValue><ssdm name="new_patch_load_38"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="96" op_0_bw="7">
<![CDATA[
:210 %new_patch_load_39 = load i7 %new_patch_addr_39

]]></Node>
<StgValue><ssdm name="new_patch_load_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="248" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40 %new_patch_addr_40 = getelementptr i96 %new_patch, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="new_patch_addr_40"/></StgValue>
</operation>

<operation id="249" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41 %new_patch_addr_41 = getelementptr i96 %new_patch, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="new_patch_addr_41"/></StgValue>
</operation>

<operation id="250" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:206 %patch_buffer_2_6_addr = getelementptr i96 %patch_buffer_2_6, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_2_6_addr"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="96" op_0_bw="7">
<![CDATA[
:207 %new_patch_load_38 = load i7 %new_patch_addr_38

]]></Node>
<StgValue><ssdm name="new_patch_load_38"/></StgValue>
</operation>

<operation id="252" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:208 %store_ln25 = store i96 %new_patch_load_38, i2 %patch_buffer_2_6_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209 %patch_buffer_2_7_addr = getelementptr i96 %patch_buffer_2_7, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_2_7_addr"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="96" op_0_bw="7">
<![CDATA[
:210 %new_patch_load_39 = load i7 %new_patch_addr_39

]]></Node>
<StgValue><ssdm name="new_patch_load_39"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:211 %store_ln25 = store i96 %new_patch_load_39, i2 %patch_buffer_2_7_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="96" op_0_bw="7">
<![CDATA[
:213 %new_patch_load_40 = load i7 %new_patch_addr_40

]]></Node>
<StgValue><ssdm name="new_patch_load_40"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="96" op_0_bw="7">
<![CDATA[
:216 %new_patch_load_41 = load i7 %new_patch_addr_41

]]></Node>
<StgValue><ssdm name="new_patch_load_41"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="258" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %new_patch_addr_42 = getelementptr i96 %new_patch, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="new_patch_addr_42"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43 %new_patch_addr_43 = getelementptr i96 %new_patch, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="new_patch_addr_43"/></StgValue>
</operation>

<operation id="260" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:212 %patch_buffer_2_8_addr = getelementptr i96 %patch_buffer_2_8, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_2_8_addr"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="96" op_0_bw="7">
<![CDATA[
:213 %new_patch_load_40 = load i7 %new_patch_addr_40

]]></Node>
<StgValue><ssdm name="new_patch_load_40"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:214 %store_ln25 = store i96 %new_patch_load_40, i2 %patch_buffer_2_8_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="263" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215 %patch_buffer_2_9_addr = getelementptr i96 %patch_buffer_2_9, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_2_9_addr"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="96" op_0_bw="7">
<![CDATA[
:216 %new_patch_load_41 = load i7 %new_patch_addr_41

]]></Node>
<StgValue><ssdm name="new_patch_load_41"/></StgValue>
</operation>

<operation id="265" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:217 %store_ln25 = store i96 %new_patch_load_41, i2 %patch_buffer_2_9_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="266" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="96" op_0_bw="7">
<![CDATA[
:219 %new_patch_load_42 = load i7 %new_patch_addr_42

]]></Node>
<StgValue><ssdm name="new_patch_load_42"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="96" op_0_bw="7">
<![CDATA[
:222 %new_patch_load_43 = load i7 %new_patch_addr_43

]]></Node>
<StgValue><ssdm name="new_patch_load_43"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="268" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44 %new_patch_addr_44 = getelementptr i96 %new_patch, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="new_patch_addr_44"/></StgValue>
</operation>

<operation id="269" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45 %new_patch_addr_45 = getelementptr i96 %new_patch, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="new_patch_addr_45"/></StgValue>
</operation>

<operation id="270" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:218 %patch_buffer_2_10_addr = getelementptr i96 %patch_buffer_2_10, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_2_10_addr"/></StgValue>
</operation>

<operation id="271" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="96" op_0_bw="7">
<![CDATA[
:219 %new_patch_load_42 = load i7 %new_patch_addr_42

]]></Node>
<StgValue><ssdm name="new_patch_load_42"/></StgValue>
</operation>

<operation id="272" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:220 %store_ln25 = store i96 %new_patch_load_42, i2 %patch_buffer_2_10_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="273" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:221 %patch_buffer_2_11_addr = getelementptr i96 %patch_buffer_2_11, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_2_11_addr"/></StgValue>
</operation>

<operation id="274" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="96" op_0_bw="7">
<![CDATA[
:222 %new_patch_load_43 = load i7 %new_patch_addr_43

]]></Node>
<StgValue><ssdm name="new_patch_load_43"/></StgValue>
</operation>

<operation id="275" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:223 %store_ln25 = store i96 %new_patch_load_43, i2 %patch_buffer_2_11_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="276" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="96" op_0_bw="7">
<![CDATA[
:225 %new_patch_load_44 = load i7 %new_patch_addr_44

]]></Node>
<StgValue><ssdm name="new_patch_load_44"/></StgValue>
</operation>

<operation id="277" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="96" op_0_bw="7">
<![CDATA[
:228 %new_patch_load_45 = load i7 %new_patch_addr_45

]]></Node>
<StgValue><ssdm name="new_patch_load_45"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="278" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46 %new_patch_addr_46 = getelementptr i96 %new_patch, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="new_patch_addr_46"/></StgValue>
</operation>

<operation id="279" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47 %new_patch_addr_47 = getelementptr i96 %new_patch, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="new_patch_addr_47"/></StgValue>
</operation>

<operation id="280" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:224 %patch_buffer_2_12_addr = getelementptr i96 %patch_buffer_2_12, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_2_12_addr"/></StgValue>
</operation>

<operation id="281" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="96" op_0_bw="7">
<![CDATA[
:225 %new_patch_load_44 = load i7 %new_patch_addr_44

]]></Node>
<StgValue><ssdm name="new_patch_load_44"/></StgValue>
</operation>

<operation id="282" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:226 %store_ln25 = store i96 %new_patch_load_44, i2 %patch_buffer_2_12_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="283" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227 %patch_buffer_2_13_addr = getelementptr i96 %patch_buffer_2_13, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_2_13_addr"/></StgValue>
</operation>

<operation id="284" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="96" op_0_bw="7">
<![CDATA[
:228 %new_patch_load_45 = load i7 %new_patch_addr_45

]]></Node>
<StgValue><ssdm name="new_patch_load_45"/></StgValue>
</operation>

<operation id="285" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:229 %store_ln25 = store i96 %new_patch_load_45, i2 %patch_buffer_2_13_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="286" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="96" op_0_bw="7">
<![CDATA[
:231 %new_patch_load_46 = load i7 %new_patch_addr_46

]]></Node>
<StgValue><ssdm name="new_patch_load_46"/></StgValue>
</operation>

<operation id="287" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="96" op_0_bw="7">
<![CDATA[
:234 %new_patch_load_47 = load i7 %new_patch_addr_47

]]></Node>
<StgValue><ssdm name="new_patch_load_47"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="288" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %new_patch_addr_48 = getelementptr i96 %new_patch, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="new_patch_addr_48"/></StgValue>
</operation>

<operation id="289" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49 %new_patch_addr_49 = getelementptr i96 %new_patch, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="new_patch_addr_49"/></StgValue>
</operation>

<operation id="290" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:230 %patch_buffer_2_14_addr = getelementptr i96 %patch_buffer_2_14, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_2_14_addr"/></StgValue>
</operation>

<operation id="291" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="96" op_0_bw="7">
<![CDATA[
:231 %new_patch_load_46 = load i7 %new_patch_addr_46

]]></Node>
<StgValue><ssdm name="new_patch_load_46"/></StgValue>
</operation>

<operation id="292" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:232 %store_ln25 = store i96 %new_patch_load_46, i2 %patch_buffer_2_14_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="293" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:233 %patch_buffer_2_15_addr = getelementptr i96 %patch_buffer_2_15, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_2_15_addr"/></StgValue>
</operation>

<operation id="294" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="96" op_0_bw="7">
<![CDATA[
:234 %new_patch_load_47 = load i7 %new_patch_addr_47

]]></Node>
<StgValue><ssdm name="new_patch_load_47"/></StgValue>
</operation>

<operation id="295" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:235 %store_ln25 = store i96 %new_patch_load_47, i2 %patch_buffer_2_15_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="296" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="96" op_0_bw="7">
<![CDATA[
:237 %new_patch_load_48 = load i7 %new_patch_addr_48

]]></Node>
<StgValue><ssdm name="new_patch_load_48"/></StgValue>
</operation>

<operation id="297" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="96" op_0_bw="7">
<![CDATA[
:240 %new_patch_load_49 = load i7 %new_patch_addr_49

]]></Node>
<StgValue><ssdm name="new_patch_load_49"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="298" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50 %new_patch_addr_50 = getelementptr i96 %new_patch, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="new_patch_addr_50"/></StgValue>
</operation>

<operation id="299" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51 %new_patch_addr_51 = getelementptr i96 %new_patch, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="new_patch_addr_51"/></StgValue>
</operation>

<operation id="300" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:236 %patch_buffer_3_0_addr = getelementptr i96 %patch_buffer_3_0, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_3_0_addr"/></StgValue>
</operation>

<operation id="301" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="96" op_0_bw="7">
<![CDATA[
:237 %new_patch_load_48 = load i7 %new_patch_addr_48

]]></Node>
<StgValue><ssdm name="new_patch_load_48"/></StgValue>
</operation>

<operation id="302" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:238 %store_ln25 = store i96 %new_patch_load_48, i2 %patch_buffer_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="303" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:239 %patch_buffer_3_1_addr = getelementptr i96 %patch_buffer_3_1, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_3_1_addr"/></StgValue>
</operation>

<operation id="304" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="96" op_0_bw="7">
<![CDATA[
:240 %new_patch_load_49 = load i7 %new_patch_addr_49

]]></Node>
<StgValue><ssdm name="new_patch_load_49"/></StgValue>
</operation>

<operation id="305" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:241 %store_ln25 = store i96 %new_patch_load_49, i2 %patch_buffer_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="306" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="96" op_0_bw="7">
<![CDATA[
:243 %new_patch_load_50 = load i7 %new_patch_addr_50

]]></Node>
<StgValue><ssdm name="new_patch_load_50"/></StgValue>
</operation>

<operation id="307" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="96" op_0_bw="7">
<![CDATA[
:246 %new_patch_load_51 = load i7 %new_patch_addr_51

]]></Node>
<StgValue><ssdm name="new_patch_load_51"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="308" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52 %new_patch_addr_52 = getelementptr i96 %new_patch, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="new_patch_addr_52"/></StgValue>
</operation>

<operation id="309" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53 %new_patch_addr_53 = getelementptr i96 %new_patch, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="new_patch_addr_53"/></StgValue>
</operation>

<operation id="310" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:242 %patch_buffer_3_2_addr = getelementptr i96 %patch_buffer_3_2, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_3_2_addr"/></StgValue>
</operation>

<operation id="311" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="96" op_0_bw="7">
<![CDATA[
:243 %new_patch_load_50 = load i7 %new_patch_addr_50

]]></Node>
<StgValue><ssdm name="new_patch_load_50"/></StgValue>
</operation>

<operation id="312" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:244 %store_ln25 = store i96 %new_patch_load_50, i2 %patch_buffer_3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="313" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:245 %patch_buffer_3_3_addr = getelementptr i96 %patch_buffer_3_3, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_3_3_addr"/></StgValue>
</operation>

<operation id="314" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="96" op_0_bw="7">
<![CDATA[
:246 %new_patch_load_51 = load i7 %new_patch_addr_51

]]></Node>
<StgValue><ssdm name="new_patch_load_51"/></StgValue>
</operation>

<operation id="315" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:247 %store_ln25 = store i96 %new_patch_load_51, i2 %patch_buffer_3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="316" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="96" op_0_bw="7">
<![CDATA[
:249 %new_patch_load_52 = load i7 %new_patch_addr_52

]]></Node>
<StgValue><ssdm name="new_patch_load_52"/></StgValue>
</operation>

<operation id="317" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="96" op_0_bw="7">
<![CDATA[
:252 %new_patch_load_53 = load i7 %new_patch_addr_53

]]></Node>
<StgValue><ssdm name="new_patch_load_53"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="318" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %new_patch_addr_54 = getelementptr i96 %new_patch, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="new_patch_addr_54"/></StgValue>
</operation>

<operation id="319" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55 %new_patch_addr_55 = getelementptr i96 %new_patch, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="new_patch_addr_55"/></StgValue>
</operation>

<operation id="320" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:248 %patch_buffer_3_4_addr = getelementptr i96 %patch_buffer_3_4, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_3_4_addr"/></StgValue>
</operation>

<operation id="321" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="96" op_0_bw="7">
<![CDATA[
:249 %new_patch_load_52 = load i7 %new_patch_addr_52

]]></Node>
<StgValue><ssdm name="new_patch_load_52"/></StgValue>
</operation>

<operation id="322" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:250 %store_ln25 = store i96 %new_patch_load_52, i2 %patch_buffer_3_4_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="323" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:251 %patch_buffer_3_5_addr = getelementptr i96 %patch_buffer_3_5, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_3_5_addr"/></StgValue>
</operation>

<operation id="324" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="96" op_0_bw="7">
<![CDATA[
:252 %new_patch_load_53 = load i7 %new_patch_addr_53

]]></Node>
<StgValue><ssdm name="new_patch_load_53"/></StgValue>
</operation>

<operation id="325" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:253 %store_ln25 = store i96 %new_patch_load_53, i2 %patch_buffer_3_5_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="326" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="96" op_0_bw="7">
<![CDATA[
:255 %new_patch_load_54 = load i7 %new_patch_addr_54

]]></Node>
<StgValue><ssdm name="new_patch_load_54"/></StgValue>
</operation>

<operation id="327" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="96" op_0_bw="7">
<![CDATA[
:258 %new_patch_load_55 = load i7 %new_patch_addr_55

]]></Node>
<StgValue><ssdm name="new_patch_load_55"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="328" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56 %new_patch_addr_56 = getelementptr i96 %new_patch, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="new_patch_addr_56"/></StgValue>
</operation>

<operation id="329" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57 %new_patch_addr_57 = getelementptr i96 %new_patch, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="new_patch_addr_57"/></StgValue>
</operation>

<operation id="330" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:254 %patch_buffer_3_6_addr = getelementptr i96 %patch_buffer_3_6, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_3_6_addr"/></StgValue>
</operation>

<operation id="331" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="96" op_0_bw="7">
<![CDATA[
:255 %new_patch_load_54 = load i7 %new_patch_addr_54

]]></Node>
<StgValue><ssdm name="new_patch_load_54"/></StgValue>
</operation>

<operation id="332" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:256 %store_ln25 = store i96 %new_patch_load_54, i2 %patch_buffer_3_6_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="333" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:257 %patch_buffer_3_7_addr = getelementptr i96 %patch_buffer_3_7, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_3_7_addr"/></StgValue>
</operation>

<operation id="334" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="96" op_0_bw="7">
<![CDATA[
:258 %new_patch_load_55 = load i7 %new_patch_addr_55

]]></Node>
<StgValue><ssdm name="new_patch_load_55"/></StgValue>
</operation>

<operation id="335" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:259 %store_ln25 = store i96 %new_patch_load_55, i2 %patch_buffer_3_7_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="336" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="96" op_0_bw="7">
<![CDATA[
:261 %new_patch_load_56 = load i7 %new_patch_addr_56

]]></Node>
<StgValue><ssdm name="new_patch_load_56"/></StgValue>
</operation>

<operation id="337" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="96" op_0_bw="7">
<![CDATA[
:264 %new_patch_load_57 = load i7 %new_patch_addr_57

]]></Node>
<StgValue><ssdm name="new_patch_load_57"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="338" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58 %new_patch_addr_58 = getelementptr i96 %new_patch, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="new_patch_addr_58"/></StgValue>
</operation>

<operation id="339" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59 %new_patch_addr_59 = getelementptr i96 %new_patch, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="new_patch_addr_59"/></StgValue>
</operation>

<operation id="340" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:260 %patch_buffer_3_8_addr = getelementptr i96 %patch_buffer_3_8, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_3_8_addr"/></StgValue>
</operation>

<operation id="341" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="96" op_0_bw="7">
<![CDATA[
:261 %new_patch_load_56 = load i7 %new_patch_addr_56

]]></Node>
<StgValue><ssdm name="new_patch_load_56"/></StgValue>
</operation>

<operation id="342" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:262 %store_ln25 = store i96 %new_patch_load_56, i2 %patch_buffer_3_8_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="343" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:263 %patch_buffer_3_9_addr = getelementptr i96 %patch_buffer_3_9, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_3_9_addr"/></StgValue>
</operation>

<operation id="344" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="96" op_0_bw="7">
<![CDATA[
:264 %new_patch_load_57 = load i7 %new_patch_addr_57

]]></Node>
<StgValue><ssdm name="new_patch_load_57"/></StgValue>
</operation>

<operation id="345" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:265 %store_ln25 = store i96 %new_patch_load_57, i2 %patch_buffer_3_9_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="346" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="96" op_0_bw="7">
<![CDATA[
:267 %new_patch_load_58 = load i7 %new_patch_addr_58

]]></Node>
<StgValue><ssdm name="new_patch_load_58"/></StgValue>
</operation>

<operation id="347" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="96" op_0_bw="7">
<![CDATA[
:270 %new_patch_load_59 = load i7 %new_patch_addr_59

]]></Node>
<StgValue><ssdm name="new_patch_load_59"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="348" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60 %new_patch_addr_60 = getelementptr i96 %new_patch, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="new_patch_addr_60"/></StgValue>
</operation>

<operation id="349" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61 %new_patch_addr_61 = getelementptr i96 %new_patch, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="new_patch_addr_61"/></StgValue>
</operation>

<operation id="350" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:266 %patch_buffer_3_10_addr = getelementptr i96 %patch_buffer_3_10, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_3_10_addr"/></StgValue>
</operation>

<operation id="351" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="96" op_0_bw="7">
<![CDATA[
:267 %new_patch_load_58 = load i7 %new_patch_addr_58

]]></Node>
<StgValue><ssdm name="new_patch_load_58"/></StgValue>
</operation>

<operation id="352" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:268 %store_ln25 = store i96 %new_patch_load_58, i2 %patch_buffer_3_10_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="353" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:269 %patch_buffer_3_11_addr = getelementptr i96 %patch_buffer_3_11, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_3_11_addr"/></StgValue>
</operation>

<operation id="354" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="96" op_0_bw="7">
<![CDATA[
:270 %new_patch_load_59 = load i7 %new_patch_addr_59

]]></Node>
<StgValue><ssdm name="new_patch_load_59"/></StgValue>
</operation>

<operation id="355" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:271 %store_ln25 = store i96 %new_patch_load_59, i2 %patch_buffer_3_11_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="356" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="96" op_0_bw="7">
<![CDATA[
:273 %new_patch_load_60 = load i7 %new_patch_addr_60

]]></Node>
<StgValue><ssdm name="new_patch_load_60"/></StgValue>
</operation>

<operation id="357" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="96" op_0_bw="7">
<![CDATA[
:276 %new_patch_load_61 = load i7 %new_patch_addr_61

]]></Node>
<StgValue><ssdm name="new_patch_load_61"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="358" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62 %new_patch_addr_62 = getelementptr i96 %new_patch, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="new_patch_addr_62"/></StgValue>
</operation>

<operation id="359" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63 %new_patch_addr_63 = getelementptr i96 %new_patch, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="new_patch_addr_63"/></StgValue>
</operation>

<operation id="360" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:272 %patch_buffer_3_12_addr = getelementptr i96 %patch_buffer_3_12, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_3_12_addr"/></StgValue>
</operation>

<operation id="361" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="96" op_0_bw="7">
<![CDATA[
:273 %new_patch_load_60 = load i7 %new_patch_addr_60

]]></Node>
<StgValue><ssdm name="new_patch_load_60"/></StgValue>
</operation>

<operation id="362" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:274 %store_ln25 = store i96 %new_patch_load_60, i2 %patch_buffer_3_12_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="363" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:275 %patch_buffer_3_13_addr = getelementptr i96 %patch_buffer_3_13, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_3_13_addr"/></StgValue>
</operation>

<operation id="364" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="96" op_0_bw="7">
<![CDATA[
:276 %new_patch_load_61 = load i7 %new_patch_addr_61

]]></Node>
<StgValue><ssdm name="new_patch_load_61"/></StgValue>
</operation>

<operation id="365" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:277 %store_ln25 = store i96 %new_patch_load_61, i2 %patch_buffer_3_13_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="366" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="96" op_0_bw="7">
<![CDATA[
:279 %new_patch_load_62 = load i7 %new_patch_addr_62

]]></Node>
<StgValue><ssdm name="new_patch_load_62"/></StgValue>
</operation>

<operation id="367" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="96" op_0_bw="7">
<![CDATA[
:282 %new_patch_load_63 = load i7 %new_patch_addr_63

]]></Node>
<StgValue><ssdm name="new_patch_load_63"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="368" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64 %new_patch_addr_64 = getelementptr i96 %new_patch, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="new_patch_addr_64"/></StgValue>
</operation>

<operation id="369" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65 %new_patch_addr_65 = getelementptr i96 %new_patch, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="new_patch_addr_65"/></StgValue>
</operation>

<operation id="370" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:278 %patch_buffer_3_14_addr = getelementptr i96 %patch_buffer_3_14, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_3_14_addr"/></StgValue>
</operation>

<operation id="371" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="96" op_0_bw="7">
<![CDATA[
:279 %new_patch_load_62 = load i7 %new_patch_addr_62

]]></Node>
<StgValue><ssdm name="new_patch_load_62"/></StgValue>
</operation>

<operation id="372" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:280 %store_ln25 = store i96 %new_patch_load_62, i2 %patch_buffer_3_14_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="373" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:281 %patch_buffer_3_15_addr = getelementptr i96 %patch_buffer_3_15, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_3_15_addr"/></StgValue>
</operation>

<operation id="374" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="96" op_0_bw="7">
<![CDATA[
:282 %new_patch_load_63 = load i7 %new_patch_addr_63

]]></Node>
<StgValue><ssdm name="new_patch_load_63"/></StgValue>
</operation>

<operation id="375" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:283 %store_ln25 = store i96 %new_patch_load_63, i2 %patch_buffer_3_15_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="376" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="96" op_0_bw="7">
<![CDATA[
:285 %new_patch_load_64 = load i7 %new_patch_addr_64

]]></Node>
<StgValue><ssdm name="new_patch_load_64"/></StgValue>
</operation>

<operation id="377" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="96" op_0_bw="7">
<![CDATA[
:288 %new_patch_load_65 = load i7 %new_patch_addr_65

]]></Node>
<StgValue><ssdm name="new_patch_load_65"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="378" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66 %new_patch_addr_66 = getelementptr i96 %new_patch, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="new_patch_addr_66"/></StgValue>
</operation>

<operation id="379" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67 %new_patch_addr_67 = getelementptr i96 %new_patch, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="new_patch_addr_67"/></StgValue>
</operation>

<operation id="380" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:284 %patch_buffer_4_0_addr = getelementptr i96 %patch_buffer_4_0, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_4_0_addr"/></StgValue>
</operation>

<operation id="381" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="96" op_0_bw="7">
<![CDATA[
:285 %new_patch_load_64 = load i7 %new_patch_addr_64

]]></Node>
<StgValue><ssdm name="new_patch_load_64"/></StgValue>
</operation>

<operation id="382" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:286 %store_ln25 = store i96 %new_patch_load_64, i2 %patch_buffer_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="383" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:287 %patch_buffer_4_1_addr = getelementptr i96 %patch_buffer_4_1, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_4_1_addr"/></StgValue>
</operation>

<operation id="384" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="96" op_0_bw="7">
<![CDATA[
:288 %new_patch_load_65 = load i7 %new_patch_addr_65

]]></Node>
<StgValue><ssdm name="new_patch_load_65"/></StgValue>
</operation>

<operation id="385" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:289 %store_ln25 = store i96 %new_patch_load_65, i2 %patch_buffer_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="386" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="96" op_0_bw="7">
<![CDATA[
:291 %new_patch_load_66 = load i7 %new_patch_addr_66

]]></Node>
<StgValue><ssdm name="new_patch_load_66"/></StgValue>
</operation>

<operation id="387" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="96" op_0_bw="7">
<![CDATA[
:294 %new_patch_load_67 = load i7 %new_patch_addr_67

]]></Node>
<StgValue><ssdm name="new_patch_load_67"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="388" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68 %new_patch_addr_68 = getelementptr i96 %new_patch, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="new_patch_addr_68"/></StgValue>
</operation>

<operation id="389" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69 %new_patch_addr_69 = getelementptr i96 %new_patch, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="new_patch_addr_69"/></StgValue>
</operation>

<operation id="390" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:290 %patch_buffer_4_2_addr = getelementptr i96 %patch_buffer_4_2, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_4_2_addr"/></StgValue>
</operation>

<operation id="391" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="96" op_0_bw="7">
<![CDATA[
:291 %new_patch_load_66 = load i7 %new_patch_addr_66

]]></Node>
<StgValue><ssdm name="new_patch_load_66"/></StgValue>
</operation>

<operation id="392" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:292 %store_ln25 = store i96 %new_patch_load_66, i2 %patch_buffer_4_2_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="393" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:293 %patch_buffer_4_3_addr = getelementptr i96 %patch_buffer_4_3, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_4_3_addr"/></StgValue>
</operation>

<operation id="394" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="96" op_0_bw="7">
<![CDATA[
:294 %new_patch_load_67 = load i7 %new_patch_addr_67

]]></Node>
<StgValue><ssdm name="new_patch_load_67"/></StgValue>
</operation>

<operation id="395" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:295 %store_ln25 = store i96 %new_patch_load_67, i2 %patch_buffer_4_3_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="396" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="96" op_0_bw="7">
<![CDATA[
:297 %new_patch_load_68 = load i7 %new_patch_addr_68

]]></Node>
<StgValue><ssdm name="new_patch_load_68"/></StgValue>
</operation>

<operation id="397" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="96" op_0_bw="7">
<![CDATA[
:300 %new_patch_load_69 = load i7 %new_patch_addr_69

]]></Node>
<StgValue><ssdm name="new_patch_load_69"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="398" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70 %new_patch_addr_70 = getelementptr i96 %new_patch, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="new_patch_addr_70"/></StgValue>
</operation>

<operation id="399" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71 %new_patch_addr_71 = getelementptr i96 %new_patch, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="new_patch_addr_71"/></StgValue>
</operation>

<operation id="400" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:296 %patch_buffer_4_4_addr = getelementptr i96 %patch_buffer_4_4, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_4_4_addr"/></StgValue>
</operation>

<operation id="401" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="96" op_0_bw="7">
<![CDATA[
:297 %new_patch_load_68 = load i7 %new_patch_addr_68

]]></Node>
<StgValue><ssdm name="new_patch_load_68"/></StgValue>
</operation>

<operation id="402" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:298 %store_ln25 = store i96 %new_patch_load_68, i2 %patch_buffer_4_4_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="403" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:299 %patch_buffer_4_5_addr = getelementptr i96 %patch_buffer_4_5, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_4_5_addr"/></StgValue>
</operation>

<operation id="404" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="96" op_0_bw="7">
<![CDATA[
:300 %new_patch_load_69 = load i7 %new_patch_addr_69

]]></Node>
<StgValue><ssdm name="new_patch_load_69"/></StgValue>
</operation>

<operation id="405" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:301 %store_ln25 = store i96 %new_patch_load_69, i2 %patch_buffer_4_5_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="406" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="96" op_0_bw="7">
<![CDATA[
:303 %new_patch_load_70 = load i7 %new_patch_addr_70

]]></Node>
<StgValue><ssdm name="new_patch_load_70"/></StgValue>
</operation>

<operation id="407" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="96" op_0_bw="7">
<![CDATA[
:306 %new_patch_load_71 = load i7 %new_patch_addr_71

]]></Node>
<StgValue><ssdm name="new_patch_load_71"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="408" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72 %new_patch_addr_72 = getelementptr i96 %new_patch, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="new_patch_addr_72"/></StgValue>
</operation>

<operation id="409" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73 %new_patch_addr_73 = getelementptr i96 %new_patch, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="new_patch_addr_73"/></StgValue>
</operation>

<operation id="410" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:302 %patch_buffer_4_6_addr = getelementptr i96 %patch_buffer_4_6, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_4_6_addr"/></StgValue>
</operation>

<operation id="411" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="96" op_0_bw="7">
<![CDATA[
:303 %new_patch_load_70 = load i7 %new_patch_addr_70

]]></Node>
<StgValue><ssdm name="new_patch_load_70"/></StgValue>
</operation>

<operation id="412" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:304 %store_ln25 = store i96 %new_patch_load_70, i2 %patch_buffer_4_6_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="413" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:305 %patch_buffer_4_7_addr = getelementptr i96 %patch_buffer_4_7, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_4_7_addr"/></StgValue>
</operation>

<operation id="414" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="96" op_0_bw="7">
<![CDATA[
:306 %new_patch_load_71 = load i7 %new_patch_addr_71

]]></Node>
<StgValue><ssdm name="new_patch_load_71"/></StgValue>
</operation>

<operation id="415" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:307 %store_ln25 = store i96 %new_patch_load_71, i2 %patch_buffer_4_7_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="416" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="96" op_0_bw="7">
<![CDATA[
:309 %new_patch_load_72 = load i7 %new_patch_addr_72

]]></Node>
<StgValue><ssdm name="new_patch_load_72"/></StgValue>
</operation>

<operation id="417" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="96" op_0_bw="7">
<![CDATA[
:312 %new_patch_load_73 = load i7 %new_patch_addr_73

]]></Node>
<StgValue><ssdm name="new_patch_load_73"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="418" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74 %new_patch_addr_74 = getelementptr i96 %new_patch, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="new_patch_addr_74"/></StgValue>
</operation>

<operation id="419" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75 %new_patch_addr_75 = getelementptr i96 %new_patch, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="new_patch_addr_75"/></StgValue>
</operation>

<operation id="420" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:308 %patch_buffer_4_8_addr = getelementptr i96 %patch_buffer_4_8, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_4_8_addr"/></StgValue>
</operation>

<operation id="421" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="96" op_0_bw="7">
<![CDATA[
:309 %new_patch_load_72 = load i7 %new_patch_addr_72

]]></Node>
<StgValue><ssdm name="new_patch_load_72"/></StgValue>
</operation>

<operation id="422" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:310 %store_ln25 = store i96 %new_patch_load_72, i2 %patch_buffer_4_8_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="423" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:311 %patch_buffer_4_9_addr = getelementptr i96 %patch_buffer_4_9, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_4_9_addr"/></StgValue>
</operation>

<operation id="424" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="96" op_0_bw="7">
<![CDATA[
:312 %new_patch_load_73 = load i7 %new_patch_addr_73

]]></Node>
<StgValue><ssdm name="new_patch_load_73"/></StgValue>
</operation>

<operation id="425" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:313 %store_ln25 = store i96 %new_patch_load_73, i2 %patch_buffer_4_9_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="426" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="96" op_0_bw="7">
<![CDATA[
:315 %new_patch_load_74 = load i7 %new_patch_addr_74

]]></Node>
<StgValue><ssdm name="new_patch_load_74"/></StgValue>
</operation>

<operation id="427" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="96" op_0_bw="7">
<![CDATA[
:318 %new_patch_load_75 = load i7 %new_patch_addr_75

]]></Node>
<StgValue><ssdm name="new_patch_load_75"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="428" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76 %new_patch_addr_76 = getelementptr i96 %new_patch, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="new_patch_addr_76"/></StgValue>
</operation>

<operation id="429" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77 %new_patch_addr_77 = getelementptr i96 %new_patch, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="new_patch_addr_77"/></StgValue>
</operation>

<operation id="430" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:314 %patch_buffer_4_10_addr = getelementptr i96 %patch_buffer_4_10, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_4_10_addr"/></StgValue>
</operation>

<operation id="431" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="96" op_0_bw="7">
<![CDATA[
:315 %new_patch_load_74 = load i7 %new_patch_addr_74

]]></Node>
<StgValue><ssdm name="new_patch_load_74"/></StgValue>
</operation>

<operation id="432" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:316 %store_ln25 = store i96 %new_patch_load_74, i2 %patch_buffer_4_10_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="433" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:317 %patch_buffer_4_11_addr = getelementptr i96 %patch_buffer_4_11, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_4_11_addr"/></StgValue>
</operation>

<operation id="434" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="96" op_0_bw="7">
<![CDATA[
:318 %new_patch_load_75 = load i7 %new_patch_addr_75

]]></Node>
<StgValue><ssdm name="new_patch_load_75"/></StgValue>
</operation>

<operation id="435" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:319 %store_ln25 = store i96 %new_patch_load_75, i2 %patch_buffer_4_11_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="436" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="96" op_0_bw="7">
<![CDATA[
:321 %new_patch_load_76 = load i7 %new_patch_addr_76

]]></Node>
<StgValue><ssdm name="new_patch_load_76"/></StgValue>
</operation>

<operation id="437" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="96" op_0_bw="7">
<![CDATA[
:324 %new_patch_load_77 = load i7 %new_patch_addr_77

]]></Node>
<StgValue><ssdm name="new_patch_load_77"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="438" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78 %new_patch_addr_78 = getelementptr i96 %new_patch, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="new_patch_addr_78"/></StgValue>
</operation>

<operation id="439" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79 %new_patch_addr_79 = getelementptr i96 %new_patch, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="new_patch_addr_79"/></StgValue>
</operation>

<operation id="440" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:320 %patch_buffer_4_12_addr = getelementptr i96 %patch_buffer_4_12, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_4_12_addr"/></StgValue>
</operation>

<operation id="441" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="96" op_0_bw="7">
<![CDATA[
:321 %new_patch_load_76 = load i7 %new_patch_addr_76

]]></Node>
<StgValue><ssdm name="new_patch_load_76"/></StgValue>
</operation>

<operation id="442" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:322 %store_ln25 = store i96 %new_patch_load_76, i2 %patch_buffer_4_12_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="443" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:323 %patch_buffer_4_13_addr = getelementptr i96 %patch_buffer_4_13, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_4_13_addr"/></StgValue>
</operation>

<operation id="444" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="96" op_0_bw="7">
<![CDATA[
:324 %new_patch_load_77 = load i7 %new_patch_addr_77

]]></Node>
<StgValue><ssdm name="new_patch_load_77"/></StgValue>
</operation>

<operation id="445" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:325 %store_ln25 = store i96 %new_patch_load_77, i2 %patch_buffer_4_13_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="446" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="96" op_0_bw="7">
<![CDATA[
:327 %new_patch_load_78 = load i7 %new_patch_addr_78

]]></Node>
<StgValue><ssdm name="new_patch_load_78"/></StgValue>
</operation>

<operation id="447" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="96" op_0_bw="7">
<![CDATA[
:330 %new_patch_load_79 = load i7 %new_patch_addr_79

]]></Node>
<StgValue><ssdm name="new_patch_load_79"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="448" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:326 %patch_buffer_4_14_addr = getelementptr i96 %patch_buffer_4_14, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_4_14_addr"/></StgValue>
</operation>

<operation id="449" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="96" op_0_bw="7">
<![CDATA[
:327 %new_patch_load_78 = load i7 %new_patch_addr_78

]]></Node>
<StgValue><ssdm name="new_patch_load_78"/></StgValue>
</operation>

<operation id="450" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:328 %store_ln25 = store i96 %new_patch_load_78, i2 %patch_buffer_4_14_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="451" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="2" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:329 %patch_buffer_4_15_addr = getelementptr i96 %patch_buffer_4_15, i64 0, i64 %idxprom4

]]></Node>
<StgValue><ssdm name="patch_buffer_4_15_addr"/></StgValue>
</operation>

<operation id="452" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="96" op_0_bw="7">
<![CDATA[
:330 %new_patch_load_79 = load i7 %new_patch_addr_79

]]></Node>
<StgValue><ssdm name="new_patch_load_79"/></StgValue>
</operation>

<operation id="453" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="96" op_1_bw="2">
<![CDATA[
:331 %store_ln25 = store i96 %new_patch_load_79, i2 %patch_buffer_4_15_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="454" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0">
<![CDATA[
:332 %ret_ln29 = ret

]]></Node>
<StgValue><ssdm name="ret_ln29"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
