# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do Wallace_tree_multiplier_5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/hb/Desktop/ece550/ECE_550/Lab_3 {C:/Users/hb/Desktop/ece550/ECE_550/Lab_3/Wallace_tree_multiplier_5.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:30:39 on Sep 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hb/Desktop/ece550/ECE_550/Lab_3" C:/Users/hb/Desktop/ece550/ECE_550/Lab_3/Wallace_tree_multiplier_5.v 
# -- Compiling module Wallace_tree_multiplier_5
# 
# Top level modules:
# 	Wallace_tree_multiplier_5
# End time: 14:30:39 on Sep 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hb/Desktop/ece550/ECE_550/Lab_3 {C:/Users/hb/Desktop/ece550/ECE_550/Lab_3/and_combination_5.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:30:39 on Sep 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hb/Desktop/ece550/ECE_550/Lab_3" C:/Users/hb/Desktop/ece550/ECE_550/Lab_3/and_combination_5.v 
# -- Compiling module And_combination_5
# 
# Top level modules:
# 	And_combination_5
# End time: 14:30:39 on Sep 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hb/Desktop/ece550/ECE_550/Lab_3 {C:/Users/hb/Desktop/ece550/ECE_550/Lab_3/half_adder.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:30:39 on Sep 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hb/Desktop/ece550/ECE_550/Lab_3" C:/Users/hb/Desktop/ece550/ECE_550/Lab_3/half_adder.v 
# -- Compiling module half_adder
# 
# Top level modules:
# 	half_adder
# End time: 14:30:39 on Sep 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/hb/Desktop/ece550/ECE_550/Lab_3 {C:/Users/hb/Desktop/ece550/ECE_550/Lab_3/full_adder.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:30:39 on Sep 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hb/Desktop/ece550/ECE_550/Lab_3" C:/Users/hb/Desktop/ece550/ECE_550/Lab_3/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 14:30:39 on Sep 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/hb/Desktop/ece550/ECE_550/Lab_3 {C:/Users/hb/Desktop/ece550/ECE_550/Lab_3/Wallace_tree_multiplier_5_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:30:39 on Sep 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hb/Desktop/ece550/ECE_550/Lab_3" C:/Users/hb/Desktop/ece550/ECE_550/Lab_3/Wallace_tree_multiplier_5_tb.v 
# -- Compiling module Wallace_tree_multiplier_5_tb
# 
# Top level modules:
# 	Wallace_tree_multiplier_5_tb
# End time: 14:30:39 on Sep 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Wallace_tree_multiplier_5_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Wallace_tree_multiplier_5_tb 
# Start time: 14:30:39 on Sep 15,2021
# Loading work.Wallace_tree_multiplier_5_tb
# Loading work.Wallace_tree_multiplier_5
# Loading work.And_combination_5
# Loading work.half_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) C:/Users/hb/Desktop/ece550/ECE_550/Lab_3/Wallace_tree_multiplier_5_tb.v(7): [PCDPC] - Port size (5) does not match connection size (10) for port 'x'. The port definition is at: C:/Users/hb/Desktop/ece550/ECE_550/Lab_3/Wallace_tree_multiplier_5.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Wallace_tree_multiplier_5_tb/Wallace_tree_multiplier_5_1 File: C:/Users/hb/Desktop/ece550/ECE_550/Lab_3/Wallace_tree_multiplier_5.v
# ** Warning: (vsim-3015) C:/Users/hb/Desktop/ece550/ECE_550/Lab_3/Wallace_tree_multiplier_5_tb.v(7): [PCDPC] - Port size (5) does not match connection size (10) for port 'y'. The port definition is at: C:/Users/hb/Desktop/ece550/ECE_550/Lab_3/Wallace_tree_multiplier_5.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Wallace_tree_multiplier_5_tb/Wallace_tree_multiplier_5_1 File: C:/Users/hb/Desktop/ece550/ECE_550/Lab_3/Wallace_tree_multiplier_5.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0simulation start
# succeeded
# Break key hit
# Simulation stop requested.
# End time: 14:32:06 on Sep 15,2021, Elapsed time: 0:01:27
# Errors: 0, Warnings: 2
