{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487258320974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487258320984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 16 09:18:40 2017 " "Processing started: Thu Feb 16 09:18:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487258320984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487258320984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487258320984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1487258321404 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1487258321404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uasend.v 3 3 " "Found 3 design units, including 3 entities, in source file uasend.v" { { "Info" "ISGN_ENTITY_NAME" "1 uasend " "Found entity 1: uasend" {  } { { "uasend.v" "" { Text "F:/lab4/uasend.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258329994 ""} { "Info" "ISGN_ENTITY_NAME" "2 send_control_logic " "Found entity 2: send_control_logic" {  } { { "uasend.v" "" { Text "F:/lab4/uasend.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258329994 ""} { "Info" "ISGN_ENTITY_NAME" "3 shift_reg_10_l_en " "Found entity 3: shift_reg_10_l_en" {  } { { "uasend.v" "" { Text "F:/lab4/uasend.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258329994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487258329994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarec.v 4 4 " "Found 4 design units, including 4 entities, in source file uarec.v" { { "Info" "ISGN_ENTITY_NAME" "1 uarec " "Found entity 1: uarec" {  } { { "uarec.v" "" { Text "F:/lab4/uarec.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258330014 ""} { "Info" "ISGN_ENTITY_NAME" "2 cycle_count_16 " "Found entity 2: cycle_count_16" {  } { { "uarec.v" "" { Text "F:/lab4/uarec.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258330014 ""} { "Info" "ISGN_ENTITY_NAME" "3 rec_control_logic " "Found entity 3: rec_control_logic" {  } { { "uarec.v" "" { Text "F:/lab4/uarec.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258330014 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_reg_8_en " "Found entity 4: shift_reg_8_en" {  } { { "uarec.v" "" { Text "F:/lab4/uarec.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258330014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487258330014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_shot.v 1 1 " "Found 1 design units, including 1 entities, in source file one_shot.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_shot " "Found entity 1: one_shot" {  } { { "one_shot.v" "" { Text "F:/lab4/one_shot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258330084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487258330084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "F:/lab4/lcd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258330114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487258330114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab4.v" "" { Text "F:/lab4/lab4.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258330144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487258330144 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "keypad_scanner.v(236) " "Verilog HDL warning at keypad_scanner.v(236): extended using \"x\" or \"z\"" {  } { { "keypad_scanner.v" "" { Text "F:/lab4/keypad_scanner.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1487258330164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_scanner.v 10 10 " "Found 10 design units, including 10 entities, in source file keypad_scanner.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_scanner " "Found entity 1: keypad_scanner" {  } { { "keypad_scanner.v" "" { Text "F:/lab4/keypad_scanner.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258330164 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_gen " "Found entity 2: clock_gen" {  } { { "keypad_scanner.v" "" { Text "F:/lab4/keypad_scanner.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258330164 ""} { "Info" "ISGN_ENTITY_NAME" "3 key_scan " "Found entity 3: key_scan" {  } { { "keypad_scanner.v" "" { Text "F:/lab4/keypad_scanner.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258330164 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder_2to4_ " "Found entity 4: decoder_2to4_" {  } { { "keypad_scanner.v" "" { Text "F:/lab4/keypad_scanner.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258330164 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux_4_1 " "Found entity 5: mux_4_1" {  } { { "keypad_scanner.v" "" { Text "F:/lab4/keypad_scanner.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258330164 ""} { "Info" "ISGN_ENTITY_NAME" "6 binary_counter_4 " "Found entity 6: binary_counter_4" {  } { { "keypad_scanner.v" "" { Text "F:/lab4/keypad_scanner.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258330164 ""} { "Info" "ISGN_ENTITY_NAME" "7 debounce " "Found entity 7: debounce" {  } { { "keypad_scanner.v" "" { Text "F:/lab4/keypad_scanner.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258330164 ""} { "Info" "ISGN_ENTITY_NAME" "8 shift_reg_8 " "Found entity 8: shift_reg_8" {  } { { "keypad_scanner.v" "" { Text "F:/lab4/keypad_scanner.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258330164 ""} { "Info" "ISGN_ENTITY_NAME" "9 jk_ff " "Found entity 9: jk_ff" {  } { { "keypad_scanner.v" "" { Text "F:/lab4/keypad_scanner.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258330164 ""} { "Info" "ISGN_ENTITY_NAME" "10 code_cnv " "Found entity 10: code_cnv" {  } { { "keypad_scanner.v" "" { Text "F:/lab4/keypad_scanner.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258330164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487258330164 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hex_seven_shift.v(42) " "Verilog HDL warning at hex_seven_shift.v(42): extended using \"x\" or \"z\"" {  } { { "hex_seven_shift.v" "" { Text "F:/lab4/hex_seven_shift.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1487258330224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_seven_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_seven_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_seven_shift " "Found entity 1: hex_seven_shift" {  } { { "hex_seven_shift.v" "" { Text "F:/lab4/hex_seven_shift.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258330224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487258330224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_en.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_en " "Found entity 1: clock_en" {  } { { "clock_en.v" "" { Text "F:/lab4/clock_en.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258330254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487258330254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_ascii " "Found entity 1: bin_to_ascii" {  } { { "bin_to_ascii.v" "" { Text "F:/lab4/bin_to_ascii.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487258330274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487258330274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_txd lab4.v(109) " "Verilog HDL Implicit Net warning at lab4.v(109): created implicit net for \"uart_txd\"" {  } { { "lab4.v" "" { Text "F:/lab4/lab4.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487258330274 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "lab4 " "Top-level design entity \"lab4\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1487258330414 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/lab4/output_files/lab4.map.smsg " "Generated suppressed messages file F:/lab4/output_files/lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487258331624 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487258332834 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 16 09:18:52 2017 " "Processing ended: Thu Feb 16 09:18:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487258332834 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487258332834 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487258332834 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1487258332834 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1487258334264 ""}
