============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:55:14 pm
  Module:                 es_ordered_bs_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                  Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk_int2)              launch                                    0 R 
TOP
  genblk1[2].genblk1.sng
    sng_multi
      ctr
        countval_reg[1]/CLK                               0             0 R 
        countval_reg[1]/Q     DFFSR             1  1.5   10  +115     115 F 
        drc_bufs112/A                                          +0     115   
        drc_bufs112/Y         BUFX2             3  8.1   10   +39     154 F 
      ctr/countval[1] 
      g400/A                                                   +0     154   
      g400/Y                  INVX1             6 14.4   38   +40     194 R 
      g393/B                                                   +0     194   
      g393/Y                  NAND2X1           1  1.5   18   +20     214 F 
      drc_bufs/A                                               +0     214   
      drc_bufs/Y              BUFX2             1  2.7    4   +35     249 F 
      g382/B                                                   +0     249   
      g382/Y                  AOI22X1           1  1.5   44   +35     284 R 
      drc_bufs404/A                                            +0     284   
      drc_bufs404/Y           BUFX2             1  1.6    9   +35     319 R 
      g381/A                                                   +0     319   
      g381/Y                  INVX1             1  1.9   11   +15     334 F 
      g378/C                                                   +0     334   
      g378/Y                  OAI21X1           1  2.8   44   +20     354 R 
    sng_multi/sn_out[2] 
    g19/B                                                      +0     354   
    g19/Y                     NAND3X1           1  1.5   14   +20     375 F 
    drc_bufs/A                                                 +0     375   
    drc_bufs/Y                BUFX2             1  1.5    2   +33     408 F 
    g18/A                                                      +0     408   
    g18/Y                     INVX1             2  3.9    0    +3     411 R 
  genblk1[2].genblk1.sng/sn_out 
  g24/B                                                        +0     411   
  g24/Y                       AND2X1            1  2.3   35   +44     454 R 
  g22/B                                                        +0     454   
  g22/Y                       AND2X1           10 40.5  213  +159     613 R 
  stoch2bin/en 
    g3/A                                                       +0     613   
    g3/Y                      AND2X1            1  5.4   47   +38     652 R 
    g280/A                                                     +0     652   
    g280/Y                    XOR2X1            1  2.0   42   +37     689 R 
    countval_reg[9]/D         DFFSR                            +0     689   
    countval_reg[9]/CLK       setup                       0   +84     773 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                5000 R 
                              uncertainty                     -50    4950 R 
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4177ps 
Start-point  : TOP/genblk1[2].genblk1.sng/sng_multi/ctr/countval_reg[1]/CLK
End-point    : TOP/stoch2bin/countval_reg[9]/D
