DECL|I2S_CONFIG_ALIGN_ALIGN_LEFT|macro|I2S_CONFIG_ALIGN_ALIGN_LEFT
DECL|I2S_CONFIG_ALIGN_ALIGN_RIGHT|macro|I2S_CONFIG_ALIGN_ALIGN_RIGHT
DECL|I2S_CONFIG_CHANNELS_CHANNELS_LEFT|macro|I2S_CONFIG_CHANNELS_CHANNELS_LEFT
DECL|I2S_CONFIG_CHANNELS_CHANNELS_RIGHT|macro|I2S_CONFIG_CHANNELS_CHANNELS_RIGHT
DECL|I2S_CONFIG_CHANNELS_CHANNELS_STEREO|macro|I2S_CONFIG_CHANNELS_CHANNELS_STEREO
DECL|I2S_CONFIG_FORMAT_FORMAT_ALIGNED|macro|I2S_CONFIG_FORMAT_FORMAT_ALIGNED
DECL|I2S_CONFIG_MCKEN_MCKEN_DISABLE|macro|I2S_CONFIG_MCKEN_MCKEN_DISABLE
DECL|I2S_CONFIG_MCKEN_MCKEN_ENABLE|macro|I2S_CONFIG_MCKEN_MCKEN_ENABLE
DECL|I2S_CONFIG_MODE_MODE_MASTER|macro|I2S_CONFIG_MODE_MODE_MASTER
DECL|I2S_CONFIG_MODE_MODE_SLAVE|macro|I2S_CONFIG_MODE_MODE_SLAVE
DECL|I2S_CONFIG_RXEN_RXEN_DISABLE|macro|I2S_CONFIG_RXEN_RXEN_DISABLE
DECL|I2S_CONFIG_RXEN_RXEN_ENABLE|macro|I2S_CONFIG_RXEN_RXEN_ENABLE
DECL|I2S_CONFIG_SWIDTH_SWIDTH_16BIT|macro|I2S_CONFIG_SWIDTH_SWIDTH_16BIT
DECL|I2S_CONFIG_SWIDTH_SWIDTH_24BIT|macro|I2S_CONFIG_SWIDTH_SWIDTH_24BIT
DECL|I2S_CONFIG_SWIDTH_SWIDTH_8BIT|macro|I2S_CONFIG_SWIDTH_SWIDTH_8BIT
DECL|I2S_CONFIG_TXEN_TXEN_DISABLE|macro|I2S_CONFIG_TXEN_TXEN_DISABLE
DECL|I2S_CONFIG_TXEN_TXEN_ENABLE|macro|I2S_CONFIG_TXEN_TXEN_ENABLE
DECL|I2S_ENABLE_ENABLE_DISABLE|macro|I2S_ENABLE_ENABLE_DISABLE
DECL|I2S_ENABLE_ENABLE_ENABLE|macro|I2S_ENABLE_ENABLE_ENABLE
DECL|LPCOMP_HYST_HYST_Hyst50mV|macro|LPCOMP_HYST_HYST_Hyst50mV
DECL|LPCOMP_HYST_HYST_NoHyst|macro|LPCOMP_HYST_HYST_NoHyst
DECL|LPCOMP_RESULT_RESULT_Bellow|macro|LPCOMP_RESULT_RESULT_Bellow
DECL|NRF52_TO_NRF52840_H|macro|NRF52_TO_NRF52840_H
DECL|PSELCTS|macro|PSELCTS
DECL|PSELRTS|macro|PSELRTS
DECL|PSELRXD|macro|PSELRXD
DECL|PSELSCL|macro|PSELSCL
DECL|PSELSDA|macro|PSELSDA
DECL|PSELTXD|macro|PSELTXD
