// Seed: 1652239986
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_12;
  timeunit 1ps;
  wire id_13;
  generate
    assign id_6 = id_2;
  endgenerate
  wire id_14;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri1 id_4,
    output tri1 id_5,
    output wor id_6,
    output supply0 id_7,
    output tri id_8,
    output tri id_9
);
  id_11 :
  assert property (@(posedge 1) 1)
  else $display(id_2);
  assign id_7 = 1;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11
  );
endmodule
