(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : PCB0389.brd                                   )
(    Software Version : 16.6-2015S062                                 )
(    Date/Time        : Fri Jun 10 10:20:06 2016                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'C:/TouchstnPDM/TTI Designs/ASY5772/PCB0389/Allegro'
Design Directory:            '.'
Old design name:             'C:/TouchstnPDM/TTI Designs/ASY5772/PCB0389/Allegro/PCB0389.brd'
New design name:             'C:/TouchstnPDM/TTI Designs/ASY5772/PCB0389/Allegro/PCB0389.brd'

CmdLine: netrev -$ -i C:/TouchstnPDM/TTI Designs/ASY5772/PCB0389/Allegro -y 1 -z -q netrev_constraint_report.xml C:/TouchstnPDM/TTI Designs/ASY5772/PCB0389/Allegro/#Taaaaah31172.tmp

------ Preparing to read pst files ------

Starting to read C:/TouchstnPDM/TTI Designs/ASY5772/PCB0389/Allegro/pstchip.dat 
   Finished reading C:/TouchstnPDM/TTI Designs/ASY5772/PCB0389/Allegro/pstchip.dat (00:00:00.03)
Starting to read C:/TouchstnPDM/TTI Designs/ASY5772/PCB0389/Allegro/pstxprt.dat 
   Finished reading C:/TouchstnPDM/TTI Designs/ASY5772/PCB0389/Allegro/pstxprt.dat (00:00:00.00)
Starting to read C:/TouchstnPDM/TTI Designs/ASY5772/PCB0389/Allegro/pstxnet.dat 
   Finished reading C:/TouchstnPDM/TTI Designs/ASY5772/PCB0389/Allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/SPB_16.6/share/local/pcb/modules 

PSMPATH =  J:/Cadence/symbols/ 

PADPATH =  J:/Cadence/symbols/ 
           . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_16.6/share/local/pcb/padstacks 
           C:/Cadence/SPB_16.6/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_16.6/share/pcb/allegrolib/symbols 


------ Summary Statistics ------


netrev run on Jun 10 10:20:06 2016
   DESIGN NAME : 'PCB0389'
   PACKAGING ON Aug  3 2015 18:16:55

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:22
elapsed time  0:00:00

