
spice


* vorsicht: nodenames case-sensitive

.param vdd 3.
.param vin 0.1

Vcc ndd 0 vdd
V4 nin_p nin_n pulse(iv={-vin}, pv=vin,rise=1,width=1.,rise=1, fall=1, delay=0)

.list

Rh1 nin_n 0 10
Rh2 nin_n ndd 10


vbias nout_n 0 {vdd/2}

.list
.verilog

paramset myota opamp;  
.gain=1000;
.f_3db=200;
.slew_rate=100;
.vgap=0.5;
endparamset

myota OTA0 (nout_p, nout_n, nin_p, nin_n, ndd, 0);

spice

Rout nout_p 0 1k


*                 o ncc
*                 |
*                 |
*                 |
*               \ |
*               |\|
* nin   ___     | \  
*   o--[___]----|+ \         
*               |   >------------o  nout_p
*         ------|- /             |
*         |     | /             | |
*        [Q]    |/|             | |Rout
*         |     / |              |
*         V       V              V

.print tran v(nin_p) v(nin_n) v(nout_n) v(nout_p) v(ndd) I(Rout) iter(0)
.tran .1 4

.end
