description: 'TODO: Conditions used to verify max clock frequency (e.g. wireload model,
  etc.). SPEF + 5% of clock period as setup uncertainty'
requirements:
  value: N/A
  pattern_items: []
input_files: []
waivers:
  value: N/A
  waive_items: []
