// Seed: 825359252
module module_0 #(
    parameter id_1 = 32'd17
);
  always _id_1;
  wire [1  <=  (  -1  )  -  id_1 : 1  *  1 'b0] id_2, id_3, id_4;
  logic id_5;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input tri1 id_9,
    input uwire id_10,
    input wire id_11,
    input wand id_12,
    input supply1 id_13,
    input wand id_14
);
  always @(posedge id_4) if (1) id_1 <= id_12;
  logic [7:0] id_16, id_17;
  assign id_16[-1] = id_17;
  and primCall (
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_16,
      id_17,
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
