# Info: [9566]: Logging project transcript to file C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1_impl_1/precision.log
# Info: [9566]: Logging suppressed messages transcript to file C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation project_1_impl_1 in project C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1.psp.
new_project -name project_1 -folder C:/Verilog_Projects/S2015_practice/Trivium/pres -createimpl_name project_1_impl_1
# COMMAND: add_input_file {../fifo.sv ../top.sv ../trivium.sv}
add_input_file {../fifo.sv ../top.sv ../trivium.sv}
# COMMAND: setup_design -manufacturer Actel -family ProASIC3 -part A3P1000 -speed -2 -package "484 FBGA"
# Info: [15296]: Setting up the design to use synthesis library "proasic3.syn"
# Info: [572]: The global max fanout is currently set to 24 for Actel - ProASIC3.
# Info: [15320]: Setting Part to: "A3P1000".
# Info: [15321]: Setting Process to: "COMWC-2".
# Info: [15323]: Setting Package to: "484 FBGA".
setup_design -manufacturer Actel -family ProASIC3 -part A3P1000 -speed -2 -package "484 FBGA"
# COMMAND: setup_design -max_fanout=24
# Info: [572]: The global max fanout is currently set to 24 for Actel - ProASIC3.
setup_design -max_fanout=24
# COMMAND: compile
# Info: [3022]: Reading file: C:/PROGRA~2/Precision/Mgc_home/pkgs/psr/techlibs/proasic3.syn.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2011a.9
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv" ...
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../top.sv" ...
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv" ...
# Info: [654]: Top module of the design is set to: top.
# Info: [652]: Current working directory: C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2011a.9
# Info: [40000]: Last compiled on May 11 2011 20:44:50
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2011a.9
# Info: [40000]: Last compiled on May 11 2011 20:50:54
# Info: [44512]: Initializing...
# Info: [44506]: Module Trivium: Pre-processing...
# Warning: [45565]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 117: Default Condition is not given for Unique case.
# Info: [45251]: Built-in hardware memory core inferred for variable ': "fifo.fifomem depth = 256, width = 8"'.
# Info: [44506]: Module fifo: Pre-processing...
# Info: [44508]: Module Trivium: Compiling...
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 90: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 88: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 82: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 76: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 66: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 59: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 57: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 50: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 36: The comparison operator has been optimized to constant 1.
# Info: [44508]: Module fifo: Compiling...
# Info: [44838]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv", line 41: Macro Modgen_Counter "counter_up_aclear_clock_cnt_en_0_8" inferred for node "head".
# Info: [44838]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv", line 51: Macro Modgen_Counter "counter_up_aclear_clock_cnt_en_0_8" inferred for node "tail".
# Info: [44838]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv", line 62: Macro Modgen_Counter "counter_updn_aclear_clock_clk_en_0_8" inferred for node "count".
# Info: [44523]: Root Module top: Compiling...
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) key_reg[3:78] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) reg_str_1[92:83] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) reg_str_1[68:58] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) reg_str_2[83:71] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) reg_str_2[68:61] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) reg_str_3[110:101] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) reg_str_3[86:79] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) reg_str_3[65:58] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 161: Optimizing state bit(s) z[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 162: Optimizing state bit(s) t_1[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 163: Optimizing state bit(s) t_2[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 164: Optimizing state bit(s) t_3[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) data_reg[7:0] to constant 0
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 6: Net clk is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 7: Net rst is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 8: Net key is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 9: Net data[7:0] is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 10: Net strob_data is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 11: Net strob_key is unused after optimization
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) stream[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) wt_sgn to constant 0
# Warning: [45568]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv", line 68: Latch inferred for net condition[0] inside always_comb block
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 6, Inferred (Modgen/Selcounter/AddSub) : 6 (3 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 235.
# Info: [44835]: Total CPU time for compilation: 1.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [652]: Current working directory: C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1_impl_1.
# Error: Net is driven by multiple primitive gates --  NET: wt_sgn
# Info:  PORT out OF BUF: ix7  PORT out OF BLOCK: work/Trivium/INTERFACE
# Info:  PORT out OF BUF: ix5  PORT out OF BLOCK: work/Trivium/INTERFACE
compile
# COMMAND: save_project
# Info: [9562]: Saved implementation project_1_impl_1 in project C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1.psp.
save_project
# COMMAND: exit -force
# Info: [9565]: Appending project transcript to file C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1_impl_1/precision.log.suppressed
# Info: [15296]: Setting up the design to use synthesis library "proasic3.syn"
# Warning: [15316]: The specified BTW worst is not consistent with the resource information in the technology. The correct BTW  can be used here.
# Info: [572]: The global max fanout is currently set to 24 for Actel - ProASIC3.
# Info: [15320]: Setting Part to: "A3P1000".
# Info: [15321]: Setting Process to: "COMWC-2".
# Info: [15323]: Setting Package to: "484 FBGA".
# Info: [3022]: Reading file: C:/PROGRA~2/Precision/Mgc_home/pkgs/psr/techlibs/proasic3.syn.
# Info: [9550]: Activated implementation project_1_impl_1 in project C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1.psp.
open_project C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1.psp
# COMMAND: compile
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2011a.9
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv" ...
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../top.sv" ...
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv" ...
# Info: [654]: Top module of the design is set to: top.
# Info: [652]: Current working directory: C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2011a.9
# Info: [40000]: Last compiled on May 11 2011 20:44:50
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2011a.9
# Info: [40000]: Last compiled on May 11 2011 20:50:54
# Info: [44512]: Initializing...
# Info: [44506]: Module Trivium: Pre-processing...
# Warning: [45565]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 117: Default Condition is not given for Unique case.
# Info: [45251]: Built-in hardware memory core inferred for variable ': "fifo.fifomem depth = 256, width = 8"'.
# Info: [44506]: Module fifo: Pre-processing...
# Info: [44508]: Module Trivium: Compiling...
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 90: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 88: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 82: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 76: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 66: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 59: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 57: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 50: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 36: The comparison operator has been optimized to constant 1.
# Info: [44508]: Module fifo: Compiling...
# Info: [44838]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv", line 41: Macro Modgen_Counter "counter_up_aclear_clock_cnt_en_0_8" inferred for node "head".
# Info: [44838]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv", line 51: Macro Modgen_Counter "counter_up_aclear_clock_cnt_en_0_8" inferred for node "tail".
# Info: [44838]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv", line 62: Macro Modgen_Counter "counter_updn_aclear_clock_clk_en_0_8" inferred for node "count".
# Info: [44523]: Root Module top: Compiling...
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) key_reg[3:78] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) reg_str_1[92:83] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) reg_str_1[68:58] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) reg_str_2[83:71] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) reg_str_2[68:61] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) reg_str_3[110:101] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) reg_str_3[86:79] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) reg_str_3[65:58] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 161: Optimizing state bit(s) z[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 162: Optimizing state bit(s) t_1[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 163: Optimizing state bit(s) t_2[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 164: Optimizing state bit(s) t_3[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) data_reg[7:0] to constant 0
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 6: Net clk is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 7: Net rst is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 8: Net key is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 9: Net data[7:0] is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 10: Net strob_data is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 11: Net strob_key is unused after optimization
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) stream[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 96: Optimizing state bit(s) wt_sgn to constant 0
# Warning: [45568]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv", line 68: Latch inferred for net condition[0] inside always_comb block
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 6, Inferred (Modgen/Selcounter/AddSub) : 6 (3 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 235.
# Info: [44835]: Total CPU time for compilation: 1.0 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [652]: Current working directory: C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1_impl_1.
# Error: Net is driven by multiple primitive gates --  NET: wt_sgn
# Info:  PORT out OF BUF: ix7  PORT out OF BLOCK: work/Trivium/INTERFACE
# Info:  PORT out OF BUF: ix5  PORT out OF BLOCK: work/Trivium/INTERFACE
compile
# COMMAND: compile
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2011a.9
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv" ...
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../top.sv" ...
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv" ...
# Info: [654]: Top module of the design is set to: top.
# Info: [652]: Current working directory: C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2011a.9
# Info: [40000]: Last compiled on May 11 2011 20:44:50
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2011a.9
# Info: [40000]: Last compiled on May 11 2011 20:50:54
# Info: [44512]: Initializing...
# Info: [44506]: Module Trivium: Pre-processing...
# Warning: [45565]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 117: Default Condition is not given for Unique case.
# Info: [45251]: Built-in hardware memory core inferred for variable ': "fifo.fifomem depth = 256, width = 8"'.
# Info: [44506]: Module fifo: Pre-processing...
# Info: [44508]: Module Trivium: Compiling...
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 89: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 87: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 81: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 76: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 66: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 59: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 57: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 50: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 36: The comparison operator has been optimized to constant 1.
# Info: [44508]: Module fifo: Compiling...
# Info: [44838]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv", line 41: Macro Modgen_Counter "counter_up_aclear_clock_cnt_en_0_8" inferred for node "head".
# Info: [44838]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv", line 51: Macro Modgen_Counter "counter_up_aclear_clock_cnt_en_0_8" inferred for node "tail".
# Info: [44838]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv", line 62: Macro Modgen_Counter "counter_updn_aclear_clock_clk_en_0_8" inferred for node "count".
# Info: [44523]: Root Module top: Compiling...
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) key_reg[3:78] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_1[92:83] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_1[68:58] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_2[83:71] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_2[68:61] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_3[110:101] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_3[86:79] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_3[65:58] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 162: Optimizing state bit(s) z[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 163: Optimizing state bit(s) t_1[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 164: Optimizing state bit(s) t_2[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 165: Optimizing state bit(s) t_3[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) data_reg[7:0] to constant 0
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 6: Net clk is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 7: Net rst is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 8: Net key is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 9: Net data[7:0] is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 10: Net strob_data is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 11: Net strob_key is unused after optimization
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) stream[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) wt_sgn to constant 0
# Warning: [45568]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv", line 68: Latch inferred for net condition[0] inside always_comb block
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 6, Inferred (Modgen/Selcounter/AddSub) : 6 (3 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 236.
# Info: [44835]: Total CPU time for compilation: 1.1 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [652]: Current working directory: C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1_impl_1.
# Info: [15326]: Doing rtl optimizations.
# Info: [655]: Finished compiling design.
compile
# COMMAND: compile
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2011a.9
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv" ...
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../top.sv" ...
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv" ...
# Error: [41482]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 157: Syntax error near ( ; ).
# Info: [40000]: wt_sgn<=wt_sgn; <-  [ Expected Token(s): `':'' or `','' ]
# Error: [41482]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 183: Syntax error near ( endmodule ).
# Info: [40000]: endmodule <-
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2011a.9
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv" ...
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../top.sv" ...
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv" ...
# Info: [654]: Top module of the design is set to: top.
# Info: [652]: Current working directory: C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2011a.9
# Info: [40000]: Last compiled on May 11 2011 20:44:50
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2011a.9
# Info: [40000]: Last compiled on May 11 2011 20:50:54
# Info: [44512]: Initializing...
# Info: [44506]: Module Trivium: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': "fifo.fifomem depth = 256, width = 8"'.
# Info: [44506]: Module fifo: Pre-processing...
# Info: [44508]: Module Trivium: Compiling...
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 89: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 87: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 81: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 76: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 66: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 59: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 57: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 50: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 36: The comparison operator has been optimized to constant 1.
# Info: [44508]: Module fifo: Compiling...
# Info: [44838]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv", line 41: Macro Modgen_Counter "counter_up_aclear_clock_cnt_en_0_8" inferred for node "head".
# Info: [44838]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv", line 51: Macro Modgen_Counter "counter_up_aclear_clock_cnt_en_0_8" inferred for node "tail".
# Info: [44838]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv", line 62: Macro Modgen_Counter "counter_updn_aclear_clock_clk_en_0_8" inferred for node "count".
# Info: [44523]: Root Module top: Compiling...
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) key_reg[3:78] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_1[92:83] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_1[68:58] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_2[83:71] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_2[68:61] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_3[110:101] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_3[86:79] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_3[65:58] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 179: Optimizing state bit(s) z[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 180: Optimizing state bit(s) t_1[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 181: Optimizing state bit(s) t_2[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 182: Optimizing state bit(s) t_3[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) data_reg[7:0] to constant 0
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 6: Net clk is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 7: Net rst is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 8: Net key is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 9: Net data[7:0] is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 10: Net strob_data is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 11: Net strob_key is unused after optimization
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) stream[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) wt_sgn to constant 0
# Warning: [45568]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv", line 68: Latch inferred for net condition[0] inside always_comb block
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 6, Inferred (Modgen/Selcounter/AddSub) : 6 (3 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 253.
# Info: [44835]: Total CPU time for compilation: 1.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [652]: Current working directory: C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1_impl_1.
# Info: [15326]: Doing rtl optimizations.
# Info: [655]: Finished compiling design.
compile
# COMMAND: compile
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2011a.9
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv" ...
# Error: [41574]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv", line 76: semicolon missing.
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../top.sv" ...
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv" ...
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2011a.9
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv" ...
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../top.sv" ...
# Info: [41002]: Analyzing input file "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv" ...
# Info: [654]: Top module of the design is set to: top.
# Info: [652]: Current working directory: C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2011a.9
# Info: [40000]: Last compiled on May 11 2011 20:44:50
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2011a.9
# Info: [40000]: Last compiled on May 11 2011 20:50:54
# Info: [44512]: Initializing...
# Info: [44506]: Module Trivium: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': "fifo.fifomem depth = 256, width = 8"'.
# Info: [44506]: Module fifo: Pre-processing...
# Info: [44508]: Module Trivium: Compiling...
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 89: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 87: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 81: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 76: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 66: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 59: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 57: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 50: The comparison operator has been optimized to constant 0.
# Info: [45308]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 36: The comparison operator has been optimized to constant 1.
# Info: [44508]: Module fifo: Compiling...
# Info: [44838]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv", line 41: Macro Modgen_Counter "counter_up_aclear_clock_cnt_en_0_8" inferred for node "head".
# Info: [44838]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv", line 51: Macro Modgen_Counter "counter_up_aclear_clock_cnt_en_0_8" inferred for node "tail".
# Info: [44838]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv", line 62: Macro Modgen_Counter "counter_updn_aclear_clock_clk_en_0_8" inferred for node "count".
# Info: [44523]: Root Module top: Compiling...
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) key_reg[3:78] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_1[92:83] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_1[68:58] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_2[83:71] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_2[68:61] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_3[110:101] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_3[86:79] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) reg_str_3[65:58] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 179: Optimizing state bit(s) z[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 180: Optimizing state bit(s) t_1[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 181: Optimizing state bit(s) t_2[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 182: Optimizing state bit(s) t_3[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) data_reg[7:0] to constant 0
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 6: Net clk is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 7: Net rst is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 8: Net key is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 9: Net data[7:0] is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 10: Net strob_data is unused after optimization
# Info: [45193]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 11: Net strob_key is unused after optimization
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) stream[7:0] to constant 0
# Info: [45309]: "C:/Verilog_Projects/S2015_practice/Trivium/pres/../trivium.sv", line 95: Optimizing state bit(s) wt_sgn to constant 0
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 6, Inferred (Modgen/Selcounter/AddSub) : 6 (3 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 255.
# Info: [44835]: Total CPU time for compilation: 1.4 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Info: [652]: Current working directory: C:/Verilog_Projects/S2015_practice/Trivium/pres/project_1_impl_1.
# Info: [15326]: Doing rtl optimizations.
# Info: [655]: Finished compiling design.
compile
