$date
	Mon Jan 23 11:46:10 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module xor_tb $end
$var wire 64 ! out [63:0] $end
$var reg 64 " a [63:0] $end
$var reg 64 # b [63:0] $end
$scope module uut $end
$var wire 64 $ a [63:0] $end
$var wire 64 % b [63:0] $end
$var wire 64 & out [63:0] $end
$scope begin genblk1[0] $end
$scope module gate1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) out $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope module gate1 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 , out $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope module gate1 $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 / out $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$scope module gate1 $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 2 out $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$scope module gate1 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 5 out $end
$upscope $end
$upscope $end
$scope begin genblk1[5] $end
$scope module gate1 $end
$var wire 1 6 a $end
$var wire 1 7 b $end
$var wire 1 8 out $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$scope module gate1 $end
$var wire 1 9 a $end
$var wire 1 : b $end
$var wire 1 ; out $end
$upscope $end
$upscope $end
$scope begin genblk1[7] $end
$scope module gate1 $end
$var wire 1 < a $end
$var wire 1 = b $end
$var wire 1 > out $end
$upscope $end
$upscope $end
$scope begin genblk1[8] $end
$scope module gate1 $end
$var wire 1 ? a $end
$var wire 1 @ b $end
$var wire 1 A out $end
$upscope $end
$upscope $end
$scope begin genblk1[9] $end
$scope module gate1 $end
$var wire 1 B a $end
$var wire 1 C b $end
$var wire 1 D out $end
$upscope $end
$upscope $end
$scope begin genblk1[10] $end
$scope module gate1 $end
$var wire 1 E a $end
$var wire 1 F b $end
$var wire 1 G out $end
$upscope $end
$upscope $end
$scope begin genblk1[11] $end
$scope module gate1 $end
$var wire 1 H a $end
$var wire 1 I b $end
$var wire 1 J out $end
$upscope $end
$upscope $end
$scope begin genblk1[12] $end
$scope module gate1 $end
$var wire 1 K a $end
$var wire 1 L b $end
$var wire 1 M out $end
$upscope $end
$upscope $end
$scope begin genblk1[13] $end
$scope module gate1 $end
$var wire 1 N a $end
$var wire 1 O b $end
$var wire 1 P out $end
$upscope $end
$upscope $end
$scope begin genblk1[14] $end
$scope module gate1 $end
$var wire 1 Q a $end
$var wire 1 R b $end
$var wire 1 S out $end
$upscope $end
$upscope $end
$scope begin genblk1[15] $end
$scope module gate1 $end
$var wire 1 T a $end
$var wire 1 U b $end
$var wire 1 V out $end
$upscope $end
$upscope $end
$scope begin genblk1[16] $end
$scope module gate1 $end
$var wire 1 W a $end
$var wire 1 X b $end
$var wire 1 Y out $end
$upscope $end
$upscope $end
$scope begin genblk1[17] $end
$scope module gate1 $end
$var wire 1 Z a $end
$var wire 1 [ b $end
$var wire 1 \ out $end
$upscope $end
$upscope $end
$scope begin genblk1[18] $end
$scope module gate1 $end
$var wire 1 ] a $end
$var wire 1 ^ b $end
$var wire 1 _ out $end
$upscope $end
$upscope $end
$scope begin genblk1[19] $end
$scope module gate1 $end
$var wire 1 ` a $end
$var wire 1 a b $end
$var wire 1 b out $end
$upscope $end
$upscope $end
$scope begin genblk1[20] $end
$scope module gate1 $end
$var wire 1 c a $end
$var wire 1 d b $end
$var wire 1 e out $end
$upscope $end
$upscope $end
$scope begin genblk1[21] $end
$scope module gate1 $end
$var wire 1 f a $end
$var wire 1 g b $end
$var wire 1 h out $end
$upscope $end
$upscope $end
$scope begin genblk1[22] $end
$scope module gate1 $end
$var wire 1 i a $end
$var wire 1 j b $end
$var wire 1 k out $end
$upscope $end
$upscope $end
$scope begin genblk1[23] $end
$scope module gate1 $end
$var wire 1 l a $end
$var wire 1 m b $end
$var wire 1 n out $end
$upscope $end
$upscope $end
$scope begin genblk1[24] $end
$scope module gate1 $end
$var wire 1 o a $end
$var wire 1 p b $end
$var wire 1 q out $end
$upscope $end
$upscope $end
$scope begin genblk1[25] $end
$scope module gate1 $end
$var wire 1 r a $end
$var wire 1 s b $end
$var wire 1 t out $end
$upscope $end
$upscope $end
$scope begin genblk1[26] $end
$scope module gate1 $end
$var wire 1 u a $end
$var wire 1 v b $end
$var wire 1 w out $end
$upscope $end
$upscope $end
$scope begin genblk1[27] $end
$scope module gate1 $end
$var wire 1 x a $end
$var wire 1 y b $end
$var wire 1 z out $end
$upscope $end
$upscope $end
$scope begin genblk1[28] $end
$scope module gate1 $end
$var wire 1 { a $end
$var wire 1 | b $end
$var wire 1 } out $end
$upscope $end
$upscope $end
$scope begin genblk1[29] $end
$scope module gate1 $end
$var wire 1 ~ a $end
$var wire 1 !" b $end
$var wire 1 "" out $end
$upscope $end
$upscope $end
$scope begin genblk1[30] $end
$scope module gate1 $end
$var wire 1 #" a $end
$var wire 1 $" b $end
$var wire 1 %" out $end
$upscope $end
$upscope $end
$scope begin genblk1[31] $end
$scope module gate1 $end
$var wire 1 &" a $end
$var wire 1 '" b $end
$var wire 1 (" out $end
$upscope $end
$upscope $end
$scope begin genblk1[32] $end
$scope module gate1 $end
$var wire 1 )" a $end
$var wire 1 *" b $end
$var wire 1 +" out $end
$upscope $end
$upscope $end
$scope begin genblk1[33] $end
$scope module gate1 $end
$var wire 1 ," a $end
$var wire 1 -" b $end
$var wire 1 ." out $end
$upscope $end
$upscope $end
$scope begin genblk1[34] $end
$scope module gate1 $end
$var wire 1 /" a $end
$var wire 1 0" b $end
$var wire 1 1" out $end
$upscope $end
$upscope $end
$scope begin genblk1[35] $end
$scope module gate1 $end
$var wire 1 2" a $end
$var wire 1 3" b $end
$var wire 1 4" out $end
$upscope $end
$upscope $end
$scope begin genblk1[36] $end
$scope module gate1 $end
$var wire 1 5" a $end
$var wire 1 6" b $end
$var wire 1 7" out $end
$upscope $end
$upscope $end
$scope begin genblk1[37] $end
$scope module gate1 $end
$var wire 1 8" a $end
$var wire 1 9" b $end
$var wire 1 :" out $end
$upscope $end
$upscope $end
$scope begin genblk1[38] $end
$scope module gate1 $end
$var wire 1 ;" a $end
$var wire 1 <" b $end
$var wire 1 =" out $end
$upscope $end
$upscope $end
$scope begin genblk1[39] $end
$scope module gate1 $end
$var wire 1 >" a $end
$var wire 1 ?" b $end
$var wire 1 @" out $end
$upscope $end
$upscope $end
$scope begin genblk1[40] $end
$scope module gate1 $end
$var wire 1 A" a $end
$var wire 1 B" b $end
$var wire 1 C" out $end
$upscope $end
$upscope $end
$scope begin genblk1[41] $end
$scope module gate1 $end
$var wire 1 D" a $end
$var wire 1 E" b $end
$var wire 1 F" out $end
$upscope $end
$upscope $end
$scope begin genblk1[42] $end
$scope module gate1 $end
$var wire 1 G" a $end
$var wire 1 H" b $end
$var wire 1 I" out $end
$upscope $end
$upscope $end
$scope begin genblk1[43] $end
$scope module gate1 $end
$var wire 1 J" a $end
$var wire 1 K" b $end
$var wire 1 L" out $end
$upscope $end
$upscope $end
$scope begin genblk1[44] $end
$scope module gate1 $end
$var wire 1 M" a $end
$var wire 1 N" b $end
$var wire 1 O" out $end
$upscope $end
$upscope $end
$scope begin genblk1[45] $end
$scope module gate1 $end
$var wire 1 P" a $end
$var wire 1 Q" b $end
$var wire 1 R" out $end
$upscope $end
$upscope $end
$scope begin genblk1[46] $end
$scope module gate1 $end
$var wire 1 S" a $end
$var wire 1 T" b $end
$var wire 1 U" out $end
$upscope $end
$upscope $end
$scope begin genblk1[47] $end
$scope module gate1 $end
$var wire 1 V" a $end
$var wire 1 W" b $end
$var wire 1 X" out $end
$upscope $end
$upscope $end
$scope begin genblk1[48] $end
$scope module gate1 $end
$var wire 1 Y" a $end
$var wire 1 Z" b $end
$var wire 1 [" out $end
$upscope $end
$upscope $end
$scope begin genblk1[49] $end
$scope module gate1 $end
$var wire 1 \" a $end
$var wire 1 ]" b $end
$var wire 1 ^" out $end
$upscope $end
$upscope $end
$scope begin genblk1[50] $end
$scope module gate1 $end
$var wire 1 _" a $end
$var wire 1 `" b $end
$var wire 1 a" out $end
$upscope $end
$upscope $end
$scope begin genblk1[51] $end
$scope module gate1 $end
$var wire 1 b" a $end
$var wire 1 c" b $end
$var wire 1 d" out $end
$upscope $end
$upscope $end
$scope begin genblk1[52] $end
$scope module gate1 $end
$var wire 1 e" a $end
$var wire 1 f" b $end
$var wire 1 g" out $end
$upscope $end
$upscope $end
$scope begin genblk1[53] $end
$scope module gate1 $end
$var wire 1 h" a $end
$var wire 1 i" b $end
$var wire 1 j" out $end
$upscope $end
$upscope $end
$scope begin genblk1[54] $end
$scope module gate1 $end
$var wire 1 k" a $end
$var wire 1 l" b $end
$var wire 1 m" out $end
$upscope $end
$upscope $end
$scope begin genblk1[55] $end
$scope module gate1 $end
$var wire 1 n" a $end
$var wire 1 o" b $end
$var wire 1 p" out $end
$upscope $end
$upscope $end
$scope begin genblk1[56] $end
$scope module gate1 $end
$var wire 1 q" a $end
$var wire 1 r" b $end
$var wire 1 s" out $end
$upscope $end
$upscope $end
$scope begin genblk1[57] $end
$scope module gate1 $end
$var wire 1 t" a $end
$var wire 1 u" b $end
$var wire 1 v" out $end
$upscope $end
$upscope $end
$scope begin genblk1[58] $end
$scope module gate1 $end
$var wire 1 w" a $end
$var wire 1 x" b $end
$var wire 1 y" out $end
$upscope $end
$upscope $end
$scope begin genblk1[59] $end
$scope module gate1 $end
$var wire 1 z" a $end
$var wire 1 {" b $end
$var wire 1 |" out $end
$upscope $end
$upscope $end
$scope begin genblk1[60] $end
$scope module gate1 $end
$var wire 1 }" a $end
$var wire 1 ~" b $end
$var wire 1 !# out $end
$upscope $end
$upscope $end
$scope begin genblk1[61] $end
$scope module gate1 $end
$var wire 1 "# a $end
$var wire 1 ## b $end
$var wire 1 $# out $end
$upscope $end
$upscope $end
$scope begin genblk1[62] $end
$scope module gate1 $end
$var wire 1 %# a $end
$var wire 1 &# b $end
$var wire 1 '# out $end
$upscope $end
$upscope $end
$scope begin genblk1[63] $end
$scope module gate1 $end
$var wire 1 (# a $end
$var wire 1 )# b $end
$var wire 1 *# out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#120000
1/
1)
1,
b1111 !
b1111 &
12
1.
1'
1*
10
b100 #
b100 %
b1011 "
b1011 $
#140000
b111 !
b111 &
02
11
b1100 #
b1100 %
#160000
0,
0/
12
15
18
1;
1>
1A
1D
1G
1J
1M
1P
1S
1V
1Y
1\
1_
1b
1e
1h
1k
1n
1q
1t
1w
1z
1}
1""
1%"
1("
1+"
1."
11"
14"
17"
1:"
1="
1@"
1C"
1F"
1I"
1L"
1O"
1R"
1U"
1X"
1["
1^"
1a"
1d"
1g"
1j"
1m"
1p"
1s"
1v"
1y"
1|"
1!#
1$#
1'#
b1111111111111111111111111111111111111111111111111111111111111001 !
b1111111111111111111111111111111111111111111111111111111111111001 &
1*#
0*
1-
00
13
16
19
1<
1?
1B
1E
1H
1K
1N
1Q
1T
1W
1Z
1]
1`
1c
1f
1i
1l
1o
1r
1u
1x
1{
1~
1#"
1&"
1)"
1,"
1/"
12"
15"
18"
1;"
1>"
1A"
1D"
1G"
1J"
1M"
1P"
1S"
1V"
1Y"
1\"
1_"
1b"
1e"
1h"
1k"
1n"
1q"
1t"
1w"
1z"
1}"
1"#
1%#
1(#
b1111111111111111111111111111111111111111111111111111111111110101 "
b1111111111111111111111111111111111111111111111111111111111110101 $
#180000
0)
02
05
08
0;
0>
0A
0D
0G
0J
0M
0P
0S
0V
0Y
0\
0_
0b
0e
0h
0k
0n
0q
0t
0w
0z
0}
0""
0%"
0("
0+"
0."
01"
04"
07"
0:"
0="
0@"
0C"
0F"
0I"
0L"
0O"
0R"
0U"
0X"
0["
0^"
0a"
0d"
0g"
0j"
0m"
0p"
0s"
0v"
0y"
0|"
0!#
0$#
0'#
b0 !
b0 &
0*#
1(
0.
0-
10
03
06
09
0<
0?
0B
0E
0H
0K
0N
0Q
0T
0W
0Z
0]
0`
0c
0f
0i
0l
0o
0r
0u
0x
0{
0~
0#"
0&"
0)"
0,"
0/"
02"
05"
08"
0;"
0>"
0A"
0D"
0G"
0J"
0M"
0P"
0S"
0V"
0Y"
0\"
0_"
0b"
0e"
0h"
0k"
0n"
0q"
0t"
0w"
0z"
0}"
0"#
0%#
0(#
b1001 #
b1001 %
b1001 "
b1001 $
#200000
1)
1,
15
18
1;
1>
1A
1D
1G
1J
1M
1P
1S
1V
1Y
1\
1_
1b
1e
1h
1k
1n
1q
1t
1w
1z
1}
1""
1%"
1("
1+"
1."
11"
14"
17"
1:"
1="
1@"
1C"
1F"
1I"
1L"
1O"
1R"
1U"
1X"
1["
1^"
1a"
1d"
1g"
1j"
1m"
1p"
1s"
1v"
1y"
1|"
1!#
1$#
1'#
b1111111111111111111111111111111111111111111111111111111111110011 !
b1111111111111111111111111111111111111111111111111111111111110011 &
1*#
1.
0'
1*
1-
13
16
19
1<
1?
1B
1E
1H
1K
1N
1Q
1T
1W
1Z
1]
1`
1c
1f
1i
1l
1o
1r
1u
1x
1{
1~
1#"
1&"
1)"
1,"
1/"
12"
15"
18"
1;"
1>"
1A"
1D"
1G"
1J"
1M"
1P"
1S"
1V"
1Y"
1\"
1_"
1b"
1e"
1h"
1k"
1n"
1q"
1t"
1w"
1z"
1}"
1"#
1%#
1(#
b1101 #
b1101 %
b1111111111111111111111111111111111111111111111111111111111111110 "
b1111111111111111111111111111111111111111111111111111111111111110 $
#220000
0,
1/
12
05
08
0;
0>
0A
0D
0G
0J
0M
0P
0S
0V
0Y
0\
0_
0b
0e
0h
0k
0n
0q
0t
0w
0z
0}
0""
0%"
0("
0+"
0."
01"
04"
07"
0:"
0="
0@"
0C"
0F"
0I"
0L"
0O"
0R"
0U"
0X"
0["
0^"
0a"
0d"
0g"
0j"
0m"
0p"
0s"
0v"
0y"
0|"
0!#
0$#
0'#
b1101 !
b1101 &
0*#
1+
0.
01
14
17
1:
1=
1@
1C
1F
1I
1L
1O
1R
1U
1X
1[
1^
1a
1d
1g
1j
1m
1p
1s
1v
1y
1|
1!"
1$"
1'"
1*"
1-"
10"
13"
16"
19"
1<"
1?"
1B"
1E"
1H"
1K"
1N"
1Q"
1T"
1W"
1Z"
1]"
1`"
1c"
1f"
1i"
1l"
1o"
1r"
1u"
1x"
1{"
1~"
1##
1&#
1)#
b1111111111111111111111111111111111111111111111111111111111110011 #
b1111111111111111111111111111111111111111111111111111111111110011 %
#240000
02
0)
b0 !
b0 &
0/
0+
11
04
07
0:
0=
0@
0C
0F
0I
0L
0O
0R
0U
0X
0[
0^
0a
0d
0g
0j
0m
0p
0s
0v
0y
0|
0!"
0$"
0'"
0*"
0-"
00"
03"
06"
09"
0<"
0?"
0B"
0E"
0H"
0K"
0N"
0Q"
0T"
0W"
0Z"
0]"
0`"
0c"
0f"
0i"
0l"
0o"
0r"
0u"
0x"
0{"
0~"
0##
0&#
0)#
1'
0*
0-
03
06
09
0<
0?
0B
0E
0H
0K
0N
0Q
0T
0W
0Z
0]
0`
0c
0f
0i
0l
0o
0r
0u
0x
0{
0~
0#"
0&"
0)"
0,"
0/"
02"
05"
08"
0;"
0>"
0A"
0D"
0G"
0J"
0M"
0P"
0S"
0V"
0Y"
0\"
0_"
0b"
0e"
0h"
0k"
0n"
0q"
0t"
0w"
0z"
0}"
0"#
0%#
0(#
b1001 #
b1001 %
b1001 "
b1001 $
