[
{
  "directory": "C:/work/github/FPGA_study/AXI4-Lite_BRAM_SW/firmware/build",
  "command": "C:\\Xilinx\\2025.1\\Vitis\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\bin\\arm-none-eabi-gcc.exe -isystem C:/work/github/FPGA_study/AXI4-Lite_BRAM_SW/AXI4-Lite_BRAM_platform/export/AXI4-Lite_BRAM_platform/sw/standalone_ps7_cortexa9_0/include -isystem C:/Xilinx/2025.1/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/13.3.0/include -isystem C:/Xilinx/2025.1/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/13.3.0/include-fixed -isystem C:/Xilinx/2025.1/Vitis/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=C:/work/github/FPGA_study/AXI4-Lite_BRAM_SW/AXI4-Lite_BRAM_platform/export/AXI4-Lite_BRAM_platform/sw/standalone_ps7_cortexa9_0/Xilinx.spec -IC:/work/github/FPGA_study/AXI4-Lite_BRAM_SW/AXI4-Lite_BRAM_platform/export/AXI4-Lite_BRAM_platform/sw/standalone_ps7_cortexa9_0/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles\\firmware.elf.dir\\C_\\work\\github\\FPGA_study\\AXI4-Lite_BRAM_SW\\firmware\\lab13_main.c.obj -c C:\\work\\github\\FPGA_study\\AXI4-Lite_BRAM_SW\\firmware\\lab13_main.c",
  "file": "C:\\work\\github\\FPGA_study\\AXI4-Lite_BRAM_SW\\firmware\\lab13_main.c"
}
]