Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date         : Sat Jan  4 15:25:39 2020
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.690        0.000                      0                   27        0.184        0.000                      0                   27       41.167        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk12  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk12              80.690        0.000                      0                   27        0.184        0.000                      0                   27       41.167        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk12
  To Clock:  clk12

Setup :            0  Failing Endpoints,  Worst Slack       80.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.690ns  (required time - arrival time)
  Source:                 tx_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 1.070ns (40.583%)  route 1.567ns (59.417%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.212 - 83.333 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.633     5.177    sys_clk
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.419     5.596 f  tx_counter_reg[2]/Q
                         net (fo=6, routed)           0.697     6.293    tx_counter[2]
    SLICE_X0Y35          LUT4 (Prop_lut4_I0_O)        0.325     6.618 r  state[1]_i_2/O
                         net (fo=2, routed)           0.869     7.488    state[1]_i_2_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I1_O)        0.326     7.814 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.814    state[0]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.514    88.212    sys_clk
    SLICE_X1Y35          FDRE                                         r  state_reg[0]/C
                         clock pessimism              0.298    88.510    
                         clock uncertainty           -0.035    88.475    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)        0.029    88.504    state_reg[0]
  -------------------------------------------------------------------
                         required time                         88.504    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                 80.690    

Slack (MET) :             80.690ns  (required time - arrival time)
  Source:                 tx_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 1.070ns (40.552%)  route 1.569ns (59.448%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.212 - 83.333 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.633     5.177    sys_clk
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.419     5.596 f  tx_counter_reg[2]/Q
                         net (fo=6, routed)           0.697     6.293    tx_counter[2]
    SLICE_X0Y35          LUT4 (Prop_lut4_I0_O)        0.325     6.618 r  state[1]_i_2/O
                         net (fo=2, routed)           0.871     7.490    state[1]_i_2_n_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I1_O)        0.326     7.816 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.816    state[1]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.514    88.212    sys_clk
    SLICE_X1Y35          FDRE                                         r  state_reg[1]/C
                         clock pessimism              0.298    88.510    
                         clock uncertainty           -0.035    88.475    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)        0.031    88.506    state_reg[1]
  -------------------------------------------------------------------
                         required time                         88.506    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                 80.690    

Slack (MET) :             81.081ns  (required time - arrival time)
  Source:                 tx_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tx_bitn_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.718ns (36.158%)  route 1.268ns (63.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.211 - 83.333 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.633     5.177    sys_clk
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.419     5.596 f  tx_counter_reg[2]/Q
                         net (fo=6, routed)           0.727     6.323    tx_counter[2]
    SLICE_X0Y35          LUT6 (Prop_lut6_I1_O)        0.299     6.622 r  tx_bitn[3]_i_1/O
                         net (fo=4, routed)           0.540     7.163    tx_latch_t_next_value_ce0
    SLICE_X1Y34          FDRE                                         r  tx_bitn_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.513    88.211    sys_clk
    SLICE_X1Y34          FDRE                                         r  tx_bitn_reg[0]/C
                         clock pessimism              0.273    88.484    
                         clock uncertainty           -0.035    88.449    
    SLICE_X1Y34          FDRE (Setup_fdre_C_CE)      -0.205    88.244    tx_bitn_reg[0]
  -------------------------------------------------------------------
                         required time                         88.244    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                 81.081    

Slack (MET) :             81.081ns  (required time - arrival time)
  Source:                 tx_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tx_bitn_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.718ns (36.158%)  route 1.268ns (63.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.211 - 83.333 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.633     5.177    sys_clk
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.419     5.596 f  tx_counter_reg[2]/Q
                         net (fo=6, routed)           0.727     6.323    tx_counter[2]
    SLICE_X0Y35          LUT6 (Prop_lut6_I1_O)        0.299     6.622 r  tx_bitn[3]_i_1/O
                         net (fo=4, routed)           0.540     7.163    tx_latch_t_next_value_ce0
    SLICE_X1Y34          FDRE                                         r  tx_bitn_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.513    88.211    sys_clk
    SLICE_X1Y34          FDRE                                         r  tx_bitn_reg[1]/C
                         clock pessimism              0.273    88.484    
                         clock uncertainty           -0.035    88.449    
    SLICE_X1Y34          FDRE (Setup_fdre_C_CE)      -0.205    88.244    tx_bitn_reg[1]
  -------------------------------------------------------------------
                         required time                         88.244    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                 81.081    

Slack (MET) :             81.081ns  (required time - arrival time)
  Source:                 tx_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tx_bitn_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.718ns (36.158%)  route 1.268ns (63.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.211 - 83.333 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.633     5.177    sys_clk
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.419     5.596 f  tx_counter_reg[2]/Q
                         net (fo=6, routed)           0.727     6.323    tx_counter[2]
    SLICE_X0Y35          LUT6 (Prop_lut6_I1_O)        0.299     6.622 r  tx_bitn[3]_i_1/O
                         net (fo=4, routed)           0.540     7.163    tx_latch_t_next_value_ce0
    SLICE_X1Y34          FDRE                                         r  tx_bitn_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.513    88.211    sys_clk
    SLICE_X1Y34          FDRE                                         r  tx_bitn_reg[2]/C
                         clock pessimism              0.273    88.484    
                         clock uncertainty           -0.035    88.449    
    SLICE_X1Y34          FDRE (Setup_fdre_C_CE)      -0.205    88.244    tx_bitn_reg[2]
  -------------------------------------------------------------------
                         required time                         88.244    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                 81.081    

Slack (MET) :             81.081ns  (required time - arrival time)
  Source:                 tx_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tx_bitn_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.718ns (36.158%)  route 1.268ns (63.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.211 - 83.333 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.633     5.177    sys_clk
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.419     5.596 f  tx_counter_reg[2]/Q
                         net (fo=6, routed)           0.727     6.323    tx_counter[2]
    SLICE_X0Y35          LUT6 (Prop_lut6_I1_O)        0.299     6.622 r  tx_bitn[3]_i_1/O
                         net (fo=4, routed)           0.540     7.163    tx_latch_t_next_value_ce0
    SLICE_X1Y34          FDRE                                         r  tx_bitn_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.513    88.211    sys_clk
    SLICE_X1Y34          FDRE                                         r  tx_bitn_reg[3]/C
                         clock pessimism              0.273    88.484    
                         clock uncertainty           -0.035    88.449    
    SLICE_X1Y34          FDRE (Setup_fdre_C_CE)      -0.205    88.244    tx_bitn_reg[3]
  -------------------------------------------------------------------
                         required time                         88.244    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                 81.081    

Slack (MET) :             81.252ns  (required time - arrival time)
  Source:                 tx_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tx_serial_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.718ns (39.473%)  route 1.101ns (60.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.212 - 83.333 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.633     5.177    sys_clk
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.419     5.596 f  tx_counter_reg[2]/Q
                         net (fo=6, routed)           0.722     6.318    tx_counter[2]
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.299     6.617 r  tx_serial_i_1/O
                         net (fo=1, routed)           0.379     6.996    tx_serial_f_next_value_ce
    SLICE_X0Y35          FDSE                                         r  tx_serial_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.514    88.212    sys_clk
    SLICE_X0Y35          FDSE                                         r  tx_serial_reg/C
                         clock pessimism              0.276    88.488    
                         clock uncertainty           -0.035    88.453    
    SLICE_X0Y35          FDSE (Setup_fdse_C_CE)      -0.205    88.248    tx_serial_reg
  -------------------------------------------------------------------
                         required time                         88.248    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 81.252    

Slack (MET) :             81.401ns  (required time - arrival time)
  Source:                 tx_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tx_serial_reg/D
                            (rising edge-triggered cell FDSE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.718ns (37.674%)  route 1.188ns (62.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.212 - 83.333 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.633     5.177    sys_clk
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.419     5.596 f  tx_counter_reg[2]/Q
                         net (fo=6, routed)           1.188     6.784    tx_counter[2]
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.299     7.083 r  tx_serial_i_2/O
                         net (fo=1, routed)           0.000     7.083    tx_serial_f_next_value
    SLICE_X0Y35          FDSE                                         r  tx_serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.514    88.212    sys_clk
    SLICE_X0Y35          FDSE                                         r  tx_serial_reg/C
                         clock pessimism              0.276    88.488    
                         clock uncertainty           -0.035    88.453    
    SLICE_X0Y35          FDSE (Setup_fdse_C_D)        0.031    88.484    tx_serial_reg
  -------------------------------------------------------------------
                         required time                         88.484    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 81.401    

Slack (MET) :             81.646ns  (required time - arrival time)
  Source:                 tx_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tx_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.718ns (44.746%)  route 0.887ns (55.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.212 - 83.333 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.633     5.177    sys_clk
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.419     5.596 r  tx_counter_reg[2]/Q
                         net (fo=6, routed)           0.697     6.293    tx_counter[2]
    SLICE_X0Y35          LUT4 (Prop_lut4_I2_O)        0.299     6.592 r  tx_counter[2]_i_1/O
                         net (fo=1, routed)           0.189     6.782    tx_counter[2]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.514    88.212    sys_clk
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[2]/C
                         clock pessimism              0.298    88.510    
                         clock uncertainty           -0.035    88.475    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)       -0.047    88.428    tx_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         88.428    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 81.646    

Slack (MET) :             81.694ns  (required time - arrival time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tx_serial_reg/S
                            (rising edge-triggered cell FDSE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.456ns (39.600%)  route 0.696ns (60.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.212 - 83.333 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.631     5.175    sys_clk
    SLICE_X0Y34          FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  int_rst_reg/Q
                         net (fo=11, routed)          0.696     6.326    int_rst
    SLICE_X0Y35          FDSE                                         r  tx_serial_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.514    88.212    sys_clk
    SLICE_X0Y35          FDSE                                         r  tx_serial_reg/C
                         clock pessimism              0.273    88.485    
                         clock uncertainty           -0.035    88.450    
    SLICE_X0Y35          FDSE (Setup_fdse_C_S)       -0.429    88.021    tx_serial_reg
  -------------------------------------------------------------------
                         required time                         88.021    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                 81.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 tx_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tx_serial_reg/D
                            (rising edge-triggered cell FDSE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.375%)  route 0.103ns (35.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.591     1.495    sys_clk
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  tx_counter_reg[1]/Q
                         net (fo=7, routed)           0.103     1.739    tx_counter[1]
    SLICE_X0Y35          LUT6 (Prop_lut6_I2_O)        0.045     1.784 r  tx_serial_i_2/O
                         net (fo=1, routed)           0.000     1.784    tx_serial_f_next_value
    SLICE_X0Y35          FDSE                                         r  tx_serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.861     2.010    sys_clk
    SLICE_X0Y35          FDSE                                         r  tx_serial_reg/C
                         clock pessimism             -0.502     1.508    
    SLICE_X0Y35          FDSE (Hold_fdse_C_D)         0.092     1.600    tx_serial_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 tx_bitn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.047%)  route 0.158ns (45.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.591     1.495    sys_clk
    SLICE_X1Y34          FDRE                                         r  tx_bitn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  tx_bitn_reg[0]/Q
                         net (fo=5, routed)           0.158     1.794    tx_bitn[0]
    SLICE_X1Y35          LUT6 (Prop_lut6_I3_O)        0.045     1.839 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.839    state[0]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.861     2.010    sys_clk
    SLICE_X1Y35          FDRE                                         r  state_reg[0]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.091     1.601    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tx_bitn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tx_bitn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.591     1.495    sys_clk
    SLICE_X1Y34          FDRE                                         r  tx_bitn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  tx_bitn_reg[0]/Q
                         net (fo=5, routed)           0.170     1.806    tx_bitn[0]
    SLICE_X1Y34          LUT4 (Prop_lut4_I0_O)        0.043     1.849 r  tx_bitn[3]_i_2/O
                         net (fo=1, routed)           0.000     1.849    tx_bitn_t_next_value2[3]
    SLICE_X1Y34          FDRE                                         r  tx_bitn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.860     2.009    sys_clk
    SLICE_X1Y34          FDRE                                         r  tx_bitn_reg[3]/C
                         clock pessimism             -0.514     1.495    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.107     1.602    tx_bitn_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tx_bitn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tx_bitn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.591     1.495    sys_clk
    SLICE_X1Y34          FDRE                                         r  tx_bitn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  tx_bitn_reg[0]/Q
                         net (fo=5, routed)           0.170     1.806    tx_bitn[0]
    SLICE_X1Y34          LUT4 (Prop_lut4_I1_O)        0.045     1.851 r  tx_bitn[1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    tx_bitn_t_next_value2[1]
    SLICE_X1Y34          FDRE                                         r  tx_bitn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.860     2.009    sys_clk
    SLICE_X1Y34          FDRE                                         r  tx_bitn_reg[1]/C
                         clock pessimism             -0.514     1.495    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.092     1.587    tx_bitn_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 tx_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tx_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.183ns (46.023%)  route 0.215ns (53.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.591     1.495    sys_clk
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  tx_counter_reg[0]/Q
                         net (fo=8, routed)           0.215     1.850    tx_counter[0]
    SLICE_X1Y35          LUT4 (Prop_lut4_I2_O)        0.042     1.892 r  tx_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.892    tx_counter[3]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.861     2.010    sys_clk
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[3]/C
                         clock pessimism             -0.515     1.495    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.107     1.602    tx_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 tx_bitn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tx_bitn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.230ns (57.283%)  route 0.172ns (42.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.591     1.495    sys_clk
    SLICE_X1Y34          FDRE                                         r  tx_bitn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.128     1.623 r  tx_bitn_reg[2]/Q
                         net (fo=4, routed)           0.172     1.794    tx_bitn[2]
    SLICE_X1Y34          LUT3 (Prop_lut3_I2_O)        0.102     1.896 r  tx_bitn[2]_i_1/O
                         net (fo=1, routed)           0.000     1.896    tx_bitn_t_next_value2[2]
    SLICE_X1Y34          FDRE                                         r  tx_bitn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.860     2.009    sys_clk
    SLICE_X1Y34          FDRE                                         r  tx_bitn_reg[2]/C
                         clock pessimism             -0.514     1.495    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.107     1.602    tx_bitn_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.874%)  route 0.203ns (52.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.591     1.495    sys_clk
    SLICE_X1Y35          FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  state_reg[0]/Q
                         net (fo=5, routed)           0.203     1.838    state[0]
    SLICE_X1Y35          LUT3 (Prop_lut3_I0_O)        0.045     1.883 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    state[1]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.861     2.010    sys_clk
    SLICE_X1Y35          FDRE                                         r  state_reg[1]/C
                         clock pessimism             -0.515     1.495    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.092     1.587    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 tx_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tx_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.544%)  route 0.214ns (53.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.591     1.495    sys_clk
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  tx_counter_reg[0]/Q
                         net (fo=8, routed)           0.214     1.849    tx_counter[0]
    SLICE_X1Y35          LUT1 (Prop_lut1_I0_O)        0.045     1.894 r  tx_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.894    tx_counter[0]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.861     2.010    sys_clk
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[0]/C
                         clock pessimism             -0.515     1.495    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.092     1.587    tx_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 tx_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tx_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.428%)  route 0.215ns (53.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.591     1.495    sys_clk
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  tx_counter_reg[0]/Q
                         net (fo=8, routed)           0.215     1.850    tx_counter[0]
    SLICE_X1Y35          LUT2 (Prop_lut2_I1_O)        0.045     1.895 r  tx_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.895    tx_counter[1]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.861     2.010    sys_clk
    SLICE_X1Y35          FDRE                                         r  tx_counter_reg[1]/C
                         clock pessimism             -0.515     1.495    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.092     1.587    tx_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tx_bitn_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.005%)  route 0.187ns (56.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.591     1.495    sys_clk
    SLICE_X0Y34          FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  int_rst_reg/Q
                         net (fo=11, routed)          0.187     1.823    int_rst
    SLICE_X1Y34          FDRE                                         r  tx_bitn_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.860     2.009    sys_clk
    SLICE_X1Y34          FDRE                                         r  tx_bitn_reg[0]/C
                         clock pessimism             -0.501     1.508    
    SLICE_X1Y34          FDRE (Hold_fdre_C_R)        -0.018     1.490    tx_bitn_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk12 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0  clk12_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y34    int_rst_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y35    state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y35    state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y34    tx_bitn_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y34    tx_bitn_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y34    tx_bitn_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y34    tx_bitn_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y35    tx_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X1Y35    tx_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X1Y35    state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X1Y35    state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X1Y35    tx_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X1Y35    tx_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X1Y35    tx_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X1Y35    tx_counter_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         41.666      41.167     SLICE_X0Y35    tx_serial_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y34    int_rst_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y34    int_rst_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y35    state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y34    int_rst_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y35    state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y35    state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y35    state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y35    state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y34    tx_bitn_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y34    tx_bitn_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y34    tx_bitn_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y34    tx_bitn_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X1Y35    tx_counter_reg[0]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
clk12     | serial_tx | FDSE   | -     |     10.871 (r) | SLOW    |      3.190 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk12  | clk12       |         2.643 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



