

================================================================
== Vitis HLS Report for 'xFMagnitudeKernel_2_2_1080_1920_3_3_1_5_5_1920_2_s'
================================================================
* Date:           Sun Feb 25 01:46:33 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        canny_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.711 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2077921|  2077921|  20.779 ms|  20.779 ms|  2077921|  2077921|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowLoop   |  2077920|  2077920|      1924|          -|          -|  1080|        no|
        | + colLoop  |     1921|     1921|         3|          1|          1|  1920|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    159|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    115|    -|
|Register         |        -|    -|     129|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     129|    274|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_113_p2                     |         +|   0|  0|  12|          11|           1|
    |j_2_fu_124_p2                     |         +|   0|  0|  12|          11|           1|
    |magnitude_mat_48_din              |         +|   0|  0|  23|          16|          16|
    |sub_ln98_fu_135_p2                |         -|   0|  0|  23|           1|          16|
    |sub_ln99_fu_141_p2                |         -|   0|  0|  23|           1|          16|
    |ap_block_state5_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln72_fu_119_p2               |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln79_fu_130_p2               |      icmp|   0|  0|  11|          11|          11|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |p_1_fu_154_p3                     |    select|   0|  0|  16|           1|          16|
    |q_1_fu_167_p3                     |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 159|          71|         111|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |gradx1_mat_43_blk_n      |   9|          2|    1|          2|
    |grady1_mat_46_blk_n      |   9|          2|    1|          2|
    |i_reg_91                 |   9|          2|   11|         22|
    |imgheight_blk_n          |   9|          2|    1|          2|
    |imgwidth_blk_n           |   9|          2|    1|          2|
    |j_reg_102                |   9|          2|   11|         22|
    |magnitude_mat_48_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 115|         25|   31|         65|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_2_reg_190                      |  11|   0|   11|          0|
    |i_reg_91                         |  11|   0|   11|          0|
    |icmp_ln79_reg_204                |   1|   0|    1|          0|
    |icmp_ln79_reg_204_pp0_iter1_reg  |   1|   0|    1|          0|
    |imgheight_read_reg_180           |  11|   0|   11|          0|
    |imgwidth_read_reg_185            |  11|   0|   11|          0|
    |j_reg_102                        |  11|   0|   11|          0|
    |sub_ln98_reg_220                 |  16|   0|   16|          0|
    |sub_ln99_reg_225                 |  16|   0|   16|          0|
    |tmp_V_9_reg_214                  |  16|   0|   16|          0|
    |tmp_V_reg_208                    |  16|   0|   16|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 129|   0|  129|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2>|  return value|
|gradx1_mat_43_dout       |   in|   16|     ap_fifo|                                                gradx1_mat_43|       pointer|
|gradx1_mat_43_empty_n    |   in|    1|     ap_fifo|                                                gradx1_mat_43|       pointer|
|gradx1_mat_43_read       |  out|    1|     ap_fifo|                                                gradx1_mat_43|       pointer|
|grady1_mat_46_dout       |   in|   16|     ap_fifo|                                                grady1_mat_46|       pointer|
|grady1_mat_46_empty_n    |   in|    1|     ap_fifo|                                                grady1_mat_46|       pointer|
|grady1_mat_46_read       |  out|    1|     ap_fifo|                                                grady1_mat_46|       pointer|
|magnitude_mat_48_din     |  out|   16|     ap_fifo|                                             magnitude_mat_48|       pointer|
|magnitude_mat_48_full_n  |   in|    1|     ap_fifo|                                             magnitude_mat_48|       pointer|
|magnitude_mat_48_write   |  out|    1|     ap_fifo|                                             magnitude_mat_48|       pointer|
|imgheight_dout           |   in|   11|     ap_fifo|                                                    imgheight|       pointer|
|imgheight_empty_n        |   in|    1|     ap_fifo|                                                    imgheight|       pointer|
|imgheight_read           |  out|    1|     ap_fifo|                                                    imgheight|       pointer|
|imgwidth_dout            |   in|   11|     ap_fifo|                                                     imgwidth|       pointer|
|imgwidth_empty_n         |   in|    1|     ap_fifo|                                                     imgwidth|       pointer|
|imgwidth_read            |  out|    1|     ap_fifo|                                                     imgwidth|       pointer|
+-------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx1_mat_43, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady1_mat_46, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %magnitude_mat_48, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %imgheight, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %imgwidth, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %magnitude_mat_48, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady1_mat_46, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx1_mat_43, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%imgheight_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %imgheight"   --->   Operation 15 'read' 'imgheight_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 4> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%imgwidth_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %imgwidth"   --->   Operation 16 'read' 'imgwidth_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 4> <FIFO>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%br_ln72 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:72]   --->   Operation 17 'br' 'br_ln72' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i11 0, void %entry, i11 %i_2, void %._crit_edge.loopexit.i"   --->   Operation 18 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.63ns)   --->   "%i_2 = add i11 %i, i11 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:72]   --->   Operation 19 'add' 'i_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.88ns)   --->   "%icmp_ln72 = icmp_eq  i11 %i, i11 %imgheight_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:72]   --->   Operation 20 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %.split3.i, void %.exit" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:72]   --->   Operation 21 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:65]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:65]   --->   Operation 23 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%br_ln79 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:79]   --->   Operation 24 'br' 'br_ln79' <Predicate = (!icmp_ln72)> <Delay = 1.58>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.88>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%j = phi i11 0, void %.split3.i, i11 %j_2, void %.split.i"   --->   Operation 26 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.63ns)   --->   "%j_2 = add i11 %j, i11 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:79]   --->   Operation 27 'add' 'j_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.88ns)   --->   "%icmp_ln79 = icmp_eq  i11 %j, i11 %imgwidth_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:79]   --->   Operation 28 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %.split.i, void %._crit_edge.loopexit.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:79]   --->   Operation 29 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.71>
ST_4 : Operation 30 [1/1] (3.63ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %gradx1_mat_43" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'read' 'tmp_V' <Predicate = (!icmp_ln79)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 31 [1/1] (3.63ns)   --->   "%tmp_V_9 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %grady1_mat_46" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'tmp_V_9' <Predicate = (!icmp_ln79)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 32 [1/1] (2.07ns)   --->   "%sub_ln98 = sub i16 0, i16 %tmp_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:98]   --->   Operation 32 'sub' 'sub_ln98' <Predicate = (!icmp_ln79)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (2.07ns)   --->   "%sub_ln99 = sub i16 0, i16 %tmp_V_9" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:99]   --->   Operation 33 'sub' 'sub_ln99' <Predicate = (!icmp_ln79)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.71>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:65]   --->   Operation 34 'specpipeline' 'specpipeline_ln65' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:65]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:65]   --->   Operation 36 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_V, i32 15" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:98]   --->   Operation 37 'bitselect' 'tmp_4' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%p_1 = select i1 %tmp_4, i16 %sub_ln98, i16 %tmp_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:98]   --->   Operation 38 'select' 'p_1' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_V_9, i32 15" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:99]   --->   Operation 39 'bitselect' 'tmp_5' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%q_1 = select i1 %tmp_5, i16 %sub_ln99, i16 %tmp_V_9" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:99]   --->   Operation 40 'select' 'q_1' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (2.07ns) (out node of the LUT)   --->   "%tmp = add i16 %q_1, i16 %p_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_magnitude.hpp:102]   --->   Operation 41 'add' 'tmp' <Predicate = (!icmp_ln79)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %magnitude_mat_48, i16 %tmp" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 42 'write' 'write_ln174' <Predicate = (!icmp_ln79)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gradx1_mat_43]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grady1_mat_46]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ magnitude_mat_48]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgheight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgwidth]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
imgheight_read         (read             ) [ 0011111]
imgwidth_read          (read             ) [ 0011111]
br_ln72                (br               ) [ 0111111]
i                      (phi              ) [ 0010000]
i_2                    (add              ) [ 0111111]
icmp_ln72              (icmp             ) [ 0011111]
br_ln72                (br               ) [ 0000000]
speclooptripcount_ln65 (speclooptripcount) [ 0000000]
specloopname_ln65      (specloopname     ) [ 0000000]
br_ln79                (br               ) [ 0011111]
ret_ln0                (ret              ) [ 0000000]
j                      (phi              ) [ 0001000]
j_2                    (add              ) [ 0011111]
icmp_ln79              (icmp             ) [ 0011111]
br_ln79                (br               ) [ 0000000]
tmp_V                  (read             ) [ 0001010]
tmp_V_9                (read             ) [ 0001010]
sub_ln98               (sub              ) [ 0001010]
sub_ln99               (sub              ) [ 0001010]
specpipeline_ln65      (specpipeline     ) [ 0000000]
speclooptripcount_ln65 (speclooptripcount) [ 0000000]
specloopname_ln65      (specloopname     ) [ 0000000]
tmp_4                  (bitselect        ) [ 0000000]
p_1                    (select           ) [ 0000000]
tmp_5                  (bitselect        ) [ 0000000]
q_1                    (select           ) [ 0000000]
tmp                    (add              ) [ 0000000]
write_ln174            (write            ) [ 0000000]
br_ln0                 (br               ) [ 0011111]
br_ln0                 (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gradx1_mat_43">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradx1_mat_43"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="grady1_mat_46">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grady1_mat_46"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="magnitude_mat_48">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="magnitude_mat_48"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imgheight">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgheight"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="imgwidth">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgwidth"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="imgheight_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="11" slack="0"/>
<pin id="62" dir="0" index="1" bw="11" slack="0"/>
<pin id="63" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgheight_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="imgwidth_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="11" slack="0"/>
<pin id="68" dir="0" index="1" bw="11" slack="0"/>
<pin id="69" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgwidth_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_V_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_V_9_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_9/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln174_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="0" index="2" bw="16" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="91" class="1005" name="i_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="11" slack="1"/>
<pin id="93" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="i_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="11" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="j_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="1"/>
<pin id="104" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="j_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="11" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_2_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="11" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln72_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="0"/>
<pin id="121" dir="0" index="1" bw="11" slack="1"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="j_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln79_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="11" slack="2"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="sub_ln98_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln98/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="sub_ln99_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln99/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_4_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="1"/>
<pin id="150" dir="0" index="2" bw="5" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="1"/>
<pin id="157" dir="0" index="2" bw="16" slack="1"/>
<pin id="158" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_5_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="1"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="q_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="1"/>
<pin id="170" dir="0" index="2" bw="16" slack="1"/>
<pin id="171" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="q_1/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="0"/>
<pin id="176" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="180" class="1005" name="imgheight_read_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="1"/>
<pin id="182" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="imgheight_read "/>
</bind>
</comp>

<comp id="185" class="1005" name="imgwidth_read_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="2"/>
<pin id="187" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="imgwidth_read "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_2_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="11" slack="0"/>
<pin id="192" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="icmp_ln72_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="199" class="1005" name="j_2_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="11" slack="0"/>
<pin id="201" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="icmp_ln79_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="208" class="1005" name="tmp_V_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="1"/>
<pin id="210" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="214" class="1005" name="tmp_V_9_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="1"/>
<pin id="216" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_9 "/>
</bind>
</comp>

<comp id="220" class="1005" name="sub_ln98_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="1"/>
<pin id="222" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln98 "/>
</bind>
</comp>

<comp id="225" class="1005" name="sub_ln99_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="1"/>
<pin id="227" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln99 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="28" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="42" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="42" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="58" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="95" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="95" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="106" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="106" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="72" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="78" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="54" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="56" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="56" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="154" pin="3"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="173" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="183"><net_src comp="60" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="188"><net_src comp="66" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="193"><net_src comp="113" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="198"><net_src comp="119" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="124" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="207"><net_src comp="130" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="72" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="217"><net_src comp="78" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="223"><net_src comp="135" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="228"><net_src comp="141" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="167" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: magnitude_mat_48 | {5 }
 - Input state : 
	Port: xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> : gradx1_mat_43 | {4 }
	Port: xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> : grady1_mat_46 | {4 }
	Port: xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> : imgheight | {1 }
	Port: xFMagnitudeKernel<2, 2, 1080, 1920, 3, 3, 1, 5, 5, 1920, 2> : imgwidth | {1 }
  - Chain level:
	State 1
	State 2
		i_2 : 1
		icmp_ln72 : 1
		br_ln72 : 2
	State 3
		j_2 : 1
		icmp_ln79 : 1
		br_ln79 : 2
	State 4
	State 5
		p_1 : 1
		q_1 : 1
		tmp : 2
		write_ln174 : 3
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         i_2_fu_113        |    0    |    12   |
|    add   |         j_2_fu_124        |    0    |    12   |
|          |         tmp_fu_173        |    0    |    23   |
|----------|---------------------------|---------|---------|
|    sub   |      sub_ln98_fu_135      |    0    |    23   |
|          |      sub_ln99_fu_141      |    0    |    23   |
|----------|---------------------------|---------|---------|
|  select  |         p_1_fu_154        |    0    |    16   |
|          |         q_1_fu_167        |    0    |    16   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln72_fu_119     |    0    |    11   |
|          |      icmp_ln79_fu_130     |    0    |    11   |
|----------|---------------------------|---------|---------|
|          | imgheight_read_read_fu_60 |    0    |    0    |
|   read   |  imgwidth_read_read_fu_66 |    0    |    0    |
|          |      tmp_V_read_fu_72     |    0    |    0    |
|          |     tmp_V_9_read_fu_78    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln174_write_fu_84  |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|        tmp_4_fu_147       |    0    |    0    |
|          |        tmp_5_fu_160       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   147   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_2_reg_190     |   11   |
|       i_reg_91       |   11   |
|   icmp_ln72_reg_195  |    1   |
|   icmp_ln79_reg_204  |    1   |
|imgheight_read_reg_180|   11   |
| imgwidth_read_reg_185|   11   |
|      j_2_reg_199     |   11   |
|       j_reg_102      |   11   |
|   sub_ln98_reg_220   |   16   |
|   sub_ln99_reg_225   |   16   |
|    tmp_V_9_reg_214   |   16   |
|     tmp_V_reg_208    |   16   |
+----------------------+--------+
|         Total        |   132  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   147  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   132  |    -   |
+-----------+--------+--------+
|   Total   |   132  |   147  |
+-----------+--------+--------+
