#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jun 20 01:48:46 2020
# Process ID: 6912
# Current directory: C:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.runs/design_1_myProject_ip_0_0_synth_1
# Command line: vivado.exe -log design_1_myProject_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myProject_ip_0_0.tcl
# Log file: C:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.runs/design_1_myProject_ip_0_0_synth_1/design_1_myProject_ip_0_0.vds
# Journal file: C:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.runs/design_1_myProject_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_myProject_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AmosChan/Documents/EE4218/Labs/Project/ip_repo/myaccelerator_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Public/Documents/EE4218/projectHLS/projectSoln'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Public/Documents/EE4218/HLSlab4/HLSlab4soln'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_myProject_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10376 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 845.652 ; gain = 234.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myProject_ip_0_0' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ip/design_1_myProject_ip_0_0/synth/design_1_myProject_ip_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'myProject_ip' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:12]
	Parameter ap_ST_fsm_state1 bound to: 20'b00000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 20'b00000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 20'b00000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 20'b00000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 20'b00000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 20'b00000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 20'b00000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 20'b00000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 20'b00000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 20'b00000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 20'b00000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 20'b00000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 20'b00000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 20'b00000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 20'b00000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 20'b00001000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 20'b00010000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 20'b00100000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 20'b01000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 20'b10000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:61]
INFO: [Synth 8-6157] synthesizing module 'myProject_ip_A_0_V' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_A_0_V.v:37]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myProject_ip_A_0_V_ram' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_A_0_V.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_A_0_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'myProject_ip_A_0_V_ram' (1#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_A_0_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'myProject_ip_A_0_V' (2#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_A_0_V.v:37]
INFO: [Synth 8-6157] synthesizing module 'myProject_ip_sigmbkb' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_sigmbkb.v:48]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myProject_ip_sigmbkb_ram' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_sigmbkb.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_sigmbkb.v:22]
INFO: [Synth 8-6155] done synthesizing module 'myProject_ip_sigmbkb_ram' (3#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_sigmbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'myProject_ip_sigmbkb' (4#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_sigmbkb.v:48]
INFO: [Synth 8-6157] synthesizing module 'myProject_ip_mux_cud' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mux_cud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 8 - type: integer 
	Parameter din33_WIDTH bound to: 8 - type: integer 
	Parameter din34_WIDTH bound to: 8 - type: integer 
	Parameter din35_WIDTH bound to: 8 - type: integer 
	Parameter din36_WIDTH bound to: 8 - type: integer 
	Parameter din37_WIDTH bound to: 8 - type: integer 
	Parameter din38_WIDTH bound to: 8 - type: integer 
	Parameter din39_WIDTH bound to: 8 - type: integer 
	Parameter din40_WIDTH bound to: 8 - type: integer 
	Parameter din41_WIDTH bound to: 8 - type: integer 
	Parameter din42_WIDTH bound to: 8 - type: integer 
	Parameter din43_WIDTH bound to: 8 - type: integer 
	Parameter din44_WIDTH bound to: 8 - type: integer 
	Parameter din45_WIDTH bound to: 8 - type: integer 
	Parameter din46_WIDTH bound to: 8 - type: integer 
	Parameter din47_WIDTH bound to: 8 - type: integer 
	Parameter din48_WIDTH bound to: 8 - type: integer 
	Parameter din49_WIDTH bound to: 8 - type: integer 
	Parameter din50_WIDTH bound to: 8 - type: integer 
	Parameter din51_WIDTH bound to: 8 - type: integer 
	Parameter din52_WIDTH bound to: 8 - type: integer 
	Parameter din53_WIDTH bound to: 8 - type: integer 
	Parameter din54_WIDTH bound to: 8 - type: integer 
	Parameter din55_WIDTH bound to: 8 - type: integer 
	Parameter din56_WIDTH bound to: 8 - type: integer 
	Parameter din57_WIDTH bound to: 8 - type: integer 
	Parameter din58_WIDTH bound to: 8 - type: integer 
	Parameter din59_WIDTH bound to: 8 - type: integer 
	Parameter din60_WIDTH bound to: 8 - type: integer 
	Parameter din61_WIDTH bound to: 8 - type: integer 
	Parameter din62_WIDTH bound to: 8 - type: integer 
	Parameter din63_WIDTH bound to: 8 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myProject_ip_mux_cud' (5#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mux_cud.v:8]
INFO: [Synth 8-6157] synthesizing module 'myProject_ip_mac_dEe' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mac_dEe.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myProject_ip_mac_dEe_DSP48_0' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mac_dEe.v:7]
INFO: [Synth 8-6155] done synthesizing module 'myProject_ip_mac_dEe_DSP48_0' (6#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mac_dEe.v:7]
INFO: [Synth 8-6155] done synthesizing module 'myProject_ip_mac_dEe' (7#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mac_dEe.v:30]
INFO: [Synth 8-6157] synthesizing module 'myProject_ip_mac_eOg' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mac_eOg.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myProject_ip_mac_eOg_DSP48_1' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mac_eOg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'myProject_ip_mac_eOg_DSP48_1' (8#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mac_eOg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'myProject_ip_mac_eOg' (9#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mac_eOg.v:30]
INFO: [Synth 8-6157] synthesizing module 'myProject_ip_mul_fYi' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mul_fYi.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myProject_ip_mul_fYi_DSP48_2' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mul_fYi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myProject_ip_mul_fYi_DSP48_2' (10#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mul_fYi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myProject_ip_mul_fYi' (11#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mul_fYi.v:13]
INFO: [Synth 8-6157] synthesizing module 'myProject_ip_mac_g8j' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mac_g8j.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myProject_ip_mac_g8j_DSP48_3' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mac_g8j.v:7]
INFO: [Synth 8-6155] done synthesizing module 'myProject_ip_mac_g8j_DSP48_3' (12#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mac_g8j.v:7]
INFO: [Synth 8-6155] done synthesizing module 'myProject_ip_mac_g8j' (13#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_mac_g8j.v:30]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (14#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (15#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (16#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both_w1' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/regslice_core.v:190]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (16#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (16#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both_w1' (17#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/regslice_core.v:190]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2147]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2151]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2153]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2155]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2157]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2159]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2161]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2163]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2165]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2167]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2169]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2171]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2173]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2175]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2177]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2433]
WARNING: [Synth 8-3936] Found unconnected internal register 'sum2_reg_3103_reg' and it is trimmed from '11' to '8' bits. [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:1616]
INFO: [Synth 8-6155] done synthesizing module 'myProject_ip' (18#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myProject_ip_0_0' (19#1) [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ip/design_1_myProject_ip_0_0/synth/design_1_myProject_ip_0_0.v:58]
WARNING: [Synth 8-3331] design myProject_ip_sigmbkb has unconnected port reset
WARNING: [Synth 8-3331] design myProject_ip_A_0_V has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 924.965 ; gain = 314.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 924.965 ; gain = 314.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 924.965 ; gain = 314.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 924.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ip/design_1_myProject_ip_0_0/constraints/myProject_ip_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ip/design_1_myProject_ip_0_0/constraints/myProject_ip_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.runs/design_1_myProject_ip_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.runs/design_1_myProject_ip_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1029.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1040.434 ; gain = 11.152
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1040.434 ; gain = 429.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1040.434 ; gain = 429.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.runs/design_1_myProject_ip_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1040.434 ; gain = 429.469
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'zext_ln215_3_reg_2905_reg[15:8]' into 'zext_ln215_2_reg_2900_reg[15:8]' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2321]
INFO: [Synth 8-4471] merging register 'zext_ln215_5_reg_2910_reg[15:8]' into 'zext_ln215_2_reg_2900_reg[15:8]' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2329]
INFO: [Synth 8-4471] merging register 'zext_ln215_6_reg_2915_reg[15:8]' into 'zext_ln215_2_reg_2900_reg[15:8]' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2337]
INFO: [Synth 8-4471] merging register 'zext_ln215_8_reg_2920_reg[15:8]' into 'zext_ln215_2_reg_2900_reg[15:8]' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2411]
INFO: [Synth 8-4471] merging register 'zext_ln215_9_reg_2925_reg[15:8]' into 'zext_ln215_2_reg_2900_reg[15:8]' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2417]
INFO: [Synth 8-4471] merging register 'zext_ln215_11_reg_2930_reg[15:8]' into 'zext_ln215_2_reg_2900_reg[15:8]' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2345]
INFO: [Synth 8-4471] merging register 'zext_ln215_12_reg_2935_reg[15:8]' into 'zext_ln215_2_reg_2900_reg[15:8]' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2353]
INFO: [Synth 8-4471] merging register 'zext_ln215_14_reg_2940_reg[15:8]' into 'zext_ln215_2_reg_2900_reg[15:8]' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2423]
INFO: [Synth 8-4471] merging register 'zext_ln215_15_reg_2945_reg[15:8]' into 'zext_ln215_2_reg_2900_reg[15:8]' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2429]
INFO: [Synth 8-4471] merging register 'zext_ln215_17_reg_2950_reg[15:8]' into 'zext_ln215_2_reg_2900_reg[15:8]' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2361]
INFO: [Synth 8-4471] merging register 'zext_ln215_18_reg_2955_reg[15:8]' into 'zext_ln215_2_reg_2900_reg[15:8]' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2369]
INFO: [Synth 8-4471] merging register 'zext_ln215_20_reg_2960_reg[15:8]' into 'zext_ln215_2_reg_2900_reg[15:8]' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2399]
INFO: [Synth 8-4471] merging register 'zext_ln215_21_reg_2965_reg[15:8]' into 'zext_ln215_2_reg_2900_reg[15:8]' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2405]
INFO: [Synth 8-4471] merging register 'zext_ln109_reg_2975_reg[10:8]' into 'zext_ln104_reg_2970_reg[10:8]' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:2439]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_9_fu_292_reg' and it is trimmed from '32' to '16' bits. [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:1665]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_8_fu_288_reg' and it is trimmed from '32' to '8' bits. [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:1659]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_10_fu_296_reg' and it is trimmed from '32' to '16' bits. [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:1653]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln215_reg_2994_reg' and it is trimmed from '7' to '6' bits. [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:1703]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1040.434 ; gain = 429.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 7     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 121   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 8     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 14    
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 79    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myProject_ip_A_0_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module myProject_ip_sigmbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module myProject_ip_mux_cud 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 63    
Module ibuf 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both_w1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module myProject_ip 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 7     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 114   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 8     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'B_V_0_5_0600_reg_890_reg[7:0]' into 'B_V_0_5_0600_reg_890_reg[7:0]' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:1206]
INFO: [Synth 8-4471] merging register 'B_V_1_5_0608_reg_794_reg[7:0]' into 'B_V_1_5_0608_reg_794_reg[7:0]' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:1214]
INFO: [Synth 8-4471] merging register 'B_V_0_3_0598_reg_914_reg[7:0]' into 'B_V_0_3_0598_reg_914_reg[7:0]' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:1204]
INFO: [Synth 8-4471] merging register 'B_V_1_3_0606_reg_818_reg[7:0]' into 'B_V_1_3_0606_reg_818_reg[7:0]' [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:1212]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln101_4_reg_3098_reg' and it is trimmed from '18' to '16' bits. [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:1614]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln100_4_reg_3088_reg' and it is trimmed from '18' to '16' bits. [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:1613]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln101_1_reg_3093_reg' and it is trimmed from '18' to '16' bits. [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:1607]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln100_1_reg_3083_reg' and it is trimmed from '18' to '16' bits. [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip.v:1606]
DSP Report: Generating DSP sum1_2_reg_3128_reg, operation Mode is: (A''*B2)'.
DSP Report: register trunc_ln105_reg_3113_reg is absorbed into DSP sum1_2_reg_3128_reg.
DSP Report: register tmp_data_9_fu_292_reg is absorbed into DSP sum1_2_reg_3128_reg.
DSP Report: register trunc_ln85_1_reg_2895_reg is absorbed into DSP sum1_2_reg_3128_reg.
DSP Report: register sum1_2_reg_3128_reg is absorbed into DSP sum1_2_reg_3128_reg.
DSP Report: operator myProject_ip_mul_fYi_U10/myProject_ip_mul_fYi_DSP48_2_U/p is absorbed into DSP sum1_2_reg_3128_reg.
DSP Report: Generating DSP myProject_ip_mac_g8j_U11/myProject_ip_mac_g8j_DSP48_3_U/p, operation Mode is: PCIN+A''*B2.
DSP Report: register trunc_ln105_1_reg_3123_reg is absorbed into DSP myProject_ip_mac_g8j_U11/myProject_ip_mac_g8j_DSP48_3_U/p.
DSP Report: register tmp_data_10_fu_296_reg is absorbed into DSP myProject_ip_mac_g8j_U11/myProject_ip_mac_g8j_DSP48_3_U/p.
DSP Report: register trunc_ln85_reg_2890_reg is absorbed into DSP myProject_ip_mac_g8j_U11/myProject_ip_mac_g8j_DSP48_3_U/p.
DSP Report: operator myProject_ip_mac_g8j_U11/myProject_ip_mac_g8j_DSP48_3_U/p is absorbed into DSP myProject_ip_mac_g8j_U11/myProject_ip_mac_g8j_DSP48_3_U/p.
DSP Report: operator myProject_ip_mac_g8j_U11/myProject_ip_mac_g8j_DSP48_3_U/m is absorbed into DSP myProject_ip_mac_g8j_U11/myProject_ip_mac_g8j_DSP48_3_U/p.
DSP Report: Generating DSP mul_ln1352_12_reg_3073_reg, operation Mode is: (A2*B'')'.
DSP Report: register B_V_0_7_0602_reg_866_reg is absorbed into DSP mul_ln1352_12_reg_3073_reg.
DSP Report: register zext_ln215_20_reg_2960_reg is absorbed into DSP mul_ln1352_12_reg_3073_reg.
DSP Report: register A_6_V_U/myProject_ip_A_0_V_ram_U/q0_reg is absorbed into DSP mul_ln1352_12_reg_3073_reg.
DSP Report: register mul_ln1352_12_reg_3073_reg is absorbed into DSP mul_ln1352_12_reg_3073_reg.
DSP Report: operator mul_ln1352_12_fu_1445_p2 is absorbed into DSP mul_ln1352_12_reg_3073_reg.
DSP Report: Generating DSP myProject_ip_mac_dEe_U8/myProject_ip_mac_dEe_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register myProject_ip_mac_dEe_U8/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U8/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: register myProject_ip_mac_dEe_U8/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U8/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: register myProject_ip_mac_dEe_U8/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U8/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: register myProject_ip_mac_dEe_U8/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U8/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: operator myProject_ip_mac_dEe_U8/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U8/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: operator myProject_ip_mac_dEe_U8/myProject_ip_mac_dEe_DSP48_0_U/m is absorbed into DSP myProject_ip_mac_dEe_U8/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_8_reg_3058_reg, operation Mode is: (A2*B'')'.
DSP Report: register B_V_0_5_0600_reg_890_reg is absorbed into DSP mul_ln1352_8_reg_3058_reg.
DSP Report: register zext_ln215_14_reg_2940_reg is absorbed into DSP mul_ln1352_8_reg_3058_reg.
DSP Report: register A_4_V_U/myProject_ip_A_0_V_ram_U/q0_reg is absorbed into DSP mul_ln1352_8_reg_3058_reg.
DSP Report: register mul_ln1352_8_reg_3058_reg is absorbed into DSP mul_ln1352_8_reg_3058_reg.
DSP Report: operator mul_ln1352_8_fu_1431_p2 is absorbed into DSP mul_ln1352_8_reg_3058_reg.
DSP Report: Generating DSP myProject_ip_mac_dEe_U6/myProject_ip_mac_dEe_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register myProject_ip_mac_dEe_U6/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U6/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: register myProject_ip_mac_dEe_U6/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U6/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: register myProject_ip_mac_dEe_U6/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U6/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: register myProject_ip_mac_dEe_U6/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U6/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: operator myProject_ip_mac_dEe_U6/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U6/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: operator myProject_ip_mac_dEe_U6/myProject_ip_mac_dEe_DSP48_0_U/m is absorbed into DSP myProject_ip_mac_dEe_U6/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_4_reg_3043_reg, operation Mode is: (A2*B'')'.
DSP Report: register B_V_0_3_0598_reg_914_reg is absorbed into DSP mul_ln1352_4_reg_3043_reg.
DSP Report: register zext_ln215_8_reg_2920_reg is absorbed into DSP mul_ln1352_4_reg_3043_reg.
DSP Report: register A_2_V_U/myProject_ip_A_0_V_ram_U/q0_reg is absorbed into DSP mul_ln1352_4_reg_3043_reg.
DSP Report: register mul_ln1352_4_reg_3043_reg is absorbed into DSP mul_ln1352_4_reg_3043_reg.
DSP Report: operator mul_ln1352_4_fu_1417_p2 is absorbed into DSP mul_ln1352_4_reg_3043_reg.
DSP Report: Generating DSP myProject_ip_mac_dEe_U2/myProject_ip_mac_dEe_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register myProject_ip_mac_dEe_U2/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U2/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: register myProject_ip_mac_dEe_U2/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U2/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: register myProject_ip_mac_dEe_U2/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U2/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: register myProject_ip_mac_dEe_U2/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U2/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: operator myProject_ip_mac_dEe_U2/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U2/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: operator myProject_ip_mac_dEe_U2/myProject_ip_mac_dEe_DSP48_0_U/m is absorbed into DSP myProject_ip_mac_dEe_U2/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: Generating DSP add_ln100_1_reg_3083_reg, operation Mode is: (PCIN+A2*B'')'.
DSP Report: register add_ln100_1_reg_3083_reg is absorbed into DSP add_ln100_1_reg_3083_reg.
DSP Report: register add_ln100_1_reg_3083_reg is absorbed into DSP add_ln100_1_reg_3083_reg.
DSP Report: register add_ln100_1_reg_3083_reg is absorbed into DSP add_ln100_1_reg_3083_reg.
DSP Report: register add_ln100_1_reg_3083_reg is absorbed into DSP add_ln100_1_reg_3083_reg.
DSP Report: operator myProject_ip_mac_eOg_U4/myProject_ip_mac_eOg_DSP48_1_U/p is absorbed into DSP add_ln100_1_reg_3083_reg.
DSP Report: operator myProject_ip_mac_eOg_U4/myProject_ip_mac_eOg_DSP48_1_U/m is absorbed into DSP add_ln100_1_reg_3083_reg.
DSP Report: Generating DSP mul_ln1352_13_reg_3078_reg, operation Mode is: (A2*B'')'.
DSP Report: register B_V_1_7_0610_reg_770_reg is absorbed into DSP mul_ln1352_13_reg_3078_reg.
DSP Report: register zext_ln215_21_reg_2965_reg is absorbed into DSP mul_ln1352_13_reg_3078_reg.
DSP Report: register A_6_V_U/myProject_ip_A_0_V_ram_U/q0_reg is absorbed into DSP mul_ln1352_13_reg_3078_reg.
DSP Report: register mul_ln1352_13_reg_3078_reg is absorbed into DSP mul_ln1352_13_reg_3078_reg.
DSP Report: operator mul_ln1352_13_fu_1450_p2 is absorbed into DSP mul_ln1352_13_reg_3078_reg.
DSP Report: Generating DSP myProject_ip_mac_dEe_U9/myProject_ip_mac_dEe_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register myProject_ip_mac_dEe_U9/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U9/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: register myProject_ip_mac_dEe_U9/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U9/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: register myProject_ip_mac_dEe_U9/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U9/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: register myProject_ip_mac_dEe_U9/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U9/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: operator myProject_ip_mac_dEe_U9/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U9/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: operator myProject_ip_mac_dEe_U9/myProject_ip_mac_dEe_DSP48_0_U/m is absorbed into DSP myProject_ip_mac_dEe_U9/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_9_reg_3063_reg, operation Mode is: (A2*B'')'.
DSP Report: register B_V_1_5_0608_reg_794_reg is absorbed into DSP mul_ln1352_9_reg_3063_reg.
DSP Report: register zext_ln215_15_reg_2945_reg is absorbed into DSP mul_ln1352_9_reg_3063_reg.
DSP Report: register A_4_V_U/myProject_ip_A_0_V_ram_U/q0_reg is absorbed into DSP mul_ln1352_9_reg_3063_reg.
DSP Report: register mul_ln1352_9_reg_3063_reg is absorbed into DSP mul_ln1352_9_reg_3063_reg.
DSP Report: operator mul_ln1352_9_fu_1436_p2 is absorbed into DSP mul_ln1352_9_reg_3063_reg.
DSP Report: Generating DSP myProject_ip_mac_dEe_U7/myProject_ip_mac_dEe_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register myProject_ip_mac_dEe_U7/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U7/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: register myProject_ip_mac_dEe_U7/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U7/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: register myProject_ip_mac_dEe_U7/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U7/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: register myProject_ip_mac_dEe_U7/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U7/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: operator myProject_ip_mac_dEe_U7/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U7/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: operator myProject_ip_mac_dEe_U7/myProject_ip_mac_dEe_DSP48_0_U/m is absorbed into DSP myProject_ip_mac_dEe_U7/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: Generating DSP mul_ln1352_5_reg_3048_reg, operation Mode is: (A2*B'')'.
DSP Report: register B_V_1_3_0606_reg_818_reg is absorbed into DSP mul_ln1352_5_reg_3048_reg.
DSP Report: register zext_ln215_9_reg_2925_reg is absorbed into DSP mul_ln1352_5_reg_3048_reg.
DSP Report: register A_2_V_U/myProject_ip_A_0_V_ram_U/q0_reg is absorbed into DSP mul_ln1352_5_reg_3048_reg.
DSP Report: register mul_ln1352_5_reg_3048_reg is absorbed into DSP mul_ln1352_5_reg_3048_reg.
DSP Report: operator mul_ln1352_5_fu_1422_p2 is absorbed into DSP mul_ln1352_5_reg_3048_reg.
DSP Report: Generating DSP myProject_ip_mac_dEe_U3/myProject_ip_mac_dEe_DSP48_0_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register myProject_ip_mac_dEe_U3/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U3/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: register myProject_ip_mac_dEe_U3/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U3/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: register myProject_ip_mac_dEe_U3/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U3/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: register myProject_ip_mac_dEe_U3/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U3/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: operator myProject_ip_mac_dEe_U3/myProject_ip_mac_dEe_DSP48_0_U/p is absorbed into DSP myProject_ip_mac_dEe_U3/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: operator myProject_ip_mac_dEe_U3/myProject_ip_mac_dEe_DSP48_0_U/m is absorbed into DSP myProject_ip_mac_dEe_U3/myProject_ip_mac_dEe_DSP48_0_U/p.
DSP Report: Generating DSP add_ln101_1_reg_3093_reg, operation Mode is: (PCIN+A2*B'')'.
DSP Report: register add_ln101_1_reg_3093_reg is absorbed into DSP add_ln101_1_reg_3093_reg.
DSP Report: register add_ln101_1_reg_3093_reg is absorbed into DSP add_ln101_1_reg_3093_reg.
DSP Report: register add_ln101_1_reg_3093_reg is absorbed into DSP add_ln101_1_reg_3093_reg.
DSP Report: register add_ln101_1_reg_3093_reg is absorbed into DSP add_ln101_1_reg_3093_reg.
DSP Report: operator myProject_ip_mac_eOg_U5/myProject_ip_mac_eOg_DSP48_1_U/p is absorbed into DSP add_ln101_1_reg_3093_reg.
DSP Report: operator myProject_ip_mac_eOg_U5/myProject_ip_mac_eOg_DSP48_1_U/m is absorbed into DSP add_ln101_1_reg_3093_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'sigmoid_U/myProject_ip_sigmbkb_ram_U/q1_reg' and it is trimmed from '32' to '16' bits. [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_sigmbkb.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'sigmoid_U/myProject_ip_sigmbkb_ram_U/q0_reg' and it is trimmed from '32' to '16' bits. [c:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.srcs/sources_1/bd/design_1/ipshared/14a0/hdl/verilog/myProject_ip_sigmbkb.v:32]
INFO: [Synth 8-3886] merging instance 'inst/trunc_ln321_2_reg_3029_reg[5]' (FDE) to 'inst/zext_ln215_reg_2994_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/trunc_ln321_2_reg_3029_reg[4]' (FDE) to 'inst/zext_ln215_reg_2994_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/trunc_ln321_2_reg_3029_reg[3]' (FDE) to 'inst/zext_ln215_reg_2994_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/trunc_ln321_2_reg_3029_reg[2]' (FDE) to 'inst/zext_ln215_reg_2994_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/trunc_ln321_2_reg_3029_reg[1]' (FDE) to 'inst/zext_ln215_reg_2994_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/trunc_ln321_2_reg_3029_reg[0]' (FDE) to 'inst/zext_ln215_reg_2994_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[8]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[9]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[10]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[11]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[12]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[13]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[14]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[15]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[16]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[17]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[18]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[19]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[20]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[21]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[22]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[23]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[24]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[25]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[26]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[27]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[28]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[29]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[30]' (FDRE) to 'inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1040.434 ; gain = 429.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | sigmoid_U/myProject_ip_sigmbkb_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+------------------------------------------+----------------+----------------------+---------------+
|Module Name | RTL Object                               | Inference      | Size (Depth x Width) | Primitives    | 
+------------+------------------------------------------+----------------+----------------------+---------------+
|inst        | A_6_V_U/myProject_ip_A_0_V_ram_U/ram_reg | User Attribute | 64 x 8               | RAM64X1S x 8	 | 
|inst        | A_5_V_U/myProject_ip_A_0_V_ram_U/ram_reg | User Attribute | 64 x 8               | RAM64X1S x 8	 | 
|inst        | A_4_V_U/myProject_ip_A_0_V_ram_U/ram_reg | User Attribute | 64 x 8               | RAM64X1S x 8	 | 
|inst        | A_3_V_U/myProject_ip_A_0_V_ram_U/ram_reg | User Attribute | 64 x 8               | RAM64X1S x 8	 | 
|inst        | A_2_V_U/myProject_ip_A_0_V_ram_U/ram_reg | User Attribute | 64 x 8               | RAM64X1S x 8	 | 
|inst        | A_0_V_U/myProject_ip_A_0_V_ram_U/ram_reg | User Attribute | 64 x 8               | RAM64X1S x 8	 | 
|inst        | A_1_V_U/myProject_ip_A_0_V_ram_U/ram_reg | User Attribute | 64 x 8               | RAM64X1S x 8	 | 
+------------+------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myProject_ip | (A''*B2)'      | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|myProject_ip | PCIN+A''*B2    | 16     | 16     | -      | -      | 16     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|myProject_ip | (A2*B'')'      | 8      | 8      | -      | -      | 16     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|myProject_ip | PCIN+A''*B''   | 9      | 9      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|myProject_ip | (A2*B'')'      | 8      | 8      | -      | -      | 16     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|myProject_ip | PCIN+A''*B''   | 9      | 9      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|myProject_ip | (A2*B'')'      | 8      | 8      | -      | -      | 16     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|myProject_ip | PCIN+A''*B''   | 9      | 9      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|myProject_ip | (PCIN+A2*B'')' | 9      | 9      | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|myProject_ip | (A2*B'')'      | 8      | 8      | -      | -      | 16     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|myProject_ip | PCIN+A''*B''   | 9      | 9      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|myProject_ip | (A2*B'')'      | 8      | 8      | -      | -      | 16     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|myProject_ip | PCIN+A''*B''   | 9      | 9      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|myProject_ip | (A2*B'')'      | 8      | 8      | -      | -      | 16     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|myProject_ip | PCIN+A''*B''   | 9      | 9      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|myProject_ip | (PCIN+A2*B'')' | 9      | 9      | -      | -      | 16     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1072.203 ; gain = 461.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1077.516 ; gain = 466.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | sigmoid_U/myProject_ip_sigmbkb_ram_U/ram_reg | 256 x 16(READ_FIRST)   | W | R | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+------------------------------------------+----------------+----------------------+---------------+
|Module Name | RTL Object                               | Inference      | Size (Depth x Width) | Primitives    | 
+------------+------------------------------------------+----------------+----------------------+---------------+
|inst        | A_6_V_U/myProject_ip_A_0_V_ram_U/ram_reg | User Attribute | 64 x 8               | RAM64X1S x 8	 | 
|inst        | A_5_V_U/myProject_ip_A_0_V_ram_U/ram_reg | User Attribute | 64 x 8               | RAM64X1S x 8	 | 
|inst        | A_4_V_U/myProject_ip_A_0_V_ram_U/ram_reg | User Attribute | 64 x 8               | RAM64X1S x 8	 | 
|inst        | A_3_V_U/myProject_ip_A_0_V_ram_U/ram_reg | User Attribute | 64 x 8               | RAM64X1S x 8	 | 
|inst        | A_2_V_U/myProject_ip_A_0_V_ram_U/ram_reg | User Attribute | 64 x 8               | RAM64X1S x 8	 | 
|inst        | A_0_V_U/myProject_ip_A_0_V_ram_U/ram_reg | User Attribute | 64 x 8               | RAM64X1S x 8	 | 
|inst        | A_1_V_U/myProject_ip_A_0_V_ram_U/ram_reg | User Attribute | 64 x 8               | RAM64X1S x 8	 | 
+------------+------------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/sigmoid_U/myProject_ip_sigmbkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/sigmoid_U/myProject_ip_sigmbkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1102.176 ; gain = 491.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1110.598 ; gain = 499.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1110.598 ; gain = 499.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1110.598 ; gain = 499.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1110.598 ; gain = 499.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1110.598 ; gain = 499.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1110.598 ; gain = 499.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myProject_ip | trunc_ln321_2_reg_3029_pp4_iter5_reg_reg[5] | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+-------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    27|
|2     |DSP48E1_1 |     1|
|3     |DSP48E1_3 |     6|
|4     |DSP48E1_4 |     2|
|5     |DSP48E1_5 |     6|
|6     |DSP48E1_6 |     1|
|7     |LUT1      |    10|
|8     |LUT2      |   125|
|9     |LUT3      |   190|
|10    |LUT4      |    72|
|11    |LUT5      |    48|
|12    |LUT6      |   172|
|13    |MUXF7     |    64|
|14    |MUXF8     |    32|
|15    |RAM64X1S  |    56|
|16    |RAMB18E1  |     1|
|17    |SRL16E    |     6|
|18    |FDRE      |   987|
|19    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------+--------------------------------+------+
|      |Instance                             |Module                          |Cells |
+------+-------------------------------------+--------------------------------+------+
|1     |top                                  |                                |  1807|
|2     |  inst                               |myProject_ip                    |  1807|
|3     |    A_0_V_U                          |myProject_ip_A_0_V              |    14|
|4     |      myProject_ip_A_0_V_ram_U       |myProject_ip_A_0_V_ram_24       |    14|
|5     |    A_1_V_U                          |myProject_ip_A_0_V_0            |    14|
|6     |      myProject_ip_A_0_V_ram_U       |myProject_ip_A_0_V_ram_23       |    14|
|7     |    A_2_V_U                          |myProject_ip_A_0_V_1            |     8|
|8     |      myProject_ip_A_0_V_ram_U       |myProject_ip_A_0_V_ram_22       |     8|
|9     |    A_3_V_U                          |myProject_ip_A_0_V_2            |     8|
|10    |      myProject_ip_A_0_V_ram_U       |myProject_ip_A_0_V_ram_21       |     8|
|11    |    A_4_V_U                          |myProject_ip_A_0_V_3            |     8|
|12    |      myProject_ip_A_0_V_ram_U       |myProject_ip_A_0_V_ram_20       |     8|
|13    |    A_5_V_U                          |myProject_ip_A_0_V_4            |     8|
|14    |      myProject_ip_A_0_V_ram_U       |myProject_ip_A_0_V_ram_19       |     8|
|15    |    A_6_V_U                          |myProject_ip_A_0_V_5            |    11|
|16    |      myProject_ip_A_0_V_ram_U       |myProject_ip_A_0_V_ram          |    11|
|17    |    myProject_ip_mac_dEe_U2          |myProject_ip_mac_dEe            |     1|
|18    |      myProject_ip_mac_dEe_DSP48_0_U |myProject_ip_mac_dEe_DSP48_0_18 |     1|
|19    |    myProject_ip_mac_dEe_U3          |myProject_ip_mac_dEe_6          |     2|
|20    |      myProject_ip_mac_dEe_DSP48_0_U |myProject_ip_mac_dEe_DSP48_0_17 |     2|
|21    |    myProject_ip_mac_dEe_U6          |myProject_ip_mac_dEe_7          |    21|
|22    |      myProject_ip_mac_dEe_DSP48_0_U |myProject_ip_mac_dEe_DSP48_0_16 |    21|
|23    |    myProject_ip_mac_dEe_U7          |myProject_ip_mac_dEe_8          |    21|
|24    |      myProject_ip_mac_dEe_DSP48_0_U |myProject_ip_mac_dEe_DSP48_0_15 |    21|
|25    |    myProject_ip_mac_dEe_U8          |myProject_ip_mac_dEe_9          |     1|
|26    |      myProject_ip_mac_dEe_DSP48_0_U |myProject_ip_mac_dEe_DSP48_0_14 |     1|
|27    |    myProject_ip_mac_dEe_U9          |myProject_ip_mac_dEe_10         |     1|
|28    |      myProject_ip_mac_dEe_DSP48_0_U |myProject_ip_mac_dEe_DSP48_0    |     1|
|29    |    myProject_ip_mac_g8j_U11         |myProject_ip_mac_g8j            |    11|
|30    |      myProject_ip_mac_g8j_DSP48_3_U |myProject_ip_mac_g8j_DSP48_3    |    11|
|31    |    regslice_both_M_AXIS_V_data_U    |regslice_both                   |   282|
|32    |      ibuf_inst                      |ibuf_12                         |    35|
|33    |      obuf_inst                      |obuf_13                         |   244|
|34    |    regslice_both_S_AXIS_V_data_U    |regslice_both_11                |   214|
|35    |      ibuf_inst                      |ibuf                            |    36|
|36    |      obuf_inst                      |obuf                            |   178|
|37    |    regslice_both_w1_M_AXIS_V_last_U |regslice_both_w1                |     9|
|38    |      ibuf_inst                      |ibuf__parameterized0            |     4|
|39    |      obuf_inst                      |obuf__parameterized0            |     5|
|40    |    sigmoid_U                        |myProject_ip_sigmbkb            |    16|
|41    |      myProject_ip_sigmbkb_ram_U     |myProject_ip_sigmbkb_ram        |    16|
+------+-------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1110.598 ; gain = 499.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1110.598 ; gain = 384.164
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1110.598 ; gain = 499.633
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1122.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1122.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 56 instances

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1122.426 ; gain = 813.305
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1122.426 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.runs/design_1_myProject_ip_0_0_synth_1/design_1_myProject_ip_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myProject_ip_0_0, cache-ID = 6baf3ad9895e493b
INFO: [Coretcl 2-1174] Renamed 40 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1122.426 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/AmosChan/Documents/EE4218/Labs/Project/myProject/myProject.runs/design_1_myProject_ip_0_0_synth_1/design_1_myProject_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myProject_ip_0_0_utilization_synth.rpt -pb design_1_myProject_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 20 01:49:51 2020...
