{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543242643468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543242643478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 09:30:43 2018 " "Processing started: Mon Nov 26 09:30:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543242643478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242643478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA-Trumpet -c FPGA-Trumpet " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA-Trumpet -c FPGA-Trumpet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242643478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543242645194 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543242645194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontroller/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocontroller/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "AudioController/I2C_Controller.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/AudioController/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontroller/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocontroller/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "AudioController/avconf.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/AudioController/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontroller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocontroller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "AudioController/Audio_Controller.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/AudioController/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontroller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocontroller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "AudioController/Audio_Clock.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/AudioController/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontroller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocontroller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "AudioController/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/AudioController/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontroller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocontroller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "AudioController/Altera_UP_Clock_Edge.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/AudioController/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontroller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocontroller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "AudioController/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/AudioController/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontroller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocontroller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "AudioController/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/AudioController/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocontroller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocontroller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "AudioController/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/AudioController/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668227 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "bg FPGA-Trumpet.v(542) " "Verilog HDL Declaration error at FPGA-Trumpet.v(542): identifier \"bg\" is already declared in the present scope" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/FPGA-Trumpet.v" 542 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1543242668235 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "note_info FPGA-Trumpet.v(295) " "Ignored design unit \"note_info\" at FPGA-Trumpet.v(295) due to previous errors" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/FPGA-Trumpet.v" 295 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543242668237 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "note_Select FPGA-Trumpet.v(734) " "Ignored design unit \"note_Select\" at FPGA-Trumpet.v(734) due to previous errors" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/FPGA-Trumpet.v" 734 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543242668238 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "micCheck FPGA-Trumpet.v(955) " "Ignored design unit \"micCheck\" at FPGA-Trumpet.v(955) due to previous errors" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/FPGA-Trumpet.v" 955 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543242668238 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "outlet FPGA-Trumpet.v(1009) " "Ignored design unit \"outlet\" at FPGA-Trumpet.v(1009) due to previous errors" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/FPGA-Trumpet.v" 1009 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543242668238 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "BGoutlet FPGA-Trumpet.v(1065) " "Ignored design unit \"BGoutlet\" at FPGA-Trumpet.v(1065) due to previous errors" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/FPGA-Trumpet.v" 1065 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543242668238 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "vga_RateDivider FPGA-Trumpet.v(1121) " "Ignored design unit \"vga_RateDivider\" at FPGA-Trumpet.v(1121) due to previous errors" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/FPGA-Trumpet.v" 1121 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543242668239 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hex_decoder FPGA-Trumpet.v(1140) " "Ignored design unit \"hex_decoder\" at FPGA-Trumpet.v(1140) due to previous errors" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/FPGA-Trumpet.v" 1140 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543242668239 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "RateDivider FPGA-Trumpet.v(1166) " "Ignored design unit \"RateDivider\" at FPGA-Trumpet.v(1166) due to previous errors" {  } { { "FPGA-Trumpet.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/FPGA-Trumpet.v" 1166 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543242668239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga-trumpet.v 0 0 " "Found 0 design units, including 0 entities, in source file fpga-trumpet.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c4.v 1 1 " "Found 1 design units, including 1 entities, in source file c4.v" { { "Info" "ISGN_ENTITY_NAME" "1 c4 " "Found entity 1: c4" {  } { { "c4.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/c4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs4.v 1 1 " "Found 1 design units, including 1 entities, in source file cs4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cs4 " "Found entity 1: cs4" {  } { { "cs4.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/cs4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d4.v 1 1 " "Found 1 design units, including 1 entities, in source file d4.v" { { "Info" "ISGN_ENTITY_NAME" "1 d4 " "Found entity 1: d4" {  } { { "d4.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/d4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds4.v 1 1 " "Found 1 design units, including 1 entities, in source file ds4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds4 " "Found entity 1: ds4" {  } { { "ds4.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/ds4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e4.v 1 1 " "Found 1 design units, including 1 entities, in source file e4.v" { { "Info" "ISGN_ENTITY_NAME" "1 e4 " "Found entity 1: e4" {  } { { "e4.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/e4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f4.v 1 1 " "Found 1 design units, including 1 entities, in source file f4.v" { { "Info" "ISGN_ENTITY_NAME" "1 f4 " "Found entity 1: f4" {  } { { "f4.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/f4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g4.v 1 1 " "Found 1 design units, including 1 entities, in source file g4.v" { { "Info" "ISGN_ENTITY_NAME" "1 g4 " "Found entity 1: g4" {  } { { "g4.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/g4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gs4.v 1 1 " "Found 1 design units, including 1 entities, in source file gs4.v" { { "Info" "ISGN_ENTITY_NAME" "1 gs4 " "Found entity 1: gs4" {  } { { "gs4.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/gs4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a4.v 1 1 " "Found 1 design units, including 1 entities, in source file a4.v" { { "Info" "ISGN_ENTITY_NAME" "1 a4 " "Found entity 1: a4" {  } { { "a4.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/a4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "as4.v 1 1 " "Found 1 design units, including 1 entities, in source file as4.v" { { "Info" "ISGN_ENTITY_NAME" "1 as4 " "Found entity 1: as4" {  } { { "as4.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/as4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b4.v 1 1 " "Found 1 design units, including 1 entities, in source file b4.v" { { "Info" "ISGN_ENTITY_NAME" "1 b4 " "Found entity 1: b4" {  } { { "b4.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/b4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5.v 1 1 " "Found 1 design units, including 1 entities, in source file c5.v" { { "Info" "ISGN_ENTITY_NAME" "1 c5 " "Found entity 1: c5" {  } { { "c5.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/c5.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newnewfs4.v 1 1 " "Found 1 design units, including 1 entities, in source file newnewfs4.v" { { "Info" "ISGN_ENTITY_NAME" "1 newnewfs4 " "Found entity 1: newnewfs4" {  } { { "newnewfs4.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/newnewfs4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsharp.v 1 1 " "Found 1 design units, including 1 entities, in source file dsharp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dsharp " "Found entity 1: Dsharp" {  } { { "Dsharp.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/Dsharp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linenote.v 1 1 " "Found 1 design units, including 1 entities, in source file linenote.v" { { "Info" "ISGN_ENTITY_NAME" "1 linenote " "Found entity 1: linenote" {  } { { "linenote.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/linenote.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linesharpnote.v 1 1 " "Found 1 design units, including 1 entities, in source file linesharpnote.v" { { "Info" "ISGN_ENTITY_NAME" "1 linesharpnote " "Found entity 1: linesharpnote" {  } { { "linesharpnote.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/linesharpnote.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spacenote.v 1 1 " "Found 1 design units, including 1 entities, in source file spacenote.v" { { "Info" "ISGN_ENTITY_NAME" "1 spacenote " "Found entity 1: spacenote" {  } { { "spacenote.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/spacenote.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spacesharpnote.v 1 1 " "Found 1 design units, including 1 entities, in source file spacesharpnote.v" { { "Info" "ISGN_ENTITY_NAME" "1 spacesharpnote " "Found entity 1: spacesharpnote" {  } { { "spacesharpnote.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/spacesharpnote.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newscale.v 1 1 " "Found 1 design units, including 1 entities, in source file newscale.v" { { "Info" "ISGN_ENTITY_NAME" "1 newscale " "Found entity 1: newscale" {  } { { "newscale.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/newscale.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newscale2.v 1 1 " "Found 1 design units, including 1 entities, in source file newscale2.v" { { "Info" "ISGN_ENTITY_NAME" "1 newscale2 " "Found entity 1: newscale2" {  } { { "newscale2.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/ProjectNotesDisappearWhenNoAir1/newscale2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543242668466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668466 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543242668853 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 26 09:31:08 2018 " "Processing ended: Mon Nov 26 09:31:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543242668853 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543242668853 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543242668853 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242668853 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543242669679 ""}
