#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 20 00:36:35 2021
# Process ID: 2228
# Current directory: C:/Users/tansei/div_archive/div32check
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20204 C:\Users\tansei\div_archive\div32check\div32check.xpr
# Log file: C:/Users/tansei/div_archive/div32check/vivado.log
# Journal file: C:/Users/tansei/div_archive/div32check\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tansei/div_archive/div32check/div32check.xpr
INFO: [Project 1-313] Project file moved from 'D:/div_archive/div32check' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/../../opt/vivado-boards-master/new/board_files', nor could it be found using path 'D:/../../../../opt/vivado-boards-master/new/board_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.152 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/tansei/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/tansei/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_2
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_3
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_1
Adding component instance block -- xilinx.com:module_ref:div32:1.0 - div32_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <design_1> from block design file <C:/Users/tansei/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1017.152 ; gain = 0.000
add_files -norecurse C:/Users/tansei/kadai-6.sv
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/tansei/kadai-6.v
export_ip_user_files -of_objects  [get_files C:/Users/tansei/div_archive/div32.v] -no_script -reset -force -quiet
remove_files  C:/Users/tansei/div_archive/div32.v
update_compile_order -fileset sources_1
remove_files  C:/Users/tansei/div_archive/div32.v
WARNING: [Vivado 12-818] No files matched 'C:/Users/tansei/div_archive/div32.v'
export_ip_user_files -of_objects  [get_files C:/Users/tansei/kadai-6.sv] -no_script -reset -force -quiet
remove_files  C:/Users/tansei/kadai-6.sv
remove_files  C:/Users/tansei/kadai-6.sv
WARNING: [Vivado 12-818] No files matched 'C:/Users/tansei/kadai-6.sv'
update_compile_order -fileset sources_1
