INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sources_1/new/axi_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sources_1/new/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sources_1/new/fifo_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/demo/project_work/project_work.srcs/sim_2/new/tb_axi_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_axi_reg
