[["Exploiting Prediction to Reduce Power on Buses.", ["Victor Wen", "Mark Whitney", "Yatish Patel", "John Kubiatowicz"], "https://doi.org/10.1109/HPCA.2004.10025", 12], ["The Thrifty Barrier: Energy-Aware Synchronization in Shared-Memory Multiprocessors.", ["Jian Li", "Jose F. Martinez", "Michael C. Huang"], "https://doi.org/10.1109/HPCA.2004.10018", 10], ["Program Counter Based Techniques for Dynamic Power Management.", ["Chris Gniady", "Y. Charlie Hu", "Yung-Hsiang Lu"], "https://doi.org/10.1109/HPCA.2004.10021", 12], ["Wavelet Analysis for Microprocessor Design: Experiences with Wavelet-Based dI/dt Characterization.", ["Russ Joseph", "Zhigang Hu", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2004.10027", 12], ["Out-of-Order Commit Processors.", ["Adrian Cristal", "Daniel Ortega", "Josep Llosa", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2004.10008", 12], ["Stream Register Files with Indexed Access.", ["Nuwan Jayasena", "Mattan Erez", "Jung Ho Ahn", "William J. Dally"], "https://doi.org/10.1109/HPCA.2004.10007", 13], ["Low-Complexity Distributed Issue Queue.", ["Jaume Abella", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2004.10013", 11], ["Hardware Support for Prescient Instruction Prefetch.", ["Tor M. Aamodt", "Paul Chow", "Per Hammarlund", "Hong Wang", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2004.10028", 12], ["Data Cache Prefetching Using a Global History Buffer.", ["Kyle J. Nesbit", "James E. Smith"], "https://doi.org/10.1109/HPCA.2004.10030", 10], ["Processor Aware Anticipatory Prefetching in Loops.", ["Spiros Kalogeropulos", "Mahadevan Rajagopalan", "Vikram Rao", "Yonghong Song", "Partha Tirumalai"], "https://doi.org/10.1109/HPCA.2004.10029", 12], ["Reducing Energy Consumption of Disk Storage Using Power-Aware Cache Management.", ["Qingbo Zhu", "Francis M. David", "Christo Frank Devaraj", "Zhenmin Li", "Yuanyuan Zhou", "Pei Cao"], "https://doi.org/10.1109/HPCA.2004.10022", 12], ["Improving Disk Throughput in Data-Intensive Servers.", ["Enrique V. Carrera", "Ricardo Bianchini"], "https://doi.org/10.1109/HPCA.2004.10023", 12], ["Synthesizing Representative I/O Workloads for TPC-H.", ["Jianyong Zhang", "Anand Sivasubramaniam", "Hubertus Franke", "Natarajan Gautam", "Yanyong Zhang", "Shailabh Nagar"], "https://doi.org/10.1109/HPCA.2004.10019", 10], ["Architectural Characterization of TCP/IP Packet Processing on the Pentium M Microprocessor.", ["Srihari Makineni", "Ravi R. Iyer"], "https://doi.org/10.1109/HPCA.2004.10024", 12], ["Signature Buffer: Bridging Performance Gap between Registers and Caches.", ["Lu Peng", "Jih-Kwon Peir", "Konrad Lai"], "https://doi.org/10.1109/HPCA.2004.10020", 12], ["Organizing the Last Line of Defense before Hitting the Memory Wall for CMP.", ["Chun Liu", "Anand Sivasubramaniam", "Mahmut T. Kandemir"], "https://doi.org/10.1109/HPCA.2004.10017", 10], ["Exploiting the Cache Capacity of a Single-Chip Multi-Core Processor with Execution Migration.", ["Pierre Michaud"], "https://doi.org/10.1109/HPCA.2004.10026", 12], ["Understanding Scheduling Replay Schemes.", ["Ilhyun Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2004.10011", 12], ["Creating Converged Trace Schedules Using String Matching.", ["Satish Narayanasamy", "Yuanfang Hu", "Suleyman Sair", "Brad Calder"], "https://doi.org/10.1109/HPCA.2004.10012", 12], ["Reducing the Scheduling Critical Cycle Using Wakeup Prediction.", ["Todd E. Ehrhart", "Sanjay J. Patel"], "https://doi.org/10.1109/HPCA.2004.10016", 10], ["Exploring Wakeup-Free Instruction Scheduling.", ["Jie S. Hu", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1109/HPCA.2004.10014", 12], ["A Low-Complexity, High-Performance Fetch Unit for Simultaneous Multithreading Processors.", ["Ayose Falcon", "Alex Ramirez", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2004.10003", 10], ["Reducing Branch Misprediction Penalty via Selective Branch Recovery.", ["Amit Gandhi", "Haitham Akkary", "Srikanth T. Srinivasan"], "https://doi.org/10.1109/HPCA.2004.10004", 11], ["Perceptron-Based Branch Confidence Estimation.", ["Haitham Akkary", "Srikanth T. Srinivasan", "Rajendar Koltur", "Yogesh Patil", "Wael Refaai"], "https://doi.org/10.1109/HPCA.2004.10002", 11], ["Accurate and Complexity-Effective Spatial Pattern Prediction.", ["Chi F. Chen", "Se-Hyun Yang", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1109/HPCA.2004.10010", 12], ["Using Prime Numbers for Cache Indexing to Eliminate Conflict Misses.", ["Mazen Kharbutli", "Keith Irwin", "Yan Solihin", "Jaejin Lee"], "https://doi.org/10.1109/HPCA.2004.10015", 12], ["Link-Time Path-Sensitive Memory Redundancy Elimination.", ["Manel Fernandez", "Roger Espasa"], "https://doi.org/10.1109/HPCA.2004.10009", 11]]