// Seed: 4119540524
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  tri1 id_4, id_5;
  always @(negedge {id_1{1}}) id_4 = id_4 - 1'b0;
  uwire id_6 = id_1;
  assign id_5 = id_1;
  wire id_7;
  wire id_8;
  tri1 id_9;
  supply1 id_10 = 1;
  assign id_8 = id_10 >= id_1 ? 1 : 1 == 1 ? 1 : ~id_9;
  wire id_11;
  tri  id_12 = 1'b0;
  wire id_13;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri id_4,
    output supply0 id_5,
    output wire id_6,
    output tri0 id_7,
    output uwire id_8,
    input tri id_9
    , id_23,
    input uwire id_10,
    input tri0 id_11,
    input wor id_12,
    input tri0 id_13,
    output wand id_14,
    output supply0 id_15,
    input wor id_16,
    input tri1 id_17,
    output wor id_18,
    input wand id_19,
    input tri0 id_20,
    output supply1 id_21
);
  wire id_24;
  module_0(
      id_23, id_24
  );
endmodule
