
Aether_Update_L152.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005818  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  08005958  08005958  00006958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005adc  08005adc  0000706c  2**0
                  CONTENTS
  4 .ARM          00000008  08005adc  08005adc  00006adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ae4  08005ae4  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ae4  08005ae4  00006ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005ae8  08005ae8  00006ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005aec  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001240  2000006c  08005b58  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200012ac  08005b58  000072ac  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012c7a  00000000  00000000  00007095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e85  00000000  00000000  00019d0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001030  00000000  00000000  0001cb98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c67  00000000  00000000  0001dbc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019018  00000000  00000000  0001e82f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012daa  00000000  00000000  00037847  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000966b2  00000000  00000000  0004a5f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e0ca3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a94  00000000  00000000  000e0ce8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000e577c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000006c 	.word	0x2000006c
 800015c:	00000000 	.word	0x00000000
 8000160:	08005940 	.word	0x08005940

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000070 	.word	0x20000070
 800017c:	08005940 	.word	0x08005940

08000180 <__aeabi_uldivmod>:
 8000180:	b953      	cbnz	r3, 8000198 <__aeabi_uldivmod+0x18>
 8000182:	b94a      	cbnz	r2, 8000198 <__aeabi_uldivmod+0x18>
 8000184:	2900      	cmp	r1, #0
 8000186:	bf08      	it	eq
 8000188:	2800      	cmpeq	r0, #0
 800018a:	bf1c      	itt	ne
 800018c:	f04f 31ff 	movne.w	r1, #4294967295
 8000190:	f04f 30ff 	movne.w	r0, #4294967295
 8000194:	f000 b968 	b.w	8000468 <__aeabi_idiv0>
 8000198:	f1ad 0c08 	sub.w	ip, sp, #8
 800019c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001a0:	f000 f806 	bl	80001b0 <__udivmoddi4>
 80001a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001ac:	b004      	add	sp, #16
 80001ae:	4770      	bx	lr

080001b0 <__udivmoddi4>:
 80001b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b4:	9d08      	ldr	r5, [sp, #32]
 80001b6:	460c      	mov	r4, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14e      	bne.n	800025a <__udivmoddi4+0xaa>
 80001bc:	4694      	mov	ip, r2
 80001be:	458c      	cmp	ip, r1
 80001c0:	4686      	mov	lr, r0
 80001c2:	fab2 f282 	clz	r2, r2
 80001c6:	d962      	bls.n	800028e <__udivmoddi4+0xde>
 80001c8:	b14a      	cbz	r2, 80001de <__udivmoddi4+0x2e>
 80001ca:	f1c2 0320 	rsb	r3, r2, #32
 80001ce:	4091      	lsls	r1, r2
 80001d0:	fa20 f303 	lsr.w	r3, r0, r3
 80001d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80001d8:	4319      	orrs	r1, r3
 80001da:	fa00 fe02 	lsl.w	lr, r0, r2
 80001de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80001e2:	fbb1 f4f7 	udiv	r4, r1, r7
 80001e6:	fb07 1114 	mls	r1, r7, r4, r1
 80001ea:	fa1f f68c 	uxth.w	r6, ip
 80001ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80001f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80001f6:	fb04 f106 	mul.w	r1, r4, r6
 80001fa:	4299      	cmp	r1, r3
 80001fc:	d90a      	bls.n	8000214 <__udivmoddi4+0x64>
 80001fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000202:	f104 30ff 	add.w	r0, r4, #4294967295
 8000206:	f080 8110 	bcs.w	800042a <__udivmoddi4+0x27a>
 800020a:	4299      	cmp	r1, r3
 800020c:	f240 810d 	bls.w	800042a <__udivmoddi4+0x27a>
 8000210:	3c02      	subs	r4, #2
 8000212:	4463      	add	r3, ip
 8000214:	1a59      	subs	r1, r3, r1
 8000216:	fbb1 f0f7 	udiv	r0, r1, r7
 800021a:	fb07 1110 	mls	r1, r7, r0, r1
 800021e:	fb00 f606 	mul.w	r6, r0, r6
 8000222:	fa1f f38e 	uxth.w	r3, lr
 8000226:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800022a:	429e      	cmp	r6, r3
 800022c:	d90a      	bls.n	8000244 <__udivmoddi4+0x94>
 800022e:	eb1c 0303 	adds.w	r3, ip, r3
 8000232:	f100 31ff 	add.w	r1, r0, #4294967295
 8000236:	f080 80fa 	bcs.w	800042e <__udivmoddi4+0x27e>
 800023a:	429e      	cmp	r6, r3
 800023c:	f240 80f7 	bls.w	800042e <__udivmoddi4+0x27e>
 8000240:	4463      	add	r3, ip
 8000242:	3802      	subs	r0, #2
 8000244:	2100      	movs	r1, #0
 8000246:	1b9b      	subs	r3, r3, r6
 8000248:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800024c:	b11d      	cbz	r5, 8000256 <__udivmoddi4+0xa6>
 800024e:	40d3      	lsrs	r3, r2
 8000250:	2200      	movs	r2, #0
 8000252:	e9c5 3200 	strd	r3, r2, [r5]
 8000256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800025a:	428b      	cmp	r3, r1
 800025c:	d905      	bls.n	800026a <__udivmoddi4+0xba>
 800025e:	b10d      	cbz	r5, 8000264 <__udivmoddi4+0xb4>
 8000260:	e9c5 0100 	strd	r0, r1, [r5]
 8000264:	2100      	movs	r1, #0
 8000266:	4608      	mov	r0, r1
 8000268:	e7f5      	b.n	8000256 <__udivmoddi4+0xa6>
 800026a:	fab3 f183 	clz	r1, r3
 800026e:	2900      	cmp	r1, #0
 8000270:	d146      	bne.n	8000300 <__udivmoddi4+0x150>
 8000272:	42a3      	cmp	r3, r4
 8000274:	d302      	bcc.n	800027c <__udivmoddi4+0xcc>
 8000276:	4290      	cmp	r0, r2
 8000278:	f0c0 80ee 	bcc.w	8000458 <__udivmoddi4+0x2a8>
 800027c:	1a86      	subs	r6, r0, r2
 800027e:	eb64 0303 	sbc.w	r3, r4, r3
 8000282:	2001      	movs	r0, #1
 8000284:	2d00      	cmp	r5, #0
 8000286:	d0e6      	beq.n	8000256 <__udivmoddi4+0xa6>
 8000288:	e9c5 6300 	strd	r6, r3, [r5]
 800028c:	e7e3      	b.n	8000256 <__udivmoddi4+0xa6>
 800028e:	2a00      	cmp	r2, #0
 8000290:	f040 808f 	bne.w	80003b2 <__udivmoddi4+0x202>
 8000294:	eba1 040c 	sub.w	r4, r1, ip
 8000298:	2101      	movs	r1, #1
 800029a:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800029e:	fa1f f78c 	uxth.w	r7, ip
 80002a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80002a6:	fb08 4416 	mls	r4, r8, r6, r4
 80002aa:	fb07 f006 	mul.w	r0, r7, r6
 80002ae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002b2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002b6:	4298      	cmp	r0, r3
 80002b8:	d908      	bls.n	80002cc <__udivmoddi4+0x11c>
 80002ba:	eb1c 0303 	adds.w	r3, ip, r3
 80002be:	f106 34ff 	add.w	r4, r6, #4294967295
 80002c2:	d202      	bcs.n	80002ca <__udivmoddi4+0x11a>
 80002c4:	4298      	cmp	r0, r3
 80002c6:	f200 80cb 	bhi.w	8000460 <__udivmoddi4+0x2b0>
 80002ca:	4626      	mov	r6, r4
 80002cc:	1a1c      	subs	r4, r3, r0
 80002ce:	fbb4 f0f8 	udiv	r0, r4, r8
 80002d2:	fb08 4410 	mls	r4, r8, r0, r4
 80002d6:	fb00 f707 	mul.w	r7, r0, r7
 80002da:	fa1f f38e 	uxth.w	r3, lr
 80002de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002e2:	429f      	cmp	r7, r3
 80002e4:	d908      	bls.n	80002f8 <__udivmoddi4+0x148>
 80002e6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80002ee:	d202      	bcs.n	80002f6 <__udivmoddi4+0x146>
 80002f0:	429f      	cmp	r7, r3
 80002f2:	f200 80ae 	bhi.w	8000452 <__udivmoddi4+0x2a2>
 80002f6:	4620      	mov	r0, r4
 80002f8:	1bdb      	subs	r3, r3, r7
 80002fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002fe:	e7a5      	b.n	800024c <__udivmoddi4+0x9c>
 8000300:	f1c1 0720 	rsb	r7, r1, #32
 8000304:	408b      	lsls	r3, r1
 8000306:	fa22 fc07 	lsr.w	ip, r2, r7
 800030a:	ea4c 0c03 	orr.w	ip, ip, r3
 800030e:	fa24 f607 	lsr.w	r6, r4, r7
 8000312:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000316:	fbb6 f8f9 	udiv	r8, r6, r9
 800031a:	fa1f fe8c 	uxth.w	lr, ip
 800031e:	fb09 6618 	mls	r6, r9, r8, r6
 8000322:	fa20 f307 	lsr.w	r3, r0, r7
 8000326:	408c      	lsls	r4, r1
 8000328:	fa00 fa01 	lsl.w	sl, r0, r1
 800032c:	fb08 f00e 	mul.w	r0, r8, lr
 8000330:	431c      	orrs	r4, r3
 8000332:	0c23      	lsrs	r3, r4, #16
 8000334:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000338:	4298      	cmp	r0, r3
 800033a:	fa02 f201 	lsl.w	r2, r2, r1
 800033e:	d90a      	bls.n	8000356 <__udivmoddi4+0x1a6>
 8000340:	eb1c 0303 	adds.w	r3, ip, r3
 8000344:	f108 36ff 	add.w	r6, r8, #4294967295
 8000348:	f080 8081 	bcs.w	800044e <__udivmoddi4+0x29e>
 800034c:	4298      	cmp	r0, r3
 800034e:	d97e      	bls.n	800044e <__udivmoddi4+0x29e>
 8000350:	f1a8 0802 	sub.w	r8, r8, #2
 8000354:	4463      	add	r3, ip
 8000356:	1a1e      	subs	r6, r3, r0
 8000358:	fbb6 f3f9 	udiv	r3, r6, r9
 800035c:	fb09 6613 	mls	r6, r9, r3, r6
 8000360:	fb03 fe0e 	mul.w	lr, r3, lr
 8000364:	b2a4      	uxth	r4, r4
 8000366:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 800036a:	45a6      	cmp	lr, r4
 800036c:	d908      	bls.n	8000380 <__udivmoddi4+0x1d0>
 800036e:	eb1c 0404 	adds.w	r4, ip, r4
 8000372:	f103 30ff 	add.w	r0, r3, #4294967295
 8000376:	d266      	bcs.n	8000446 <__udivmoddi4+0x296>
 8000378:	45a6      	cmp	lr, r4
 800037a:	d964      	bls.n	8000446 <__udivmoddi4+0x296>
 800037c:	3b02      	subs	r3, #2
 800037e:	4464      	add	r4, ip
 8000380:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000384:	fba0 8302 	umull	r8, r3, r0, r2
 8000388:	eba4 040e 	sub.w	r4, r4, lr
 800038c:	429c      	cmp	r4, r3
 800038e:	46c6      	mov	lr, r8
 8000390:	461e      	mov	r6, r3
 8000392:	d350      	bcc.n	8000436 <__udivmoddi4+0x286>
 8000394:	d04d      	beq.n	8000432 <__udivmoddi4+0x282>
 8000396:	b155      	cbz	r5, 80003ae <__udivmoddi4+0x1fe>
 8000398:	ebba 030e 	subs.w	r3, sl, lr
 800039c:	eb64 0406 	sbc.w	r4, r4, r6
 80003a0:	fa04 f707 	lsl.w	r7, r4, r7
 80003a4:	40cb      	lsrs	r3, r1
 80003a6:	431f      	orrs	r7, r3
 80003a8:	40cc      	lsrs	r4, r1
 80003aa:	e9c5 7400 	strd	r7, r4, [r5]
 80003ae:	2100      	movs	r1, #0
 80003b0:	e751      	b.n	8000256 <__udivmoddi4+0xa6>
 80003b2:	fa0c fc02 	lsl.w	ip, ip, r2
 80003b6:	f1c2 0320 	rsb	r3, r2, #32
 80003ba:	40d9      	lsrs	r1, r3
 80003bc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003c0:	fa20 f303 	lsr.w	r3, r0, r3
 80003c4:	fa00 fe02 	lsl.w	lr, r0, r2
 80003c8:	fbb1 f0f8 	udiv	r0, r1, r8
 80003cc:	fb08 1110 	mls	r1, r8, r0, r1
 80003d0:	4094      	lsls	r4, r2
 80003d2:	431c      	orrs	r4, r3
 80003d4:	fa1f f78c 	uxth.w	r7, ip
 80003d8:	0c23      	lsrs	r3, r4, #16
 80003da:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003de:	fb00 f107 	mul.w	r1, r0, r7
 80003e2:	4299      	cmp	r1, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x248>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 36ff 	add.w	r6, r0, #4294967295
 80003ee:	d22c      	bcs.n	800044a <__udivmoddi4+0x29a>
 80003f0:	4299      	cmp	r1, r3
 80003f2:	d92a      	bls.n	800044a <__udivmoddi4+0x29a>
 80003f4:	3802      	subs	r0, #2
 80003f6:	4463      	add	r3, ip
 80003f8:	1a5b      	subs	r3, r3, r1
 80003fa:	fbb3 f1f8 	udiv	r1, r3, r8
 80003fe:	fb08 3311 	mls	r3, r8, r1, r3
 8000402:	b2a4      	uxth	r4, r4
 8000404:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000408:	fb01 f307 	mul.w	r3, r1, r7
 800040c:	42a3      	cmp	r3, r4
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x272>
 8000410:	eb1c 0404 	adds.w	r4, ip, r4
 8000414:	f101 36ff 	add.w	r6, r1, #4294967295
 8000418:	d213      	bcs.n	8000442 <__udivmoddi4+0x292>
 800041a:	42a3      	cmp	r3, r4
 800041c:	d911      	bls.n	8000442 <__udivmoddi4+0x292>
 800041e:	3902      	subs	r1, #2
 8000420:	4464      	add	r4, ip
 8000422:	1ae4      	subs	r4, r4, r3
 8000424:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000428:	e73b      	b.n	80002a2 <__udivmoddi4+0xf2>
 800042a:	4604      	mov	r4, r0
 800042c:	e6f2      	b.n	8000214 <__udivmoddi4+0x64>
 800042e:	4608      	mov	r0, r1
 8000430:	e708      	b.n	8000244 <__udivmoddi4+0x94>
 8000432:	45c2      	cmp	sl, r8
 8000434:	d2af      	bcs.n	8000396 <__udivmoddi4+0x1e6>
 8000436:	ebb8 0e02 	subs.w	lr, r8, r2
 800043a:	eb63 060c 	sbc.w	r6, r3, ip
 800043e:	3801      	subs	r0, #1
 8000440:	e7a9      	b.n	8000396 <__udivmoddi4+0x1e6>
 8000442:	4631      	mov	r1, r6
 8000444:	e7ed      	b.n	8000422 <__udivmoddi4+0x272>
 8000446:	4603      	mov	r3, r0
 8000448:	e79a      	b.n	8000380 <__udivmoddi4+0x1d0>
 800044a:	4630      	mov	r0, r6
 800044c:	e7d4      	b.n	80003f8 <__udivmoddi4+0x248>
 800044e:	46b0      	mov	r8, r6
 8000450:	e781      	b.n	8000356 <__udivmoddi4+0x1a6>
 8000452:	4463      	add	r3, ip
 8000454:	3802      	subs	r0, #2
 8000456:	e74f      	b.n	80002f8 <__udivmoddi4+0x148>
 8000458:	4606      	mov	r6, r0
 800045a:	4623      	mov	r3, r4
 800045c:	4608      	mov	r0, r1
 800045e:	e711      	b.n	8000284 <__udivmoddi4+0xd4>
 8000460:	3e02      	subs	r6, #2
 8000462:	4463      	add	r3, ip
 8000464:	e732      	b.n	80002cc <__udivmoddi4+0x11c>
 8000466:	bf00      	nop

08000468 <__aeabi_idiv0>:
 8000468:	4770      	bx	lr
 800046a:	bf00      	nop

0800046c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800046c:	b480      	push	{r7}
 800046e:	b085      	sub	sp, #20
 8000470:	af00      	add	r7, sp, #0
 8000472:	60f8      	str	r0, [r7, #12]
 8000474:	60b9      	str	r1, [r7, #8]
 8000476:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	4a06      	ldr	r2, [pc, #24]	@ (8000494 <vApplicationGetIdleTaskMemory+0x28>)
 800047c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800047e:	68bb      	ldr	r3, [r7, #8]
 8000480:	4a05      	ldr	r2, [pc, #20]	@ (8000498 <vApplicationGetIdleTaskMemory+0x2c>)
 8000482:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	2280      	movs	r2, #128	@ 0x80
 8000488:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800048a:	bf00      	nop
 800048c:	3714      	adds	r7, #20
 800048e:	46bd      	mov	sp, r7
 8000490:	bc80      	pop	{r7}
 8000492:	4770      	bx	lr
 8000494:	20000088 	.word	0x20000088
 8000498:	20000128 	.word	0x20000128

0800049c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800049c:	b5b0      	push	{r4, r5, r7, lr}
 800049e:	b08e      	sub	sp, #56	@ 0x38
 80004a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004a2:	f000 fcc6 	bl	8000e32 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004a6:	f000 f843 	bl	8000530 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004aa:	f000 f8f7 	bl	800069c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004ae:	f000 f8cb 	bl	8000648 <MX_USART2_UART_Init>
  MX_CRC_Init();
 80004b2:	f000 f88b 	bl	80005cc <MX_CRC_Init>
  MX_USART1_UART_Init();
 80004b6:	f000 f89d 	bl	80005f4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart2);
 80004ba:	4817      	ldr	r0, [pc, #92]	@ (8000518 <main+0x7c>)
 80004bc:	f000 fa14 	bl	80008e8 <RetargetInit>
  printf("L152: Starting up.....\n");
 80004c0:	4816      	ldr	r0, [pc, #88]	@ (800051c <main+0x80>)
 80004c2:	f004 fabd 	bl	8004a40 <puts>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80004c6:	4b16      	ldr	r3, [pc, #88]	@ (8000520 <main+0x84>)
 80004c8:	f107 041c 	add.w	r4, r7, #28
 80004cc:	461d      	mov	r5, r3
 80004ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80004d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80004d2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80004d6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80004da:	f107 031c 	add.w	r3, r7, #28
 80004de:	2100      	movs	r1, #0
 80004e0:	4618      	mov	r0, r3
 80004e2:	f002 ff89 	bl	80033f8 <osThreadCreate>
 80004e6:	4603      	mov	r3, r0
 80004e8:	4a0e      	ldr	r2, [pc, #56]	@ (8000524 <main+0x88>)
 80004ea:	6013      	str	r3, [r2, #0]

  /* definition and creation of checkUpdateTask */
  osThreadDef(checkUpdateTask, StartCheckUpdateTask, osPriorityNormal, 0, 128);
 80004ec:	4b0e      	ldr	r3, [pc, #56]	@ (8000528 <main+0x8c>)
 80004ee:	463c      	mov	r4, r7
 80004f0:	461d      	mov	r5, r3
 80004f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80004f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80004f6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80004fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  checkUpdateTaskHandle = osThreadCreate(osThread(checkUpdateTask), NULL);
 80004fe:	463b      	mov	r3, r7
 8000500:	2100      	movs	r1, #0
 8000502:	4618      	mov	r0, r3
 8000504:	f002 ff78 	bl	80033f8 <osThreadCreate>
 8000508:	4603      	mov	r3, r0
 800050a:	4a08      	ldr	r2, [pc, #32]	@ (800052c <main+0x90>)
 800050c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800050e:	f002 ff6c 	bl	80033ea <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000512:	bf00      	nop
 8000514:	e7fd      	b.n	8000512 <main+0x76>
 8000516:	bf00      	nop
 8000518:	20000378 	.word	0x20000378
 800051c:	08005958 	.word	0x08005958
 8000520:	0800597c 	.word	0x0800597c
 8000524:	200003c0 	.word	0x200003c0
 8000528:	080059a8 	.word	0x080059a8
 800052c:	200003c4 	.word	0x200003c4

08000530 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b092      	sub	sp, #72	@ 0x48
 8000534:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000536:	f107 0314 	add.w	r3, r7, #20
 800053a:	2234      	movs	r2, #52	@ 0x34
 800053c:	2100      	movs	r1, #0
 800053e:	4618      	mov	r0, r3
 8000540:	f004 fc12 	bl	8004d68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000544:	463b      	mov	r3, r7
 8000546:	2200      	movs	r2, #0
 8000548:	601a      	str	r2, [r3, #0]
 800054a:	605a      	str	r2, [r3, #4]
 800054c:	609a      	str	r2, [r3, #8]
 800054e:	60da      	str	r2, [r3, #12]
 8000550:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000552:	4b1d      	ldr	r3, [pc, #116]	@ (80005c8 <SystemClock_Config+0x98>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 800055a:	4a1b      	ldr	r2, [pc, #108]	@ (80005c8 <SystemClock_Config+0x98>)
 800055c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000560:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000562:	2302      	movs	r3, #2
 8000564:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000566:	2301      	movs	r3, #1
 8000568:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800056a:	2310      	movs	r3, #16
 800056c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800056e:	2302      	movs	r3, #2
 8000570:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000572:	2300      	movs	r3, #0
 8000574:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000576:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800057a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 800057c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8000580:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000582:	f107 0314 	add.w	r3, r7, #20
 8000586:	4618      	mov	r0, r3
 8000588:	f000 ffdc 	bl	8001544 <HAL_RCC_OscConfig>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	d001      	beq.n	8000596 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000592:	f000 f9a3 	bl	80008dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000596:	230f      	movs	r3, #15
 8000598:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800059a:	2303      	movs	r3, #3
 800059c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800059e:	2300      	movs	r3, #0
 80005a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005a2:	2300      	movs	r3, #0
 80005a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005a6:	2300      	movs	r3, #0
 80005a8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005aa:	463b      	mov	r3, r7
 80005ac:	2101      	movs	r1, #1
 80005ae:	4618      	mov	r0, r3
 80005b0:	f001 faf8 	bl	8001ba4 <HAL_RCC_ClockConfig>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d001      	beq.n	80005be <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80005ba:	f000 f98f 	bl	80008dc <Error_Handler>
  }
}
 80005be:	bf00      	nop
 80005c0:	3748      	adds	r7, #72	@ 0x48
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	40007000 	.word	0x40007000

080005cc <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80005d0:	4b06      	ldr	r3, [pc, #24]	@ (80005ec <MX_CRC_Init+0x20>)
 80005d2:	4a07      	ldr	r2, [pc, #28]	@ (80005f0 <MX_CRC_Init+0x24>)
 80005d4:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80005d6:	4805      	ldr	r0, [pc, #20]	@ (80005ec <MX_CRC_Init+0x20>)
 80005d8:	f000 fd3f 	bl	800105a <HAL_CRC_Init>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d001      	beq.n	80005e6 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80005e2:	f000 f97b 	bl	80008dc <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80005e6:	bf00      	nop
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop
 80005ec:	20000328 	.word	0x20000328
 80005f0:	40023000 	.word	0x40023000

080005f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80005f8:	4b11      	ldr	r3, [pc, #68]	@ (8000640 <MX_USART1_UART_Init+0x4c>)
 80005fa:	4a12      	ldr	r2, [pc, #72]	@ (8000644 <MX_USART1_UART_Init+0x50>)
 80005fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80005fe:	4b10      	ldr	r3, [pc, #64]	@ (8000640 <MX_USART1_UART_Init+0x4c>)
 8000600:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000604:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000606:	4b0e      	ldr	r3, [pc, #56]	@ (8000640 <MX_USART1_UART_Init+0x4c>)
 8000608:	2200      	movs	r2, #0
 800060a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800060c:	4b0c      	ldr	r3, [pc, #48]	@ (8000640 <MX_USART1_UART_Init+0x4c>)
 800060e:	2200      	movs	r2, #0
 8000610:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000612:	4b0b      	ldr	r3, [pc, #44]	@ (8000640 <MX_USART1_UART_Init+0x4c>)
 8000614:	2200      	movs	r2, #0
 8000616:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000618:	4b09      	ldr	r3, [pc, #36]	@ (8000640 <MX_USART1_UART_Init+0x4c>)
 800061a:	220c      	movs	r2, #12
 800061c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800061e:	4b08      	ldr	r3, [pc, #32]	@ (8000640 <MX_USART1_UART_Init+0x4c>)
 8000620:	2200      	movs	r2, #0
 8000622:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000624:	4b06      	ldr	r3, [pc, #24]	@ (8000640 <MX_USART1_UART_Init+0x4c>)
 8000626:	2200      	movs	r2, #0
 8000628:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800062a:	4805      	ldr	r0, [pc, #20]	@ (8000640 <MX_USART1_UART_Init+0x4c>)
 800062c:	f001 ffba 	bl	80025a4 <HAL_UART_Init>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000636:	f000 f951 	bl	80008dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800063a:	bf00      	nop
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	20000330 	.word	0x20000330
 8000644:	40013800 	.word	0x40013800

08000648 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800064c:	4b11      	ldr	r3, [pc, #68]	@ (8000694 <MX_USART2_UART_Init+0x4c>)
 800064e:	4a12      	ldr	r2, [pc, #72]	@ (8000698 <MX_USART2_UART_Init+0x50>)
 8000650:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000652:	4b10      	ldr	r3, [pc, #64]	@ (8000694 <MX_USART2_UART_Init+0x4c>)
 8000654:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000658:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800065a:	4b0e      	ldr	r3, [pc, #56]	@ (8000694 <MX_USART2_UART_Init+0x4c>)
 800065c:	2200      	movs	r2, #0
 800065e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000660:	4b0c      	ldr	r3, [pc, #48]	@ (8000694 <MX_USART2_UART_Init+0x4c>)
 8000662:	2200      	movs	r2, #0
 8000664:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000666:	4b0b      	ldr	r3, [pc, #44]	@ (8000694 <MX_USART2_UART_Init+0x4c>)
 8000668:	2200      	movs	r2, #0
 800066a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800066c:	4b09      	ldr	r3, [pc, #36]	@ (8000694 <MX_USART2_UART_Init+0x4c>)
 800066e:	220c      	movs	r2, #12
 8000670:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000672:	4b08      	ldr	r3, [pc, #32]	@ (8000694 <MX_USART2_UART_Init+0x4c>)
 8000674:	2200      	movs	r2, #0
 8000676:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000678:	4b06      	ldr	r3, [pc, #24]	@ (8000694 <MX_USART2_UART_Init+0x4c>)
 800067a:	2200      	movs	r2, #0
 800067c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800067e:	4805      	ldr	r0, [pc, #20]	@ (8000694 <MX_USART2_UART_Init+0x4c>)
 8000680:	f001 ff90 	bl	80025a4 <HAL_UART_Init>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800068a:	f000 f927 	bl	80008dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800068e:	bf00      	nop
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	20000378 	.word	0x20000378
 8000698:	40004400 	.word	0x40004400

0800069c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b08a      	sub	sp, #40	@ 0x28
 80006a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a2:	f107 0314 	add.w	r3, r7, #20
 80006a6:	2200      	movs	r2, #0
 80006a8:	601a      	str	r2, [r3, #0]
 80006aa:	605a      	str	r2, [r3, #4]
 80006ac:	609a      	str	r2, [r3, #8]
 80006ae:	60da      	str	r2, [r3, #12]
 80006b0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006b2:	4b2e      	ldr	r3, [pc, #184]	@ (800076c <MX_GPIO_Init+0xd0>)
 80006b4:	69db      	ldr	r3, [r3, #28]
 80006b6:	4a2d      	ldr	r2, [pc, #180]	@ (800076c <MX_GPIO_Init+0xd0>)
 80006b8:	f043 0304 	orr.w	r3, r3, #4
 80006bc:	61d3      	str	r3, [r2, #28]
 80006be:	4b2b      	ldr	r3, [pc, #172]	@ (800076c <MX_GPIO_Init+0xd0>)
 80006c0:	69db      	ldr	r3, [r3, #28]
 80006c2:	f003 0304 	and.w	r3, r3, #4
 80006c6:	613b      	str	r3, [r7, #16]
 80006c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006ca:	4b28      	ldr	r3, [pc, #160]	@ (800076c <MX_GPIO_Init+0xd0>)
 80006cc:	69db      	ldr	r3, [r3, #28]
 80006ce:	4a27      	ldr	r2, [pc, #156]	@ (800076c <MX_GPIO_Init+0xd0>)
 80006d0:	f043 0320 	orr.w	r3, r3, #32
 80006d4:	61d3      	str	r3, [r2, #28]
 80006d6:	4b25      	ldr	r3, [pc, #148]	@ (800076c <MX_GPIO_Init+0xd0>)
 80006d8:	69db      	ldr	r3, [r3, #28]
 80006da:	f003 0320 	and.w	r3, r3, #32
 80006de:	60fb      	str	r3, [r7, #12]
 80006e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e2:	4b22      	ldr	r3, [pc, #136]	@ (800076c <MX_GPIO_Init+0xd0>)
 80006e4:	69db      	ldr	r3, [r3, #28]
 80006e6:	4a21      	ldr	r2, [pc, #132]	@ (800076c <MX_GPIO_Init+0xd0>)
 80006e8:	f043 0301 	orr.w	r3, r3, #1
 80006ec:	61d3      	str	r3, [r2, #28]
 80006ee:	4b1f      	ldr	r3, [pc, #124]	@ (800076c <MX_GPIO_Init+0xd0>)
 80006f0:	69db      	ldr	r3, [r3, #28]
 80006f2:	f003 0301 	and.w	r3, r3, #1
 80006f6:	60bb      	str	r3, [r7, #8]
 80006f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006fa:	4b1c      	ldr	r3, [pc, #112]	@ (800076c <MX_GPIO_Init+0xd0>)
 80006fc:	69db      	ldr	r3, [r3, #28]
 80006fe:	4a1b      	ldr	r2, [pc, #108]	@ (800076c <MX_GPIO_Init+0xd0>)
 8000700:	f043 0302 	orr.w	r3, r3, #2
 8000704:	61d3      	str	r3, [r2, #28]
 8000706:	4b19      	ldr	r3, [pc, #100]	@ (800076c <MX_GPIO_Init+0xd0>)
 8000708:	69db      	ldr	r3, [r3, #28]
 800070a:	f003 0302 	and.w	r3, r3, #2
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000712:	2200      	movs	r2, #0
 8000714:	2120      	movs	r1, #32
 8000716:	4816      	ldr	r0, [pc, #88]	@ (8000770 <MX_GPIO_Init+0xd4>)
 8000718:	f000 feca 	bl	80014b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800071c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000720:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000722:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000726:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000728:	2300      	movs	r3, #0
 800072a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800072c:	f107 0314 	add.w	r3, r7, #20
 8000730:	4619      	mov	r1, r3
 8000732:	4810      	ldr	r0, [pc, #64]	@ (8000774 <MX_GPIO_Init+0xd8>)
 8000734:	f000 fd2c 	bl	8001190 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000738:	2320      	movs	r3, #32
 800073a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800073c:	2301      	movs	r3, #1
 800073e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	2300      	movs	r3, #0
 8000742:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000744:	2300      	movs	r3, #0
 8000746:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000748:	f107 0314 	add.w	r3, r7, #20
 800074c:	4619      	mov	r1, r3
 800074e:	4808      	ldr	r0, [pc, #32]	@ (8000770 <MX_GPIO_Init+0xd4>)
 8000750:	f000 fd1e 	bl	8001190 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000754:	2200      	movs	r2, #0
 8000756:	2105      	movs	r1, #5
 8000758:	2028      	movs	r0, #40	@ 0x28
 800075a:	f000 fc54 	bl	8001006 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800075e:	2028      	movs	r0, #40	@ 0x28
 8000760:	f000 fc6d 	bl	800103e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000764:	bf00      	nop
 8000766:	3728      	adds	r7, #40	@ 0x28
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	40023800 	.word	0x40023800
 8000770:	40020000 	.word	0x40020000
 8000774:	40020800 	.word	0x40020800

08000778 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
 800077e:	4603      	mov	r3, r0
 8000780:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_13) {
 8000782:	88fb      	ldrh	r3, [r7, #6]
 8000784:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000788:	d107      	bne.n	800079a <HAL_GPIO_EXTI_Callback+0x22>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800078a:	2120      	movs	r1, #32
 800078c:	4805      	ldr	r0, [pc, #20]	@ (80007a4 <HAL_GPIO_EXTI_Callback+0x2c>)
 800078e:	f000 fea7 	bl	80014e0 <HAL_GPIO_TogglePin>
	  printf("L152: Woop woop woop \r\n");
 8000792:	4805      	ldr	r0, [pc, #20]	@ (80007a8 <HAL_GPIO_EXTI_Callback+0x30>)
 8000794:	f004 f954 	bl	8004a40 <puts>
  } else {
      __NOP();
  }
}
 8000798:	e000      	b.n	800079c <HAL_GPIO_EXTI_Callback+0x24>
      __NOP();
 800079a:	bf00      	nop
}
 800079c:	bf00      	nop
 800079e:	3708      	adds	r7, #8
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	40020000 	.word	0x40020000
 80007a8:	080059c4 	.word	0x080059c4

080007ac <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80007b4:	2120      	movs	r1, #32
 80007b6:	4804      	ldr	r0, [pc, #16]	@ (80007c8 <StartDefaultTask+0x1c>)
 80007b8:	f000 fe92 	bl	80014e0 <HAL_GPIO_TogglePin>
	  osDelay(200);
 80007bc:	20c8      	movs	r0, #200	@ 0xc8
 80007be:	f002 fe67 	bl	8003490 <osDelay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80007c2:	bf00      	nop
 80007c4:	e7f6      	b.n	80007b4 <StartDefaultTask+0x8>
 80007c6:	bf00      	nop
 80007c8:	40020000 	.word	0x40020000

080007cc <StartCheckUpdateTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCheckUpdateTask */
void StartCheckUpdateTask(void const * argument)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b088      	sub	sp, #32
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCheckUpdateTask */
	uint32_t currentTime, prevTime = 0;
 80007d4:	2300      	movs	r3, #0
 80007d6:	61fb      	str	r3, [r7, #28]
	uint32_t timeOut = 10000;
 80007d8:	f242 7310 	movw	r3, #10000	@ 0x2710
 80007dc:	617b      	str	r3, [r7, #20]
  /* Infinite loop */
  for(;;){
	printf("L152: Starting check of update \r\n");
 80007de:	482e      	ldr	r0, [pc, #184]	@ (8000898 <StartCheckUpdateTask+0xcc>)
 80007e0:	f004 f92e 	bl	8004a40 <puts>
	uint8_t rxBuff[6];
	currentTime = HAL_GetTick();
 80007e4:	f000 fb50 	bl	8000e88 <HAL_GetTick>
 80007e8:	6138      	str	r0, [r7, #16]
	//printf("Current time: %u \r\n", currentTime);
	//printf("Prev time: %u \r\n", prevTime);
	if(HAL_UART_Receive(&huart1, rxBuff, 6, 1000)==HAL_OK) //if transfer is successful
 80007ea:	f107 0108 	add.w	r1, r7, #8
 80007ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007f2:	2206      	movs	r2, #6
 80007f4:	4829      	ldr	r0, [pc, #164]	@ (800089c <StartCheckUpdateTask+0xd0>)
 80007f6:	f001 ffa8 	bl	800274a <HAL_UART_Receive>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d13b      	bne.n	8000878 <StartCheckUpdateTask+0xac>
	  {
	    printf("Received: \r\n");
 8000800:	4827      	ldr	r0, [pc, #156]	@ (80008a0 <StartCheckUpdateTask+0xd4>)
 8000802:	f004 f91d 	bl	8004a40 <puts>
	    uint8_t sum = 0;
 8000806:	2300      	movs	r3, #0
 8000808:	76fb      	strb	r3, [r7, #27]
	    for(uint8_t i = 0; i<5; i++){
 800080a:	2300      	movs	r3, #0
 800080c:	76bb      	strb	r3, [r7, #26]
 800080e:	e00a      	b.n	8000826 <StartCheckUpdateTask+0x5a>
	    	sum += rxBuff[i];
 8000810:	7ebb      	ldrb	r3, [r7, #26]
 8000812:	3320      	adds	r3, #32
 8000814:	443b      	add	r3, r7
 8000816:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 800081a:	7efb      	ldrb	r3, [r7, #27]
 800081c:	4413      	add	r3, r2
 800081e:	76fb      	strb	r3, [r7, #27]
	    for(uint8_t i = 0; i<5; i++){
 8000820:	7ebb      	ldrb	r3, [r7, #26]
 8000822:	3301      	adds	r3, #1
 8000824:	76bb      	strb	r3, [r7, #26]
 8000826:	7ebb      	ldrb	r3, [r7, #26]
 8000828:	2b04      	cmp	r3, #4
 800082a:	d9f1      	bls.n	8000810 <StartCheckUpdateTask+0x44>
	    }
	    // Debug info
	    for(uint8_t i = 0; i<6; i++){
 800082c:	2300      	movs	r3, #0
 800082e:	767b      	strb	r3, [r7, #25]
 8000830:	e00b      	b.n	800084a <StartCheckUpdateTask+0x7e>
	    	printf("%d", rxBuff[i]);
 8000832:	7e7b      	ldrb	r3, [r7, #25]
 8000834:	3320      	adds	r3, #32
 8000836:	443b      	add	r3, r7
 8000838:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800083c:	4619      	mov	r1, r3
 800083e:	4819      	ldr	r0, [pc, #100]	@ (80008a4 <StartCheckUpdateTask+0xd8>)
 8000840:	f004 f896 	bl	8004970 <iprintf>
	    for(uint8_t i = 0; i<6; i++){
 8000844:	7e7b      	ldrb	r3, [r7, #25]
 8000846:	3301      	adds	r3, #1
 8000848:	767b      	strb	r3, [r7, #25]
 800084a:	7e7b      	ldrb	r3, [r7, #25]
 800084c:	2b05      	cmp	r3, #5
 800084e:	d9f0      	bls.n	8000832 <StartCheckUpdateTask+0x66>
	    	//sscanf(input[i], "%d", data[i]);
	    }
	    printf("\r\n");
 8000850:	4815      	ldr	r0, [pc, #84]	@ (80008a8 <StartCheckUpdateTask+0xdc>)
 8000852:	f004 f8f5 	bl	8004a40 <puts>

	    // Timer
	    prevTime = currentTime;
 8000856:	693b      	ldr	r3, [r7, #16]
 8000858:	61fb      	str	r3, [r7, #28]

	    // Simple checksum
	    if(sum = rxBuff[5]) {
 800085a:	7b7b      	ldrb	r3, [r7, #13]
 800085c:	76fb      	strb	r3, [r7, #27]
 800085e:	7efb      	ldrb	r3, [r7, #27]
 8000860:	2b00      	cmp	r3, #0
 8000862:	d004      	beq.n	800086e <StartCheckUpdateTask+0xa2>
	    	printf("Other processor status is good. Version: %d \r\n", rxBuff[4]);
 8000864:	7b3b      	ldrb	r3, [r7, #12]
 8000866:	4619      	mov	r1, r3
 8000868:	4810      	ldr	r0, [pc, #64]	@ (80008ac <StartCheckUpdateTask+0xe0>)
 800086a:	f004 f881 	bl	8004970 <iprintf>
	    }
	    osDelay(9000);
 800086e:	f242 3028 	movw	r0, #9000	@ 0x2328
 8000872:	f002 fe0d 	bl	8003490 <osDelay>
 8000876:	e002      	b.n	800087e <StartCheckUpdateTask+0xb2>
	  } else {
	    printf("Nothing received \r\n");
 8000878:	480d      	ldr	r0, [pc, #52]	@ (80008b0 <StartCheckUpdateTask+0xe4>)
 800087a:	f004 f8e1 	bl	8004a40 <puts>
	  }
    osDelay(1);
 800087e:	2001      	movs	r0, #1
 8000880:	f002 fe06 	bl	8003490 <osDelay>

    if(currentTime - prevTime > timeOut) {
 8000884:	693a      	ldr	r2, [r7, #16]
 8000886:	69fb      	ldr	r3, [r7, #28]
 8000888:	1ad3      	subs	r3, r2, r3
 800088a:	697a      	ldr	r2, [r7, #20]
 800088c:	429a      	cmp	r2, r3
 800088e:	d2a6      	bcs.n	80007de <StartCheckUpdateTask+0x12>
    	printf("! Other microcontroller crashed \r\n");
 8000890:	4808      	ldr	r0, [pc, #32]	@ (80008b4 <StartCheckUpdateTask+0xe8>)
 8000892:	f004 f8d5 	bl	8004a40 <puts>
  for(;;){
 8000896:	e7a2      	b.n	80007de <StartCheckUpdateTask+0x12>
 8000898:	080059dc 	.word	0x080059dc
 800089c:	20000330 	.word	0x20000330
 80008a0:	08005a00 	.word	0x08005a00
 80008a4:	08005a0c 	.word	0x08005a0c
 80008a8:	08005a10 	.word	0x08005a10
 80008ac:	08005a14 	.word	0x08005a14
 80008b0:	08005a44 	.word	0x08005a44
 80008b4:	08005a58 	.word	0x08005a58

080008b8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4a04      	ldr	r2, [pc, #16]	@ (80008d8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008c6:	4293      	cmp	r3, r2
 80008c8:	d101      	bne.n	80008ce <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80008ca:	f000 facb 	bl	8000e64 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008ce:	bf00      	nop
 80008d0:	3708      	adds	r7, #8
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	40000c00 	.word	0x40000c00

080008dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008e0:	b672      	cpsid	i
}
 80008e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008e4:	bf00      	nop
 80008e6:	e7fd      	b.n	80008e4 <Error_Handler+0x8>

080008e8 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 80008f0:	4a07      	ldr	r2, [pc, #28]	@ (8000910 <RetargetInit+0x28>)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 80008f6:	4b07      	ldr	r3, [pc, #28]	@ (8000914 <RetargetInit+0x2c>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	6898      	ldr	r0, [r3, #8]
 80008fc:	2300      	movs	r3, #0
 80008fe:	2202      	movs	r2, #2
 8000900:	2100      	movs	r1, #0
 8000902:	f004 f8a5 	bl	8004a50 <setvbuf>
}
 8000906:	bf00      	nop
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	200003c8 	.word	0x200003c8
 8000914:	2000001c 	.word	0x2000001c

08000918 <_isatty>:

int _isatty(int fd) {
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	2b00      	cmp	r3, #0
 8000924:	db04      	blt.n	8000930 <_isatty+0x18>
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	2b02      	cmp	r3, #2
 800092a:	dc01      	bgt.n	8000930 <_isatty+0x18>
    return 1;
 800092c:	2301      	movs	r3, #1
 800092e:	e005      	b.n	800093c <_isatty+0x24>

  errno = EBADF;
 8000930:	f004 fabe 	bl	8004eb0 <__errno>
 8000934:	4603      	mov	r3, r0
 8000936:	2209      	movs	r2, #9
 8000938:	601a      	str	r2, [r3, #0]
  return 0;
 800093a:	2300      	movs	r3, #0
}
 800093c:	4618      	mov	r0, r3
 800093e:	3708      	adds	r7, #8
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}

08000944 <_write>:

int _write(int fd, char* ptr, int len) {
 8000944:	b580      	push	{r7, lr}
 8000946:	b086      	sub	sp, #24
 8000948:	af00      	add	r7, sp, #0
 800094a:	60f8      	str	r0, [r7, #12]
 800094c:	60b9      	str	r1, [r7, #8]
 800094e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	2b01      	cmp	r3, #1
 8000954:	d002      	beq.n	800095c <_write+0x18>
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	2b02      	cmp	r3, #2
 800095a:	d111      	bne.n	8000980 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 800095c:	4b0e      	ldr	r3, [pc, #56]	@ (8000998 <_write+0x54>)
 800095e:	6818      	ldr	r0, [r3, #0]
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	b29a      	uxth	r2, r3
 8000964:	f04f 33ff 	mov.w	r3, #4294967295
 8000968:	68b9      	ldr	r1, [r7, #8]
 800096a:	f001 fe6b 	bl	8002644 <HAL_UART_Transmit>
 800096e:	4603      	mov	r3, r0
 8000970:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000972:	7dfb      	ldrb	r3, [r7, #23]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d101      	bne.n	800097c <_write+0x38>
      return len;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	e008      	b.n	800098e <_write+0x4a>
    else
      return EIO;
 800097c:	2305      	movs	r3, #5
 800097e:	e006      	b.n	800098e <_write+0x4a>
  }
  errno = EBADF;
 8000980:	f004 fa96 	bl	8004eb0 <__errno>
 8000984:	4603      	mov	r3, r0
 8000986:	2209      	movs	r2, #9
 8000988:	601a      	str	r2, [r3, #0]
  return -1;
 800098a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800098e:	4618      	mov	r0, r3
 8000990:	3718      	adds	r7, #24
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	200003c8 	.word	0x200003c8

0800099c <_close>:

int _close(int fd) {
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	db04      	blt.n	80009b4 <_close+0x18>
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	2b02      	cmp	r3, #2
 80009ae:	dc01      	bgt.n	80009b4 <_close+0x18>
    return 0;
 80009b0:	2300      	movs	r3, #0
 80009b2:	e006      	b.n	80009c2 <_close+0x26>

  errno = EBADF;
 80009b4:	f004 fa7c 	bl	8004eb0 <__errno>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2209      	movs	r2, #9
 80009bc:	601a      	str	r2, [r3, #0]
  return -1;
 80009be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	3708      	adds	r7, #8
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}

080009ca <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 80009ca:	b580      	push	{r7, lr}
 80009cc:	b084      	sub	sp, #16
 80009ce:	af00      	add	r7, sp, #0
 80009d0:	60f8      	str	r0, [r7, #12]
 80009d2:	60b9      	str	r1, [r7, #8]
 80009d4:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 80009d6:	f004 fa6b 	bl	8004eb0 <__errno>
 80009da:	4603      	mov	r3, r0
 80009dc:	2209      	movs	r2, #9
 80009de:	601a      	str	r2, [r3, #0]
  return -1;
 80009e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	3710      	adds	r7, #16
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}

080009ec <_read>:

int _read(int fd, char* ptr, int len) {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b086      	sub	sp, #24
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	60f8      	str	r0, [r7, #12]
 80009f4:	60b9      	str	r1, [r7, #8]
 80009f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d110      	bne.n	8000a20 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 80009fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000a38 <_read+0x4c>)
 8000a00:	6818      	ldr	r0, [r3, #0]
 8000a02:	f04f 33ff 	mov.w	r3, #4294967295
 8000a06:	2201      	movs	r2, #1
 8000a08:	68b9      	ldr	r1, [r7, #8]
 8000a0a:	f001 fe9e 	bl	800274a <HAL_UART_Receive>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000a12:	7dfb      	ldrb	r3, [r7, #23]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d101      	bne.n	8000a1c <_read+0x30>
      return 1;
 8000a18:	2301      	movs	r3, #1
 8000a1a:	e008      	b.n	8000a2e <_read+0x42>
    else
      return EIO;
 8000a1c:	2305      	movs	r3, #5
 8000a1e:	e006      	b.n	8000a2e <_read+0x42>
  }
  errno = EBADF;
 8000a20:	f004 fa46 	bl	8004eb0 <__errno>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2209      	movs	r2, #9
 8000a28:	601a      	str	r2, [r3, #0]
  return -1;
 8000a2a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3718      	adds	r7, #24
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	200003c8 	.word	0x200003c8

08000a3c <_fstat>:

int _fstat(int fd, struct stat* st) {
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
 8000a44:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	db08      	blt.n	8000a5e <_fstat+0x22>
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	2b02      	cmp	r3, #2
 8000a50:	dc05      	bgt.n	8000a5e <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a58:	605a      	str	r2, [r3, #4]
    return 0;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	e005      	b.n	8000a6a <_fstat+0x2e>
  }

  errno = EBADF;
 8000a5e:	f004 fa27 	bl	8004eb0 <__errno>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2209      	movs	r2, #9
 8000a66:	601a      	str	r2, [r3, #0]
  return 0;
 8000a68:	2300      	movs	r3, #0
}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	3708      	adds	r7, #8
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
	...

08000a74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b084      	sub	sp, #16
 8000a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8000a7a:	4b17      	ldr	r3, [pc, #92]	@ (8000ad8 <HAL_MspInit+0x64>)
 8000a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a7e:	4a16      	ldr	r2, [pc, #88]	@ (8000ad8 <HAL_MspInit+0x64>)
 8000a80:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a84:	6253      	str	r3, [r2, #36]	@ 0x24
 8000a86:	4b14      	ldr	r3, [pc, #80]	@ (8000ad8 <HAL_MspInit+0x64>)
 8000a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a8a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a92:	4b11      	ldr	r3, [pc, #68]	@ (8000ad8 <HAL_MspInit+0x64>)
 8000a94:	6a1b      	ldr	r3, [r3, #32]
 8000a96:	4a10      	ldr	r2, [pc, #64]	@ (8000ad8 <HAL_MspInit+0x64>)
 8000a98:	f043 0301 	orr.w	r3, r3, #1
 8000a9c:	6213      	str	r3, [r2, #32]
 8000a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad8 <HAL_MspInit+0x64>)
 8000aa0:	6a1b      	ldr	r3, [r3, #32]
 8000aa2:	f003 0301 	and.w	r3, r3, #1
 8000aa6:	60bb      	str	r3, [r7, #8]
 8000aa8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aaa:	4b0b      	ldr	r3, [pc, #44]	@ (8000ad8 <HAL_MspInit+0x64>)
 8000aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000aae:	4a0a      	ldr	r2, [pc, #40]	@ (8000ad8 <HAL_MspInit+0x64>)
 8000ab0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ab4:	6253      	str	r3, [r2, #36]	@ 0x24
 8000ab6:	4b08      	ldr	r3, [pc, #32]	@ (8000ad8 <HAL_MspInit+0x64>)
 8000ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000aba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000abe:	607b      	str	r3, [r7, #4]
 8000ac0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	210f      	movs	r1, #15
 8000ac6:	f06f 0001 	mvn.w	r0, #1
 8000aca:	f000 fa9c 	bl	8001006 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ace:	bf00      	nop
 8000ad0:	3710      	adds	r7, #16
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	40023800 	.word	0x40023800

08000adc <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b085      	sub	sp, #20
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a09      	ldr	r2, [pc, #36]	@ (8000b10 <HAL_CRC_MspInit+0x34>)
 8000aea:	4293      	cmp	r3, r2
 8000aec:	d10b      	bne.n	8000b06 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000aee:	4b09      	ldr	r3, [pc, #36]	@ (8000b14 <HAL_CRC_MspInit+0x38>)
 8000af0:	69db      	ldr	r3, [r3, #28]
 8000af2:	4a08      	ldr	r2, [pc, #32]	@ (8000b14 <HAL_CRC_MspInit+0x38>)
 8000af4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000af8:	61d3      	str	r3, [r2, #28]
 8000afa:	4b06      	ldr	r3, [pc, #24]	@ (8000b14 <HAL_CRC_MspInit+0x38>)
 8000afc:	69db      	ldr	r3, [r3, #28]
 8000afe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b02:	60fb      	str	r3, [r7, #12]
 8000b04:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000b06:	bf00      	nop
 8000b08:	3714      	adds	r7, #20
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bc80      	pop	{r7}
 8000b0e:	4770      	bx	lr
 8000b10:	40023000 	.word	0x40023000
 8000b14:	40023800 	.word	0x40023800

08000b18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b08c      	sub	sp, #48	@ 0x30
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b20:	f107 031c 	add.w	r3, r7, #28
 8000b24:	2200      	movs	r2, #0
 8000b26:	601a      	str	r2, [r3, #0]
 8000b28:	605a      	str	r2, [r3, #4]
 8000b2a:	609a      	str	r2, [r3, #8]
 8000b2c:	60da      	str	r2, [r3, #12]
 8000b2e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a32      	ldr	r2, [pc, #200]	@ (8000c00 <HAL_UART_MspInit+0xe8>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	d131      	bne.n	8000b9e <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b3a:	4b32      	ldr	r3, [pc, #200]	@ (8000c04 <HAL_UART_MspInit+0xec>)
 8000b3c:	6a1b      	ldr	r3, [r3, #32]
 8000b3e:	4a31      	ldr	r2, [pc, #196]	@ (8000c04 <HAL_UART_MspInit+0xec>)
 8000b40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b44:	6213      	str	r3, [r2, #32]
 8000b46:	4b2f      	ldr	r3, [pc, #188]	@ (8000c04 <HAL_UART_MspInit+0xec>)
 8000b48:	6a1b      	ldr	r3, [r3, #32]
 8000b4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b4e:	61bb      	str	r3, [r7, #24]
 8000b50:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b52:	4b2c      	ldr	r3, [pc, #176]	@ (8000c04 <HAL_UART_MspInit+0xec>)
 8000b54:	69db      	ldr	r3, [r3, #28]
 8000b56:	4a2b      	ldr	r2, [pc, #172]	@ (8000c04 <HAL_UART_MspInit+0xec>)
 8000b58:	f043 0301 	orr.w	r3, r3, #1
 8000b5c:	61d3      	str	r3, [r2, #28]
 8000b5e:	4b29      	ldr	r3, [pc, #164]	@ (8000c04 <HAL_UART_MspInit+0xec>)
 8000b60:	69db      	ldr	r3, [r3, #28]
 8000b62:	f003 0301 	and.w	r3, r3, #1
 8000b66:	617b      	str	r3, [r7, #20]
 8000b68:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000b6a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000b6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b70:	2302      	movs	r3, #2
 8000b72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b74:	2300      	movs	r3, #0
 8000b76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b7c:	2307      	movs	r3, #7
 8000b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b80:	f107 031c 	add.w	r3, r7, #28
 8000b84:	4619      	mov	r1, r3
 8000b86:	4820      	ldr	r0, [pc, #128]	@ (8000c08 <HAL_UART_MspInit+0xf0>)
 8000b88:	f000 fb02 	bl	8001190 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	2105      	movs	r1, #5
 8000b90:	2025      	movs	r0, #37	@ 0x25
 8000b92:	f000 fa38 	bl	8001006 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000b96:	2025      	movs	r0, #37	@ 0x25
 8000b98:	f000 fa51 	bl	800103e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b9c:	e02c      	b.n	8000bf8 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	4a1a      	ldr	r2, [pc, #104]	@ (8000c0c <HAL_UART_MspInit+0xf4>)
 8000ba4:	4293      	cmp	r3, r2
 8000ba6:	d127      	bne.n	8000bf8 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ba8:	4b16      	ldr	r3, [pc, #88]	@ (8000c04 <HAL_UART_MspInit+0xec>)
 8000baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bac:	4a15      	ldr	r2, [pc, #84]	@ (8000c04 <HAL_UART_MspInit+0xec>)
 8000bae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bb2:	6253      	str	r3, [r2, #36]	@ 0x24
 8000bb4:	4b13      	ldr	r3, [pc, #76]	@ (8000c04 <HAL_UART_MspInit+0xec>)
 8000bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bbc:	613b      	str	r3, [r7, #16]
 8000bbe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc0:	4b10      	ldr	r3, [pc, #64]	@ (8000c04 <HAL_UART_MspInit+0xec>)
 8000bc2:	69db      	ldr	r3, [r3, #28]
 8000bc4:	4a0f      	ldr	r2, [pc, #60]	@ (8000c04 <HAL_UART_MspInit+0xec>)
 8000bc6:	f043 0301 	orr.w	r3, r3, #1
 8000bca:	61d3      	str	r3, [r2, #28]
 8000bcc:	4b0d      	ldr	r3, [pc, #52]	@ (8000c04 <HAL_UART_MspInit+0xec>)
 8000bce:	69db      	ldr	r3, [r3, #28]
 8000bd0:	f003 0301 	and.w	r3, r3, #1
 8000bd4:	60fb      	str	r3, [r7, #12]
 8000bd6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000bd8:	230c      	movs	r3, #12
 8000bda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bdc:	2302      	movs	r3, #2
 8000bde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be0:	2300      	movs	r3, #0
 8000be2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000be4:	2301      	movs	r3, #1
 8000be6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000be8:	2307      	movs	r3, #7
 8000bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bec:	f107 031c 	add.w	r3, r7, #28
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4805      	ldr	r0, [pc, #20]	@ (8000c08 <HAL_UART_MspInit+0xf0>)
 8000bf4:	f000 facc 	bl	8001190 <HAL_GPIO_Init>
}
 8000bf8:	bf00      	nop
 8000bfa:	3730      	adds	r7, #48	@ 0x30
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	40013800 	.word	0x40013800
 8000c04:	40023800 	.word	0x40023800
 8000c08:	40020000 	.word	0x40020000
 8000c0c:	40004400 	.word	0x40004400

08000c10 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b08e      	sub	sp, #56	@ 0x38
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000c20:	2300      	movs	r3, #0
 8000c22:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8000c26:	4b32      	ldr	r3, [pc, #200]	@ (8000cf0 <HAL_InitTick+0xe0>)
 8000c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c2a:	4a31      	ldr	r2, [pc, #196]	@ (8000cf0 <HAL_InitTick+0xe0>)
 8000c2c:	f043 0308 	orr.w	r3, r3, #8
 8000c30:	6253      	str	r3, [r2, #36]	@ 0x24
 8000c32:	4b2f      	ldr	r3, [pc, #188]	@ (8000cf0 <HAL_InitTick+0xe0>)
 8000c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c36:	f003 0308 	and.w	r3, r3, #8
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c3e:	f107 0210 	add.w	r2, r7, #16
 8000c42:	f107 0314 	add.w	r3, r7, #20
 8000c46:	4611      	mov	r1, r2
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f001 fa11 	bl	8002070 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000c4e:	6a3b      	ldr	r3, [r7, #32]
 8000c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000c52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d103      	bne.n	8000c60 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c58:	f001 f9e2 	bl	8002020 <HAL_RCC_GetPCLK1Freq>
 8000c5c:	6378      	str	r0, [r7, #52]	@ 0x34
 8000c5e:	e004      	b.n	8000c6a <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000c60:	f001 f9de 	bl	8002020 <HAL_RCC_GetPCLK1Freq>
 8000c64:	4603      	mov	r3, r0
 8000c66:	005b      	lsls	r3, r3, #1
 8000c68:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c6c:	4a21      	ldr	r2, [pc, #132]	@ (8000cf4 <HAL_InitTick+0xe4>)
 8000c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c72:	0c9b      	lsrs	r3, r3, #18
 8000c74:	3b01      	subs	r3, #1
 8000c76:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8000c78:	4b1f      	ldr	r3, [pc, #124]	@ (8000cf8 <HAL_InitTick+0xe8>)
 8000c7a:	4a20      	ldr	r2, [pc, #128]	@ (8000cfc <HAL_InitTick+0xec>)
 8000c7c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8000c7e:	4b1e      	ldr	r3, [pc, #120]	@ (8000cf8 <HAL_InitTick+0xe8>)
 8000c80:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c84:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8000c86:	4a1c      	ldr	r2, [pc, #112]	@ (8000cf8 <HAL_InitTick+0xe8>)
 8000c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c8a:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8000c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000cf8 <HAL_InitTick+0xe8>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c92:	4b19      	ldr	r3, [pc, #100]	@ (8000cf8 <HAL_InitTick+0xe8>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim5);
 8000c98:	4817      	ldr	r0, [pc, #92]	@ (8000cf8 <HAL_InitTick+0xe8>)
 8000c9a:	f001 fa79 	bl	8002190 <HAL_TIM_Base_Init>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000ca4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d11b      	bne.n	8000ce4 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8000cac:	4812      	ldr	r0, [pc, #72]	@ (8000cf8 <HAL_InitTick+0xe8>)
 8000cae:	f001 fab7 	bl	8002220 <HAL_TIM_Base_Start_IT>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000cb8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d111      	bne.n	8000ce4 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8000cc0:	202e      	movs	r0, #46	@ 0x2e
 8000cc2:	f000 f9bc 	bl	800103e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	2b0f      	cmp	r3, #15
 8000cca:	d808      	bhi.n	8000cde <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8000ccc:	2200      	movs	r2, #0
 8000cce:	6879      	ldr	r1, [r7, #4]
 8000cd0:	202e      	movs	r0, #46	@ 0x2e
 8000cd2:	f000 f998 	bl	8001006 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cd6:	4a0a      	ldr	r2, [pc, #40]	@ (8000d00 <HAL_InitTick+0xf0>)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	6013      	str	r3, [r2, #0]
 8000cdc:	e002      	b.n	8000ce4 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000ce4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000ce8:	4618      	mov	r0, r3
 8000cea:	3738      	adds	r7, #56	@ 0x38
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	40023800 	.word	0x40023800
 8000cf4:	431bde83 	.word	0x431bde83
 8000cf8:	200003cc 	.word	0x200003cc
 8000cfc:	40000c00 	.word	0x40000c00
 8000d00:	20000004 	.word	0x20000004

08000d04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d08:	bf00      	nop
 8000d0a:	e7fd      	b.n	8000d08 <NMI_Handler+0x4>

08000d0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d10:	bf00      	nop
 8000d12:	e7fd      	b.n	8000d10 <HardFault_Handler+0x4>

08000d14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d18:	bf00      	nop
 8000d1a:	e7fd      	b.n	8000d18 <MemManage_Handler+0x4>

08000d1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d20:	bf00      	nop
 8000d22:	e7fd      	b.n	8000d20 <BusFault_Handler+0x4>

08000d24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d28:	bf00      	nop
 8000d2a:	e7fd      	b.n	8000d28 <UsageFault_Handler+0x4>

08000d2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bc80      	pop	{r7}
 8000d36:	4770      	bx	lr

08000d38 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000d3c:	4802      	ldr	r0, [pc, #8]	@ (8000d48 <USART1_IRQHandler+0x10>)
 8000d3e:	f001 fd97 	bl	8002870 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000d42:	bf00      	nop
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	20000330 	.word	0x20000330

08000d4c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000d50:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000d54:	f000 fbde 	bl	8001514 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000d58:	bf00      	nop
 8000d5a:	bd80      	pop	{r7, pc}

08000d5c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8000d60:	4802      	ldr	r0, [pc, #8]	@ (8000d6c <TIM5_IRQHandler+0x10>)
 8000d62:	f001 faaf 	bl	80022c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8000d66:	bf00      	nop
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	200003cc 	.word	0x200003cc

08000d70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b086      	sub	sp, #24
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d78:	4a14      	ldr	r2, [pc, #80]	@ (8000dcc <_sbrk+0x5c>)
 8000d7a:	4b15      	ldr	r3, [pc, #84]	@ (8000dd0 <_sbrk+0x60>)
 8000d7c:	1ad3      	subs	r3, r2, r3
 8000d7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d84:	4b13      	ldr	r3, [pc, #76]	@ (8000dd4 <_sbrk+0x64>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d102      	bne.n	8000d92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d8c:	4b11      	ldr	r3, [pc, #68]	@ (8000dd4 <_sbrk+0x64>)
 8000d8e:	4a12      	ldr	r2, [pc, #72]	@ (8000dd8 <_sbrk+0x68>)
 8000d90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d92:	4b10      	ldr	r3, [pc, #64]	@ (8000dd4 <_sbrk+0x64>)
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4413      	add	r3, r2
 8000d9a:	693a      	ldr	r2, [r7, #16]
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	d207      	bcs.n	8000db0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000da0:	f004 f886 	bl	8004eb0 <__errno>
 8000da4:	4603      	mov	r3, r0
 8000da6:	220c      	movs	r2, #12
 8000da8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000daa:	f04f 33ff 	mov.w	r3, #4294967295
 8000dae:	e009      	b.n	8000dc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000db0:	4b08      	ldr	r3, [pc, #32]	@ (8000dd4 <_sbrk+0x64>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000db6:	4b07      	ldr	r3, [pc, #28]	@ (8000dd4 <_sbrk+0x64>)
 8000db8:	681a      	ldr	r2, [r3, #0]
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	4a05      	ldr	r2, [pc, #20]	@ (8000dd4 <_sbrk+0x64>)
 8000dc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dc2:	68fb      	ldr	r3, [r7, #12]
}
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	3718      	adds	r7, #24
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	20014000 	.word	0x20014000
 8000dd0:	00000400 	.word	0x00000400
 8000dd4:	2000040c 	.word	0x2000040c
 8000dd8:	200012b0 	.word	0x200012b0

08000ddc <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000de0:	bf00      	nop
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bc80      	pop	{r7}
 8000de6:	4770      	bx	lr

08000de8 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8000de8:	f7ff fff8 	bl	8000ddc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dec:	480b      	ldr	r0, [pc, #44]	@ (8000e1c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000dee:	490c      	ldr	r1, [pc, #48]	@ (8000e20 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000df0:	4a0c      	ldr	r2, [pc, #48]	@ (8000e24 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000df2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000df4:	e002      	b.n	8000dfc <LoopCopyDataInit>

08000df6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000df6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000df8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dfa:	3304      	adds	r3, #4

08000dfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e00:	d3f9      	bcc.n	8000df6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e02:	4a09      	ldr	r2, [pc, #36]	@ (8000e28 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000e04:	4c09      	ldr	r4, [pc, #36]	@ (8000e2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e08:	e001      	b.n	8000e0e <LoopFillZerobss>

08000e0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e0c:	3204      	adds	r2, #4

08000e0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e10:	d3fb      	bcc.n	8000e0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e12:	f004 f853 	bl	8004ebc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e16:	f7ff fb41 	bl	800049c <main>
  bx lr
 8000e1a:	4770      	bx	lr
  ldr r0, =_sdata
 8000e1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e20:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000e24:	08005aec 	.word	0x08005aec
  ldr r2, =_sbss
 8000e28:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000e2c:	200012ac 	.word	0x200012ac

08000e30 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e30:	e7fe      	b.n	8000e30 <ADC1_IRQHandler>

08000e32 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e32:	b580      	push	{r7, lr}
 8000e34:	b082      	sub	sp, #8
 8000e36:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e3c:	2003      	movs	r0, #3
 8000e3e:	f000 f8d7 	bl	8000ff0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e42:	200f      	movs	r0, #15
 8000e44:	f7ff fee4 	bl	8000c10 <HAL_InitTick>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d002      	beq.n	8000e54 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	71fb      	strb	r3, [r7, #7]
 8000e52:	e001      	b.n	8000e58 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e54:	f7ff fe0e 	bl	8000a74 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e58:	79fb      	ldrb	r3, [r7, #7]
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
	...

08000e64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e68:	4b05      	ldr	r3, [pc, #20]	@ (8000e80 <HAL_IncTick+0x1c>)
 8000e6a:	681a      	ldr	r2, [r3, #0]
 8000e6c:	4b05      	ldr	r3, [pc, #20]	@ (8000e84 <HAL_IncTick+0x20>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4413      	add	r3, r2
 8000e72:	4a03      	ldr	r2, [pc, #12]	@ (8000e80 <HAL_IncTick+0x1c>)
 8000e74:	6013      	str	r3, [r2, #0]
}
 8000e76:	bf00      	nop
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bc80      	pop	{r7}
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	20000410 	.word	0x20000410
 8000e84:	20000008 	.word	0x20000008

08000e88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e8c:	4b02      	ldr	r3, [pc, #8]	@ (8000e98 <HAL_GetTick+0x10>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bc80      	pop	{r7}
 8000e96:	4770      	bx	lr
 8000e98:	20000410 	.word	0x20000410

08000e9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b085      	sub	sp, #20
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f003 0307 	and.w	r3, r3, #7
 8000eaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eac:	4b0c      	ldr	r3, [pc, #48]	@ (8000ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eb2:	68ba      	ldr	r2, [r7, #8]
 8000eb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000eb8:	4013      	ands	r3, r2
 8000eba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ec4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ec8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ecc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ece:	4a04      	ldr	r2, [pc, #16]	@ (8000ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	60d3      	str	r3, [r2, #12]
}
 8000ed4:	bf00      	nop
 8000ed6:	3714      	adds	r7, #20
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bc80      	pop	{r7}
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ee8:	4b04      	ldr	r3, [pc, #16]	@ (8000efc <__NVIC_GetPriorityGrouping+0x18>)
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	0a1b      	lsrs	r3, r3, #8
 8000eee:	f003 0307 	and.w	r3, r3, #7
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bc80      	pop	{r7}
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	e000ed00 	.word	0xe000ed00

08000f00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	db0b      	blt.n	8000f2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f12:	79fb      	ldrb	r3, [r7, #7]
 8000f14:	f003 021f 	and.w	r2, r3, #31
 8000f18:	4906      	ldr	r1, [pc, #24]	@ (8000f34 <__NVIC_EnableIRQ+0x34>)
 8000f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f1e:	095b      	lsrs	r3, r3, #5
 8000f20:	2001      	movs	r0, #1
 8000f22:	fa00 f202 	lsl.w	r2, r0, r2
 8000f26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f2a:	bf00      	nop
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bc80      	pop	{r7}
 8000f32:	4770      	bx	lr
 8000f34:	e000e100 	.word	0xe000e100

08000f38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	6039      	str	r1, [r7, #0]
 8000f42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	db0a      	blt.n	8000f62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	b2da      	uxtb	r2, r3
 8000f50:	490c      	ldr	r1, [pc, #48]	@ (8000f84 <__NVIC_SetPriority+0x4c>)
 8000f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f56:	0112      	lsls	r2, r2, #4
 8000f58:	b2d2      	uxtb	r2, r2
 8000f5a:	440b      	add	r3, r1
 8000f5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f60:	e00a      	b.n	8000f78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	b2da      	uxtb	r2, r3
 8000f66:	4908      	ldr	r1, [pc, #32]	@ (8000f88 <__NVIC_SetPriority+0x50>)
 8000f68:	79fb      	ldrb	r3, [r7, #7]
 8000f6a:	f003 030f 	and.w	r3, r3, #15
 8000f6e:	3b04      	subs	r3, #4
 8000f70:	0112      	lsls	r2, r2, #4
 8000f72:	b2d2      	uxtb	r2, r2
 8000f74:	440b      	add	r3, r1
 8000f76:	761a      	strb	r2, [r3, #24]
}
 8000f78:	bf00      	nop
 8000f7a:	370c      	adds	r7, #12
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bc80      	pop	{r7}
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	e000e100 	.word	0xe000e100
 8000f88:	e000ed00 	.word	0xe000ed00

08000f8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b089      	sub	sp, #36	@ 0x24
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	60f8      	str	r0, [r7, #12]
 8000f94:	60b9      	str	r1, [r7, #8]
 8000f96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	f003 0307 	and.w	r3, r3, #7
 8000f9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fa0:	69fb      	ldr	r3, [r7, #28]
 8000fa2:	f1c3 0307 	rsb	r3, r3, #7
 8000fa6:	2b04      	cmp	r3, #4
 8000fa8:	bf28      	it	cs
 8000faa:	2304      	movcs	r3, #4
 8000fac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	3304      	adds	r3, #4
 8000fb2:	2b06      	cmp	r3, #6
 8000fb4:	d902      	bls.n	8000fbc <NVIC_EncodePriority+0x30>
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	3b03      	subs	r3, #3
 8000fba:	e000      	b.n	8000fbe <NVIC_EncodePriority+0x32>
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8000fc4:	69bb      	ldr	r3, [r7, #24]
 8000fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fca:	43da      	mvns	r2, r3
 8000fcc:	68bb      	ldr	r3, [r7, #8]
 8000fce:	401a      	ands	r2, r3
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fd4:	f04f 31ff 	mov.w	r1, #4294967295
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	fa01 f303 	lsl.w	r3, r1, r3
 8000fde:	43d9      	mvns	r1, r3
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe4:	4313      	orrs	r3, r2
         );
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3724      	adds	r7, #36	@ 0x24
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bc80      	pop	{r7}
 8000fee:	4770      	bx	lr

08000ff0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f7ff ff4f 	bl	8000e9c <__NVIC_SetPriorityGrouping>
}
 8000ffe:	bf00      	nop
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}

08001006 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001006:	b580      	push	{r7, lr}
 8001008:	b086      	sub	sp, #24
 800100a:	af00      	add	r7, sp, #0
 800100c:	4603      	mov	r3, r0
 800100e:	60b9      	str	r1, [r7, #8]
 8001010:	607a      	str	r2, [r7, #4]
 8001012:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001014:	2300      	movs	r3, #0
 8001016:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001018:	f7ff ff64 	bl	8000ee4 <__NVIC_GetPriorityGrouping>
 800101c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800101e:	687a      	ldr	r2, [r7, #4]
 8001020:	68b9      	ldr	r1, [r7, #8]
 8001022:	6978      	ldr	r0, [r7, #20]
 8001024:	f7ff ffb2 	bl	8000f8c <NVIC_EncodePriority>
 8001028:	4602      	mov	r2, r0
 800102a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800102e:	4611      	mov	r1, r2
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff ff81 	bl	8000f38 <__NVIC_SetPriority>
}
 8001036:	bf00      	nop
 8001038:	3718      	adds	r7, #24
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}

0800103e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800103e:	b580      	push	{r7, lr}
 8001040:	b082      	sub	sp, #8
 8001042:	af00      	add	r7, sp, #0
 8001044:	4603      	mov	r3, r0
 8001046:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff ff57 	bl	8000f00 <__NVIC_EnableIRQ>
}
 8001052:	bf00      	nop
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	b082      	sub	sp, #8
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d101      	bne.n	800106c <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001068:	2301      	movs	r3, #1
 800106a:	e00e      	b.n	800108a <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	795b      	ldrb	r3, [r3, #5]
 8001070:	b2db      	uxtb	r3, r3
 8001072:	2b00      	cmp	r3, #0
 8001074:	d105      	bne.n	8001082 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2200      	movs	r2, #0
 800107a:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff fd2d 	bl	8000adc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2201      	movs	r2, #1
 8001086:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001088:	2300      	movs	r3, #0
}
 800108a:	4618      	mov	r0, r3
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001092:	b480      	push	{r7}
 8001094:	b085      	sub	sp, #20
 8001096:	af00      	add	r7, sp, #0
 8001098:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800109a:	2300      	movs	r3, #0
 800109c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	2b02      	cmp	r3, #2
 80010a8:	d008      	beq.n	80010bc <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	2204      	movs	r2, #4
 80010ae:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2200      	movs	r2, #0
 80010b4:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80010b8:	2301      	movs	r3, #1
 80010ba:	e022      	b.n	8001102 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f022 020e 	bic.w	r2, r2, #14
 80010ca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f022 0201 	bic.w	r2, r2, #1
 80010da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e0:	f003 021c 	and.w	r2, r3, #28
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80010e8:	2101      	movs	r1, #1
 80010ea:	fa01 f202 	lsl.w	r2, r1, r2
 80010ee:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2201      	movs	r2, #1
 80010f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2200      	movs	r2, #0
 80010fc:	f883 2020 	strb.w	r2, [r3, #32]

    return status;
 8001100:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001102:	4618      	mov	r0, r3
 8001104:	3714      	adds	r7, #20
 8001106:	46bd      	mov	sp, r7
 8001108:	bc80      	pop	{r7}
 800110a:	4770      	bx	lr

0800110c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001114:	2300      	movs	r3, #0
 8001116:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800111e:	b2db      	uxtb	r3, r3
 8001120:	2b02      	cmp	r3, #2
 8001122:	d005      	beq.n	8001130 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2204      	movs	r2, #4
 8001128:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 800112a:	2301      	movs	r3, #1
 800112c:	73fb      	strb	r3, [r7, #15]
 800112e:	e029      	b.n	8001184 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f022 020e 	bic.w	r2, r2, #14
 800113e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f022 0201 	bic.w	r2, r2, #1
 800114e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001154:	f003 021c 	and.w	r2, r3, #28
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800115c:	2101      	movs	r1, #1
 800115e:	fa01 f202 	lsl.w	r2, r1, r2
 8001162:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2201      	movs	r2, #1
 8001168:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2200      	movs	r2, #0
 8001170:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001178:	2b00      	cmp	r3, #0
 800117a:	d003      	beq.n	8001184 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001180:	6878      	ldr	r0, [r7, #4]
 8001182:	4798      	blx	r3
    }
  }
  return status;
 8001184:	7bfb      	ldrb	r3, [r7, #15]
}
 8001186:	4618      	mov	r0, r3
 8001188:	3710      	adds	r7, #16
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
	...

08001190 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001190:	b480      	push	{r7}
 8001192:	b087      	sub	sp, #28
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800119a:	2300      	movs	r3, #0
 800119c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800119e:	2300      	movs	r3, #0
 80011a0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80011a2:	2300      	movs	r3, #0
 80011a4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80011a6:	e160      	b.n	800146a <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	2101      	movs	r1, #1
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	fa01 f303 	lsl.w	r3, r1, r3
 80011b4:	4013      	ands	r3, r2
 80011b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	f000 8152 	beq.w	8001464 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f003 0303 	and.w	r3, r3, #3
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d005      	beq.n	80011d8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80011d4:	2b02      	cmp	r3, #2
 80011d6:	d130      	bne.n	800123a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	2203      	movs	r2, #3
 80011e4:	fa02 f303 	lsl.w	r3, r2, r3
 80011e8:	43db      	mvns	r3, r3
 80011ea:	693a      	ldr	r2, [r7, #16]
 80011ec:	4013      	ands	r3, r2
 80011ee:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	68da      	ldr	r2, [r3, #12]
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	fa02 f303 	lsl.w	r3, r2, r3
 80011fc:	693a      	ldr	r2, [r7, #16]
 80011fe:	4313      	orrs	r3, r2
 8001200:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	693a      	ldr	r2, [r7, #16]
 8001206:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800120e:	2201      	movs	r2, #1
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	fa02 f303 	lsl.w	r3, r2, r3
 8001216:	43db      	mvns	r3, r3
 8001218:	693a      	ldr	r2, [r7, #16]
 800121a:	4013      	ands	r3, r2
 800121c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	091b      	lsrs	r3, r3, #4
 8001224:	f003 0201 	and.w	r2, r3, #1
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	fa02 f303 	lsl.w	r3, r2, r3
 800122e:	693a      	ldr	r2, [r7, #16]
 8001230:	4313      	orrs	r3, r2
 8001232:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	f003 0303 	and.w	r3, r3, #3
 8001242:	2b03      	cmp	r3, #3
 8001244:	d017      	beq.n	8001276 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	68db      	ldr	r3, [r3, #12]
 800124a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	005b      	lsls	r3, r3, #1
 8001250:	2203      	movs	r2, #3
 8001252:	fa02 f303 	lsl.w	r3, r2, r3
 8001256:	43db      	mvns	r3, r3
 8001258:	693a      	ldr	r2, [r7, #16]
 800125a:	4013      	ands	r3, r2
 800125c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	689a      	ldr	r2, [r3, #8]
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	005b      	lsls	r3, r3, #1
 8001266:	fa02 f303 	lsl.w	r3, r2, r3
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	4313      	orrs	r3, r2
 800126e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	693a      	ldr	r2, [r7, #16]
 8001274:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	f003 0303 	and.w	r3, r3, #3
 800127e:	2b02      	cmp	r3, #2
 8001280:	d123      	bne.n	80012ca <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	08da      	lsrs	r2, r3, #3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	3208      	adds	r2, #8
 800128a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800128e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	f003 0307 	and.w	r3, r3, #7
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	220f      	movs	r2, #15
 800129a:	fa02 f303 	lsl.w	r3, r2, r3
 800129e:	43db      	mvns	r3, r3
 80012a0:	693a      	ldr	r2, [r7, #16]
 80012a2:	4013      	ands	r3, r2
 80012a4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	691a      	ldr	r2, [r3, #16]
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	f003 0307 	and.w	r3, r3, #7
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	fa02 f303 	lsl.w	r3, r2, r3
 80012b6:	693a      	ldr	r2, [r7, #16]
 80012b8:	4313      	orrs	r3, r2
 80012ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	08da      	lsrs	r2, r3, #3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	3208      	adds	r2, #8
 80012c4:	6939      	ldr	r1, [r7, #16]
 80012c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	2203      	movs	r2, #3
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	43db      	mvns	r3, r3
 80012dc:	693a      	ldr	r2, [r7, #16]
 80012de:	4013      	ands	r3, r2
 80012e0:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f003 0203 	and.w	r2, r3, #3
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	fa02 f303 	lsl.w	r3, r2, r3
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	4313      	orrs	r3, r2
 80012f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	693a      	ldr	r2, [r7, #16]
 80012fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001306:	2b00      	cmp	r3, #0
 8001308:	f000 80ac 	beq.w	8001464 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800130c:	4b5e      	ldr	r3, [pc, #376]	@ (8001488 <HAL_GPIO_Init+0x2f8>)
 800130e:	6a1b      	ldr	r3, [r3, #32]
 8001310:	4a5d      	ldr	r2, [pc, #372]	@ (8001488 <HAL_GPIO_Init+0x2f8>)
 8001312:	f043 0301 	orr.w	r3, r3, #1
 8001316:	6213      	str	r3, [r2, #32]
 8001318:	4b5b      	ldr	r3, [pc, #364]	@ (8001488 <HAL_GPIO_Init+0x2f8>)
 800131a:	6a1b      	ldr	r3, [r3, #32]
 800131c:	f003 0301 	and.w	r3, r3, #1
 8001320:	60bb      	str	r3, [r7, #8]
 8001322:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8001324:	4a59      	ldr	r2, [pc, #356]	@ (800148c <HAL_GPIO_Init+0x2fc>)
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	089b      	lsrs	r3, r3, #2
 800132a:	3302      	adds	r3, #2
 800132c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001330:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	f003 0303 	and.w	r3, r3, #3
 8001338:	009b      	lsls	r3, r3, #2
 800133a:	220f      	movs	r2, #15
 800133c:	fa02 f303 	lsl.w	r3, r2, r3
 8001340:	43db      	mvns	r3, r3
 8001342:	693a      	ldr	r2, [r7, #16]
 8001344:	4013      	ands	r3, r2
 8001346:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	4a51      	ldr	r2, [pc, #324]	@ (8001490 <HAL_GPIO_Init+0x300>)
 800134c:	4293      	cmp	r3, r2
 800134e:	d025      	beq.n	800139c <HAL_GPIO_Init+0x20c>
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	4a50      	ldr	r2, [pc, #320]	@ (8001494 <HAL_GPIO_Init+0x304>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d01f      	beq.n	8001398 <HAL_GPIO_Init+0x208>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	4a4f      	ldr	r2, [pc, #316]	@ (8001498 <HAL_GPIO_Init+0x308>)
 800135c:	4293      	cmp	r3, r2
 800135e:	d019      	beq.n	8001394 <HAL_GPIO_Init+0x204>
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	4a4e      	ldr	r2, [pc, #312]	@ (800149c <HAL_GPIO_Init+0x30c>)
 8001364:	4293      	cmp	r3, r2
 8001366:	d013      	beq.n	8001390 <HAL_GPIO_Init+0x200>
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	4a4d      	ldr	r2, [pc, #308]	@ (80014a0 <HAL_GPIO_Init+0x310>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d00d      	beq.n	800138c <HAL_GPIO_Init+0x1fc>
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4a4c      	ldr	r2, [pc, #304]	@ (80014a4 <HAL_GPIO_Init+0x314>)
 8001374:	4293      	cmp	r3, r2
 8001376:	d007      	beq.n	8001388 <HAL_GPIO_Init+0x1f8>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	4a4b      	ldr	r2, [pc, #300]	@ (80014a8 <HAL_GPIO_Init+0x318>)
 800137c:	4293      	cmp	r3, r2
 800137e:	d101      	bne.n	8001384 <HAL_GPIO_Init+0x1f4>
 8001380:	2306      	movs	r3, #6
 8001382:	e00c      	b.n	800139e <HAL_GPIO_Init+0x20e>
 8001384:	2307      	movs	r3, #7
 8001386:	e00a      	b.n	800139e <HAL_GPIO_Init+0x20e>
 8001388:	2305      	movs	r3, #5
 800138a:	e008      	b.n	800139e <HAL_GPIO_Init+0x20e>
 800138c:	2304      	movs	r3, #4
 800138e:	e006      	b.n	800139e <HAL_GPIO_Init+0x20e>
 8001390:	2303      	movs	r3, #3
 8001392:	e004      	b.n	800139e <HAL_GPIO_Init+0x20e>
 8001394:	2302      	movs	r3, #2
 8001396:	e002      	b.n	800139e <HAL_GPIO_Init+0x20e>
 8001398:	2301      	movs	r3, #1
 800139a:	e000      	b.n	800139e <HAL_GPIO_Init+0x20e>
 800139c:	2300      	movs	r3, #0
 800139e:	697a      	ldr	r2, [r7, #20]
 80013a0:	f002 0203 	and.w	r2, r2, #3
 80013a4:	0092      	lsls	r2, r2, #2
 80013a6:	4093      	lsls	r3, r2
 80013a8:	693a      	ldr	r2, [r7, #16]
 80013aa:	4313      	orrs	r3, r2
 80013ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80013ae:	4937      	ldr	r1, [pc, #220]	@ (800148c <HAL_GPIO_Init+0x2fc>)
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	089b      	lsrs	r3, r3, #2
 80013b4:	3302      	adds	r3, #2
 80013b6:	693a      	ldr	r2, [r7, #16]
 80013b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013bc:	4b3b      	ldr	r3, [pc, #236]	@ (80014ac <HAL_GPIO_Init+0x31c>)
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	43db      	mvns	r3, r3
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	4013      	ands	r3, r2
 80013ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d003      	beq.n	80013e0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 80013d8:	693a      	ldr	r2, [r7, #16]
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	4313      	orrs	r3, r2
 80013de:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80013e0:	4a32      	ldr	r2, [pc, #200]	@ (80014ac <HAL_GPIO_Init+0x31c>)
 80013e2:	693b      	ldr	r3, [r7, #16]
 80013e4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013e6:	4b31      	ldr	r3, [pc, #196]	@ (80014ac <HAL_GPIO_Init+0x31c>)
 80013e8:	68db      	ldr	r3, [r3, #12]
 80013ea:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	43db      	mvns	r3, r3
 80013f0:	693a      	ldr	r2, [r7, #16]
 80013f2:	4013      	ands	r3, r2
 80013f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d003      	beq.n	800140a <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 8001402:	693a      	ldr	r2, [r7, #16]
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	4313      	orrs	r3, r2
 8001408:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800140a:	4a28      	ldr	r2, [pc, #160]	@ (80014ac <HAL_GPIO_Init+0x31c>)
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001410:	4b26      	ldr	r3, [pc, #152]	@ (80014ac <HAL_GPIO_Init+0x31c>)
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	43db      	mvns	r3, r3
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	4013      	ands	r3, r2
 800141e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001428:	2b00      	cmp	r3, #0
 800142a:	d003      	beq.n	8001434 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 800142c:	693a      	ldr	r2, [r7, #16]
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	4313      	orrs	r3, r2
 8001432:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001434:	4a1d      	ldr	r2, [pc, #116]	@ (80014ac <HAL_GPIO_Init+0x31c>)
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800143a:	4b1c      	ldr	r3, [pc, #112]	@ (80014ac <HAL_GPIO_Init+0x31c>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	43db      	mvns	r3, r3
 8001444:	693a      	ldr	r2, [r7, #16]
 8001446:	4013      	ands	r3, r2
 8001448:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001452:	2b00      	cmp	r3, #0
 8001454:	d003      	beq.n	800145e <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 8001456:	693a      	ldr	r2, [r7, #16]
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	4313      	orrs	r3, r2
 800145c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800145e:	4a13      	ldr	r2, [pc, #76]	@ (80014ac <HAL_GPIO_Init+0x31c>)
 8001460:	693b      	ldr	r3, [r7, #16]
 8001462:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	3301      	adds	r3, #1
 8001468:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	fa22 f303 	lsr.w	r3, r2, r3
 8001474:	2b00      	cmp	r3, #0
 8001476:	f47f ae97 	bne.w	80011a8 <HAL_GPIO_Init+0x18>
  }
}
 800147a:	bf00      	nop
 800147c:	bf00      	nop
 800147e:	371c      	adds	r7, #28
 8001480:	46bd      	mov	sp, r7
 8001482:	bc80      	pop	{r7}
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	40023800 	.word	0x40023800
 800148c:	40010000 	.word	0x40010000
 8001490:	40020000 	.word	0x40020000
 8001494:	40020400 	.word	0x40020400
 8001498:	40020800 	.word	0x40020800
 800149c:	40020c00 	.word	0x40020c00
 80014a0:	40021000 	.word	0x40021000
 80014a4:	40021400 	.word	0x40021400
 80014a8:	40021800 	.word	0x40021800
 80014ac:	40010400 	.word	0x40010400

080014b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	460b      	mov	r3, r1
 80014ba:	807b      	strh	r3, [r7, #2]
 80014bc:	4613      	mov	r3, r2
 80014be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80014c0:	787b      	ldrb	r3, [r7, #1]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d003      	beq.n	80014ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80014c6:	887a      	ldrh	r2, [r7, #2]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 80014cc:	e003      	b.n	80014d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 80014ce:	887b      	ldrh	r3, [r7, #2]
 80014d0:	041a      	lsls	r2, r3, #16
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	619a      	str	r2, [r3, #24]
}
 80014d6:	bf00      	nop
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	bc80      	pop	{r7}
 80014de:	4770      	bx	lr

080014e0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..G depending on device used) to select the GPIO peripheral for STM32L1XX family devices
  * @param  GPIO_Pin specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b085      	sub	sp, #20
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	460b      	mov	r3, r1
 80014ea:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	695b      	ldr	r3, [r3, #20]
 80014f0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80014f2:	887a      	ldrh	r2, [r7, #2]
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	4013      	ands	r3, r2
 80014f8:	041a      	lsls	r2, r3, #16
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	43d9      	mvns	r1, r3
 80014fe:	887b      	ldrh	r3, [r7, #2]
 8001500:	400b      	ands	r3, r1
 8001502:	431a      	orrs	r2, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	619a      	str	r2, [r3, #24]
}
 8001508:	bf00      	nop
 800150a:	3714      	adds	r7, #20
 800150c:	46bd      	mov	sp, r7
 800150e:	bc80      	pop	{r7}
 8001510:	4770      	bx	lr
	...

08001514 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800151e:	4b08      	ldr	r3, [pc, #32]	@ (8001540 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001520:	695a      	ldr	r2, [r3, #20]
 8001522:	88fb      	ldrh	r3, [r7, #6]
 8001524:	4013      	ands	r3, r2
 8001526:	2b00      	cmp	r3, #0
 8001528:	d006      	beq.n	8001538 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800152a:	4a05      	ldr	r2, [pc, #20]	@ (8001540 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800152c:	88fb      	ldrh	r3, [r7, #6]
 800152e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001530:	88fb      	ldrh	r3, [r7, #6]
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff f920 	bl	8000778 <HAL_GPIO_EXTI_Callback>
  }
}
 8001538:	bf00      	nop
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	40010400 	.word	0x40010400

08001544 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b088      	sub	sp, #32
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d101      	bne.n	8001556 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001552:	2301      	movs	r3, #1
 8001554:	e31d      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001556:	4b94      	ldr	r3, [pc, #592]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	f003 030c 	and.w	r3, r3, #12
 800155e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001560:	4b91      	ldr	r3, [pc, #580]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 8001562:	689b      	ldr	r3, [r3, #8]
 8001564:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001568:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f003 0301 	and.w	r3, r3, #1
 8001572:	2b00      	cmp	r3, #0
 8001574:	d07b      	beq.n	800166e <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001576:	69bb      	ldr	r3, [r7, #24]
 8001578:	2b08      	cmp	r3, #8
 800157a:	d006      	beq.n	800158a <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800157c:	69bb      	ldr	r3, [r7, #24]
 800157e:	2b0c      	cmp	r3, #12
 8001580:	d10f      	bne.n	80015a2 <HAL_RCC_OscConfig+0x5e>
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001588:	d10b      	bne.n	80015a2 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800158a:	4b87      	ldr	r3, [pc, #540]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d06a      	beq.n	800166c <HAL_RCC_OscConfig+0x128>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d166      	bne.n	800166c <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 800159e:	2301      	movs	r3, #1
 80015a0:	e2f7      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d106      	bne.n	80015b8 <HAL_RCC_OscConfig+0x74>
 80015aa:	4b7f      	ldr	r3, [pc, #508]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a7e      	ldr	r2, [pc, #504]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 80015b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015b4:	6013      	str	r3, [r2, #0]
 80015b6:	e02d      	b.n	8001614 <HAL_RCC_OscConfig+0xd0>
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d10c      	bne.n	80015da <HAL_RCC_OscConfig+0x96>
 80015c0:	4b79      	ldr	r3, [pc, #484]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a78      	ldr	r2, [pc, #480]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 80015c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80015ca:	6013      	str	r3, [r2, #0]
 80015cc:	4b76      	ldr	r3, [pc, #472]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a75      	ldr	r2, [pc, #468]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 80015d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015d6:	6013      	str	r3, [r2, #0]
 80015d8:	e01c      	b.n	8001614 <HAL_RCC_OscConfig+0xd0>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	2b05      	cmp	r3, #5
 80015e0:	d10c      	bne.n	80015fc <HAL_RCC_OscConfig+0xb8>
 80015e2:	4b71      	ldr	r3, [pc, #452]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4a70      	ldr	r2, [pc, #448]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 80015e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015ec:	6013      	str	r3, [r2, #0]
 80015ee:	4b6e      	ldr	r3, [pc, #440]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4a6d      	ldr	r2, [pc, #436]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 80015f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015f8:	6013      	str	r3, [r2, #0]
 80015fa:	e00b      	b.n	8001614 <HAL_RCC_OscConfig+0xd0>
 80015fc:	4b6a      	ldr	r3, [pc, #424]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a69      	ldr	r2, [pc, #420]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 8001602:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001606:	6013      	str	r3, [r2, #0]
 8001608:	4b67      	ldr	r3, [pc, #412]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a66      	ldr	r2, [pc, #408]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 800160e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001612:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d013      	beq.n	8001644 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800161c:	f7ff fc34 	bl	8000e88 <HAL_GetTick>
 8001620:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001622:	e008      	b.n	8001636 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001624:	f7ff fc30 	bl	8000e88 <HAL_GetTick>
 8001628:	4602      	mov	r2, r0
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	2b64      	cmp	r3, #100	@ 0x64
 8001630:	d901      	bls.n	8001636 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8001632:	2303      	movs	r3, #3
 8001634:	e2ad      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001636:	4b5c      	ldr	r3, [pc, #368]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800163e:	2b00      	cmp	r3, #0
 8001640:	d0f0      	beq.n	8001624 <HAL_RCC_OscConfig+0xe0>
 8001642:	e014      	b.n	800166e <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001644:	f7ff fc20 	bl	8000e88 <HAL_GetTick>
 8001648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800164a:	e008      	b.n	800165e <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800164c:	f7ff fc1c 	bl	8000e88 <HAL_GetTick>
 8001650:	4602      	mov	r2, r0
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	2b64      	cmp	r3, #100	@ 0x64
 8001658:	d901      	bls.n	800165e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800165a:	2303      	movs	r3, #3
 800165c:	e299      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800165e:	4b52      	ldr	r3, [pc, #328]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001666:	2b00      	cmp	r3, #0
 8001668:	d1f0      	bne.n	800164c <HAL_RCC_OscConfig+0x108>
 800166a:	e000      	b.n	800166e <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800166c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0302 	and.w	r3, r3, #2
 8001676:	2b00      	cmp	r3, #0
 8001678:	d05a      	beq.n	8001730 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	2b04      	cmp	r3, #4
 800167e:	d005      	beq.n	800168c <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	2b0c      	cmp	r3, #12
 8001684:	d119      	bne.n	80016ba <HAL_RCC_OscConfig+0x176>
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d116      	bne.n	80016ba <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800168c:	4b46      	ldr	r3, [pc, #280]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f003 0302 	and.w	r3, r3, #2
 8001694:	2b00      	cmp	r3, #0
 8001696:	d005      	beq.n	80016a4 <HAL_RCC_OscConfig+0x160>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	2b01      	cmp	r3, #1
 800169e:	d001      	beq.n	80016a4 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80016a0:	2301      	movs	r3, #1
 80016a2:	e276      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016a4:	4b40      	ldr	r3, [pc, #256]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	691b      	ldr	r3, [r3, #16]
 80016b0:	021b      	lsls	r3, r3, #8
 80016b2:	493d      	ldr	r1, [pc, #244]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 80016b4:	4313      	orrs	r3, r2
 80016b6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016b8:	e03a      	b.n	8001730 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	68db      	ldr	r3, [r3, #12]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d020      	beq.n	8001704 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016c2:	4b3a      	ldr	r3, [pc, #232]	@ (80017ac <HAL_RCC_OscConfig+0x268>)
 80016c4:	2201      	movs	r2, #1
 80016c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c8:	f7ff fbde 	bl	8000e88 <HAL_GetTick>
 80016cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80016ce:	e008      	b.n	80016e2 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016d0:	f7ff fbda 	bl	8000e88 <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e257      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80016e2:	4b31      	ldr	r3, [pc, #196]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f003 0302 	and.w	r3, r3, #2
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d0f0      	beq.n	80016d0 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016ee:	4b2e      	ldr	r3, [pc, #184]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	691b      	ldr	r3, [r3, #16]
 80016fa:	021b      	lsls	r3, r3, #8
 80016fc:	492a      	ldr	r1, [pc, #168]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 80016fe:	4313      	orrs	r3, r2
 8001700:	604b      	str	r3, [r1, #4]
 8001702:	e015      	b.n	8001730 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001704:	4b29      	ldr	r3, [pc, #164]	@ (80017ac <HAL_RCC_OscConfig+0x268>)
 8001706:	2200      	movs	r2, #0
 8001708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800170a:	f7ff fbbd 	bl	8000e88 <HAL_GetTick>
 800170e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001710:	e008      	b.n	8001724 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001712:	f7ff fbb9 	bl	8000e88 <HAL_GetTick>
 8001716:	4602      	mov	r2, r0
 8001718:	693b      	ldr	r3, [r7, #16]
 800171a:	1ad3      	subs	r3, r2, r3
 800171c:	2b02      	cmp	r3, #2
 800171e:	d901      	bls.n	8001724 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8001720:	2303      	movs	r3, #3
 8001722:	e236      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001724:	4b20      	ldr	r3, [pc, #128]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f003 0302 	and.w	r3, r3, #2
 800172c:	2b00      	cmp	r3, #0
 800172e:	d1f0      	bne.n	8001712 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f003 0310 	and.w	r3, r3, #16
 8001738:	2b00      	cmp	r3, #0
 800173a:	f000 80b8 	beq.w	80018ae <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800173e:	69bb      	ldr	r3, [r7, #24]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d170      	bne.n	8001826 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001744:	4b18      	ldr	r3, [pc, #96]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800174c:	2b00      	cmp	r3, #0
 800174e:	d005      	beq.n	800175c <HAL_RCC_OscConfig+0x218>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	699b      	ldr	r3, [r3, #24]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d101      	bne.n	800175c <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e21a      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6a1a      	ldr	r2, [r3, #32]
 8001760:	4b11      	ldr	r3, [pc, #68]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8001768:	429a      	cmp	r2, r3
 800176a:	d921      	bls.n	80017b0 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6a1b      	ldr	r3, [r3, #32]
 8001770:	4618      	mov	r0, r3
 8001772:	f000 fcad 	bl	80020d0 <RCC_SetFlashLatencyFromMSIRange>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e208      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001780:	4b09      	ldr	r3, [pc, #36]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6a1b      	ldr	r3, [r3, #32]
 800178c:	4906      	ldr	r1, [pc, #24]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 800178e:	4313      	orrs	r3, r2
 8001790:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001792:	4b05      	ldr	r3, [pc, #20]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	69db      	ldr	r3, [r3, #28]
 800179e:	061b      	lsls	r3, r3, #24
 80017a0:	4901      	ldr	r1, [pc, #4]	@ (80017a8 <HAL_RCC_OscConfig+0x264>)
 80017a2:	4313      	orrs	r3, r2
 80017a4:	604b      	str	r3, [r1, #4]
 80017a6:	e020      	b.n	80017ea <HAL_RCC_OscConfig+0x2a6>
 80017a8:	40023800 	.word	0x40023800
 80017ac:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017b0:	4b99      	ldr	r3, [pc, #612]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6a1b      	ldr	r3, [r3, #32]
 80017bc:	4996      	ldr	r1, [pc, #600]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 80017be:	4313      	orrs	r3, r2
 80017c0:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017c2:	4b95      	ldr	r3, [pc, #596]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	69db      	ldr	r3, [r3, #28]
 80017ce:	061b      	lsls	r3, r3, #24
 80017d0:	4991      	ldr	r1, [pc, #580]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 80017d2:	4313      	orrs	r3, r2
 80017d4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6a1b      	ldr	r3, [r3, #32]
 80017da:	4618      	mov	r0, r3
 80017dc:	f000 fc78 	bl	80020d0 <RCC_SetFlashLatencyFromMSIRange>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e1d3      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6a1b      	ldr	r3, [r3, #32]
 80017ee:	0b5b      	lsrs	r3, r3, #13
 80017f0:	3301      	adds	r3, #1
 80017f2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80017f6:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80017fa:	4a87      	ldr	r2, [pc, #540]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 80017fc:	6892      	ldr	r2, [r2, #8]
 80017fe:	0912      	lsrs	r2, r2, #4
 8001800:	f002 020f 	and.w	r2, r2, #15
 8001804:	4985      	ldr	r1, [pc, #532]	@ (8001a1c <HAL_RCC_OscConfig+0x4d8>)
 8001806:	5c8a      	ldrb	r2, [r1, r2]
 8001808:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800180a:	4a85      	ldr	r2, [pc, #532]	@ (8001a20 <HAL_RCC_OscConfig+0x4dc>)
 800180c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800180e:	4b85      	ldr	r3, [pc, #532]	@ (8001a24 <HAL_RCC_OscConfig+0x4e0>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff f9fc 	bl	8000c10 <HAL_InitTick>
 8001818:	4603      	mov	r3, r0
 800181a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800181c:	7bfb      	ldrb	r3, [r7, #15]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d045      	beq.n	80018ae <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8001822:	7bfb      	ldrb	r3, [r7, #15]
 8001824:	e1b5      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	699b      	ldr	r3, [r3, #24]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d029      	beq.n	8001882 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800182e:	4b7e      	ldr	r3, [pc, #504]	@ (8001a28 <HAL_RCC_OscConfig+0x4e4>)
 8001830:	2201      	movs	r2, #1
 8001832:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001834:	f7ff fb28 	bl	8000e88 <HAL_GetTick>
 8001838:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800183a:	e008      	b.n	800184e <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800183c:	f7ff fb24 	bl	8000e88 <HAL_GetTick>
 8001840:	4602      	mov	r2, r0
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	2b02      	cmp	r3, #2
 8001848:	d901      	bls.n	800184e <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 800184a:	2303      	movs	r3, #3
 800184c:	e1a1      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800184e:	4b72      	ldr	r3, [pc, #456]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001856:	2b00      	cmp	r3, #0
 8001858:	d0f0      	beq.n	800183c <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800185a:	4b6f      	ldr	r3, [pc, #444]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6a1b      	ldr	r3, [r3, #32]
 8001866:	496c      	ldr	r1, [pc, #432]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 8001868:	4313      	orrs	r3, r2
 800186a:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800186c:	4b6a      	ldr	r3, [pc, #424]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	69db      	ldr	r3, [r3, #28]
 8001878:	061b      	lsls	r3, r3, #24
 800187a:	4967      	ldr	r1, [pc, #412]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 800187c:	4313      	orrs	r3, r2
 800187e:	604b      	str	r3, [r1, #4]
 8001880:	e015      	b.n	80018ae <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001882:	4b69      	ldr	r3, [pc, #420]	@ (8001a28 <HAL_RCC_OscConfig+0x4e4>)
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001888:	f7ff fafe 	bl	8000e88 <HAL_GetTick>
 800188c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800188e:	e008      	b.n	80018a2 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001890:	f7ff fafa 	bl	8000e88 <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	2b02      	cmp	r3, #2
 800189c:	d901      	bls.n	80018a2 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800189e:	2303      	movs	r3, #3
 80018a0:	e177      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80018a2:	4b5d      	ldr	r3, [pc, #372]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d1f0      	bne.n	8001890 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0308 	and.w	r3, r3, #8
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d030      	beq.n	800191c <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	695b      	ldr	r3, [r3, #20]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d016      	beq.n	80018f0 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018c2:	4b5a      	ldr	r3, [pc, #360]	@ (8001a2c <HAL_RCC_OscConfig+0x4e8>)
 80018c4:	2201      	movs	r2, #1
 80018c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018c8:	f7ff fade 	bl	8000e88 <HAL_GetTick>
 80018cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80018ce:	e008      	b.n	80018e2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018d0:	f7ff fada 	bl	8000e88 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e157      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80018e2:	4b4d      	ldr	r3, [pc, #308]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 80018e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018e6:	f003 0302 	and.w	r3, r3, #2
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d0f0      	beq.n	80018d0 <HAL_RCC_OscConfig+0x38c>
 80018ee:	e015      	b.n	800191c <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018f0:	4b4e      	ldr	r3, [pc, #312]	@ (8001a2c <HAL_RCC_OscConfig+0x4e8>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018f6:	f7ff fac7 	bl	8000e88 <HAL_GetTick>
 80018fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80018fc:	e008      	b.n	8001910 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018fe:	f7ff fac3 	bl	8000e88 <HAL_GetTick>
 8001902:	4602      	mov	r2, r0
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	1ad3      	subs	r3, r2, r3
 8001908:	2b02      	cmp	r3, #2
 800190a:	d901      	bls.n	8001910 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800190c:	2303      	movs	r3, #3
 800190e:	e140      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001910:	4b41      	ldr	r3, [pc, #260]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 8001912:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001914:	f003 0302 	and.w	r3, r3, #2
 8001918:	2b00      	cmp	r3, #0
 800191a:	d1f0      	bne.n	80018fe <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f003 0304 	and.w	r3, r3, #4
 8001924:	2b00      	cmp	r3, #0
 8001926:	f000 80b5 	beq.w	8001a94 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 800192a:	2300      	movs	r3, #0
 800192c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800192e:	4b3a      	ldr	r3, [pc, #232]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 8001930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001932:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001936:	2b00      	cmp	r3, #0
 8001938:	d10d      	bne.n	8001956 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800193a:	4b37      	ldr	r3, [pc, #220]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 800193c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800193e:	4a36      	ldr	r2, [pc, #216]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 8001940:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001944:	6253      	str	r3, [r2, #36]	@ 0x24
 8001946:	4b34      	ldr	r3, [pc, #208]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 8001948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800194a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800194e:	60bb      	str	r3, [r7, #8]
 8001950:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001952:	2301      	movs	r3, #1
 8001954:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001956:	4b36      	ldr	r3, [pc, #216]	@ (8001a30 <HAL_RCC_OscConfig+0x4ec>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800195e:	2b00      	cmp	r3, #0
 8001960:	d118      	bne.n	8001994 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001962:	4b33      	ldr	r3, [pc, #204]	@ (8001a30 <HAL_RCC_OscConfig+0x4ec>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a32      	ldr	r2, [pc, #200]	@ (8001a30 <HAL_RCC_OscConfig+0x4ec>)
 8001968:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800196c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800196e:	f7ff fa8b 	bl	8000e88 <HAL_GetTick>
 8001972:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001974:	e008      	b.n	8001988 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001976:	f7ff fa87 	bl	8000e88 <HAL_GetTick>
 800197a:	4602      	mov	r2, r0
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	2b64      	cmp	r3, #100	@ 0x64
 8001982:	d901      	bls.n	8001988 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8001984:	2303      	movs	r3, #3
 8001986:	e104      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001988:	4b29      	ldr	r3, [pc, #164]	@ (8001a30 <HAL_RCC_OscConfig+0x4ec>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001990:	2b00      	cmp	r3, #0
 8001992:	d0f0      	beq.n	8001976 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	2b01      	cmp	r3, #1
 800199a:	d106      	bne.n	80019aa <HAL_RCC_OscConfig+0x466>
 800199c:	4b1e      	ldr	r3, [pc, #120]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 800199e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019a0:	4a1d      	ldr	r2, [pc, #116]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 80019a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019a6:	6353      	str	r3, [r2, #52]	@ 0x34
 80019a8:	e02d      	b.n	8001a06 <HAL_RCC_OscConfig+0x4c2>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d10c      	bne.n	80019cc <HAL_RCC_OscConfig+0x488>
 80019b2:	4b19      	ldr	r3, [pc, #100]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 80019b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019b6:	4a18      	ldr	r2, [pc, #96]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 80019b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80019bc:	6353      	str	r3, [r2, #52]	@ 0x34
 80019be:	4b16      	ldr	r3, [pc, #88]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 80019c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019c2:	4a15      	ldr	r2, [pc, #84]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 80019c4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80019c8:	6353      	str	r3, [r2, #52]	@ 0x34
 80019ca:	e01c      	b.n	8001a06 <HAL_RCC_OscConfig+0x4c2>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	689b      	ldr	r3, [r3, #8]
 80019d0:	2b05      	cmp	r3, #5
 80019d2:	d10c      	bne.n	80019ee <HAL_RCC_OscConfig+0x4aa>
 80019d4:	4b10      	ldr	r3, [pc, #64]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 80019d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019d8:	4a0f      	ldr	r2, [pc, #60]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 80019da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019de:	6353      	str	r3, [r2, #52]	@ 0x34
 80019e0:	4b0d      	ldr	r3, [pc, #52]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 80019e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019e4:	4a0c      	ldr	r2, [pc, #48]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 80019e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019ea:	6353      	str	r3, [r2, #52]	@ 0x34
 80019ec:	e00b      	b.n	8001a06 <HAL_RCC_OscConfig+0x4c2>
 80019ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 80019f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019f2:	4a09      	ldr	r2, [pc, #36]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 80019f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80019f8:	6353      	str	r3, [r2, #52]	@ 0x34
 80019fa:	4b07      	ldr	r3, [pc, #28]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 80019fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019fe:	4a06      	ldr	r2, [pc, #24]	@ (8001a18 <HAL_RCC_OscConfig+0x4d4>)
 8001a00:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001a04:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d024      	beq.n	8001a58 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a0e:	f7ff fa3b 	bl	8000e88 <HAL_GetTick>
 8001a12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001a14:	e019      	b.n	8001a4a <HAL_RCC_OscConfig+0x506>
 8001a16:	bf00      	nop
 8001a18:	40023800 	.word	0x40023800
 8001a1c:	08005a90 	.word	0x08005a90
 8001a20:	20000000 	.word	0x20000000
 8001a24:	20000004 	.word	0x20000004
 8001a28:	42470020 	.word	0x42470020
 8001a2c:	42470680 	.word	0x42470680
 8001a30:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a34:	f7ff fa28 	bl	8000e88 <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d901      	bls.n	8001a4a <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8001a46:	2303      	movs	r3, #3
 8001a48:	e0a3      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001a4a:	4b54      	ldr	r3, [pc, #336]	@ (8001b9c <HAL_RCC_OscConfig+0x658>)
 8001a4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d0ee      	beq.n	8001a34 <HAL_RCC_OscConfig+0x4f0>
 8001a56:	e014      	b.n	8001a82 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a58:	f7ff fa16 	bl	8000e88 <HAL_GetTick>
 8001a5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001a5e:	e00a      	b.n	8001a76 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a60:	f7ff fa12 	bl	8000e88 <HAL_GetTick>
 8001a64:	4602      	mov	r2, r0
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d901      	bls.n	8001a76 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e08d      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001a76:	4b49      	ldr	r3, [pc, #292]	@ (8001b9c <HAL_RCC_OscConfig+0x658>)
 8001a78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a7a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d1ee      	bne.n	8001a60 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a82:	7ffb      	ldrb	r3, [r7, #31]
 8001a84:	2b01      	cmp	r3, #1
 8001a86:	d105      	bne.n	8001a94 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a88:	4b44      	ldr	r3, [pc, #272]	@ (8001b9c <HAL_RCC_OscConfig+0x658>)
 8001a8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a8c:	4a43      	ldr	r2, [pc, #268]	@ (8001b9c <HAL_RCC_OscConfig+0x658>)
 8001a8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a92:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d079      	beq.n	8001b90 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a9c:	69bb      	ldr	r3, [r7, #24]
 8001a9e:	2b0c      	cmp	r3, #12
 8001aa0:	d056      	beq.n	8001b50 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d13b      	bne.n	8001b22 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001aaa:	4b3d      	ldr	r3, [pc, #244]	@ (8001ba0 <HAL_RCC_OscConfig+0x65c>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab0:	f7ff f9ea 	bl	8000e88 <HAL_GetTick>
 8001ab4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001ab6:	e008      	b.n	8001aca <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ab8:	f7ff f9e6 	bl	8000e88 <HAL_GetTick>
 8001abc:	4602      	mov	r2, r0
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d901      	bls.n	8001aca <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e063      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001aca:	4b34      	ldr	r3, [pc, #208]	@ (8001b9c <HAL_RCC_OscConfig+0x658>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d1f0      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ad6:	4b31      	ldr	r3, [pc, #196]	@ (8001b9c <HAL_RCC_OscConfig+0x658>)
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ae6:	4319      	orrs	r1, r3
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aec:	430b      	orrs	r3, r1
 8001aee:	492b      	ldr	r1, [pc, #172]	@ (8001b9c <HAL_RCC_OscConfig+0x658>)
 8001af0:	4313      	orrs	r3, r2
 8001af2:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001af4:	4b2a      	ldr	r3, [pc, #168]	@ (8001ba0 <HAL_RCC_OscConfig+0x65c>)
 8001af6:	2201      	movs	r2, #1
 8001af8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001afa:	f7ff f9c5 	bl	8000e88 <HAL_GetTick>
 8001afe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001b00:	e008      	b.n	8001b14 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b02:	f7ff f9c1 	bl	8000e88 <HAL_GetTick>
 8001b06:	4602      	mov	r2, r0
 8001b08:	693b      	ldr	r3, [r7, #16]
 8001b0a:	1ad3      	subs	r3, r2, r3
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d901      	bls.n	8001b14 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8001b10:	2303      	movs	r3, #3
 8001b12:	e03e      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001b14:	4b21      	ldr	r3, [pc, #132]	@ (8001b9c <HAL_RCC_OscConfig+0x658>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d0f0      	beq.n	8001b02 <HAL_RCC_OscConfig+0x5be>
 8001b20:	e036      	b.n	8001b90 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b22:	4b1f      	ldr	r3, [pc, #124]	@ (8001ba0 <HAL_RCC_OscConfig+0x65c>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b28:	f7ff f9ae 	bl	8000e88 <HAL_GetTick>
 8001b2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001b2e:	e008      	b.n	8001b42 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b30:	f7ff f9aa 	bl	8000e88 <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	d901      	bls.n	8001b42 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	e027      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001b42:	4b16      	ldr	r3, [pc, #88]	@ (8001b9c <HAL_RCC_OscConfig+0x658>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d1f0      	bne.n	8001b30 <HAL_RCC_OscConfig+0x5ec>
 8001b4e:	e01f      	b.n	8001b90 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d101      	bne.n	8001b5c <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e01a      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001b9c <HAL_RCC_OscConfig+0x658>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d10d      	bne.n	8001b8c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d106      	bne.n	8001b8c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d001      	beq.n	8001b90 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e000      	b.n	8001b92 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8001b90:	2300      	movs	r3, #0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3720      	adds	r7, #32
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40023800 	.word	0x40023800
 8001ba0:	42470060 	.word	0x42470060

08001ba4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d101      	bne.n	8001bb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e11a      	b.n	8001dee <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001bb8:	4b8f      	ldr	r3, [pc, #572]	@ (8001df8 <HAL_RCC_ClockConfig+0x254>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0301 	and.w	r3, r3, #1
 8001bc0:	683a      	ldr	r2, [r7, #0]
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d919      	bls.n	8001bfa <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d105      	bne.n	8001bd8 <HAL_RCC_ClockConfig+0x34>
 8001bcc:	4b8a      	ldr	r3, [pc, #552]	@ (8001df8 <HAL_RCC_ClockConfig+0x254>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a89      	ldr	r2, [pc, #548]	@ (8001df8 <HAL_RCC_ClockConfig+0x254>)
 8001bd2:	f043 0304 	orr.w	r3, r3, #4
 8001bd6:	6013      	str	r3, [r2, #0]
 8001bd8:	4b87      	ldr	r3, [pc, #540]	@ (8001df8 <HAL_RCC_ClockConfig+0x254>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f023 0201 	bic.w	r2, r3, #1
 8001be0:	4985      	ldr	r1, [pc, #532]	@ (8001df8 <HAL_RCC_ClockConfig+0x254>)
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001be8:	4b83      	ldr	r3, [pc, #524]	@ (8001df8 <HAL_RCC_ClockConfig+0x254>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0301 	and.w	r3, r3, #1
 8001bf0:	683a      	ldr	r2, [r7, #0]
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	d001      	beq.n	8001bfa <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e0f9      	b.n	8001dee <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0302 	and.w	r3, r3, #2
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d008      	beq.n	8001c18 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c06:	4b7d      	ldr	r3, [pc, #500]	@ (8001dfc <HAL_RCC_ClockConfig+0x258>)
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	497a      	ldr	r1, [pc, #488]	@ (8001dfc <HAL_RCC_ClockConfig+0x258>)
 8001c14:	4313      	orrs	r3, r2
 8001c16:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 0301 	and.w	r3, r3, #1
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	f000 808e 	beq.w	8001d42 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d107      	bne.n	8001c3e <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c2e:	4b73      	ldr	r3, [pc, #460]	@ (8001dfc <HAL_RCC_ClockConfig+0x258>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d121      	bne.n	8001c7e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e0d7      	b.n	8001dee <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	2b03      	cmp	r3, #3
 8001c44:	d107      	bne.n	8001c56 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001c46:	4b6d      	ldr	r3, [pc, #436]	@ (8001dfc <HAL_RCC_ClockConfig+0x258>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d115      	bne.n	8001c7e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e0cb      	b.n	8001dee <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d107      	bne.n	8001c6e <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c5e:	4b67      	ldr	r3, [pc, #412]	@ (8001dfc <HAL_RCC_ClockConfig+0x258>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d109      	bne.n	8001c7e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e0bf      	b.n	8001dee <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001c6e:	4b63      	ldr	r3, [pc, #396]	@ (8001dfc <HAL_RCC_ClockConfig+0x258>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d101      	bne.n	8001c7e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e0b7      	b.n	8001dee <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c7e:	4b5f      	ldr	r3, [pc, #380]	@ (8001dfc <HAL_RCC_ClockConfig+0x258>)
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	f023 0203 	bic.w	r2, r3, #3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	495c      	ldr	r1, [pc, #368]	@ (8001dfc <HAL_RCC_ClockConfig+0x258>)
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c90:	f7ff f8fa 	bl	8000e88 <HAL_GetTick>
 8001c94:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d112      	bne.n	8001cc4 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c9e:	e00a      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ca0:	f7ff f8f2 	bl	8000e88 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d901      	bls.n	8001cb6 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8001cb2:	2303      	movs	r3, #3
 8001cb4:	e09b      	b.n	8001dee <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cb6:	4b51      	ldr	r3, [pc, #324]	@ (8001dfc <HAL_RCC_ClockConfig+0x258>)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	f003 030c 	and.w	r3, r3, #12
 8001cbe:	2b08      	cmp	r3, #8
 8001cc0:	d1ee      	bne.n	8001ca0 <HAL_RCC_ClockConfig+0xfc>
 8001cc2:	e03e      	b.n	8001d42 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	2b03      	cmp	r3, #3
 8001cca:	d112      	bne.n	8001cf2 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ccc:	e00a      	b.n	8001ce4 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cce:	f7ff f8db 	bl	8000e88 <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e084      	b.n	8001dee <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ce4:	4b45      	ldr	r3, [pc, #276]	@ (8001dfc <HAL_RCC_ClockConfig+0x258>)
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	f003 030c 	and.w	r3, r3, #12
 8001cec:	2b0c      	cmp	r3, #12
 8001cee:	d1ee      	bne.n	8001cce <HAL_RCC_ClockConfig+0x12a>
 8001cf0:	e027      	b.n	8001d42 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d11d      	bne.n	8001d36 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cfa:	e00a      	b.n	8001d12 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cfc:	f7ff f8c4 	bl	8000e88 <HAL_GetTick>
 8001d00:	4602      	mov	r2, r0
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d901      	bls.n	8001d12 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8001d0e:	2303      	movs	r3, #3
 8001d10:	e06d      	b.n	8001dee <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d12:	4b3a      	ldr	r3, [pc, #232]	@ (8001dfc <HAL_RCC_ClockConfig+0x258>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	f003 030c 	and.w	r3, r3, #12
 8001d1a:	2b04      	cmp	r3, #4
 8001d1c:	d1ee      	bne.n	8001cfc <HAL_RCC_ClockConfig+0x158>
 8001d1e:	e010      	b.n	8001d42 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d20:	f7ff f8b2 	bl	8000e88 <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e05b      	b.n	8001dee <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001d36:	4b31      	ldr	r3, [pc, #196]	@ (8001dfc <HAL_RCC_ClockConfig+0x258>)
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	f003 030c 	and.w	r3, r3, #12
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1ee      	bne.n	8001d20 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d42:	4b2d      	ldr	r3, [pc, #180]	@ (8001df8 <HAL_RCC_ClockConfig+0x254>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	683a      	ldr	r2, [r7, #0]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d219      	bcs.n	8001d84 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d105      	bne.n	8001d62 <HAL_RCC_ClockConfig+0x1be>
 8001d56:	4b28      	ldr	r3, [pc, #160]	@ (8001df8 <HAL_RCC_ClockConfig+0x254>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a27      	ldr	r2, [pc, #156]	@ (8001df8 <HAL_RCC_ClockConfig+0x254>)
 8001d5c:	f043 0304 	orr.w	r3, r3, #4
 8001d60:	6013      	str	r3, [r2, #0]
 8001d62:	4b25      	ldr	r3, [pc, #148]	@ (8001df8 <HAL_RCC_ClockConfig+0x254>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f023 0201 	bic.w	r2, r3, #1
 8001d6a:	4923      	ldr	r1, [pc, #140]	@ (8001df8 <HAL_RCC_ClockConfig+0x254>)
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d72:	4b21      	ldr	r3, [pc, #132]	@ (8001df8 <HAL_RCC_ClockConfig+0x254>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 0301 	and.w	r3, r3, #1
 8001d7a:	683a      	ldr	r2, [r7, #0]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d001      	beq.n	8001d84 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e034      	b.n	8001dee <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0304 	and.w	r3, r3, #4
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d008      	beq.n	8001da2 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d90:	4b1a      	ldr	r3, [pc, #104]	@ (8001dfc <HAL_RCC_ClockConfig+0x258>)
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	4917      	ldr	r1, [pc, #92]	@ (8001dfc <HAL_RCC_ClockConfig+0x258>)
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0308 	and.w	r3, r3, #8
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d009      	beq.n	8001dc2 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001dae:	4b13      	ldr	r3, [pc, #76]	@ (8001dfc <HAL_RCC_ClockConfig+0x258>)
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	691b      	ldr	r3, [r3, #16]
 8001dba:	00db      	lsls	r3, r3, #3
 8001dbc:	490f      	ldr	r1, [pc, #60]	@ (8001dfc <HAL_RCC_ClockConfig+0x258>)
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001dc2:	f000 f823 	bl	8001e0c <HAL_RCC_GetSysClockFreq>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001dfc <HAL_RCC_ClockConfig+0x258>)
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	091b      	lsrs	r3, r3, #4
 8001dce:	f003 030f 	and.w	r3, r3, #15
 8001dd2:	490b      	ldr	r1, [pc, #44]	@ (8001e00 <HAL_RCC_ClockConfig+0x25c>)
 8001dd4:	5ccb      	ldrb	r3, [r1, r3]
 8001dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8001dda:	4a0a      	ldr	r2, [pc, #40]	@ (8001e04 <HAL_RCC_ClockConfig+0x260>)
 8001ddc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001dde:	4b0a      	ldr	r3, [pc, #40]	@ (8001e08 <HAL_RCC_ClockConfig+0x264>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7fe ff14 	bl	8000c10 <HAL_InitTick>
 8001de8:	4603      	mov	r3, r0
 8001dea:	72fb      	strb	r3, [r7, #11]

  return status;
 8001dec:	7afb      	ldrb	r3, [r7, #11]
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3710      	adds	r7, #16
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40023c00 	.word	0x40023c00
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	08005a90 	.word	0x08005a90
 8001e04:	20000000 	.word	0x20000000
 8001e08:	20000004 	.word	0x20000004

08001e0c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e10:	b092      	sub	sp, #72	@ 0x48
 8001e12:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8001e14:	4b79      	ldr	r3, [pc, #484]	@ (8001ffc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e1c:	f003 030c 	and.w	r3, r3, #12
 8001e20:	2b0c      	cmp	r3, #12
 8001e22:	d00d      	beq.n	8001e40 <HAL_RCC_GetSysClockFreq+0x34>
 8001e24:	2b0c      	cmp	r3, #12
 8001e26:	f200 80d5 	bhi.w	8001fd4 <HAL_RCC_GetSysClockFreq+0x1c8>
 8001e2a:	2b04      	cmp	r3, #4
 8001e2c:	d002      	beq.n	8001e34 <HAL_RCC_GetSysClockFreq+0x28>
 8001e2e:	2b08      	cmp	r3, #8
 8001e30:	d003      	beq.n	8001e3a <HAL_RCC_GetSysClockFreq+0x2e>
 8001e32:	e0cf      	b.n	8001fd4 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e34:	4b72      	ldr	r3, [pc, #456]	@ (8002000 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8001e36:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8001e38:	e0da      	b.n	8001ff0 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e3a:	4b72      	ldr	r3, [pc, #456]	@ (8002004 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8001e3c:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8001e3e:	e0d7      	b.n	8001ff0 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001e40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e42:	0c9b      	lsrs	r3, r3, #18
 8001e44:	f003 020f 	and.w	r2, r3, #15
 8001e48:	4b6f      	ldr	r3, [pc, #444]	@ (8002008 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8001e4a:	5c9b      	ldrb	r3, [r3, r2]
 8001e4c:	63bb      	str	r3, [r7, #56]	@ 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001e4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e50:	0d9b      	lsrs	r3, r3, #22
 8001e52:	f003 0303 	and.w	r3, r3, #3
 8001e56:	3301      	adds	r3, #1
 8001e58:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e5a:	4b68      	ldr	r3, [pc, #416]	@ (8001ffc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d05d      	beq.n	8001f22 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001e66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e68:	2200      	movs	r2, #0
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	4611      	mov	r1, r2
 8001e6e:	4604      	mov	r4, r0
 8001e70:	460d      	mov	r5, r1
 8001e72:	4622      	mov	r2, r4
 8001e74:	462b      	mov	r3, r5
 8001e76:	f04f 0000 	mov.w	r0, #0
 8001e7a:	f04f 0100 	mov.w	r1, #0
 8001e7e:	0159      	lsls	r1, r3, #5
 8001e80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e84:	0150      	lsls	r0, r2, #5
 8001e86:	4602      	mov	r2, r0
 8001e88:	460b      	mov	r3, r1
 8001e8a:	4621      	mov	r1, r4
 8001e8c:	1a51      	subs	r1, r2, r1
 8001e8e:	6139      	str	r1, [r7, #16]
 8001e90:	4629      	mov	r1, r5
 8001e92:	eb63 0301 	sbc.w	r3, r3, r1
 8001e96:	617b      	str	r3, [r7, #20]
 8001e98:	f04f 0200 	mov.w	r2, #0
 8001e9c:	f04f 0300 	mov.w	r3, #0
 8001ea0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001ea4:	4659      	mov	r1, fp
 8001ea6:	018b      	lsls	r3, r1, #6
 8001ea8:	4651      	mov	r1, sl
 8001eaa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001eae:	4651      	mov	r1, sl
 8001eb0:	018a      	lsls	r2, r1, #6
 8001eb2:	46d4      	mov	ip, sl
 8001eb4:	ebb2 080c 	subs.w	r8, r2, ip
 8001eb8:	4659      	mov	r1, fp
 8001eba:	eb63 0901 	sbc.w	r9, r3, r1
 8001ebe:	f04f 0200 	mov.w	r2, #0
 8001ec2:	f04f 0300 	mov.w	r3, #0
 8001ec6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001eca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ece:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ed2:	4690      	mov	r8, r2
 8001ed4:	4699      	mov	r9, r3
 8001ed6:	4623      	mov	r3, r4
 8001ed8:	eb18 0303 	adds.w	r3, r8, r3
 8001edc:	60bb      	str	r3, [r7, #8]
 8001ede:	462b      	mov	r3, r5
 8001ee0:	eb49 0303 	adc.w	r3, r9, r3
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	f04f 0200 	mov.w	r2, #0
 8001eea:	f04f 0300 	mov.w	r3, #0
 8001eee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001ef2:	4629      	mov	r1, r5
 8001ef4:	024b      	lsls	r3, r1, #9
 8001ef6:	4620      	mov	r0, r4
 8001ef8:	4629      	mov	r1, r5
 8001efa:	4604      	mov	r4, r0
 8001efc:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8001f00:	4601      	mov	r1, r0
 8001f02:	024a      	lsls	r2, r1, #9
 8001f04:	4610      	mov	r0, r2
 8001f06:	4619      	mov	r1, r3
 8001f08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001f10:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001f14:	f7fe f934 	bl	8000180 <__aeabi_uldivmod>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	4613      	mov	r3, r2
 8001f1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f20:	e055      	b.n	8001fce <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001f22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f24:	2200      	movs	r2, #0
 8001f26:	623b      	str	r3, [r7, #32]
 8001f28:	627a      	str	r2, [r7, #36]	@ 0x24
 8001f2a:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001f2e:	4642      	mov	r2, r8
 8001f30:	464b      	mov	r3, r9
 8001f32:	f04f 0000 	mov.w	r0, #0
 8001f36:	f04f 0100 	mov.w	r1, #0
 8001f3a:	0159      	lsls	r1, r3, #5
 8001f3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f40:	0150      	lsls	r0, r2, #5
 8001f42:	4602      	mov	r2, r0
 8001f44:	460b      	mov	r3, r1
 8001f46:	46c4      	mov	ip, r8
 8001f48:	ebb2 0a0c 	subs.w	sl, r2, ip
 8001f4c:	4640      	mov	r0, r8
 8001f4e:	4649      	mov	r1, r9
 8001f50:	468c      	mov	ip, r1
 8001f52:	eb63 0b0c 	sbc.w	fp, r3, ip
 8001f56:	f04f 0200 	mov.w	r2, #0
 8001f5a:	f04f 0300 	mov.w	r3, #0
 8001f5e:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001f62:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001f66:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001f6a:	ebb2 040a 	subs.w	r4, r2, sl
 8001f6e:	eb63 050b 	sbc.w	r5, r3, fp
 8001f72:	f04f 0200 	mov.w	r2, #0
 8001f76:	f04f 0300 	mov.w	r3, #0
 8001f7a:	00eb      	lsls	r3, r5, #3
 8001f7c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f80:	00e2      	lsls	r2, r4, #3
 8001f82:	4614      	mov	r4, r2
 8001f84:	461d      	mov	r5, r3
 8001f86:	4603      	mov	r3, r0
 8001f88:	18e3      	adds	r3, r4, r3
 8001f8a:	603b      	str	r3, [r7, #0]
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	eb45 0303 	adc.w	r3, r5, r3
 8001f92:	607b      	str	r3, [r7, #4]
 8001f94:	f04f 0200 	mov.w	r2, #0
 8001f98:	f04f 0300 	mov.w	r3, #0
 8001f9c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001fa0:	4629      	mov	r1, r5
 8001fa2:	028b      	lsls	r3, r1, #10
 8001fa4:	4620      	mov	r0, r4
 8001fa6:	4629      	mov	r1, r5
 8001fa8:	4604      	mov	r4, r0
 8001faa:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8001fae:	4601      	mov	r1, r0
 8001fb0:	028a      	lsls	r2, r1, #10
 8001fb2:	4610      	mov	r0, r2
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fb8:	2200      	movs	r2, #0
 8001fba:	61bb      	str	r3, [r7, #24]
 8001fbc:	61fa      	str	r2, [r7, #28]
 8001fbe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001fc2:	f7fe f8dd 	bl	8000180 <__aeabi_uldivmod>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	460b      	mov	r3, r1
 8001fca:	4613      	mov	r3, r2
 8001fcc:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllvco;
 8001fce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001fd0:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8001fd2:	e00d      	b.n	8001ff0 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001fd4:	4b09      	ldr	r3, [pc, #36]	@ (8001ffc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	0b5b      	lsrs	r3, r3, #13
 8001fda:	f003 0307 	and.w	r3, r3, #7
 8001fde:	633b      	str	r3, [r7, #48]	@ 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fec:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8001fee:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ff0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3748      	adds	r7, #72	@ 0x48
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ffc:	40023800 	.word	0x40023800
 8002000:	00f42400 	.word	0x00f42400
 8002004:	007a1200 	.word	0x007a1200
 8002008:	08005a84 	.word	0x08005a84

0800200c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002010:	4b02      	ldr	r3, [pc, #8]	@ (800201c <HAL_RCC_GetHCLKFreq+0x10>)
 8002012:	681b      	ldr	r3, [r3, #0]
}
 8002014:	4618      	mov	r0, r3
 8002016:	46bd      	mov	sp, r7
 8002018:	bc80      	pop	{r7}
 800201a:	4770      	bx	lr
 800201c:	20000000 	.word	0x20000000

08002020 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002024:	f7ff fff2 	bl	800200c <HAL_RCC_GetHCLKFreq>
 8002028:	4602      	mov	r2, r0
 800202a:	4b05      	ldr	r3, [pc, #20]	@ (8002040 <HAL_RCC_GetPCLK1Freq+0x20>)
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	0a1b      	lsrs	r3, r3, #8
 8002030:	f003 0307 	and.w	r3, r3, #7
 8002034:	4903      	ldr	r1, [pc, #12]	@ (8002044 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002036:	5ccb      	ldrb	r3, [r1, r3]
 8002038:	fa22 f303 	lsr.w	r3, r2, r3
}
 800203c:	4618      	mov	r0, r3
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40023800 	.word	0x40023800
 8002044:	08005aa0 	.word	0x08005aa0

08002048 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800204c:	f7ff ffde 	bl	800200c <HAL_RCC_GetHCLKFreq>
 8002050:	4602      	mov	r2, r0
 8002052:	4b05      	ldr	r3, [pc, #20]	@ (8002068 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	0adb      	lsrs	r3, r3, #11
 8002058:	f003 0307 	and.w	r3, r3, #7
 800205c:	4903      	ldr	r1, [pc, #12]	@ (800206c <HAL_RCC_GetPCLK2Freq+0x24>)
 800205e:	5ccb      	ldrb	r3, [r1, r3]
 8002060:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002064:	4618      	mov	r0, r3
 8002066:	bd80      	pop	{r7, pc}
 8002068:	40023800 	.word	0x40023800
 800206c:	08005aa0 	.word	0x08005aa0

08002070 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	220f      	movs	r2, #15
 800207e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002080:	4b11      	ldr	r3, [pc, #68]	@ (80020c8 <HAL_RCC_GetClockConfig+0x58>)
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	f003 0203 	and.w	r2, r3, #3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800208c:	4b0e      	ldr	r3, [pc, #56]	@ (80020c8 <HAL_RCC_GetClockConfig+0x58>)
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002098:	4b0b      	ldr	r3, [pc, #44]	@ (80020c8 <HAL_RCC_GetClockConfig+0x58>)
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80020a4:	4b08      	ldr	r3, [pc, #32]	@ (80020c8 <HAL_RCC_GetClockConfig+0x58>)
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	08db      	lsrs	r3, r3, #3
 80020aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80020b2:	4b06      	ldr	r3, [pc, #24]	@ (80020cc <HAL_RCC_GetClockConfig+0x5c>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0201 	and.w	r2, r3, #1
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	601a      	str	r2, [r3, #0]
}
 80020be:	bf00      	nop
 80020c0:	370c      	adds	r7, #12
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bc80      	pop	{r7}
 80020c6:	4770      	bx	lr
 80020c8:	40023800 	.word	0x40023800
 80020cc:	40023c00 	.word	0x40023c00

080020d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b087      	sub	sp, #28
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80020d8:	2300      	movs	r3, #0
 80020da:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80020dc:	4b29      	ldr	r3, [pc, #164]	@ (8002184 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d12c      	bne.n	8002142 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80020e8:	4b26      	ldr	r3, [pc, #152]	@ (8002184 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80020ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d005      	beq.n	8002100 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80020f4:	4b24      	ldr	r3, [pc, #144]	@ (8002188 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 80020fc:	617b      	str	r3, [r7, #20]
 80020fe:	e016      	b.n	800212e <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002100:	4b20      	ldr	r3, [pc, #128]	@ (8002184 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002104:	4a1f      	ldr	r2, [pc, #124]	@ (8002184 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002106:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800210a:	6253      	str	r3, [r2, #36]	@ 0x24
 800210c:	4b1d      	ldr	r3, [pc, #116]	@ (8002184 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800210e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002110:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002114:	60fb      	str	r3, [r7, #12]
 8002116:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002118:	4b1b      	ldr	r3, [pc, #108]	@ (8002188 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8002120:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8002122:	4b18      	ldr	r3, [pc, #96]	@ (8002184 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002126:	4a17      	ldr	r2, [pc, #92]	@ (8002184 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002128:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800212c:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8002134:	d105      	bne.n	8002142 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800213c:	d101      	bne.n	8002142 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800213e:	2301      	movs	r3, #1
 8002140:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d105      	bne.n	8002154 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8002148:	4b10      	ldr	r3, [pc, #64]	@ (800218c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a0f      	ldr	r2, [pc, #60]	@ (800218c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800214e:	f043 0304 	orr.w	r3, r3, #4
 8002152:	6013      	str	r3, [r2, #0]
 8002154:	4b0d      	ldr	r3, [pc, #52]	@ (800218c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f023 0201 	bic.w	r2, r3, #1
 800215c:	490b      	ldr	r1, [pc, #44]	@ (800218c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	4313      	orrs	r3, r2
 8002162:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002164:	4b09      	ldr	r3, [pc, #36]	@ (800218c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0301 	and.w	r3, r3, #1
 800216c:	693a      	ldr	r2, [r7, #16]
 800216e:	429a      	cmp	r2, r3
 8002170:	d001      	beq.n	8002176 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e000      	b.n	8002178 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8002176:	2300      	movs	r3, #0
}
 8002178:	4618      	mov	r0, r3
 800217a:	371c      	adds	r7, #28
 800217c:	46bd      	mov	sp, r7
 800217e:	bc80      	pop	{r7}
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	40023800 	.word	0x40023800
 8002188:	40007000 	.word	0x40007000
 800218c:	40023c00 	.word	0x40023c00

08002190 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d101      	bne.n	80021a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e031      	b.n	8002206 <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d106      	bne.n	80021bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2200      	movs	r2, #0
 80021b2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f000 f829 	bl	800220e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2202      	movs	r2, #2
 80021c0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	3304      	adds	r3, #4
 80021cc:	4619      	mov	r1, r3
 80021ce:	4610      	mov	r0, r2
 80021d0:	f000 f978 	bl	80024c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2201      	movs	r2, #1
 80021d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2201      	movs	r2, #1
 80021e0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2201      	movs	r2, #1
 80021e8:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2201      	movs	r2, #1
 80021f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2201      	movs	r2, #1
 80021f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2201      	movs	r2, #1
 8002200:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800220e:	b480      	push	{r7}
 8002210:	b083      	sub	sp, #12
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002216:	bf00      	nop
 8002218:	370c      	adds	r7, #12
 800221a:	46bd      	mov	sp, r7
 800221c:	bc80      	pop	{r7}
 800221e:	4770      	bx	lr

08002220 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002220:	b480      	push	{r7}
 8002222:	b085      	sub	sp, #20
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800222e:	b2db      	uxtb	r3, r3
 8002230:	2b01      	cmp	r3, #1
 8002232:	d001      	beq.n	8002238 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	e03a      	b.n	80022ae <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2202      	movs	r2, #2
 800223c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	68da      	ldr	r2, [r3, #12]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f042 0201 	orr.w	r2, r2, #1
 800224e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002258:	d00e      	beq.n	8002278 <HAL_TIM_Base_Start_IT+0x58>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a16      	ldr	r2, [pc, #88]	@ (80022b8 <HAL_TIM_Base_Start_IT+0x98>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d009      	beq.n	8002278 <HAL_TIM_Base_Start_IT+0x58>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a14      	ldr	r2, [pc, #80]	@ (80022bc <HAL_TIM_Base_Start_IT+0x9c>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d004      	beq.n	8002278 <HAL_TIM_Base_Start_IT+0x58>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a13      	ldr	r2, [pc, #76]	@ (80022c0 <HAL_TIM_Base_Start_IT+0xa0>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d111      	bne.n	800229c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	f003 0307 	and.w	r3, r3, #7
 8002282:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2b06      	cmp	r3, #6
 8002288:	d010      	beq.n	80022ac <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f042 0201 	orr.w	r2, r2, #1
 8002298:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800229a:	e007      	b.n	80022ac <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f042 0201 	orr.w	r2, r2, #1
 80022aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3714      	adds	r7, #20
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bc80      	pop	{r7}
 80022b6:	4770      	bx	lr
 80022b8:	40000400 	.word	0x40000400
 80022bc:	40000800 	.word	0x40000800
 80022c0:	40010800 	.word	0x40010800

080022c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	691b      	ldr	r3, [r3, #16]
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d122      	bne.n	8002320 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	f003 0302 	and.w	r3, r3, #2
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d11b      	bne.n	8002320 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f06f 0202 	mvn.w	r2, #2
 80022f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2201      	movs	r2, #1
 80022f6:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	699b      	ldr	r3, [r3, #24]
 80022fe:	f003 0303 	and.w	r3, r3, #3
 8002302:	2b00      	cmp	r3, #0
 8002304:	d003      	beq.n	800230e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f000 f8c1 	bl	800248e <HAL_TIM_IC_CaptureCallback>
 800230c:	e005      	b.n	800231a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f000 f8b4 	bl	800247c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f000 f8c3 	bl	80024a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	691b      	ldr	r3, [r3, #16]
 8002326:	f003 0304 	and.w	r3, r3, #4
 800232a:	2b04      	cmp	r3, #4
 800232c:	d122      	bne.n	8002374 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	f003 0304 	and.w	r3, r3, #4
 8002338:	2b04      	cmp	r3, #4
 800233a:	d11b      	bne.n	8002374 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f06f 0204 	mvn.w	r2, #4
 8002344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2202      	movs	r2, #2
 800234a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	699b      	ldr	r3, [r3, #24]
 8002352:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002356:	2b00      	cmp	r3, #0
 8002358:	d003      	beq.n	8002362 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f000 f897 	bl	800248e <HAL_TIM_IC_CaptureCallback>
 8002360:	e005      	b.n	800236e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f000 f88a 	bl	800247c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002368:	6878      	ldr	r0, [r7, #4]
 800236a:	f000 f899 	bl	80024a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	f003 0308 	and.w	r3, r3, #8
 800237e:	2b08      	cmp	r3, #8
 8002380:	d122      	bne.n	80023c8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	f003 0308 	and.w	r3, r3, #8
 800238c:	2b08      	cmp	r3, #8
 800238e:	d11b      	bne.n	80023c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f06f 0208 	mvn.w	r2, #8
 8002398:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2204      	movs	r2, #4
 800239e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	69db      	ldr	r3, [r3, #28]
 80023a6:	f003 0303 	and.w	r3, r3, #3
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d003      	beq.n	80023b6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f000 f86d 	bl	800248e <HAL_TIM_IC_CaptureCallback>
 80023b4:	e005      	b.n	80023c2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f000 f860 	bl	800247c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	f000 f86f 	bl	80024a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	691b      	ldr	r3, [r3, #16]
 80023ce:	f003 0310 	and.w	r3, r3, #16
 80023d2:	2b10      	cmp	r3, #16
 80023d4:	d122      	bne.n	800241c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	f003 0310 	and.w	r3, r3, #16
 80023e0:	2b10      	cmp	r3, #16
 80023e2:	d11b      	bne.n	800241c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f06f 0210 	mvn.w	r2, #16
 80023ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2208      	movs	r2, #8
 80023f2:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	69db      	ldr	r3, [r3, #28]
 80023fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d003      	beq.n	800240a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f000 f843 	bl	800248e <HAL_TIM_IC_CaptureCallback>
 8002408:	e005      	b.n	8002416 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f000 f836 	bl	800247c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f000 f845 	bl	80024a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	691b      	ldr	r3, [r3, #16]
 8002422:	f003 0301 	and.w	r3, r3, #1
 8002426:	2b01      	cmp	r3, #1
 8002428:	d10e      	bne.n	8002448 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	f003 0301 	and.w	r3, r3, #1
 8002434:	2b01      	cmp	r3, #1
 8002436:	d107      	bne.n	8002448 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f06f 0201 	mvn.w	r2, #1
 8002440:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f7fe fa38 	bl	80008b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	691b      	ldr	r3, [r3, #16]
 800244e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002452:	2b40      	cmp	r3, #64	@ 0x40
 8002454:	d10e      	bne.n	8002474 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002460:	2b40      	cmp	r3, #64	@ 0x40
 8002462:	d107      	bne.n	8002474 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800246c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f000 f81f 	bl	80024b2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002474:	bf00      	nop
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002484:	bf00      	nop
 8002486:	370c      	adds	r7, #12
 8002488:	46bd      	mov	sp, r7
 800248a:	bc80      	pop	{r7}
 800248c:	4770      	bx	lr

0800248e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800248e:	b480      	push	{r7}
 8002490:	b083      	sub	sp, #12
 8002492:	af00      	add	r7, sp, #0
 8002494:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002496:	bf00      	nop
 8002498:	370c      	adds	r7, #12
 800249a:	46bd      	mov	sp, r7
 800249c:	bc80      	pop	{r7}
 800249e:	4770      	bx	lr

080024a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80024a8:	bf00      	nop
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bc80      	pop	{r7}
 80024b0:	4770      	bx	lr

080024b2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80024b2:	b480      	push	{r7}
 80024b4:	b083      	sub	sp, #12
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80024ba:	bf00      	nop
 80024bc:	370c      	adds	r7, #12
 80024be:	46bd      	mov	sp, r7
 80024c0:	bc80      	pop	{r7}
 80024c2:	4770      	bx	lr

080024c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b085      	sub	sp, #20
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024da:	d00f      	beq.n	80024fc <TIM_Base_SetConfig+0x38>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	4a2b      	ldr	r2, [pc, #172]	@ (800258c <TIM_Base_SetConfig+0xc8>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d00b      	beq.n	80024fc <TIM_Base_SetConfig+0x38>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	4a2a      	ldr	r2, [pc, #168]	@ (8002590 <TIM_Base_SetConfig+0xcc>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d007      	beq.n	80024fc <TIM_Base_SetConfig+0x38>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4a29      	ldr	r2, [pc, #164]	@ (8002594 <TIM_Base_SetConfig+0xd0>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d003      	beq.n	80024fc <TIM_Base_SetConfig+0x38>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4a28      	ldr	r2, [pc, #160]	@ (8002598 <TIM_Base_SetConfig+0xd4>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d108      	bne.n	800250e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002502:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	68fa      	ldr	r2, [r7, #12]
 800250a:	4313      	orrs	r3, r2
 800250c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002514:	d017      	beq.n	8002546 <TIM_Base_SetConfig+0x82>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a1c      	ldr	r2, [pc, #112]	@ (800258c <TIM_Base_SetConfig+0xc8>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d013      	beq.n	8002546 <TIM_Base_SetConfig+0x82>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a1b      	ldr	r2, [pc, #108]	@ (8002590 <TIM_Base_SetConfig+0xcc>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d00f      	beq.n	8002546 <TIM_Base_SetConfig+0x82>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a1a      	ldr	r2, [pc, #104]	@ (8002594 <TIM_Base_SetConfig+0xd0>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d00b      	beq.n	8002546 <TIM_Base_SetConfig+0x82>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a19      	ldr	r2, [pc, #100]	@ (8002598 <TIM_Base_SetConfig+0xd4>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d007      	beq.n	8002546 <TIM_Base_SetConfig+0x82>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4a18      	ldr	r2, [pc, #96]	@ (800259c <TIM_Base_SetConfig+0xd8>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d003      	beq.n	8002546 <TIM_Base_SetConfig+0x82>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a17      	ldr	r2, [pc, #92]	@ (80025a0 <TIM_Base_SetConfig+0xdc>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d108      	bne.n	8002558 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800254c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	68db      	ldr	r3, [r3, #12]
 8002552:	68fa      	ldr	r2, [r7, #12]
 8002554:	4313      	orrs	r3, r2
 8002556:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	691b      	ldr	r3, [r3, #16]
 8002562:	4313      	orrs	r3, r2
 8002564:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	68fa      	ldr	r2, [r7, #12]
 800256a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	689a      	ldr	r2, [r3, #8]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	615a      	str	r2, [r3, #20]
}
 8002582:	bf00      	nop
 8002584:	3714      	adds	r7, #20
 8002586:	46bd      	mov	sp, r7
 8002588:	bc80      	pop	{r7}
 800258a:	4770      	bx	lr
 800258c:	40000400 	.word	0x40000400
 8002590:	40000800 	.word	0x40000800
 8002594:	40000c00 	.word	0x40000c00
 8002598:	40010800 	.word	0x40010800
 800259c:	40010c00 	.word	0x40010c00
 80025a0:	40011000 	.word	0x40011000

080025a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d101      	bne.n	80025b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e042      	b.n	800263c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d106      	bne.n	80025d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f7fe faa4 	bl	8000b18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2224      	movs	r2, #36	@ 0x24
 80025d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	68da      	ldr	r2, [r3, #12]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80025e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f000 fe03 	bl	80031f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	691a      	ldr	r2, [r3, #16]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80025fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	695a      	ldr	r2, [r3, #20]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800260c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	68da      	ldr	r2, [r3, #12]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800261c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2200      	movs	r2, #0
 8002622:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2220      	movs	r2, #32
 8002628:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2220      	movs	r2, #32
 8002630:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800263a:	2300      	movs	r3, #0
}
 800263c:	4618      	mov	r0, r3
 800263e:	3708      	adds	r7, #8
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}

08002644 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b08a      	sub	sp, #40	@ 0x28
 8002648:	af02      	add	r7, sp, #8
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	60b9      	str	r1, [r7, #8]
 800264e:	603b      	str	r3, [r7, #0]
 8002650:	4613      	mov	r3, r2
 8002652:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002654:	2300      	movs	r3, #0
 8002656:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800265e:	b2db      	uxtb	r3, r3
 8002660:	2b20      	cmp	r3, #32
 8002662:	d16d      	bne.n	8002740 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d002      	beq.n	8002670 <HAL_UART_Transmit+0x2c>
 800266a:	88fb      	ldrh	r3, [r7, #6]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d101      	bne.n	8002674 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e066      	b.n	8002742 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	2200      	movs	r2, #0
 8002678:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2221      	movs	r2, #33	@ 0x21
 800267e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002682:	f7fe fc01 	bl	8000e88 <HAL_GetTick>
 8002686:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	88fa      	ldrh	r2, [r7, #6]
 800268c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	88fa      	ldrh	r2, [r7, #6]
 8002692:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800269c:	d108      	bne.n	80026b0 <HAL_UART_Transmit+0x6c>
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	691b      	ldr	r3, [r3, #16]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d104      	bne.n	80026b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80026a6:	2300      	movs	r3, #0
 80026a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	61bb      	str	r3, [r7, #24]
 80026ae:	e003      	b.n	80026b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80026b4:	2300      	movs	r3, #0
 80026b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80026b8:	e02a      	b.n	8002710 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	9300      	str	r3, [sp, #0]
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	2200      	movs	r2, #0
 80026c2:	2180      	movs	r1, #128	@ 0x80
 80026c4:	68f8      	ldr	r0, [r7, #12]
 80026c6:	f000 fb8b 	bl	8002de0 <UART_WaitOnFlagUntilTimeout>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e036      	b.n	8002742 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d10b      	bne.n	80026f2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80026da:	69bb      	ldr	r3, [r7, #24]
 80026dc:	881b      	ldrh	r3, [r3, #0]
 80026de:	461a      	mov	r2, r3
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026e8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	3302      	adds	r3, #2
 80026ee:	61bb      	str	r3, [r7, #24]
 80026f0:	e007      	b.n	8002702 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	781a      	ldrb	r2, [r3, #0]
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	3301      	adds	r3, #1
 8002700:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002706:	b29b      	uxth	r3, r3
 8002708:	3b01      	subs	r3, #1
 800270a:	b29a      	uxth	r2, r3
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002714:	b29b      	uxth	r3, r3
 8002716:	2b00      	cmp	r3, #0
 8002718:	d1cf      	bne.n	80026ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	9300      	str	r3, [sp, #0]
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	2200      	movs	r2, #0
 8002722:	2140      	movs	r1, #64	@ 0x40
 8002724:	68f8      	ldr	r0, [r7, #12]
 8002726:	f000 fb5b 	bl	8002de0 <UART_WaitOnFlagUntilTimeout>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002730:	2303      	movs	r3, #3
 8002732:	e006      	b.n	8002742 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2220      	movs	r2, #32
 8002738:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800273c:	2300      	movs	r3, #0
 800273e:	e000      	b.n	8002742 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002740:	2302      	movs	r3, #2
  }
}
 8002742:	4618      	mov	r0, r3
 8002744:	3720      	adds	r7, #32
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800274a:	b580      	push	{r7, lr}
 800274c:	b08a      	sub	sp, #40	@ 0x28
 800274e:	af02      	add	r7, sp, #8
 8002750:	60f8      	str	r0, [r7, #12]
 8002752:	60b9      	str	r1, [r7, #8]
 8002754:	603b      	str	r3, [r7, #0]
 8002756:	4613      	mov	r3, r2
 8002758:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800275a:	2300      	movs	r3, #0
 800275c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002764:	b2db      	uxtb	r3, r3
 8002766:	2b20      	cmp	r3, #32
 8002768:	d17c      	bne.n	8002864 <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d002      	beq.n	8002776 <HAL_UART_Receive+0x2c>
 8002770:	88fb      	ldrh	r3, [r7, #6]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d101      	bne.n	800277a <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e075      	b.n	8002866 <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2200      	movs	r2, #0
 800277e:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2222      	movs	r2, #34	@ 0x22
 8002784:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2200      	movs	r2, #0
 800278c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800278e:	f7fe fb7b 	bl	8000e88 <HAL_GetTick>
 8002792:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	88fa      	ldrh	r2, [r7, #6]
 8002798:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	88fa      	ldrh	r2, [r7, #6]
 800279e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027a8:	d108      	bne.n	80027bc <HAL_UART_Receive+0x72>
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	691b      	ldr	r3, [r3, #16]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d104      	bne.n	80027bc <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 80027b2:	2300      	movs	r3, #0
 80027b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	61bb      	str	r3, [r7, #24]
 80027ba:	e003      	b.n	80027c4 <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80027c0:	2300      	movs	r3, #0
 80027c2:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80027c4:	e043      	b.n	800284e <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	9300      	str	r3, [sp, #0]
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	2200      	movs	r2, #0
 80027ce:	2120      	movs	r1, #32
 80027d0:	68f8      	ldr	r0, [r7, #12]
 80027d2:	f000 fb05 	bl	8002de0 <UART_WaitOnFlagUntilTimeout>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 80027dc:	2303      	movs	r3, #3
 80027de:	e042      	b.n	8002866 <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d10c      	bne.n	8002800 <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027f2:	b29a      	uxth	r2, r3
 80027f4:	69bb      	ldr	r3, [r7, #24]
 80027f6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80027f8:	69bb      	ldr	r3, [r7, #24]
 80027fa:	3302      	adds	r3, #2
 80027fc:	61bb      	str	r3, [r7, #24]
 80027fe:	e01f      	b.n	8002840 <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002808:	d007      	beq.n	800281a <HAL_UART_Receive+0xd0>
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d10a      	bne.n	8002828 <HAL_UART_Receive+0xde>
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	691b      	ldr	r3, [r3, #16]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d106      	bne.n	8002828 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	b2da      	uxtb	r2, r3
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	701a      	strb	r2, [r3, #0]
 8002826:	e008      	b.n	800283a <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	b2db      	uxtb	r3, r3
 8002830:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002834:	b2da      	uxtb	r2, r3
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	3301      	adds	r3, #1
 800283e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002844:	b29b      	uxth	r3, r3
 8002846:	3b01      	subs	r3, #1
 8002848:	b29a      	uxth	r2, r3
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002852:	b29b      	uxth	r3, r3
 8002854:	2b00      	cmp	r3, #0
 8002856:	d1b6      	bne.n	80027c6 <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2220      	movs	r2, #32
 800285c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002860:	2300      	movs	r3, #0
 8002862:	e000      	b.n	8002866 <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002864:	2302      	movs	r3, #2
  }
}
 8002866:	4618      	mov	r0, r3
 8002868:	3720      	adds	r7, #32
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
	...

08002870 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b0ba      	sub	sp, #232	@ 0xe8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002896:	2300      	movs	r3, #0
 8002898:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800289c:	2300      	movs	r3, #0
 800289e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80028a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028a6:	f003 030f 	and.w	r3, r3, #15
 80028aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80028ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d10f      	bne.n	80028d6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80028b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028ba:	f003 0320 	and.w	r3, r3, #32
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d009      	beq.n	80028d6 <HAL_UART_IRQHandler+0x66>
 80028c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80028c6:	f003 0320 	and.w	r3, r3, #32
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d003      	beq.n	80028d6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f000 fbd1 	bl	8003076 <UART_Receive_IT>
      return;
 80028d4:	e25b      	b.n	8002d8e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80028d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80028da:	2b00      	cmp	r3, #0
 80028dc:	f000 80de 	beq.w	8002a9c <HAL_UART_IRQHandler+0x22c>
 80028e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d106      	bne.n	80028fa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80028ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80028f0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	f000 80d1 	beq.w	8002a9c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80028fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028fe:	f003 0301 	and.w	r3, r3, #1
 8002902:	2b00      	cmp	r3, #0
 8002904:	d00b      	beq.n	800291e <HAL_UART_IRQHandler+0xae>
 8002906:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800290a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800290e:	2b00      	cmp	r3, #0
 8002910:	d005      	beq.n	800291e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002916:	f043 0201 	orr.w	r2, r3, #1
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800291e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002922:	f003 0304 	and.w	r3, r3, #4
 8002926:	2b00      	cmp	r3, #0
 8002928:	d00b      	beq.n	8002942 <HAL_UART_IRQHandler+0xd2>
 800292a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800292e:	f003 0301 	and.w	r3, r3, #1
 8002932:	2b00      	cmp	r3, #0
 8002934:	d005      	beq.n	8002942 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800293a:	f043 0202 	orr.w	r2, r3, #2
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	2b00      	cmp	r3, #0
 800294c:	d00b      	beq.n	8002966 <HAL_UART_IRQHandler+0xf6>
 800294e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002952:	f003 0301 	and.w	r3, r3, #1
 8002956:	2b00      	cmp	r3, #0
 8002958:	d005      	beq.n	8002966 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800295e:	f043 0204 	orr.w	r2, r3, #4
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800296a:	f003 0308 	and.w	r3, r3, #8
 800296e:	2b00      	cmp	r3, #0
 8002970:	d011      	beq.n	8002996 <HAL_UART_IRQHandler+0x126>
 8002972:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002976:	f003 0320 	and.w	r3, r3, #32
 800297a:	2b00      	cmp	r3, #0
 800297c:	d105      	bne.n	800298a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800297e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002982:	f003 0301 	and.w	r3, r3, #1
 8002986:	2b00      	cmp	r3, #0
 8002988:	d005      	beq.n	8002996 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800298e:	f043 0208 	orr.w	r2, r3, #8
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800299a:	2b00      	cmp	r3, #0
 800299c:	f000 81f2 	beq.w	8002d84 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80029a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029a4:	f003 0320 	and.w	r3, r3, #32
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d008      	beq.n	80029be <HAL_UART_IRQHandler+0x14e>
 80029ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029b0:	f003 0320 	and.w	r3, r3, #32
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d002      	beq.n	80029be <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f000 fb5c 	bl	8003076 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	695b      	ldr	r3, [r3, #20]
 80029c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029c8:	2b40      	cmp	r3, #64	@ 0x40
 80029ca:	bf0c      	ite	eq
 80029cc:	2301      	moveq	r3, #1
 80029ce:	2300      	movne	r3, #0
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029da:	f003 0308 	and.w	r3, r3, #8
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d103      	bne.n	80029ea <HAL_UART_IRQHandler+0x17a>
 80029e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d04f      	beq.n	8002a8a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 fa66 	bl	8002ebc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	695b      	ldr	r3, [r3, #20]
 80029f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029fa:	2b40      	cmp	r3, #64	@ 0x40
 80029fc:	d141      	bne.n	8002a82 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	3314      	adds	r3, #20
 8002a04:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a08:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002a0c:	e853 3f00 	ldrex	r3, [r3]
 8002a10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002a14:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002a18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a1c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	3314      	adds	r3, #20
 8002a26:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002a2a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002a2e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a32:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002a36:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002a3a:	e841 2300 	strex	r3, r2, [r1]
 8002a3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002a42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d1d9      	bne.n	80029fe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d013      	beq.n	8002a7a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a56:	4a7e      	ldr	r2, [pc, #504]	@ (8002c50 <HAL_UART_IRQHandler+0x3e0>)
 8002a58:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7fe fb54 	bl	800110c <HAL_DMA_Abort_IT>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d016      	beq.n	8002a98 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a70:	687a      	ldr	r2, [r7, #4]
 8002a72:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002a74:	4610      	mov	r0, r2
 8002a76:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a78:	e00e      	b.n	8002a98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f000 f99c 	bl	8002db8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a80:	e00a      	b.n	8002a98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f000 f998 	bl	8002db8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a88:	e006      	b.n	8002a98 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 f994 	bl	8002db8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002a96:	e175      	b.n	8002d84 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a98:	bf00      	nop
    return;
 8002a9a:	e173      	b.n	8002d84 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	f040 814f 	bne.w	8002d44 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002aa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002aaa:	f003 0310 	and.w	r3, r3, #16
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	f000 8148 	beq.w	8002d44 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002ab4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ab8:	f003 0310 	and.w	r3, r3, #16
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	f000 8141 	beq.w	8002d44 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	60bb      	str	r3, [r7, #8]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	60bb      	str	r3, [r7, #8]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	60bb      	str	r3, [r7, #8]
 8002ad6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	695b      	ldr	r3, [r3, #20]
 8002ade:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ae2:	2b40      	cmp	r3, #64	@ 0x40
 8002ae4:	f040 80b6 	bne.w	8002c54 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002af4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	f000 8145 	beq.w	8002d88 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002b02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002b06:	429a      	cmp	r2, r3
 8002b08:	f080 813e 	bcs.w	8002d88 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002b12:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b18:	699b      	ldr	r3, [r3, #24]
 8002b1a:	2b20      	cmp	r3, #32
 8002b1c:	f000 8088 	beq.w	8002c30 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	330c      	adds	r3, #12
 8002b26:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b2a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b2e:	e853 3f00 	ldrex	r3, [r3]
 8002b32:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002b36:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b3a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b3e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	330c      	adds	r3, #12
 8002b48:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002b4c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002b50:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b54:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002b58:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002b5c:	e841 2300 	strex	r3, r2, [r1]
 8002b60:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002b64:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d1d9      	bne.n	8002b20 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	3314      	adds	r3, #20
 8002b72:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b74:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b76:	e853 3f00 	ldrex	r3, [r3]
 8002b7a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002b7c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002b7e:	f023 0301 	bic.w	r3, r3, #1
 8002b82:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	3314      	adds	r3, #20
 8002b8c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002b90:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002b94:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b96:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002b98:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002b9c:	e841 2300 	strex	r3, r2, [r1]
 8002ba0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002ba2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d1e1      	bne.n	8002b6c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	3314      	adds	r3, #20
 8002bae:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bb0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002bb2:	e853 3f00 	ldrex	r3, [r3]
 8002bb6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002bb8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002bbe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	3314      	adds	r3, #20
 8002bc8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002bcc:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002bce:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bd0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002bd2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002bd4:	e841 2300 	strex	r3, r2, [r1]
 8002bd8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002bda:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d1e3      	bne.n	8002ba8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2220      	movs	r2, #32
 8002be4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	330c      	adds	r3, #12
 8002bf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bf6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002bf8:	e853 3f00 	ldrex	r3, [r3]
 8002bfc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002bfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c00:	f023 0310 	bic.w	r3, r3, #16
 8002c04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	330c      	adds	r3, #12
 8002c0e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002c12:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002c14:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c16:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002c18:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002c1a:	e841 2300 	strex	r3, r2, [r1]
 8002c1e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002c20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d1e3      	bne.n	8002bee <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7fe fa31 	bl	8001092 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2202      	movs	r2, #2
 8002c34:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	4619      	mov	r1, r3
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f000 f8bf 	bl	8002dca <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002c4c:	e09c      	b.n	8002d88 <HAL_UART_IRQHandler+0x518>
 8002c4e:	bf00      	nop
 8002c50:	08002f81 	.word	0x08002f81
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002c5c:	b29b      	uxth	r3, r3
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	f000 808e 	beq.w	8002d8c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002c70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	f000 8089 	beq.w	8002d8c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	330c      	adds	r3, #12
 8002c80:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c84:	e853 3f00 	ldrex	r3, [r3]
 8002c88:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002c8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002c90:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	330c      	adds	r3, #12
 8002c9a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002c9e:	647a      	str	r2, [r7, #68]	@ 0x44
 8002ca0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ca2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002ca4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002ca6:	e841 2300 	strex	r3, r2, [r1]
 8002caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002cac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d1e3      	bne.n	8002c7a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	3314      	adds	r3, #20
 8002cb8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cbc:	e853 3f00 	ldrex	r3, [r3]
 8002cc0:	623b      	str	r3, [r7, #32]
   return(result);
 8002cc2:	6a3b      	ldr	r3, [r7, #32]
 8002cc4:	f023 0301 	bic.w	r3, r3, #1
 8002cc8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	3314      	adds	r3, #20
 8002cd2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002cd6:	633a      	str	r2, [r7, #48]	@ 0x30
 8002cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002cdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002cde:	e841 2300 	strex	r3, r2, [r1]
 8002ce2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d1e3      	bne.n	8002cb2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2220      	movs	r2, #32
 8002cee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	330c      	adds	r3, #12
 8002cfe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	e853 3f00 	ldrex	r3, [r3]
 8002d06:	60fb      	str	r3, [r7, #12]
   return(result);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	f023 0310 	bic.w	r3, r3, #16
 8002d0e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	330c      	adds	r3, #12
 8002d18:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002d1c:	61fa      	str	r2, [r7, #28]
 8002d1e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d20:	69b9      	ldr	r1, [r7, #24]
 8002d22:	69fa      	ldr	r2, [r7, #28]
 8002d24:	e841 2300 	strex	r3, r2, [r1]
 8002d28:	617b      	str	r3, [r7, #20]
   return(result);
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d1e3      	bne.n	8002cf8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2202      	movs	r2, #2
 8002d34:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002d36:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f000 f844 	bl	8002dca <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002d42:	e023      	b.n	8002d8c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002d44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d009      	beq.n	8002d64 <HAL_UART_IRQHandler+0x4f4>
 8002d50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d003      	beq.n	8002d64 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f000 f923 	bl	8002fa8 <UART_Transmit_IT>
    return;
 8002d62:	e014      	b.n	8002d8e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002d64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d00e      	beq.n	8002d8e <HAL_UART_IRQHandler+0x51e>
 8002d70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d008      	beq.n	8002d8e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	f000 f962 	bl	8003046 <UART_EndTransmit_IT>
    return;
 8002d82:	e004      	b.n	8002d8e <HAL_UART_IRQHandler+0x51e>
    return;
 8002d84:	bf00      	nop
 8002d86:	e002      	b.n	8002d8e <HAL_UART_IRQHandler+0x51e>
      return;
 8002d88:	bf00      	nop
 8002d8a:	e000      	b.n	8002d8e <HAL_UART_IRQHandler+0x51e>
      return;
 8002d8c:	bf00      	nop
  }
}
 8002d8e:	37e8      	adds	r7, #232	@ 0xe8
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}

08002d94 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002d9c:	bf00      	nop
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bc80      	pop	{r7}
 8002da4:	4770      	bx	lr

08002da6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002da6:	b480      	push	{r7}
 8002da8:	b083      	sub	sp, #12
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002dae:	bf00      	nop
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bc80      	pop	{r7}
 8002db6:	4770      	bx	lr

08002db8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002dc0:	bf00      	nop
 8002dc2:	370c      	adds	r7, #12
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bc80      	pop	{r7}
 8002dc8:	4770      	bx	lr

08002dca <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002dca:	b480      	push	{r7}
 8002dcc:	b083      	sub	sp, #12
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	6078      	str	r0, [r7, #4]
 8002dd2:	460b      	mov	r3, r1
 8002dd4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002dd6:	bf00      	nop
 8002dd8:	370c      	adds	r7, #12
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bc80      	pop	{r7}
 8002dde:	4770      	bx	lr

08002de0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b090      	sub	sp, #64	@ 0x40
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	60b9      	str	r1, [r7, #8]
 8002dea:	603b      	str	r3, [r7, #0]
 8002dec:	4613      	mov	r3, r2
 8002dee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002df0:	e050      	b.n	8002e94 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002df2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df8:	d04c      	beq.n	8002e94 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002dfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d007      	beq.n	8002e10 <UART_WaitOnFlagUntilTimeout+0x30>
 8002e00:	f7fe f842 	bl	8000e88 <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d241      	bcs.n	8002e94 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	330c      	adds	r3, #12
 8002e16:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e1a:	e853 3f00 	ldrex	r3, [r3]
 8002e1e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e22:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8002e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	330c      	adds	r3, #12
 8002e2e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002e30:	637a      	str	r2, [r7, #52]	@ 0x34
 8002e32:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e34:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002e36:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002e38:	e841 2300 	strex	r3, r2, [r1]
 8002e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8002e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d1e5      	bne.n	8002e10 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	3314      	adds	r3, #20
 8002e4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	e853 3f00 	ldrex	r3, [r3]
 8002e52:	613b      	str	r3, [r7, #16]
   return(result);
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	f023 0301 	bic.w	r3, r3, #1
 8002e5a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	3314      	adds	r3, #20
 8002e62:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002e64:	623a      	str	r2, [r7, #32]
 8002e66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e68:	69f9      	ldr	r1, [r7, #28]
 8002e6a:	6a3a      	ldr	r2, [r7, #32]
 8002e6c:	e841 2300 	strex	r3, r2, [r1]
 8002e70:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d1e5      	bne.n	8002e44 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2220      	movs	r2, #32
 8002e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2220      	movs	r2, #32
 8002e84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8002e90:	2303      	movs	r3, #3
 8002e92:	e00f      	b.n	8002eb4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	68ba      	ldr	r2, [r7, #8]
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	bf0c      	ite	eq
 8002ea4:	2301      	moveq	r3, #1
 8002ea6:	2300      	movne	r3, #0
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	461a      	mov	r2, r3
 8002eac:	79fb      	ldrb	r3, [r7, #7]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d09f      	beq.n	8002df2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3740      	adds	r7, #64	@ 0x40
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b095      	sub	sp, #84	@ 0x54
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	330c      	adds	r3, #12
 8002eca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ecc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ece:	e853 3f00 	ldrex	r3, [r3]
 8002ed2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ed6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002eda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	330c      	adds	r3, #12
 8002ee2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ee4:	643a      	str	r2, [r7, #64]	@ 0x40
 8002ee6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ee8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002eea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002eec:	e841 2300 	strex	r3, r2, [r1]
 8002ef0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002ef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d1e5      	bne.n	8002ec4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	3314      	adds	r3, #20
 8002efe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f00:	6a3b      	ldr	r3, [r7, #32]
 8002f02:	e853 3f00 	ldrex	r3, [r3]
 8002f06:	61fb      	str	r3, [r7, #28]
   return(result);
 8002f08:	69fb      	ldr	r3, [r7, #28]
 8002f0a:	f023 0301 	bic.w	r3, r3, #1
 8002f0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	3314      	adds	r3, #20
 8002f16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002f18:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f20:	e841 2300 	strex	r3, r2, [r1]
 8002f24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d1e5      	bne.n	8002ef8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d119      	bne.n	8002f68 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	330c      	adds	r3, #12
 8002f3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	e853 3f00 	ldrex	r3, [r3]
 8002f42:	60bb      	str	r3, [r7, #8]
   return(result);
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	f023 0310 	bic.w	r3, r3, #16
 8002f4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	330c      	adds	r3, #12
 8002f52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f54:	61ba      	str	r2, [r7, #24]
 8002f56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f58:	6979      	ldr	r1, [r7, #20]
 8002f5a:	69ba      	ldr	r2, [r7, #24]
 8002f5c:	e841 2300 	strex	r3, r2, [r1]
 8002f60:	613b      	str	r3, [r7, #16]
   return(result);
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d1e5      	bne.n	8002f34 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2220      	movs	r2, #32
 8002f6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002f76:	bf00      	nop
 8002f78:	3754      	adds	r7, #84	@ 0x54
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bc80      	pop	{r7}
 8002f7e:	4770      	bx	lr

08002f80 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b084      	sub	sp, #16
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f8c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2200      	movs	r2, #0
 8002f92:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2200      	movs	r2, #0
 8002f98:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002f9a:	68f8      	ldr	r0, [r7, #12]
 8002f9c:	f7ff ff0c 	bl	8002db8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002fa0:	bf00      	nop
 8002fa2:	3710      	adds	r7, #16
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}

08002fa8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b085      	sub	sp, #20
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	2b21      	cmp	r3, #33	@ 0x21
 8002fba:	d13e      	bne.n	800303a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fc4:	d114      	bne.n	8002ff0 <UART_Transmit_IT+0x48>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	691b      	ldr	r3, [r3, #16]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d110      	bne.n	8002ff0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6a1b      	ldr	r3, [r3, #32]
 8002fd2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	881b      	ldrh	r3, [r3, #0]
 8002fd8:	461a      	mov	r2, r3
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002fe2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6a1b      	ldr	r3, [r3, #32]
 8002fe8:	1c9a      	adds	r2, r3, #2
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	621a      	str	r2, [r3, #32]
 8002fee:	e008      	b.n	8003002 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6a1b      	ldr	r3, [r3, #32]
 8002ff4:	1c59      	adds	r1, r3, #1
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	6211      	str	r1, [r2, #32]
 8002ffa:	781a      	ldrb	r2, [r3, #0]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003006:	b29b      	uxth	r3, r3
 8003008:	3b01      	subs	r3, #1
 800300a:	b29b      	uxth	r3, r3
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	4619      	mov	r1, r3
 8003010:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003012:	2b00      	cmp	r3, #0
 8003014:	d10f      	bne.n	8003036 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	68da      	ldr	r2, [r3, #12]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003024:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68da      	ldr	r2, [r3, #12]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003034:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003036:	2300      	movs	r3, #0
 8003038:	e000      	b.n	800303c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800303a:	2302      	movs	r3, #2
  }
}
 800303c:	4618      	mov	r0, r3
 800303e:	3714      	adds	r7, #20
 8003040:	46bd      	mov	sp, r7
 8003042:	bc80      	pop	{r7}
 8003044:	4770      	bx	lr

08003046 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003046:	b580      	push	{r7, lr}
 8003048:	b082      	sub	sp, #8
 800304a:	af00      	add	r7, sp, #0
 800304c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	68da      	ldr	r2, [r3, #12]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800305c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2220      	movs	r2, #32
 8003062:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f7ff fe94 	bl	8002d94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	3708      	adds	r7, #8
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}

08003076 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003076:	b580      	push	{r7, lr}
 8003078:	b08c      	sub	sp, #48	@ 0x30
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003084:	b2db      	uxtb	r3, r3
 8003086:	2b22      	cmp	r3, #34	@ 0x22
 8003088:	f040 80ae 	bne.w	80031e8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003094:	d117      	bne.n	80030c6 <UART_Receive_IT+0x50>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	691b      	ldr	r3, [r3, #16]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d113      	bne.n	80030c6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800309e:	2300      	movs	r3, #0
 80030a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030a6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030b4:	b29a      	uxth	r2, r3
 80030b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030b8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030be:	1c9a      	adds	r2, r3, #2
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	629a      	str	r2, [r3, #40]	@ 0x28
 80030c4:	e026      	b.n	8003114 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80030cc:	2300      	movs	r3, #0
 80030ce:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030d8:	d007      	beq.n	80030ea <UART_Receive_IT+0x74>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d10a      	bne.n	80030f8 <UART_Receive_IT+0x82>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d106      	bne.n	80030f8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	b2da      	uxtb	r2, r3
 80030f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030f4:	701a      	strb	r2, [r3, #0]
 80030f6:	e008      	b.n	800310a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003104:	b2da      	uxtb	r2, r3
 8003106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003108:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800310e:	1c5a      	adds	r2, r3, #1
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003118:	b29b      	uxth	r3, r3
 800311a:	3b01      	subs	r3, #1
 800311c:	b29b      	uxth	r3, r3
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	4619      	mov	r1, r3
 8003122:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003124:	2b00      	cmp	r3, #0
 8003126:	d15d      	bne.n	80031e4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	68da      	ldr	r2, [r3, #12]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f022 0220 	bic.w	r2, r2, #32
 8003136:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	68da      	ldr	r2, [r3, #12]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003146:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	695a      	ldr	r2, [r3, #20]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f022 0201 	bic.w	r2, r2, #1
 8003156:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2220      	movs	r2, #32
 800315c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2200      	movs	r2, #0
 8003164:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800316a:	2b01      	cmp	r3, #1
 800316c:	d135      	bne.n	80031da <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	330c      	adds	r3, #12
 800317a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	e853 3f00 	ldrex	r3, [r3]
 8003182:	613b      	str	r3, [r7, #16]
   return(result);
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	f023 0310 	bic.w	r3, r3, #16
 800318a:	627b      	str	r3, [r7, #36]	@ 0x24
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	330c      	adds	r3, #12
 8003192:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003194:	623a      	str	r2, [r7, #32]
 8003196:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003198:	69f9      	ldr	r1, [r7, #28]
 800319a:	6a3a      	ldr	r2, [r7, #32]
 800319c:	e841 2300 	strex	r3, r2, [r1]
 80031a0:	61bb      	str	r3, [r7, #24]
   return(result);
 80031a2:	69bb      	ldr	r3, [r7, #24]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d1e5      	bne.n	8003174 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0310 	and.w	r3, r3, #16
 80031b2:	2b10      	cmp	r3, #16
 80031b4:	d10a      	bne.n	80031cc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80031b6:	2300      	movs	r3, #0
 80031b8:	60fb      	str	r3, [r7, #12]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	60fb      	str	r3, [r7, #12]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	60fb      	str	r3, [r7, #12]
 80031ca:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80031d0:	4619      	mov	r1, r3
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f7ff fdf9 	bl	8002dca <HAL_UARTEx_RxEventCallback>
 80031d8:	e002      	b.n	80031e0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f7ff fde3 	bl	8002da6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80031e0:	2300      	movs	r3, #0
 80031e2:	e002      	b.n	80031ea <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80031e4:	2300      	movs	r3, #0
 80031e6:	e000      	b.n	80031ea <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80031e8:	2302      	movs	r3, #2
  }
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3730      	adds	r7, #48	@ 0x30
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
	...

080031f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	691b      	ldr	r3, [r3, #16]
 8003202:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	68da      	ldr	r2, [r3, #12]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	430a      	orrs	r2, r1
 8003210:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	689a      	ldr	r2, [r3, #8]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	691b      	ldr	r3, [r3, #16]
 800321a:	431a      	orrs	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	695b      	ldr	r3, [r3, #20]
 8003220:	431a      	orrs	r2, r3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	69db      	ldr	r3, [r3, #28]
 8003226:	4313      	orrs	r3, r2
 8003228:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8003234:	f023 030c 	bic.w	r3, r3, #12
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	6812      	ldr	r2, [r2, #0]
 800323c:	68b9      	ldr	r1, [r7, #8]
 800323e:	430b      	orrs	r3, r1
 8003240:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	695b      	ldr	r3, [r3, #20]
 8003248:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	699a      	ldr	r2, [r3, #24]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	430a      	orrs	r2, r1
 8003256:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a55      	ldr	r2, [pc, #340]	@ (80033b4 <UART_SetConfig+0x1c0>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d103      	bne.n	800326a <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003262:	f7fe fef1 	bl	8002048 <HAL_RCC_GetPCLK2Freq>
 8003266:	60f8      	str	r0, [r7, #12]
 8003268:	e002      	b.n	8003270 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800326a:	f7fe fed9 	bl	8002020 <HAL_RCC_GetPCLK1Freq>
 800326e:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	69db      	ldr	r3, [r3, #28]
 8003274:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003278:	d14c      	bne.n	8003314 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	4613      	mov	r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	4413      	add	r3, r2
 8003282:	009a      	lsls	r2, r3, #2
 8003284:	441a      	add	r2, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	005b      	lsls	r3, r3, #1
 800328c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003290:	4a49      	ldr	r2, [pc, #292]	@ (80033b8 <UART_SetConfig+0x1c4>)
 8003292:	fba2 2303 	umull	r2, r3, r2, r3
 8003296:	095b      	lsrs	r3, r3, #5
 8003298:	0119      	lsls	r1, r3, #4
 800329a:	68fa      	ldr	r2, [r7, #12]
 800329c:	4613      	mov	r3, r2
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	4413      	add	r3, r2
 80032a2:	009a      	lsls	r2, r3, #2
 80032a4:	441a      	add	r2, r3
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	005b      	lsls	r3, r3, #1
 80032ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80032b0:	4b41      	ldr	r3, [pc, #260]	@ (80033b8 <UART_SetConfig+0x1c4>)
 80032b2:	fba3 0302 	umull	r0, r3, r3, r2
 80032b6:	095b      	lsrs	r3, r3, #5
 80032b8:	2064      	movs	r0, #100	@ 0x64
 80032ba:	fb00 f303 	mul.w	r3, r0, r3
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	00db      	lsls	r3, r3, #3
 80032c2:	3332      	adds	r3, #50	@ 0x32
 80032c4:	4a3c      	ldr	r2, [pc, #240]	@ (80033b8 <UART_SetConfig+0x1c4>)
 80032c6:	fba2 2303 	umull	r2, r3, r2, r3
 80032ca:	095b      	lsrs	r3, r3, #5
 80032cc:	005b      	lsls	r3, r3, #1
 80032ce:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80032d2:	4419      	add	r1, r3
 80032d4:	68fa      	ldr	r2, [r7, #12]
 80032d6:	4613      	mov	r3, r2
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	4413      	add	r3, r2
 80032dc:	009a      	lsls	r2, r3, #2
 80032de:	441a      	add	r2, r3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	fbb2 f2f3 	udiv	r2, r2, r3
 80032ea:	4b33      	ldr	r3, [pc, #204]	@ (80033b8 <UART_SetConfig+0x1c4>)
 80032ec:	fba3 0302 	umull	r0, r3, r3, r2
 80032f0:	095b      	lsrs	r3, r3, #5
 80032f2:	2064      	movs	r0, #100	@ 0x64
 80032f4:	fb00 f303 	mul.w	r3, r0, r3
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	00db      	lsls	r3, r3, #3
 80032fc:	3332      	adds	r3, #50	@ 0x32
 80032fe:	4a2e      	ldr	r2, [pc, #184]	@ (80033b8 <UART_SetConfig+0x1c4>)
 8003300:	fba2 2303 	umull	r2, r3, r2, r3
 8003304:	095b      	lsrs	r3, r3, #5
 8003306:	f003 0207 	and.w	r2, r3, #7
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	440a      	add	r2, r1
 8003310:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003312:	e04a      	b.n	80033aa <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003314:	68fa      	ldr	r2, [r7, #12]
 8003316:	4613      	mov	r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	4413      	add	r3, r2
 800331c:	009a      	lsls	r2, r3, #2
 800331e:	441a      	add	r2, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	fbb2 f3f3 	udiv	r3, r2, r3
 800332a:	4a23      	ldr	r2, [pc, #140]	@ (80033b8 <UART_SetConfig+0x1c4>)
 800332c:	fba2 2303 	umull	r2, r3, r2, r3
 8003330:	095b      	lsrs	r3, r3, #5
 8003332:	0119      	lsls	r1, r3, #4
 8003334:	68fa      	ldr	r2, [r7, #12]
 8003336:	4613      	mov	r3, r2
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	4413      	add	r3, r2
 800333c:	009a      	lsls	r2, r3, #2
 800333e:	441a      	add	r2, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	009b      	lsls	r3, r3, #2
 8003346:	fbb2 f2f3 	udiv	r2, r2, r3
 800334a:	4b1b      	ldr	r3, [pc, #108]	@ (80033b8 <UART_SetConfig+0x1c4>)
 800334c:	fba3 0302 	umull	r0, r3, r3, r2
 8003350:	095b      	lsrs	r3, r3, #5
 8003352:	2064      	movs	r0, #100	@ 0x64
 8003354:	fb00 f303 	mul.w	r3, r0, r3
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	011b      	lsls	r3, r3, #4
 800335c:	3332      	adds	r3, #50	@ 0x32
 800335e:	4a16      	ldr	r2, [pc, #88]	@ (80033b8 <UART_SetConfig+0x1c4>)
 8003360:	fba2 2303 	umull	r2, r3, r2, r3
 8003364:	095b      	lsrs	r3, r3, #5
 8003366:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800336a:	4419      	add	r1, r3
 800336c:	68fa      	ldr	r2, [r7, #12]
 800336e:	4613      	mov	r3, r2
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	4413      	add	r3, r2
 8003374:	009a      	lsls	r2, r3, #2
 8003376:	441a      	add	r2, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003382:	4b0d      	ldr	r3, [pc, #52]	@ (80033b8 <UART_SetConfig+0x1c4>)
 8003384:	fba3 0302 	umull	r0, r3, r3, r2
 8003388:	095b      	lsrs	r3, r3, #5
 800338a:	2064      	movs	r0, #100	@ 0x64
 800338c:	fb00 f303 	mul.w	r3, r0, r3
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	011b      	lsls	r3, r3, #4
 8003394:	3332      	adds	r3, #50	@ 0x32
 8003396:	4a08      	ldr	r2, [pc, #32]	@ (80033b8 <UART_SetConfig+0x1c4>)
 8003398:	fba2 2303 	umull	r2, r3, r2, r3
 800339c:	095b      	lsrs	r3, r3, #5
 800339e:	f003 020f 	and.w	r2, r3, #15
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	440a      	add	r2, r1
 80033a8:	609a      	str	r2, [r3, #8]
}
 80033aa:	bf00      	nop
 80033ac:	3710      	adds	r7, #16
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	40013800 	.word	0x40013800
 80033b8:	51eb851f 	.word	0x51eb851f

080033bc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80033bc:	b480      	push	{r7}
 80033be:	b085      	sub	sp, #20
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	4603      	mov	r3, r0
 80033c4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80033c6:	2300      	movs	r3, #0
 80033c8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80033ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80033ce:	2b84      	cmp	r3, #132	@ 0x84
 80033d0:	d005      	beq.n	80033de <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80033d2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	4413      	add	r3, r2
 80033da:	3303      	adds	r3, #3
 80033dc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80033de:	68fb      	ldr	r3, [r7, #12]
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3714      	adds	r7, #20
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bc80      	pop	{r7}
 80033e8:	4770      	bx	lr

080033ea <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80033ea:	b580      	push	{r7, lr}
 80033ec:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80033ee:	f000 faef 	bl	80039d0 <vTaskStartScheduler>
  
  return osOK;
 80033f2:	2300      	movs	r3, #0
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80033f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033fa:	b089      	sub	sp, #36	@ 0x24
 80033fc:	af04      	add	r7, sp, #16
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	695b      	ldr	r3, [r3, #20]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d020      	beq.n	800344c <osThreadCreate+0x54>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	699b      	ldr	r3, [r3, #24]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d01c      	beq.n	800344c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685c      	ldr	r4, [r3, #4]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	691e      	ldr	r6, [r3, #16]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003424:	4618      	mov	r0, r3
 8003426:	f7ff ffc9 	bl	80033bc <makeFreeRtosPriority>
 800342a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	695b      	ldr	r3, [r3, #20]
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003434:	9202      	str	r2, [sp, #8]
 8003436:	9301      	str	r3, [sp, #4]
 8003438:	9100      	str	r1, [sp, #0]
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	4632      	mov	r2, r6
 800343e:	4629      	mov	r1, r5
 8003440:	4620      	mov	r0, r4
 8003442:	f000 f8e8 	bl	8003616 <xTaskCreateStatic>
 8003446:	4603      	mov	r3, r0
 8003448:	60fb      	str	r3, [r7, #12]
 800344a:	e01c      	b.n	8003486 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	685c      	ldr	r4, [r3, #4]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003458:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003460:	4618      	mov	r0, r3
 8003462:	f7ff ffab 	bl	80033bc <makeFreeRtosPriority>
 8003466:	4602      	mov	r2, r0
 8003468:	f107 030c 	add.w	r3, r7, #12
 800346c:	9301      	str	r3, [sp, #4]
 800346e:	9200      	str	r2, [sp, #0]
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	4632      	mov	r2, r6
 8003474:	4629      	mov	r1, r5
 8003476:	4620      	mov	r0, r4
 8003478:	f000 f92c 	bl	80036d4 <xTaskCreate>
 800347c:	4603      	mov	r3, r0
 800347e:	2b01      	cmp	r3, #1
 8003480:	d001      	beq.n	8003486 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003482:	2300      	movs	r3, #0
 8003484:	e000      	b.n	8003488 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003486:	68fb      	ldr	r3, [r7, #12]
}
 8003488:	4618      	mov	r0, r3
 800348a:	3714      	adds	r7, #20
 800348c:	46bd      	mov	sp, r7
 800348e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003490 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d001      	beq.n	80034a6 <osDelay+0x16>
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	e000      	b.n	80034a8 <osDelay+0x18>
 80034a6:	2301      	movs	r3, #1
 80034a8:	4618      	mov	r0, r3
 80034aa:	f000 fa5b 	bl	8003964 <vTaskDelay>
  
  return osOK;
 80034ae:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3710      	adds	r7, #16
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}

080034b8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f103 0208 	add.w	r2, r3, #8
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	f04f 32ff 	mov.w	r2, #4294967295
 80034d0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f103 0208 	add.w	r2, r3, #8
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f103 0208 	add.w	r2, r3, #8
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bc80      	pop	{r7}
 80034f4:	4770      	bx	lr

080034f6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80034f6:	b480      	push	{r7}
 80034f8:	b083      	sub	sp, #12
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003504:	bf00      	nop
 8003506:	370c      	adds	r7, #12
 8003508:	46bd      	mov	sp, r7
 800350a:	bc80      	pop	{r7}
 800350c:	4770      	bx	lr

0800350e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800350e:	b480      	push	{r7}
 8003510:	b085      	sub	sp, #20
 8003512:	af00      	add	r7, sp, #0
 8003514:	6078      	str	r0, [r7, #4]
 8003516:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	68fa      	ldr	r2, [r7, #12]
 8003522:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	689a      	ldr	r2, [r3, #8]
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	683a      	ldr	r2, [r7, #0]
 8003532:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	683a      	ldr	r2, [r7, #0]
 8003538:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	687a      	ldr	r2, [r7, #4]
 800353e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	1c5a      	adds	r2, r3, #1
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	601a      	str	r2, [r3, #0]
}
 800354a:	bf00      	nop
 800354c:	3714      	adds	r7, #20
 800354e:	46bd      	mov	sp, r7
 8003550:	bc80      	pop	{r7}
 8003552:	4770      	bx	lr

08003554 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003554:	b480      	push	{r7}
 8003556:	b085      	sub	sp, #20
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800356a:	d103      	bne.n	8003574 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	691b      	ldr	r3, [r3, #16]
 8003570:	60fb      	str	r3, [r7, #12]
 8003572:	e00c      	b.n	800358e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	3308      	adds	r3, #8
 8003578:	60fb      	str	r3, [r7, #12]
 800357a:	e002      	b.n	8003582 <vListInsert+0x2e>
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	60fb      	str	r3, [r7, #12]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	68ba      	ldr	r2, [r7, #8]
 800358a:	429a      	cmp	r2, r3
 800358c:	d2f6      	bcs.n	800357c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	685a      	ldr	r2, [r3, #4]
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	683a      	ldr	r2, [r7, #0]
 800359c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	68fa      	ldr	r2, [r7, #12]
 80035a2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	683a      	ldr	r2, [r7, #0]
 80035a8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	1c5a      	adds	r2, r3, #1
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	601a      	str	r2, [r3, #0]
}
 80035ba:	bf00      	nop
 80035bc:	3714      	adds	r7, #20
 80035be:	46bd      	mov	sp, r7
 80035c0:	bc80      	pop	{r7}
 80035c2:	4770      	bx	lr

080035c4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80035c4:	b480      	push	{r7}
 80035c6:	b085      	sub	sp, #20
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	691b      	ldr	r3, [r3, #16]
 80035d0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	6892      	ldr	r2, [r2, #8]
 80035da:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	6852      	ldr	r2, [r2, #4]
 80035e4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	687a      	ldr	r2, [r7, #4]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d103      	bne.n	80035f8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	689a      	ldr	r2, [r3, #8]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	1e5a      	subs	r2, r3, #1
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
}
 800360c:	4618      	mov	r0, r3
 800360e:	3714      	adds	r7, #20
 8003610:	46bd      	mov	sp, r7
 8003612:	bc80      	pop	{r7}
 8003614:	4770      	bx	lr

08003616 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003616:	b580      	push	{r7, lr}
 8003618:	b08e      	sub	sp, #56	@ 0x38
 800361a:	af04      	add	r7, sp, #16
 800361c:	60f8      	str	r0, [r7, #12]
 800361e:	60b9      	str	r1, [r7, #8]
 8003620:	607a      	str	r2, [r7, #4]
 8003622:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003624:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003626:	2b00      	cmp	r3, #0
 8003628:	d10b      	bne.n	8003642 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800362a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800362e:	f383 8811 	msr	BASEPRI, r3
 8003632:	f3bf 8f6f 	isb	sy
 8003636:	f3bf 8f4f 	dsb	sy
 800363a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800363c:	bf00      	nop
 800363e:	bf00      	nop
 8003640:	e7fd      	b.n	800363e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003642:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003644:	2b00      	cmp	r3, #0
 8003646:	d10b      	bne.n	8003660 <xTaskCreateStatic+0x4a>
	__asm volatile
 8003648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800364c:	f383 8811 	msr	BASEPRI, r3
 8003650:	f3bf 8f6f 	isb	sy
 8003654:	f3bf 8f4f 	dsb	sy
 8003658:	61fb      	str	r3, [r7, #28]
}
 800365a:	bf00      	nop
 800365c:	bf00      	nop
 800365e:	e7fd      	b.n	800365c <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003660:	23a0      	movs	r3, #160	@ 0xa0
 8003662:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	2ba0      	cmp	r3, #160	@ 0xa0
 8003668:	d00b      	beq.n	8003682 <xTaskCreateStatic+0x6c>
	__asm volatile
 800366a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800366e:	f383 8811 	msr	BASEPRI, r3
 8003672:	f3bf 8f6f 	isb	sy
 8003676:	f3bf 8f4f 	dsb	sy
 800367a:	61bb      	str	r3, [r7, #24]
}
 800367c:	bf00      	nop
 800367e:	bf00      	nop
 8003680:	e7fd      	b.n	800367e <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003684:	2b00      	cmp	r3, #0
 8003686:	d01e      	beq.n	80036c6 <xTaskCreateStatic+0xb0>
 8003688:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800368a:	2b00      	cmp	r3, #0
 800368c:	d01b      	beq.n	80036c6 <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800368e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003690:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003694:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003696:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800369a:	2202      	movs	r2, #2
 800369c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80036a0:	2300      	movs	r3, #0
 80036a2:	9303      	str	r3, [sp, #12]
 80036a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a6:	9302      	str	r3, [sp, #8]
 80036a8:	f107 0314 	add.w	r3, r7, #20
 80036ac:	9301      	str	r3, [sp, #4]
 80036ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036b0:	9300      	str	r3, [sp, #0]
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	68b9      	ldr	r1, [r7, #8]
 80036b8:	68f8      	ldr	r0, [r7, #12]
 80036ba:	f000 f851 	bl	8003760 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80036be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80036c0:	f000 f8e6 	bl	8003890 <prvAddNewTaskToReadyList>
 80036c4:	e001      	b.n	80036ca <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 80036c6:	2300      	movs	r3, #0
 80036c8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80036ca:	697b      	ldr	r3, [r7, #20]
	}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3728      	adds	r7, #40	@ 0x28
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}

080036d4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b08c      	sub	sp, #48	@ 0x30
 80036d8:	af04      	add	r7, sp, #16
 80036da:	60f8      	str	r0, [r7, #12]
 80036dc:	60b9      	str	r1, [r7, #8]
 80036de:	603b      	str	r3, [r7, #0]
 80036e0:	4613      	mov	r3, r2
 80036e2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80036e4:	88fb      	ldrh	r3, [r7, #6]
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	4618      	mov	r0, r3
 80036ea:	f000 fea1 	bl	8004430 <pvPortMalloc>
 80036ee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d00e      	beq.n	8003714 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80036f6:	20a0      	movs	r0, #160	@ 0xa0
 80036f8:	f000 fe9a 	bl	8004430 <pvPortMalloc>
 80036fc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d003      	beq.n	800370c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003704:	69fb      	ldr	r3, [r7, #28]
 8003706:	697a      	ldr	r2, [r7, #20]
 8003708:	631a      	str	r2, [r3, #48]	@ 0x30
 800370a:	e005      	b.n	8003718 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800370c:	6978      	ldr	r0, [r7, #20]
 800370e:	f000 ff57 	bl	80045c0 <vPortFree>
 8003712:	e001      	b.n	8003718 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003714:	2300      	movs	r3, #0
 8003716:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d017      	beq.n	800374e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800371e:	69fb      	ldr	r3, [r7, #28]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003726:	88fa      	ldrh	r2, [r7, #6]
 8003728:	2300      	movs	r3, #0
 800372a:	9303      	str	r3, [sp, #12]
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	9302      	str	r3, [sp, #8]
 8003730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003732:	9301      	str	r3, [sp, #4]
 8003734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003736:	9300      	str	r3, [sp, #0]
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	68b9      	ldr	r1, [r7, #8]
 800373c:	68f8      	ldr	r0, [r7, #12]
 800373e:	f000 f80f 	bl	8003760 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003742:	69f8      	ldr	r0, [r7, #28]
 8003744:	f000 f8a4 	bl	8003890 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003748:	2301      	movs	r3, #1
 800374a:	61bb      	str	r3, [r7, #24]
 800374c:	e002      	b.n	8003754 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800374e:	f04f 33ff 	mov.w	r3, #4294967295
 8003752:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003754:	69bb      	ldr	r3, [r7, #24]
	}
 8003756:	4618      	mov	r0, r3
 8003758:	3720      	adds	r7, #32
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
	...

08003760 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b088      	sub	sp, #32
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
 800376c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800376e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003770:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003778:	3b01      	subs	r3, #1
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	4413      	add	r3, r2
 800377e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	f023 0307 	bic.w	r3, r3, #7
 8003786:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003788:	69bb      	ldr	r3, [r7, #24]
 800378a:	f003 0307 	and.w	r3, r3, #7
 800378e:	2b00      	cmp	r3, #0
 8003790:	d00b      	beq.n	80037aa <prvInitialiseNewTask+0x4a>
	__asm volatile
 8003792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003796:	f383 8811 	msr	BASEPRI, r3
 800379a:	f3bf 8f6f 	isb	sy
 800379e:	f3bf 8f4f 	dsb	sy
 80037a2:	617b      	str	r3, [r7, #20]
}
 80037a4:	bf00      	nop
 80037a6:	bf00      	nop
 80037a8:	e7fd      	b.n	80037a6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80037aa:	2300      	movs	r3, #0
 80037ac:	61fb      	str	r3, [r7, #28]
 80037ae:	e012      	b.n	80037d6 <prvInitialiseNewTask+0x76>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80037b0:	68ba      	ldr	r2, [r7, #8]
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	4413      	add	r3, r2
 80037b6:	7819      	ldrb	r1, [r3, #0]
 80037b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037ba:	69fb      	ldr	r3, [r7, #28]
 80037bc:	4413      	add	r3, r2
 80037be:	3334      	adds	r3, #52	@ 0x34
 80037c0:	460a      	mov	r2, r1
 80037c2:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80037c4:	68ba      	ldr	r2, [r7, #8]
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	4413      	add	r3, r2
 80037ca:	781b      	ldrb	r3, [r3, #0]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d006      	beq.n	80037de <prvInitialiseNewTask+0x7e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	3301      	adds	r3, #1
 80037d4:	61fb      	str	r3, [r7, #28]
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	2b0f      	cmp	r3, #15
 80037da:	d9e9      	bls.n	80037b0 <prvInitialiseNewTask+0x50>
 80037dc:	e000      	b.n	80037e0 <prvInitialiseNewTask+0x80>
		{
			break;
 80037de:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80037e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80037e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037ea:	2b06      	cmp	r3, #6
 80037ec:	d901      	bls.n	80037f2 <prvInitialiseNewTask+0x92>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80037ee:	2306      	movs	r3, #6
 80037f0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80037f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80037f6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80037f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80037fc:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80037fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003800:	2200      	movs	r2, #0
 8003802:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003806:	3304      	adds	r3, #4
 8003808:	4618      	mov	r0, r3
 800380a:	f7ff fe74 	bl	80034f6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800380e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003810:	3318      	adds	r3, #24
 8003812:	4618      	mov	r0, r3
 8003814:	f7ff fe6f 	bl	80034f6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800381a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800381c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800381e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003820:	f1c3 0207 	rsb	r2, r3, #7
 8003824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003826:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800382a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800382c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800382e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003830:	2200      	movs	r2, #0
 8003832:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003838:	2200      	movs	r2, #0
 800383a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800383e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003840:	334c      	adds	r3, #76	@ 0x4c
 8003842:	224c      	movs	r2, #76	@ 0x4c
 8003844:	2100      	movs	r1, #0
 8003846:	4618      	mov	r0, r3
 8003848:	f001 fa8e 	bl	8004d68 <memset>
 800384c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800384e:	4a0d      	ldr	r2, [pc, #52]	@ (8003884 <prvInitialiseNewTask+0x124>)
 8003850:	651a      	str	r2, [r3, #80]	@ 0x50
 8003852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003854:	4a0c      	ldr	r2, [pc, #48]	@ (8003888 <prvInitialiseNewTask+0x128>)
 8003856:	655a      	str	r2, [r3, #84]	@ 0x54
 8003858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800385a:	4a0c      	ldr	r2, [pc, #48]	@ (800388c <prvInitialiseNewTask+0x12c>)
 800385c:	659a      	str	r2, [r3, #88]	@ 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800385e:	683a      	ldr	r2, [r7, #0]
 8003860:	68f9      	ldr	r1, [r7, #12]
 8003862:	69b8      	ldr	r0, [r7, #24]
 8003864:	f000 fc30 	bl	80040c8 <pxPortInitialiseStack>
 8003868:	4602      	mov	r2, r0
 800386a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800386c:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800386e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003870:	2b00      	cmp	r3, #0
 8003872:	d002      	beq.n	800387a <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003876:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003878:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800387a:	bf00      	nop
 800387c:	3720      	adds	r7, #32
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	20001160 	.word	0x20001160
 8003888:	200011c8 	.word	0x200011c8
 800388c:	20001230 	.word	0x20001230

08003890 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003898:	f000 fd08 	bl	80042ac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800389c:	4b2a      	ldr	r3, [pc, #168]	@ (8003948 <prvAddNewTaskToReadyList+0xb8>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	3301      	adds	r3, #1
 80038a2:	4a29      	ldr	r2, [pc, #164]	@ (8003948 <prvAddNewTaskToReadyList+0xb8>)
 80038a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80038a6:	4b29      	ldr	r3, [pc, #164]	@ (800394c <prvAddNewTaskToReadyList+0xbc>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d109      	bne.n	80038c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80038ae:	4a27      	ldr	r2, [pc, #156]	@ (800394c <prvAddNewTaskToReadyList+0xbc>)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80038b4:	4b24      	ldr	r3, [pc, #144]	@ (8003948 <prvAddNewTaskToReadyList+0xb8>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d110      	bne.n	80038de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80038bc:	f000 fad6 	bl	8003e6c <prvInitialiseTaskLists>
 80038c0:	e00d      	b.n	80038de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80038c2:	4b23      	ldr	r3, [pc, #140]	@ (8003950 <prvAddNewTaskToReadyList+0xc0>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d109      	bne.n	80038de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80038ca:	4b20      	ldr	r3, [pc, #128]	@ (800394c <prvAddNewTaskToReadyList+0xbc>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d802      	bhi.n	80038de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80038d8:	4a1c      	ldr	r2, [pc, #112]	@ (800394c <prvAddNewTaskToReadyList+0xbc>)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80038de:	4b1d      	ldr	r3, [pc, #116]	@ (8003954 <prvAddNewTaskToReadyList+0xc4>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	3301      	adds	r3, #1
 80038e4:	4a1b      	ldr	r2, [pc, #108]	@ (8003954 <prvAddNewTaskToReadyList+0xc4>)
 80038e6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ec:	2201      	movs	r2, #1
 80038ee:	409a      	lsls	r2, r3
 80038f0:	4b19      	ldr	r3, [pc, #100]	@ (8003958 <prvAddNewTaskToReadyList+0xc8>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4313      	orrs	r3, r2
 80038f6:	4a18      	ldr	r2, [pc, #96]	@ (8003958 <prvAddNewTaskToReadyList+0xc8>)
 80038f8:	6013      	str	r3, [r2, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038fe:	4613      	mov	r3, r2
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	4413      	add	r3, r2
 8003904:	009b      	lsls	r3, r3, #2
 8003906:	4a15      	ldr	r2, [pc, #84]	@ (800395c <prvAddNewTaskToReadyList+0xcc>)
 8003908:	441a      	add	r2, r3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	3304      	adds	r3, #4
 800390e:	4619      	mov	r1, r3
 8003910:	4610      	mov	r0, r2
 8003912:	f7ff fdfc 	bl	800350e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003916:	f000 fcf9 	bl	800430c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800391a:	4b0d      	ldr	r3, [pc, #52]	@ (8003950 <prvAddNewTaskToReadyList+0xc0>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d00e      	beq.n	8003940 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003922:	4b0a      	ldr	r3, [pc, #40]	@ (800394c <prvAddNewTaskToReadyList+0xbc>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800392c:	429a      	cmp	r2, r3
 800392e:	d207      	bcs.n	8003940 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003930:	4b0b      	ldr	r3, [pc, #44]	@ (8003960 <prvAddNewTaskToReadyList+0xd0>)
 8003932:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003936:	601a      	str	r2, [r3, #0]
 8003938:	f3bf 8f4f 	dsb	sy
 800393c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003940:	bf00      	nop
 8003942:	3708      	adds	r7, #8
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}
 8003948:	20000514 	.word	0x20000514
 800394c:	20000414 	.word	0x20000414
 8003950:	20000520 	.word	0x20000520
 8003954:	20000530 	.word	0x20000530
 8003958:	2000051c 	.word	0x2000051c
 800395c:	20000418 	.word	0x20000418
 8003960:	e000ed04 	.word	0xe000ed04

08003964 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800396c:	2300      	movs	r3, #0
 800396e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d018      	beq.n	80039a8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003976:	4b14      	ldr	r3, [pc, #80]	@ (80039c8 <vTaskDelay+0x64>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d00b      	beq.n	8003996 <vTaskDelay+0x32>
	__asm volatile
 800397e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003982:	f383 8811 	msr	BASEPRI, r3
 8003986:	f3bf 8f6f 	isb	sy
 800398a:	f3bf 8f4f 	dsb	sy
 800398e:	60bb      	str	r3, [r7, #8]
}
 8003990:	bf00      	nop
 8003992:	bf00      	nop
 8003994:	e7fd      	b.n	8003992 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003996:	f000 f885 	bl	8003aa4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800399a:	2100      	movs	r1, #0
 800399c:	6878      	ldr	r0, [r7, #4]
 800399e:	f000 fb2d 	bl	8003ffc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80039a2:	f000 f88d 	bl	8003ac0 <xTaskResumeAll>
 80039a6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d107      	bne.n	80039be <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80039ae:	4b07      	ldr	r3, [pc, #28]	@ (80039cc <vTaskDelay+0x68>)
 80039b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80039b4:	601a      	str	r2, [r3, #0]
 80039b6:	f3bf 8f4f 	dsb	sy
 80039ba:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80039be:	bf00      	nop
 80039c0:	3710      	adds	r7, #16
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	2000053c 	.word	0x2000053c
 80039cc:	e000ed04 	.word	0xe000ed04

080039d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b08a      	sub	sp, #40	@ 0x28
 80039d4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80039d6:	2300      	movs	r3, #0
 80039d8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80039da:	2300      	movs	r3, #0
 80039dc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80039de:	463a      	mov	r2, r7
 80039e0:	1d39      	adds	r1, r7, #4
 80039e2:	f107 0308 	add.w	r3, r7, #8
 80039e6:	4618      	mov	r0, r3
 80039e8:	f7fc fd40 	bl	800046c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80039ec:	6839      	ldr	r1, [r7, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	68ba      	ldr	r2, [r7, #8]
 80039f2:	9202      	str	r2, [sp, #8]
 80039f4:	9301      	str	r3, [sp, #4]
 80039f6:	2300      	movs	r3, #0
 80039f8:	9300      	str	r3, [sp, #0]
 80039fa:	2300      	movs	r3, #0
 80039fc:	460a      	mov	r2, r1
 80039fe:	4921      	ldr	r1, [pc, #132]	@ (8003a84 <vTaskStartScheduler+0xb4>)
 8003a00:	4821      	ldr	r0, [pc, #132]	@ (8003a88 <vTaskStartScheduler+0xb8>)
 8003a02:	f7ff fe08 	bl	8003616 <xTaskCreateStatic>
 8003a06:	4603      	mov	r3, r0
 8003a08:	4a20      	ldr	r2, [pc, #128]	@ (8003a8c <vTaskStartScheduler+0xbc>)
 8003a0a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003a0c:	4b1f      	ldr	r3, [pc, #124]	@ (8003a8c <vTaskStartScheduler+0xbc>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d002      	beq.n	8003a1a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003a14:	2301      	movs	r3, #1
 8003a16:	617b      	str	r3, [r7, #20]
 8003a18:	e001      	b.n	8003a1e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d11b      	bne.n	8003a5c <vTaskStartScheduler+0x8c>
	__asm volatile
 8003a24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a28:	f383 8811 	msr	BASEPRI, r3
 8003a2c:	f3bf 8f6f 	isb	sy
 8003a30:	f3bf 8f4f 	dsb	sy
 8003a34:	613b      	str	r3, [r7, #16]
}
 8003a36:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003a38:	4b15      	ldr	r3, [pc, #84]	@ (8003a90 <vTaskStartScheduler+0xc0>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	334c      	adds	r3, #76	@ 0x4c
 8003a3e:	4a15      	ldr	r2, [pc, #84]	@ (8003a94 <vTaskStartScheduler+0xc4>)
 8003a40:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003a42:	4b15      	ldr	r3, [pc, #84]	@ (8003a98 <vTaskStartScheduler+0xc8>)
 8003a44:	f04f 32ff 	mov.w	r2, #4294967295
 8003a48:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003a4a:	4b14      	ldr	r3, [pc, #80]	@ (8003a9c <vTaskStartScheduler+0xcc>)
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003a50:	4b13      	ldr	r3, [pc, #76]	@ (8003aa0 <vTaskStartScheduler+0xd0>)
 8003a52:	2200      	movs	r2, #0
 8003a54:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003a56:	f000 fbb7 	bl	80041c8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003a5a:	e00f      	b.n	8003a7c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a62:	d10b      	bne.n	8003a7c <vTaskStartScheduler+0xac>
	__asm volatile
 8003a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a68:	f383 8811 	msr	BASEPRI, r3
 8003a6c:	f3bf 8f6f 	isb	sy
 8003a70:	f3bf 8f4f 	dsb	sy
 8003a74:	60fb      	str	r3, [r7, #12]
}
 8003a76:	bf00      	nop
 8003a78:	bf00      	nop
 8003a7a:	e7fd      	b.n	8003a78 <vTaskStartScheduler+0xa8>
}
 8003a7c:	bf00      	nop
 8003a7e:	3718      	adds	r7, #24
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	08005a7c 	.word	0x08005a7c
 8003a88:	08003e3d 	.word	0x08003e3d
 8003a8c:	20000538 	.word	0x20000538
 8003a90:	20000414 	.word	0x20000414
 8003a94:	2000001c 	.word	0x2000001c
 8003a98:	20000534 	.word	0x20000534
 8003a9c:	20000520 	.word	0x20000520
 8003aa0:	20000518 	.word	0x20000518

08003aa4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003aa8:	4b04      	ldr	r3, [pc, #16]	@ (8003abc <vTaskSuspendAll+0x18>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	3301      	adds	r3, #1
 8003aae:	4a03      	ldr	r2, [pc, #12]	@ (8003abc <vTaskSuspendAll+0x18>)
 8003ab0:	6013      	str	r3, [r2, #0]
}
 8003ab2:	bf00      	nop
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bc80      	pop	{r7}
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop
 8003abc:	2000053c 	.word	0x2000053c

08003ac0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b084      	sub	sp, #16
 8003ac4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003aca:	2300      	movs	r3, #0
 8003acc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003ace:	4b42      	ldr	r3, [pc, #264]	@ (8003bd8 <xTaskResumeAll+0x118>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d10b      	bne.n	8003aee <xTaskResumeAll+0x2e>
	__asm volatile
 8003ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ada:	f383 8811 	msr	BASEPRI, r3
 8003ade:	f3bf 8f6f 	isb	sy
 8003ae2:	f3bf 8f4f 	dsb	sy
 8003ae6:	603b      	str	r3, [r7, #0]
}
 8003ae8:	bf00      	nop
 8003aea:	bf00      	nop
 8003aec:	e7fd      	b.n	8003aea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003aee:	f000 fbdd 	bl	80042ac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003af2:	4b39      	ldr	r3, [pc, #228]	@ (8003bd8 <xTaskResumeAll+0x118>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	3b01      	subs	r3, #1
 8003af8:	4a37      	ldr	r2, [pc, #220]	@ (8003bd8 <xTaskResumeAll+0x118>)
 8003afa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003afc:	4b36      	ldr	r3, [pc, #216]	@ (8003bd8 <xTaskResumeAll+0x118>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d161      	bne.n	8003bc8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003b04:	4b35      	ldr	r3, [pc, #212]	@ (8003bdc <xTaskResumeAll+0x11c>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d05d      	beq.n	8003bc8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b0c:	e02e      	b.n	8003b6c <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003b0e:	4b34      	ldr	r3, [pc, #208]	@ (8003be0 <xTaskResumeAll+0x120>)
 8003b10:	68db      	ldr	r3, [r3, #12]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	3318      	adds	r3, #24
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7ff fd52 	bl	80035c4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	3304      	adds	r3, #4
 8003b24:	4618      	mov	r0, r3
 8003b26:	f7ff fd4d 	bl	80035c4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b2e:	2201      	movs	r2, #1
 8003b30:	409a      	lsls	r2, r3
 8003b32:	4b2c      	ldr	r3, [pc, #176]	@ (8003be4 <xTaskResumeAll+0x124>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	4a2a      	ldr	r2, [pc, #168]	@ (8003be4 <xTaskResumeAll+0x124>)
 8003b3a:	6013      	str	r3, [r2, #0]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b40:	4613      	mov	r3, r2
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	4413      	add	r3, r2
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	4a27      	ldr	r2, [pc, #156]	@ (8003be8 <xTaskResumeAll+0x128>)
 8003b4a:	441a      	add	r2, r3
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	3304      	adds	r3, #4
 8003b50:	4619      	mov	r1, r3
 8003b52:	4610      	mov	r0, r2
 8003b54:	f7ff fcdb 	bl	800350e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b5c:	4b23      	ldr	r3, [pc, #140]	@ (8003bec <xTaskResumeAll+0x12c>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d302      	bcc.n	8003b6c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003b66:	4b22      	ldr	r3, [pc, #136]	@ (8003bf0 <xTaskResumeAll+0x130>)
 8003b68:	2201      	movs	r2, #1
 8003b6a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b6c:	4b1c      	ldr	r3, [pc, #112]	@ (8003be0 <xTaskResumeAll+0x120>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d1cc      	bne.n	8003b0e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d001      	beq.n	8003b7e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003b7a:	f000 fa1b 	bl	8003fb4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003b7e:	4b1d      	ldr	r3, [pc, #116]	@ (8003bf4 <xTaskResumeAll+0x134>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d010      	beq.n	8003bac <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003b8a:	f000 f837 	bl	8003bfc <xTaskIncrementTick>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d002      	beq.n	8003b9a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003b94:	4b16      	ldr	r3, [pc, #88]	@ (8003bf0 <xTaskResumeAll+0x130>)
 8003b96:	2201      	movs	r2, #1
 8003b98:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	3b01      	subs	r3, #1
 8003b9e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1f1      	bne.n	8003b8a <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8003ba6:	4b13      	ldr	r3, [pc, #76]	@ (8003bf4 <xTaskResumeAll+0x134>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003bac:	4b10      	ldr	r3, [pc, #64]	@ (8003bf0 <xTaskResumeAll+0x130>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d009      	beq.n	8003bc8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8003bf8 <xTaskResumeAll+0x138>)
 8003bba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003bbe:	601a      	str	r2, [r3, #0]
 8003bc0:	f3bf 8f4f 	dsb	sy
 8003bc4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003bc8:	f000 fba0 	bl	800430c <vPortExitCritical>

	return xAlreadyYielded;
 8003bcc:	68bb      	ldr	r3, [r7, #8]
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3710      	adds	r7, #16
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	2000053c 	.word	0x2000053c
 8003bdc:	20000514 	.word	0x20000514
 8003be0:	200004d4 	.word	0x200004d4
 8003be4:	2000051c 	.word	0x2000051c
 8003be8:	20000418 	.word	0x20000418
 8003bec:	20000414 	.word	0x20000414
 8003bf0:	20000528 	.word	0x20000528
 8003bf4:	20000524 	.word	0x20000524
 8003bf8:	e000ed04 	.word	0xe000ed04

08003bfc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b086      	sub	sp, #24
 8003c00:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003c02:	2300      	movs	r3, #0
 8003c04:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c06:	4b51      	ldr	r3, [pc, #324]	@ (8003d4c <xTaskIncrementTick+0x150>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	f040 808e 	bne.w	8003d2c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003c10:	4b4f      	ldr	r3, [pc, #316]	@ (8003d50 <xTaskIncrementTick+0x154>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	3301      	adds	r3, #1
 8003c16:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003c18:	4a4d      	ldr	r2, [pc, #308]	@ (8003d50 <xTaskIncrementTick+0x154>)
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d121      	bne.n	8003c68 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003c24:	4b4b      	ldr	r3, [pc, #300]	@ (8003d54 <xTaskIncrementTick+0x158>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d00b      	beq.n	8003c46 <xTaskIncrementTick+0x4a>
	__asm volatile
 8003c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c32:	f383 8811 	msr	BASEPRI, r3
 8003c36:	f3bf 8f6f 	isb	sy
 8003c3a:	f3bf 8f4f 	dsb	sy
 8003c3e:	603b      	str	r3, [r7, #0]
}
 8003c40:	bf00      	nop
 8003c42:	bf00      	nop
 8003c44:	e7fd      	b.n	8003c42 <xTaskIncrementTick+0x46>
 8003c46:	4b43      	ldr	r3, [pc, #268]	@ (8003d54 <xTaskIncrementTick+0x158>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	60fb      	str	r3, [r7, #12]
 8003c4c:	4b42      	ldr	r3, [pc, #264]	@ (8003d58 <xTaskIncrementTick+0x15c>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a40      	ldr	r2, [pc, #256]	@ (8003d54 <xTaskIncrementTick+0x158>)
 8003c52:	6013      	str	r3, [r2, #0]
 8003c54:	4a40      	ldr	r2, [pc, #256]	@ (8003d58 <xTaskIncrementTick+0x15c>)
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6013      	str	r3, [r2, #0]
 8003c5a:	4b40      	ldr	r3, [pc, #256]	@ (8003d5c <xTaskIncrementTick+0x160>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	4a3e      	ldr	r2, [pc, #248]	@ (8003d5c <xTaskIncrementTick+0x160>)
 8003c62:	6013      	str	r3, [r2, #0]
 8003c64:	f000 f9a6 	bl	8003fb4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003c68:	4b3d      	ldr	r3, [pc, #244]	@ (8003d60 <xTaskIncrementTick+0x164>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d34d      	bcc.n	8003d0e <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c72:	4b38      	ldr	r3, [pc, #224]	@ (8003d54 <xTaskIncrementTick+0x158>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d101      	bne.n	8003c80 <xTaskIncrementTick+0x84>
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e000      	b.n	8003c82 <xTaskIncrementTick+0x86>
 8003c80:	2300      	movs	r3, #0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d004      	beq.n	8003c90 <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c86:	4b36      	ldr	r3, [pc, #216]	@ (8003d60 <xTaskIncrementTick+0x164>)
 8003c88:	f04f 32ff 	mov.w	r2, #4294967295
 8003c8c:	601a      	str	r2, [r3, #0]
					break;
 8003c8e:	e03e      	b.n	8003d0e <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003c90:	4b30      	ldr	r3, [pc, #192]	@ (8003d54 <xTaskIncrementTick+0x158>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003ca0:	693a      	ldr	r2, [r7, #16]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d203      	bcs.n	8003cb0 <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003ca8:	4a2d      	ldr	r2, [pc, #180]	@ (8003d60 <xTaskIncrementTick+0x164>)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6013      	str	r3, [r2, #0]
						break;
 8003cae:	e02e      	b.n	8003d0e <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	3304      	adds	r3, #4
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f7ff fc85 	bl	80035c4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d004      	beq.n	8003ccc <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	3318      	adds	r3, #24
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7ff fc7c 	bl	80035c4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	409a      	lsls	r2, r3
 8003cd4:	4b23      	ldr	r3, [pc, #140]	@ (8003d64 <xTaskIncrementTick+0x168>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	4a22      	ldr	r2, [pc, #136]	@ (8003d64 <xTaskIncrementTick+0x168>)
 8003cdc:	6013      	str	r3, [r2, #0]
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ce2:	4613      	mov	r3, r2
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	4413      	add	r3, r2
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	4a1f      	ldr	r2, [pc, #124]	@ (8003d68 <xTaskIncrementTick+0x16c>)
 8003cec:	441a      	add	r2, r3
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	3304      	adds	r3, #4
 8003cf2:	4619      	mov	r1, r3
 8003cf4:	4610      	mov	r0, r2
 8003cf6:	f7ff fc0a 	bl	800350e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cfe:	4b1b      	ldr	r3, [pc, #108]	@ (8003d6c <xTaskIncrementTick+0x170>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d3b4      	bcc.n	8003c72 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d0c:	e7b1      	b.n	8003c72 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003d0e:	4b17      	ldr	r3, [pc, #92]	@ (8003d6c <xTaskIncrementTick+0x170>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d14:	4914      	ldr	r1, [pc, #80]	@ (8003d68 <xTaskIncrementTick+0x16c>)
 8003d16:	4613      	mov	r3, r2
 8003d18:	009b      	lsls	r3, r3, #2
 8003d1a:	4413      	add	r3, r2
 8003d1c:	009b      	lsls	r3, r3, #2
 8003d1e:	440b      	add	r3, r1
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d907      	bls.n	8003d36 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8003d26:	2301      	movs	r3, #1
 8003d28:	617b      	str	r3, [r7, #20]
 8003d2a:	e004      	b.n	8003d36 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003d2c:	4b10      	ldr	r3, [pc, #64]	@ (8003d70 <xTaskIncrementTick+0x174>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	3301      	adds	r3, #1
 8003d32:	4a0f      	ldr	r2, [pc, #60]	@ (8003d70 <xTaskIncrementTick+0x174>)
 8003d34:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003d36:	4b0f      	ldr	r3, [pc, #60]	@ (8003d74 <xTaskIncrementTick+0x178>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d001      	beq.n	8003d42 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003d42:	697b      	ldr	r3, [r7, #20]
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3718      	adds	r7, #24
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	2000053c 	.word	0x2000053c
 8003d50:	20000518 	.word	0x20000518
 8003d54:	200004cc 	.word	0x200004cc
 8003d58:	200004d0 	.word	0x200004d0
 8003d5c:	2000052c 	.word	0x2000052c
 8003d60:	20000534 	.word	0x20000534
 8003d64:	2000051c 	.word	0x2000051c
 8003d68:	20000418 	.word	0x20000418
 8003d6c:	20000414 	.word	0x20000414
 8003d70:	20000524 	.word	0x20000524
 8003d74:	20000528 	.word	0x20000528

08003d78 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b087      	sub	sp, #28
 8003d7c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003d7e:	4b29      	ldr	r3, [pc, #164]	@ (8003e24 <vTaskSwitchContext+0xac>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d003      	beq.n	8003d8e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003d86:	4b28      	ldr	r3, [pc, #160]	@ (8003e28 <vTaskSwitchContext+0xb0>)
 8003d88:	2201      	movs	r2, #1
 8003d8a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003d8c:	e045      	b.n	8003e1a <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8003d8e:	4b26      	ldr	r3, [pc, #152]	@ (8003e28 <vTaskSwitchContext+0xb0>)
 8003d90:	2200      	movs	r2, #0
 8003d92:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003d94:	4b25      	ldr	r3, [pc, #148]	@ (8003e2c <vTaskSwitchContext+0xb4>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	fab3 f383 	clz	r3, r3
 8003da0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003da2:	7afb      	ldrb	r3, [r7, #11]
 8003da4:	f1c3 031f 	rsb	r3, r3, #31
 8003da8:	617b      	str	r3, [r7, #20]
 8003daa:	4921      	ldr	r1, [pc, #132]	@ (8003e30 <vTaskSwitchContext+0xb8>)
 8003dac:	697a      	ldr	r2, [r7, #20]
 8003dae:	4613      	mov	r3, r2
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	4413      	add	r3, r2
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	440b      	add	r3, r1
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d10b      	bne.n	8003dd6 <vTaskSwitchContext+0x5e>
	__asm volatile
 8003dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dc2:	f383 8811 	msr	BASEPRI, r3
 8003dc6:	f3bf 8f6f 	isb	sy
 8003dca:	f3bf 8f4f 	dsb	sy
 8003dce:	607b      	str	r3, [r7, #4]
}
 8003dd0:	bf00      	nop
 8003dd2:	bf00      	nop
 8003dd4:	e7fd      	b.n	8003dd2 <vTaskSwitchContext+0x5a>
 8003dd6:	697a      	ldr	r2, [r7, #20]
 8003dd8:	4613      	mov	r3, r2
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	4413      	add	r3, r2
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	4a13      	ldr	r2, [pc, #76]	@ (8003e30 <vTaskSwitchContext+0xb8>)
 8003de2:	4413      	add	r3, r2
 8003de4:	613b      	str	r3, [r7, #16]
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	685a      	ldr	r2, [r3, #4]
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	605a      	str	r2, [r3, #4]
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	685a      	ldr	r2, [r3, #4]
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	3308      	adds	r3, #8
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d104      	bne.n	8003e06 <vTaskSwitchContext+0x8e>
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	685a      	ldr	r2, [r3, #4]
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	605a      	str	r2, [r3, #4]
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	4a09      	ldr	r2, [pc, #36]	@ (8003e34 <vTaskSwitchContext+0xbc>)
 8003e0e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003e10:	4b08      	ldr	r3, [pc, #32]	@ (8003e34 <vTaskSwitchContext+0xbc>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	334c      	adds	r3, #76	@ 0x4c
 8003e16:	4a08      	ldr	r2, [pc, #32]	@ (8003e38 <vTaskSwitchContext+0xc0>)
 8003e18:	6013      	str	r3, [r2, #0]
}
 8003e1a:	bf00      	nop
 8003e1c:	371c      	adds	r7, #28
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bc80      	pop	{r7}
 8003e22:	4770      	bx	lr
 8003e24:	2000053c 	.word	0x2000053c
 8003e28:	20000528 	.word	0x20000528
 8003e2c:	2000051c 	.word	0x2000051c
 8003e30:	20000418 	.word	0x20000418
 8003e34:	20000414 	.word	0x20000414
 8003e38:	2000001c 	.word	0x2000001c

08003e3c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b082      	sub	sp, #8
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003e44:	f000 f852 	bl	8003eec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003e48:	4b06      	ldr	r3, [pc, #24]	@ (8003e64 <prvIdleTask+0x28>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d9f9      	bls.n	8003e44 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003e50:	4b05      	ldr	r3, [pc, #20]	@ (8003e68 <prvIdleTask+0x2c>)
 8003e52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e56:	601a      	str	r2, [r3, #0]
 8003e58:	f3bf 8f4f 	dsb	sy
 8003e5c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003e60:	e7f0      	b.n	8003e44 <prvIdleTask+0x8>
 8003e62:	bf00      	nop
 8003e64:	20000418 	.word	0x20000418
 8003e68:	e000ed04 	.word	0xe000ed04

08003e6c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b082      	sub	sp, #8
 8003e70:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003e72:	2300      	movs	r3, #0
 8003e74:	607b      	str	r3, [r7, #4]
 8003e76:	e00c      	b.n	8003e92 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	009b      	lsls	r3, r3, #2
 8003e7e:	4413      	add	r3, r2
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	4a12      	ldr	r2, [pc, #72]	@ (8003ecc <prvInitialiseTaskLists+0x60>)
 8003e84:	4413      	add	r3, r2
 8003e86:	4618      	mov	r0, r3
 8003e88:	f7ff fb16 	bl	80034b8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	3301      	adds	r3, #1
 8003e90:	607b      	str	r3, [r7, #4]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2b06      	cmp	r3, #6
 8003e96:	d9ef      	bls.n	8003e78 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003e98:	480d      	ldr	r0, [pc, #52]	@ (8003ed0 <prvInitialiseTaskLists+0x64>)
 8003e9a:	f7ff fb0d 	bl	80034b8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003e9e:	480d      	ldr	r0, [pc, #52]	@ (8003ed4 <prvInitialiseTaskLists+0x68>)
 8003ea0:	f7ff fb0a 	bl	80034b8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003ea4:	480c      	ldr	r0, [pc, #48]	@ (8003ed8 <prvInitialiseTaskLists+0x6c>)
 8003ea6:	f7ff fb07 	bl	80034b8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003eaa:	480c      	ldr	r0, [pc, #48]	@ (8003edc <prvInitialiseTaskLists+0x70>)
 8003eac:	f7ff fb04 	bl	80034b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003eb0:	480b      	ldr	r0, [pc, #44]	@ (8003ee0 <prvInitialiseTaskLists+0x74>)
 8003eb2:	f7ff fb01 	bl	80034b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8003ee4 <prvInitialiseTaskLists+0x78>)
 8003eb8:	4a05      	ldr	r2, [pc, #20]	@ (8003ed0 <prvInitialiseTaskLists+0x64>)
 8003eba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8003ee8 <prvInitialiseTaskLists+0x7c>)
 8003ebe:	4a05      	ldr	r2, [pc, #20]	@ (8003ed4 <prvInitialiseTaskLists+0x68>)
 8003ec0:	601a      	str	r2, [r3, #0]
}
 8003ec2:	bf00      	nop
 8003ec4:	3708      	adds	r7, #8
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	20000418 	.word	0x20000418
 8003ed0:	200004a4 	.word	0x200004a4
 8003ed4:	200004b8 	.word	0x200004b8
 8003ed8:	200004d4 	.word	0x200004d4
 8003edc:	200004e8 	.word	0x200004e8
 8003ee0:	20000500 	.word	0x20000500
 8003ee4:	200004cc 	.word	0x200004cc
 8003ee8:	200004d0 	.word	0x200004d0

08003eec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b082      	sub	sp, #8
 8003ef0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003ef2:	e019      	b.n	8003f28 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003ef4:	f000 f9da 	bl	80042ac <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003ef8:	4b10      	ldr	r3, [pc, #64]	@ (8003f3c <prvCheckTasksWaitingTermination+0x50>)
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	3304      	adds	r3, #4
 8003f04:	4618      	mov	r0, r3
 8003f06:	f7ff fb5d 	bl	80035c4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f40 <prvCheckTasksWaitingTermination+0x54>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	3b01      	subs	r3, #1
 8003f10:	4a0b      	ldr	r2, [pc, #44]	@ (8003f40 <prvCheckTasksWaitingTermination+0x54>)
 8003f12:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003f14:	4b0b      	ldr	r3, [pc, #44]	@ (8003f44 <prvCheckTasksWaitingTermination+0x58>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	3b01      	subs	r3, #1
 8003f1a:	4a0a      	ldr	r2, [pc, #40]	@ (8003f44 <prvCheckTasksWaitingTermination+0x58>)
 8003f1c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003f1e:	f000 f9f5 	bl	800430c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f000 f810 	bl	8003f48 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003f28:	4b06      	ldr	r3, [pc, #24]	@ (8003f44 <prvCheckTasksWaitingTermination+0x58>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d1e1      	bne.n	8003ef4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003f30:	bf00      	nop
 8003f32:	bf00      	nop
 8003f34:	3708      	adds	r7, #8
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	200004e8 	.word	0x200004e8
 8003f40:	20000514 	.word	0x20000514
 8003f44:	200004fc 	.word	0x200004fc

08003f48 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b084      	sub	sp, #16
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	334c      	adds	r3, #76	@ 0x4c
 8003f54:	4618      	mov	r0, r3
 8003f56:	f000 ff1f 	bl	8004d98 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d108      	bne.n	8003f76 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f000 fb29 	bl	80045c0 <vPortFree>
				vPortFree( pxTCB );
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 fb26 	bl	80045c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003f74:	e019      	b.n	8003faa <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d103      	bne.n	8003f88 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f000 fb1d 	bl	80045c0 <vPortFree>
	}
 8003f86:	e010      	b.n	8003faa <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8003f8e:	2b02      	cmp	r3, #2
 8003f90:	d00b      	beq.n	8003faa <prvDeleteTCB+0x62>
	__asm volatile
 8003f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f96:	f383 8811 	msr	BASEPRI, r3
 8003f9a:	f3bf 8f6f 	isb	sy
 8003f9e:	f3bf 8f4f 	dsb	sy
 8003fa2:	60fb      	str	r3, [r7, #12]
}
 8003fa4:	bf00      	nop
 8003fa6:	bf00      	nop
 8003fa8:	e7fd      	b.n	8003fa6 <prvDeleteTCB+0x5e>
	}
 8003faa:	bf00      	nop
 8003fac:	3710      	adds	r7, #16
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
	...

08003fb4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003fba:	4b0e      	ldr	r3, [pc, #56]	@ (8003ff4 <prvResetNextTaskUnblockTime+0x40>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d101      	bne.n	8003fc8 <prvResetNextTaskUnblockTime+0x14>
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e000      	b.n	8003fca <prvResetNextTaskUnblockTime+0x16>
 8003fc8:	2300      	movs	r3, #0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d004      	beq.n	8003fd8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003fce:	4b0a      	ldr	r3, [pc, #40]	@ (8003ff8 <prvResetNextTaskUnblockTime+0x44>)
 8003fd0:	f04f 32ff 	mov.w	r2, #4294967295
 8003fd4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003fd6:	e008      	b.n	8003fea <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003fd8:	4b06      	ldr	r3, [pc, #24]	@ (8003ff4 <prvResetNextTaskUnblockTime+0x40>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	68db      	ldr	r3, [r3, #12]
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	4a04      	ldr	r2, [pc, #16]	@ (8003ff8 <prvResetNextTaskUnblockTime+0x44>)
 8003fe8:	6013      	str	r3, [r2, #0]
}
 8003fea:	bf00      	nop
 8003fec:	370c      	adds	r7, #12
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bc80      	pop	{r7}
 8003ff2:	4770      	bx	lr
 8003ff4:	200004cc 	.word	0x200004cc
 8003ff8:	20000534 	.word	0x20000534

08003ffc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b084      	sub	sp, #16
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004006:	4b29      	ldr	r3, [pc, #164]	@ (80040ac <prvAddCurrentTaskToDelayedList+0xb0>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800400c:	4b28      	ldr	r3, [pc, #160]	@ (80040b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	3304      	adds	r3, #4
 8004012:	4618      	mov	r0, r3
 8004014:	f7ff fad6 	bl	80035c4 <uxListRemove>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d10b      	bne.n	8004036 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800401e:	4b24      	ldr	r3, [pc, #144]	@ (80040b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004024:	2201      	movs	r2, #1
 8004026:	fa02 f303 	lsl.w	r3, r2, r3
 800402a:	43da      	mvns	r2, r3
 800402c:	4b21      	ldr	r3, [pc, #132]	@ (80040b4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4013      	ands	r3, r2
 8004032:	4a20      	ldr	r2, [pc, #128]	@ (80040b4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004034:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800403c:	d10a      	bne.n	8004054 <prvAddCurrentTaskToDelayedList+0x58>
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d007      	beq.n	8004054 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004044:	4b1a      	ldr	r3, [pc, #104]	@ (80040b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	3304      	adds	r3, #4
 800404a:	4619      	mov	r1, r3
 800404c:	481a      	ldr	r0, [pc, #104]	@ (80040b8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800404e:	f7ff fa5e 	bl	800350e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004052:	e026      	b.n	80040a2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004054:	68fa      	ldr	r2, [r7, #12]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4413      	add	r3, r2
 800405a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800405c:	4b14      	ldr	r3, [pc, #80]	@ (80040b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	68ba      	ldr	r2, [r7, #8]
 8004062:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004064:	68ba      	ldr	r2, [r7, #8]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	429a      	cmp	r2, r3
 800406a:	d209      	bcs.n	8004080 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800406c:	4b13      	ldr	r3, [pc, #76]	@ (80040bc <prvAddCurrentTaskToDelayedList+0xc0>)
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	4b0f      	ldr	r3, [pc, #60]	@ (80040b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	3304      	adds	r3, #4
 8004076:	4619      	mov	r1, r3
 8004078:	4610      	mov	r0, r2
 800407a:	f7ff fa6b 	bl	8003554 <vListInsert>
}
 800407e:	e010      	b.n	80040a2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004080:	4b0f      	ldr	r3, [pc, #60]	@ (80040c0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	4b0a      	ldr	r3, [pc, #40]	@ (80040b0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	3304      	adds	r3, #4
 800408a:	4619      	mov	r1, r3
 800408c:	4610      	mov	r0, r2
 800408e:	f7ff fa61 	bl	8003554 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004092:	4b0c      	ldr	r3, [pc, #48]	@ (80040c4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	68ba      	ldr	r2, [r7, #8]
 8004098:	429a      	cmp	r2, r3
 800409a:	d202      	bcs.n	80040a2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800409c:	4a09      	ldr	r2, [pc, #36]	@ (80040c4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	6013      	str	r3, [r2, #0]
}
 80040a2:	bf00      	nop
 80040a4:	3710      	adds	r7, #16
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	20000518 	.word	0x20000518
 80040b0:	20000414 	.word	0x20000414
 80040b4:	2000051c 	.word	0x2000051c
 80040b8:	20000500 	.word	0x20000500
 80040bc:	200004d0 	.word	0x200004d0
 80040c0:	200004cc 	.word	0x200004cc
 80040c4:	20000534 	.word	0x20000534

080040c8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80040c8:	b480      	push	{r7}
 80040ca:	b085      	sub	sp, #20
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	60b9      	str	r1, [r7, #8]
 80040d2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	3b04      	subs	r3, #4
 80040d8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80040e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	3b04      	subs	r3, #4
 80040e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	f023 0201 	bic.w	r2, r3, #1
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	3b04      	subs	r3, #4
 80040f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80040f8:	4a08      	ldr	r2, [pc, #32]	@ (800411c <pxPortInitialiseStack+0x54>)
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	3b14      	subs	r3, #20
 8004102:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	3b20      	subs	r3, #32
 800410e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004110:	68fb      	ldr	r3, [r7, #12]
}
 8004112:	4618      	mov	r0, r3
 8004114:	3714      	adds	r7, #20
 8004116:	46bd      	mov	sp, r7
 8004118:	bc80      	pop	{r7}
 800411a:	4770      	bx	lr
 800411c:	08004121 	.word	0x08004121

08004120 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8004126:	2300      	movs	r3, #0
 8004128:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800412a:	4b12      	ldr	r3, [pc, #72]	@ (8004174 <prvTaskExitError+0x54>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004132:	d00b      	beq.n	800414c <prvTaskExitError+0x2c>
	__asm volatile
 8004134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004138:	f383 8811 	msr	BASEPRI, r3
 800413c:	f3bf 8f6f 	isb	sy
 8004140:	f3bf 8f4f 	dsb	sy
 8004144:	60fb      	str	r3, [r7, #12]
}
 8004146:	bf00      	nop
 8004148:	bf00      	nop
 800414a:	e7fd      	b.n	8004148 <prvTaskExitError+0x28>
	__asm volatile
 800414c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004150:	f383 8811 	msr	BASEPRI, r3
 8004154:	f3bf 8f6f 	isb	sy
 8004158:	f3bf 8f4f 	dsb	sy
 800415c:	60bb      	str	r3, [r7, #8]
}
 800415e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004160:	bf00      	nop
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d0fc      	beq.n	8004162 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004168:	bf00      	nop
 800416a:	bf00      	nop
 800416c:	3714      	adds	r7, #20
 800416e:	46bd      	mov	sp, r7
 8004170:	bc80      	pop	{r7}
 8004172:	4770      	bx	lr
 8004174:	2000000c 	.word	0x2000000c
	...

08004180 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004180:	4b07      	ldr	r3, [pc, #28]	@ (80041a0 <pxCurrentTCBConst2>)
 8004182:	6819      	ldr	r1, [r3, #0]
 8004184:	6808      	ldr	r0, [r1, #0]
 8004186:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800418a:	f380 8809 	msr	PSP, r0
 800418e:	f3bf 8f6f 	isb	sy
 8004192:	f04f 0000 	mov.w	r0, #0
 8004196:	f380 8811 	msr	BASEPRI, r0
 800419a:	f04e 0e0d 	orr.w	lr, lr, #13
 800419e:	4770      	bx	lr

080041a0 <pxCurrentTCBConst2>:
 80041a0:	20000414 	.word	0x20000414
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80041a4:	bf00      	nop
 80041a6:	bf00      	nop

080041a8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80041a8:	4806      	ldr	r0, [pc, #24]	@ (80041c4 <prvPortStartFirstTask+0x1c>)
 80041aa:	6800      	ldr	r0, [r0, #0]
 80041ac:	6800      	ldr	r0, [r0, #0]
 80041ae:	f380 8808 	msr	MSP, r0
 80041b2:	b662      	cpsie	i
 80041b4:	b661      	cpsie	f
 80041b6:	f3bf 8f4f 	dsb	sy
 80041ba:	f3bf 8f6f 	isb	sy
 80041be:	df00      	svc	0
 80041c0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80041c2:	bf00      	nop
 80041c4:	e000ed08 	.word	0xe000ed08

080041c8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80041ce:	4b32      	ldr	r3, [pc, #200]	@ (8004298 <xPortStartScheduler+0xd0>)
 80041d0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	22ff      	movs	r2, #255	@ 0xff
 80041de:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80041e8:	78fb      	ldrb	r3, [r7, #3]
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80041f0:	b2da      	uxtb	r2, r3
 80041f2:	4b2a      	ldr	r3, [pc, #168]	@ (800429c <xPortStartScheduler+0xd4>)
 80041f4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80041f6:	4b2a      	ldr	r3, [pc, #168]	@ (80042a0 <xPortStartScheduler+0xd8>)
 80041f8:	2207      	movs	r2, #7
 80041fa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80041fc:	e009      	b.n	8004212 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80041fe:	4b28      	ldr	r3, [pc, #160]	@ (80042a0 <xPortStartScheduler+0xd8>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	3b01      	subs	r3, #1
 8004204:	4a26      	ldr	r2, [pc, #152]	@ (80042a0 <xPortStartScheduler+0xd8>)
 8004206:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004208:	78fb      	ldrb	r3, [r7, #3]
 800420a:	b2db      	uxtb	r3, r3
 800420c:	005b      	lsls	r3, r3, #1
 800420e:	b2db      	uxtb	r3, r3
 8004210:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004212:	78fb      	ldrb	r3, [r7, #3]
 8004214:	b2db      	uxtb	r3, r3
 8004216:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800421a:	2b80      	cmp	r3, #128	@ 0x80
 800421c:	d0ef      	beq.n	80041fe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800421e:	4b20      	ldr	r3, [pc, #128]	@ (80042a0 <xPortStartScheduler+0xd8>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f1c3 0307 	rsb	r3, r3, #7
 8004226:	2b04      	cmp	r3, #4
 8004228:	d00b      	beq.n	8004242 <xPortStartScheduler+0x7a>
	__asm volatile
 800422a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800422e:	f383 8811 	msr	BASEPRI, r3
 8004232:	f3bf 8f6f 	isb	sy
 8004236:	f3bf 8f4f 	dsb	sy
 800423a:	60bb      	str	r3, [r7, #8]
}
 800423c:	bf00      	nop
 800423e:	bf00      	nop
 8004240:	e7fd      	b.n	800423e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004242:	4b17      	ldr	r3, [pc, #92]	@ (80042a0 <xPortStartScheduler+0xd8>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	021b      	lsls	r3, r3, #8
 8004248:	4a15      	ldr	r2, [pc, #84]	@ (80042a0 <xPortStartScheduler+0xd8>)
 800424a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800424c:	4b14      	ldr	r3, [pc, #80]	@ (80042a0 <xPortStartScheduler+0xd8>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004254:	4a12      	ldr	r2, [pc, #72]	@ (80042a0 <xPortStartScheduler+0xd8>)
 8004256:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	b2da      	uxtb	r2, r3
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004260:	4b10      	ldr	r3, [pc, #64]	@ (80042a4 <xPortStartScheduler+0xdc>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a0f      	ldr	r2, [pc, #60]	@ (80042a4 <xPortStartScheduler+0xdc>)
 8004266:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800426a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800426c:	4b0d      	ldr	r3, [pc, #52]	@ (80042a4 <xPortStartScheduler+0xdc>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a0c      	ldr	r2, [pc, #48]	@ (80042a4 <xPortStartScheduler+0xdc>)
 8004272:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004276:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004278:	f000 f8b8 	bl	80043ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800427c:	4b0a      	ldr	r3, [pc, #40]	@ (80042a8 <xPortStartScheduler+0xe0>)
 800427e:	2200      	movs	r2, #0
 8004280:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004282:	f7ff ff91 	bl	80041a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004286:	f7ff fd77 	bl	8003d78 <vTaskSwitchContext>
	prvTaskExitError();
 800428a:	f7ff ff49 	bl	8004120 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800428e:	2300      	movs	r3, #0
}
 8004290:	4618      	mov	r0, r3
 8004292:	3710      	adds	r7, #16
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}
 8004298:	e000e400 	.word	0xe000e400
 800429c:	20000540 	.word	0x20000540
 80042a0:	20000544 	.word	0x20000544
 80042a4:	e000ed20 	.word	0xe000ed20
 80042a8:	2000000c 	.word	0x2000000c

080042ac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
	__asm volatile
 80042b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042b6:	f383 8811 	msr	BASEPRI, r3
 80042ba:	f3bf 8f6f 	isb	sy
 80042be:	f3bf 8f4f 	dsb	sy
 80042c2:	607b      	str	r3, [r7, #4]
}
 80042c4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80042c6:	4b0f      	ldr	r3, [pc, #60]	@ (8004304 <vPortEnterCritical+0x58>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	3301      	adds	r3, #1
 80042cc:	4a0d      	ldr	r2, [pc, #52]	@ (8004304 <vPortEnterCritical+0x58>)
 80042ce:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80042d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004304 <vPortEnterCritical+0x58>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d110      	bne.n	80042fa <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80042d8:	4b0b      	ldr	r3, [pc, #44]	@ (8004308 <vPortEnterCritical+0x5c>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	b2db      	uxtb	r3, r3
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d00b      	beq.n	80042fa <vPortEnterCritical+0x4e>
	__asm volatile
 80042e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042e6:	f383 8811 	msr	BASEPRI, r3
 80042ea:	f3bf 8f6f 	isb	sy
 80042ee:	f3bf 8f4f 	dsb	sy
 80042f2:	603b      	str	r3, [r7, #0]
}
 80042f4:	bf00      	nop
 80042f6:	bf00      	nop
 80042f8:	e7fd      	b.n	80042f6 <vPortEnterCritical+0x4a>
	}
}
 80042fa:	bf00      	nop
 80042fc:	370c      	adds	r7, #12
 80042fe:	46bd      	mov	sp, r7
 8004300:	bc80      	pop	{r7}
 8004302:	4770      	bx	lr
 8004304:	2000000c 	.word	0x2000000c
 8004308:	e000ed04 	.word	0xe000ed04

0800430c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004312:	4b12      	ldr	r3, [pc, #72]	@ (800435c <vPortExitCritical+0x50>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d10b      	bne.n	8004332 <vPortExitCritical+0x26>
	__asm volatile
 800431a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800431e:	f383 8811 	msr	BASEPRI, r3
 8004322:	f3bf 8f6f 	isb	sy
 8004326:	f3bf 8f4f 	dsb	sy
 800432a:	607b      	str	r3, [r7, #4]
}
 800432c:	bf00      	nop
 800432e:	bf00      	nop
 8004330:	e7fd      	b.n	800432e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004332:	4b0a      	ldr	r3, [pc, #40]	@ (800435c <vPortExitCritical+0x50>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	3b01      	subs	r3, #1
 8004338:	4a08      	ldr	r2, [pc, #32]	@ (800435c <vPortExitCritical+0x50>)
 800433a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800433c:	4b07      	ldr	r3, [pc, #28]	@ (800435c <vPortExitCritical+0x50>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d105      	bne.n	8004350 <vPortExitCritical+0x44>
 8004344:	2300      	movs	r3, #0
 8004346:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800434e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004350:	bf00      	nop
 8004352:	370c      	adds	r7, #12
 8004354:	46bd      	mov	sp, r7
 8004356:	bc80      	pop	{r7}
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop
 800435c:	2000000c 	.word	0x2000000c

08004360 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004360:	f3ef 8009 	mrs	r0, PSP
 8004364:	f3bf 8f6f 	isb	sy
 8004368:	4b0d      	ldr	r3, [pc, #52]	@ (80043a0 <pxCurrentTCBConst>)
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004370:	6010      	str	r0, [r2, #0]
 8004372:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004376:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800437a:	f380 8811 	msr	BASEPRI, r0
 800437e:	f7ff fcfb 	bl	8003d78 <vTaskSwitchContext>
 8004382:	f04f 0000 	mov.w	r0, #0
 8004386:	f380 8811 	msr	BASEPRI, r0
 800438a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800438e:	6819      	ldr	r1, [r3, #0]
 8004390:	6808      	ldr	r0, [r1, #0]
 8004392:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004396:	f380 8809 	msr	PSP, r0
 800439a:	f3bf 8f6f 	isb	sy
 800439e:	4770      	bx	lr

080043a0 <pxCurrentTCBConst>:
 80043a0:	20000414 	.word	0x20000414
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80043a4:	bf00      	nop
 80043a6:	bf00      	nop

080043a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b082      	sub	sp, #8
 80043ac:	af00      	add	r7, sp, #0
	__asm volatile
 80043ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043b2:	f383 8811 	msr	BASEPRI, r3
 80043b6:	f3bf 8f6f 	isb	sy
 80043ba:	f3bf 8f4f 	dsb	sy
 80043be:	607b      	str	r3, [r7, #4]
}
 80043c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80043c2:	f7ff fc1b 	bl	8003bfc <xTaskIncrementTick>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d003      	beq.n	80043d4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80043cc:	4b06      	ldr	r3, [pc, #24]	@ (80043e8 <SysTick_Handler+0x40>)
 80043ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043d2:	601a      	str	r2, [r3, #0]
 80043d4:	2300      	movs	r3, #0
 80043d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	f383 8811 	msr	BASEPRI, r3
}
 80043de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80043e0:	bf00      	nop
 80043e2:	3708      	adds	r7, #8
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}
 80043e8:	e000ed04 	.word	0xe000ed04

080043ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80043ec:	b480      	push	{r7}
 80043ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80043f0:	4b0a      	ldr	r3, [pc, #40]	@ (800441c <vPortSetupTimerInterrupt+0x30>)
 80043f2:	2200      	movs	r2, #0
 80043f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80043f6:	4b0a      	ldr	r3, [pc, #40]	@ (8004420 <vPortSetupTimerInterrupt+0x34>)
 80043f8:	2200      	movs	r2, #0
 80043fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80043fc:	4b09      	ldr	r3, [pc, #36]	@ (8004424 <vPortSetupTimerInterrupt+0x38>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a09      	ldr	r2, [pc, #36]	@ (8004428 <vPortSetupTimerInterrupt+0x3c>)
 8004402:	fba2 2303 	umull	r2, r3, r2, r3
 8004406:	099b      	lsrs	r3, r3, #6
 8004408:	4a08      	ldr	r2, [pc, #32]	@ (800442c <vPortSetupTimerInterrupt+0x40>)
 800440a:	3b01      	subs	r3, #1
 800440c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800440e:	4b03      	ldr	r3, [pc, #12]	@ (800441c <vPortSetupTimerInterrupt+0x30>)
 8004410:	2207      	movs	r2, #7
 8004412:	601a      	str	r2, [r3, #0]
}
 8004414:	bf00      	nop
 8004416:	46bd      	mov	sp, r7
 8004418:	bc80      	pop	{r7}
 800441a:	4770      	bx	lr
 800441c:	e000e010 	.word	0xe000e010
 8004420:	e000e018 	.word	0xe000e018
 8004424:	20000000 	.word	0x20000000
 8004428:	10624dd3 	.word	0x10624dd3
 800442c:	e000e014 	.word	0xe000e014

08004430 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b08a      	sub	sp, #40	@ 0x28
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004438:	2300      	movs	r3, #0
 800443a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800443c:	f7ff fb32 	bl	8003aa4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004440:	4b5a      	ldr	r3, [pc, #360]	@ (80045ac <pvPortMalloc+0x17c>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d101      	bne.n	800444c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004448:	f000 f916 	bl	8004678 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800444c:	4b58      	ldr	r3, [pc, #352]	@ (80045b0 <pvPortMalloc+0x180>)
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	4013      	ands	r3, r2
 8004454:	2b00      	cmp	r3, #0
 8004456:	f040 8090 	bne.w	800457a <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d01e      	beq.n	800449e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004460:	2208      	movs	r2, #8
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4413      	add	r3, r2
 8004466:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f003 0307 	and.w	r3, r3, #7
 800446e:	2b00      	cmp	r3, #0
 8004470:	d015      	beq.n	800449e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f023 0307 	bic.w	r3, r3, #7
 8004478:	3308      	adds	r3, #8
 800447a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f003 0307 	and.w	r3, r3, #7
 8004482:	2b00      	cmp	r3, #0
 8004484:	d00b      	beq.n	800449e <pvPortMalloc+0x6e>
	__asm volatile
 8004486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800448a:	f383 8811 	msr	BASEPRI, r3
 800448e:	f3bf 8f6f 	isb	sy
 8004492:	f3bf 8f4f 	dsb	sy
 8004496:	617b      	str	r3, [r7, #20]
}
 8004498:	bf00      	nop
 800449a:	bf00      	nop
 800449c:	e7fd      	b.n	800449a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d06a      	beq.n	800457a <pvPortMalloc+0x14a>
 80044a4:	4b43      	ldr	r3, [pc, #268]	@ (80045b4 <pvPortMalloc+0x184>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d865      	bhi.n	800457a <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80044ae:	4b42      	ldr	r3, [pc, #264]	@ (80045b8 <pvPortMalloc+0x188>)
 80044b0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80044b2:	4b41      	ldr	r3, [pc, #260]	@ (80045b8 <pvPortMalloc+0x188>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80044b8:	e004      	b.n	80044c4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80044ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044bc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80044be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80044c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d903      	bls.n	80044d6 <pvPortMalloc+0xa6>
 80044ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d1f1      	bne.n	80044ba <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80044d6:	4b35      	ldr	r3, [pc, #212]	@ (80045ac <pvPortMalloc+0x17c>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044dc:	429a      	cmp	r2, r3
 80044de:	d04c      	beq.n	800457a <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80044e0:	6a3b      	ldr	r3, [r7, #32]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	2208      	movs	r2, #8
 80044e6:	4413      	add	r3, r2
 80044e8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80044ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	6a3b      	ldr	r3, [r7, #32]
 80044f0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80044f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f4:	685a      	ldr	r2, [r3, #4]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	1ad2      	subs	r2, r2, r3
 80044fa:	2308      	movs	r3, #8
 80044fc:	005b      	lsls	r3, r3, #1
 80044fe:	429a      	cmp	r2, r3
 8004500:	d920      	bls.n	8004544 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004502:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4413      	add	r3, r2
 8004508:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	f003 0307 	and.w	r3, r3, #7
 8004510:	2b00      	cmp	r3, #0
 8004512:	d00b      	beq.n	800452c <pvPortMalloc+0xfc>
	__asm volatile
 8004514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004518:	f383 8811 	msr	BASEPRI, r3
 800451c:	f3bf 8f6f 	isb	sy
 8004520:	f3bf 8f4f 	dsb	sy
 8004524:	613b      	str	r3, [r7, #16]
}
 8004526:	bf00      	nop
 8004528:	bf00      	nop
 800452a:	e7fd      	b.n	8004528 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800452c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800452e:	685a      	ldr	r2, [r3, #4]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	1ad2      	subs	r2, r2, r3
 8004534:	69bb      	ldr	r3, [r7, #24]
 8004536:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800453e:	69b8      	ldr	r0, [r7, #24]
 8004540:	f000 f8fc 	bl	800473c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004544:	4b1b      	ldr	r3, [pc, #108]	@ (80045b4 <pvPortMalloc+0x184>)
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	1ad3      	subs	r3, r2, r3
 800454e:	4a19      	ldr	r2, [pc, #100]	@ (80045b4 <pvPortMalloc+0x184>)
 8004550:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004552:	4b18      	ldr	r3, [pc, #96]	@ (80045b4 <pvPortMalloc+0x184>)
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	4b19      	ldr	r3, [pc, #100]	@ (80045bc <pvPortMalloc+0x18c>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	429a      	cmp	r2, r3
 800455c:	d203      	bcs.n	8004566 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800455e:	4b15      	ldr	r3, [pc, #84]	@ (80045b4 <pvPortMalloc+0x184>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a16      	ldr	r2, [pc, #88]	@ (80045bc <pvPortMalloc+0x18c>)
 8004564:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004568:	685a      	ldr	r2, [r3, #4]
 800456a:	4b11      	ldr	r3, [pc, #68]	@ (80045b0 <pvPortMalloc+0x180>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	431a      	orrs	r2, r3
 8004570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004572:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004576:	2200      	movs	r2, #0
 8004578:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800457a:	f7ff faa1 	bl	8003ac0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	f003 0307 	and.w	r3, r3, #7
 8004584:	2b00      	cmp	r3, #0
 8004586:	d00b      	beq.n	80045a0 <pvPortMalloc+0x170>
	__asm volatile
 8004588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800458c:	f383 8811 	msr	BASEPRI, r3
 8004590:	f3bf 8f6f 	isb	sy
 8004594:	f3bf 8f4f 	dsb	sy
 8004598:	60fb      	str	r3, [r7, #12]
}
 800459a:	bf00      	nop
 800459c:	bf00      	nop
 800459e:	e7fd      	b.n	800459c <pvPortMalloc+0x16c>
	return pvReturn;
 80045a0:	69fb      	ldr	r3, [r7, #28]
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3728      	adds	r7, #40	@ 0x28
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	20001150 	.word	0x20001150
 80045b0:	2000115c 	.word	0x2000115c
 80045b4:	20001154 	.word	0x20001154
 80045b8:	20001148 	.word	0x20001148
 80045bc:	20001158 	.word	0x20001158

080045c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b086      	sub	sp, #24
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d04a      	beq.n	8004668 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80045d2:	2308      	movs	r3, #8
 80045d4:	425b      	negs	r3, r3
 80045d6:	697a      	ldr	r2, [r7, #20]
 80045d8:	4413      	add	r3, r2
 80045da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	685a      	ldr	r2, [r3, #4]
 80045e4:	4b22      	ldr	r3, [pc, #136]	@ (8004670 <vPortFree+0xb0>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4013      	ands	r3, r2
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d10b      	bne.n	8004606 <vPortFree+0x46>
	__asm volatile
 80045ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045f2:	f383 8811 	msr	BASEPRI, r3
 80045f6:	f3bf 8f6f 	isb	sy
 80045fa:	f3bf 8f4f 	dsb	sy
 80045fe:	60fb      	str	r3, [r7, #12]
}
 8004600:	bf00      	nop
 8004602:	bf00      	nop
 8004604:	e7fd      	b.n	8004602 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d00b      	beq.n	8004626 <vPortFree+0x66>
	__asm volatile
 800460e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004612:	f383 8811 	msr	BASEPRI, r3
 8004616:	f3bf 8f6f 	isb	sy
 800461a:	f3bf 8f4f 	dsb	sy
 800461e:	60bb      	str	r3, [r7, #8]
}
 8004620:	bf00      	nop
 8004622:	bf00      	nop
 8004624:	e7fd      	b.n	8004622 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	685a      	ldr	r2, [r3, #4]
 800462a:	4b11      	ldr	r3, [pc, #68]	@ (8004670 <vPortFree+0xb0>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4013      	ands	r3, r2
 8004630:	2b00      	cmp	r3, #0
 8004632:	d019      	beq.n	8004668 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d115      	bne.n	8004668 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	685a      	ldr	r2, [r3, #4]
 8004640:	4b0b      	ldr	r3, [pc, #44]	@ (8004670 <vPortFree+0xb0>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	43db      	mvns	r3, r3
 8004646:	401a      	ands	r2, r3
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800464c:	f7ff fa2a 	bl	8003aa4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	685a      	ldr	r2, [r3, #4]
 8004654:	4b07      	ldr	r3, [pc, #28]	@ (8004674 <vPortFree+0xb4>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4413      	add	r3, r2
 800465a:	4a06      	ldr	r2, [pc, #24]	@ (8004674 <vPortFree+0xb4>)
 800465c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800465e:	6938      	ldr	r0, [r7, #16]
 8004660:	f000 f86c 	bl	800473c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004664:	f7ff fa2c 	bl	8003ac0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004668:	bf00      	nop
 800466a:	3718      	adds	r7, #24
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}
 8004670:	2000115c 	.word	0x2000115c
 8004674:	20001154 	.word	0x20001154

08004678 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004678:	b480      	push	{r7}
 800467a:	b085      	sub	sp, #20
 800467c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800467e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004682:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004684:	4b27      	ldr	r3, [pc, #156]	@ (8004724 <prvHeapInit+0xac>)
 8004686:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f003 0307 	and.w	r3, r3, #7
 800468e:	2b00      	cmp	r3, #0
 8004690:	d00c      	beq.n	80046ac <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	3307      	adds	r3, #7
 8004696:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f023 0307 	bic.w	r3, r3, #7
 800469e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80046a0:	68ba      	ldr	r2, [r7, #8]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	4a1f      	ldr	r2, [pc, #124]	@ (8004724 <prvHeapInit+0xac>)
 80046a8:	4413      	add	r3, r2
 80046aa:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80046b0:	4a1d      	ldr	r2, [pc, #116]	@ (8004728 <prvHeapInit+0xb0>)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80046b6:	4b1c      	ldr	r3, [pc, #112]	@ (8004728 <prvHeapInit+0xb0>)
 80046b8:	2200      	movs	r2, #0
 80046ba:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	68ba      	ldr	r2, [r7, #8]
 80046c0:	4413      	add	r3, r2
 80046c2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80046c4:	2208      	movs	r2, #8
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	1a9b      	subs	r3, r3, r2
 80046ca:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f023 0307 	bic.w	r3, r3, #7
 80046d2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	4a15      	ldr	r2, [pc, #84]	@ (800472c <prvHeapInit+0xb4>)
 80046d8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80046da:	4b14      	ldr	r3, [pc, #80]	@ (800472c <prvHeapInit+0xb4>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	2200      	movs	r2, #0
 80046e0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80046e2:	4b12      	ldr	r3, [pc, #72]	@ (800472c <prvHeapInit+0xb4>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	2200      	movs	r2, #0
 80046e8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	68fa      	ldr	r2, [r7, #12]
 80046f2:	1ad2      	subs	r2, r2, r3
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80046f8:	4b0c      	ldr	r3, [pc, #48]	@ (800472c <prvHeapInit+0xb4>)
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	4a0a      	ldr	r2, [pc, #40]	@ (8004730 <prvHeapInit+0xb8>)
 8004706:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	4a09      	ldr	r2, [pc, #36]	@ (8004734 <prvHeapInit+0xbc>)
 800470e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004710:	4b09      	ldr	r3, [pc, #36]	@ (8004738 <prvHeapInit+0xc0>)
 8004712:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004716:	601a      	str	r2, [r3, #0]
}
 8004718:	bf00      	nop
 800471a:	3714      	adds	r7, #20
 800471c:	46bd      	mov	sp, r7
 800471e:	bc80      	pop	{r7}
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop
 8004724:	20000548 	.word	0x20000548
 8004728:	20001148 	.word	0x20001148
 800472c:	20001150 	.word	0x20001150
 8004730:	20001158 	.word	0x20001158
 8004734:	20001154 	.word	0x20001154
 8004738:	2000115c 	.word	0x2000115c

0800473c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800473c:	b480      	push	{r7}
 800473e:	b085      	sub	sp, #20
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004744:	4b27      	ldr	r3, [pc, #156]	@ (80047e4 <prvInsertBlockIntoFreeList+0xa8>)
 8004746:	60fb      	str	r3, [r7, #12]
 8004748:	e002      	b.n	8004750 <prvInsertBlockIntoFreeList+0x14>
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	60fb      	str	r3, [r7, #12]
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	687a      	ldr	r2, [r7, #4]
 8004756:	429a      	cmp	r2, r3
 8004758:	d8f7      	bhi.n	800474a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	68ba      	ldr	r2, [r7, #8]
 8004764:	4413      	add	r3, r2
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	429a      	cmp	r2, r3
 800476a:	d108      	bne.n	800477e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	685a      	ldr	r2, [r3, #4]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	441a      	add	r2, r3
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	68ba      	ldr	r2, [r7, #8]
 8004788:	441a      	add	r2, r3
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	429a      	cmp	r2, r3
 8004790:	d118      	bne.n	80047c4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	4b14      	ldr	r3, [pc, #80]	@ (80047e8 <prvInsertBlockIntoFreeList+0xac>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	429a      	cmp	r2, r3
 800479c:	d00d      	beq.n	80047ba <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	685a      	ldr	r2, [r3, #4]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	441a      	add	r2, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	601a      	str	r2, [r3, #0]
 80047b8:	e008      	b.n	80047cc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80047ba:	4b0b      	ldr	r3, [pc, #44]	@ (80047e8 <prvInsertBlockIntoFreeList+0xac>)
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	601a      	str	r2, [r3, #0]
 80047c2:	e003      	b.n	80047cc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80047cc:	68fa      	ldr	r2, [r7, #12]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d002      	beq.n	80047da <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	687a      	ldr	r2, [r7, #4]
 80047d8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80047da:	bf00      	nop
 80047dc:	3714      	adds	r7, #20
 80047de:	46bd      	mov	sp, r7
 80047e0:	bc80      	pop	{r7}
 80047e2:	4770      	bx	lr
 80047e4:	20001148 	.word	0x20001148
 80047e8:	20001150 	.word	0x20001150

080047ec <std>:
 80047ec:	2300      	movs	r3, #0
 80047ee:	b510      	push	{r4, lr}
 80047f0:	4604      	mov	r4, r0
 80047f2:	e9c0 3300 	strd	r3, r3, [r0]
 80047f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80047fa:	6083      	str	r3, [r0, #8]
 80047fc:	8181      	strh	r1, [r0, #12]
 80047fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8004800:	81c2      	strh	r2, [r0, #14]
 8004802:	6183      	str	r3, [r0, #24]
 8004804:	4619      	mov	r1, r3
 8004806:	2208      	movs	r2, #8
 8004808:	305c      	adds	r0, #92	@ 0x5c
 800480a:	f000 faad 	bl	8004d68 <memset>
 800480e:	4b0d      	ldr	r3, [pc, #52]	@ (8004844 <std+0x58>)
 8004810:	6224      	str	r4, [r4, #32]
 8004812:	6263      	str	r3, [r4, #36]	@ 0x24
 8004814:	4b0c      	ldr	r3, [pc, #48]	@ (8004848 <std+0x5c>)
 8004816:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004818:	4b0c      	ldr	r3, [pc, #48]	@ (800484c <std+0x60>)
 800481a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800481c:	4b0c      	ldr	r3, [pc, #48]	@ (8004850 <std+0x64>)
 800481e:	6323      	str	r3, [r4, #48]	@ 0x30
 8004820:	4b0c      	ldr	r3, [pc, #48]	@ (8004854 <std+0x68>)
 8004822:	429c      	cmp	r4, r3
 8004824:	d006      	beq.n	8004834 <std+0x48>
 8004826:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800482a:	4294      	cmp	r4, r2
 800482c:	d002      	beq.n	8004834 <std+0x48>
 800482e:	33d0      	adds	r3, #208	@ 0xd0
 8004830:	429c      	cmp	r4, r3
 8004832:	d105      	bne.n	8004840 <std+0x54>
 8004834:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800483c:	f000 bb62 	b.w	8004f04 <__retarget_lock_init_recursive>
 8004840:	bd10      	pop	{r4, pc}
 8004842:	bf00      	nop
 8004844:	08004bb9 	.word	0x08004bb9
 8004848:	08004bdb 	.word	0x08004bdb
 800484c:	08004c13 	.word	0x08004c13
 8004850:	08004c37 	.word	0x08004c37
 8004854:	20001160 	.word	0x20001160

08004858 <stdio_exit_handler>:
 8004858:	4a02      	ldr	r2, [pc, #8]	@ (8004864 <stdio_exit_handler+0xc>)
 800485a:	4903      	ldr	r1, [pc, #12]	@ (8004868 <stdio_exit_handler+0x10>)
 800485c:	4803      	ldr	r0, [pc, #12]	@ (800486c <stdio_exit_handler+0x14>)
 800485e:	f000 b869 	b.w	8004934 <_fwalk_sglue>
 8004862:	bf00      	nop
 8004864:	20000010 	.word	0x20000010
 8004868:	080057ad 	.word	0x080057ad
 800486c:	20000020 	.word	0x20000020

08004870 <cleanup_stdio>:
 8004870:	6841      	ldr	r1, [r0, #4]
 8004872:	4b0c      	ldr	r3, [pc, #48]	@ (80048a4 <cleanup_stdio+0x34>)
 8004874:	b510      	push	{r4, lr}
 8004876:	4299      	cmp	r1, r3
 8004878:	4604      	mov	r4, r0
 800487a:	d001      	beq.n	8004880 <cleanup_stdio+0x10>
 800487c:	f000 ff96 	bl	80057ac <_fflush_r>
 8004880:	68a1      	ldr	r1, [r4, #8]
 8004882:	4b09      	ldr	r3, [pc, #36]	@ (80048a8 <cleanup_stdio+0x38>)
 8004884:	4299      	cmp	r1, r3
 8004886:	d002      	beq.n	800488e <cleanup_stdio+0x1e>
 8004888:	4620      	mov	r0, r4
 800488a:	f000 ff8f 	bl	80057ac <_fflush_r>
 800488e:	68e1      	ldr	r1, [r4, #12]
 8004890:	4b06      	ldr	r3, [pc, #24]	@ (80048ac <cleanup_stdio+0x3c>)
 8004892:	4299      	cmp	r1, r3
 8004894:	d004      	beq.n	80048a0 <cleanup_stdio+0x30>
 8004896:	4620      	mov	r0, r4
 8004898:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800489c:	f000 bf86 	b.w	80057ac <_fflush_r>
 80048a0:	bd10      	pop	{r4, pc}
 80048a2:	bf00      	nop
 80048a4:	20001160 	.word	0x20001160
 80048a8:	200011c8 	.word	0x200011c8
 80048ac:	20001230 	.word	0x20001230

080048b0 <global_stdio_init.part.0>:
 80048b0:	b510      	push	{r4, lr}
 80048b2:	4b0b      	ldr	r3, [pc, #44]	@ (80048e0 <global_stdio_init.part.0+0x30>)
 80048b4:	4c0b      	ldr	r4, [pc, #44]	@ (80048e4 <global_stdio_init.part.0+0x34>)
 80048b6:	4a0c      	ldr	r2, [pc, #48]	@ (80048e8 <global_stdio_init.part.0+0x38>)
 80048b8:	4620      	mov	r0, r4
 80048ba:	601a      	str	r2, [r3, #0]
 80048bc:	2104      	movs	r1, #4
 80048be:	2200      	movs	r2, #0
 80048c0:	f7ff ff94 	bl	80047ec <std>
 80048c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80048c8:	2201      	movs	r2, #1
 80048ca:	2109      	movs	r1, #9
 80048cc:	f7ff ff8e 	bl	80047ec <std>
 80048d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80048d4:	2202      	movs	r2, #2
 80048d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048da:	2112      	movs	r1, #18
 80048dc:	f7ff bf86 	b.w	80047ec <std>
 80048e0:	20001298 	.word	0x20001298
 80048e4:	20001160 	.word	0x20001160
 80048e8:	08004859 	.word	0x08004859

080048ec <__sfp_lock_acquire>:
 80048ec:	4801      	ldr	r0, [pc, #4]	@ (80048f4 <__sfp_lock_acquire+0x8>)
 80048ee:	f000 bb0a 	b.w	8004f06 <__retarget_lock_acquire_recursive>
 80048f2:	bf00      	nop
 80048f4:	200012a1 	.word	0x200012a1

080048f8 <__sfp_lock_release>:
 80048f8:	4801      	ldr	r0, [pc, #4]	@ (8004900 <__sfp_lock_release+0x8>)
 80048fa:	f000 bb05 	b.w	8004f08 <__retarget_lock_release_recursive>
 80048fe:	bf00      	nop
 8004900:	200012a1 	.word	0x200012a1

08004904 <__sinit>:
 8004904:	b510      	push	{r4, lr}
 8004906:	4604      	mov	r4, r0
 8004908:	f7ff fff0 	bl	80048ec <__sfp_lock_acquire>
 800490c:	6a23      	ldr	r3, [r4, #32]
 800490e:	b11b      	cbz	r3, 8004918 <__sinit+0x14>
 8004910:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004914:	f7ff bff0 	b.w	80048f8 <__sfp_lock_release>
 8004918:	4b04      	ldr	r3, [pc, #16]	@ (800492c <__sinit+0x28>)
 800491a:	6223      	str	r3, [r4, #32]
 800491c:	4b04      	ldr	r3, [pc, #16]	@ (8004930 <__sinit+0x2c>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d1f5      	bne.n	8004910 <__sinit+0xc>
 8004924:	f7ff ffc4 	bl	80048b0 <global_stdio_init.part.0>
 8004928:	e7f2      	b.n	8004910 <__sinit+0xc>
 800492a:	bf00      	nop
 800492c:	08004871 	.word	0x08004871
 8004930:	20001298 	.word	0x20001298

08004934 <_fwalk_sglue>:
 8004934:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004938:	4607      	mov	r7, r0
 800493a:	4688      	mov	r8, r1
 800493c:	4614      	mov	r4, r2
 800493e:	2600      	movs	r6, #0
 8004940:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004944:	f1b9 0901 	subs.w	r9, r9, #1
 8004948:	d505      	bpl.n	8004956 <_fwalk_sglue+0x22>
 800494a:	6824      	ldr	r4, [r4, #0]
 800494c:	2c00      	cmp	r4, #0
 800494e:	d1f7      	bne.n	8004940 <_fwalk_sglue+0xc>
 8004950:	4630      	mov	r0, r6
 8004952:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004956:	89ab      	ldrh	r3, [r5, #12]
 8004958:	2b01      	cmp	r3, #1
 800495a:	d907      	bls.n	800496c <_fwalk_sglue+0x38>
 800495c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004960:	3301      	adds	r3, #1
 8004962:	d003      	beq.n	800496c <_fwalk_sglue+0x38>
 8004964:	4629      	mov	r1, r5
 8004966:	4638      	mov	r0, r7
 8004968:	47c0      	blx	r8
 800496a:	4306      	orrs	r6, r0
 800496c:	3568      	adds	r5, #104	@ 0x68
 800496e:	e7e9      	b.n	8004944 <_fwalk_sglue+0x10>

08004970 <iprintf>:
 8004970:	b40f      	push	{r0, r1, r2, r3}
 8004972:	b507      	push	{r0, r1, r2, lr}
 8004974:	4906      	ldr	r1, [pc, #24]	@ (8004990 <iprintf+0x20>)
 8004976:	ab04      	add	r3, sp, #16
 8004978:	6808      	ldr	r0, [r1, #0]
 800497a:	f853 2b04 	ldr.w	r2, [r3], #4
 800497e:	6881      	ldr	r1, [r0, #8]
 8004980:	9301      	str	r3, [sp, #4]
 8004982:	f000 fbe9 	bl	8005158 <_vfiprintf_r>
 8004986:	b003      	add	sp, #12
 8004988:	f85d eb04 	ldr.w	lr, [sp], #4
 800498c:	b004      	add	sp, #16
 800498e:	4770      	bx	lr
 8004990:	2000001c 	.word	0x2000001c

08004994 <_puts_r>:
 8004994:	6a03      	ldr	r3, [r0, #32]
 8004996:	b570      	push	{r4, r5, r6, lr}
 8004998:	4605      	mov	r5, r0
 800499a:	460e      	mov	r6, r1
 800499c:	6884      	ldr	r4, [r0, #8]
 800499e:	b90b      	cbnz	r3, 80049a4 <_puts_r+0x10>
 80049a0:	f7ff ffb0 	bl	8004904 <__sinit>
 80049a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80049a6:	07db      	lsls	r3, r3, #31
 80049a8:	d405      	bmi.n	80049b6 <_puts_r+0x22>
 80049aa:	89a3      	ldrh	r3, [r4, #12]
 80049ac:	0598      	lsls	r0, r3, #22
 80049ae:	d402      	bmi.n	80049b6 <_puts_r+0x22>
 80049b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80049b2:	f000 faa8 	bl	8004f06 <__retarget_lock_acquire_recursive>
 80049b6:	89a3      	ldrh	r3, [r4, #12]
 80049b8:	0719      	lsls	r1, r3, #28
 80049ba:	d502      	bpl.n	80049c2 <_puts_r+0x2e>
 80049bc:	6923      	ldr	r3, [r4, #16]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d135      	bne.n	8004a2e <_puts_r+0x9a>
 80049c2:	4621      	mov	r1, r4
 80049c4:	4628      	mov	r0, r5
 80049c6:	f000 f979 	bl	8004cbc <__swsetup_r>
 80049ca:	b380      	cbz	r0, 8004a2e <_puts_r+0x9a>
 80049cc:	f04f 35ff 	mov.w	r5, #4294967295
 80049d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80049d2:	07da      	lsls	r2, r3, #31
 80049d4:	d405      	bmi.n	80049e2 <_puts_r+0x4e>
 80049d6:	89a3      	ldrh	r3, [r4, #12]
 80049d8:	059b      	lsls	r3, r3, #22
 80049da:	d402      	bmi.n	80049e2 <_puts_r+0x4e>
 80049dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80049de:	f000 fa93 	bl	8004f08 <__retarget_lock_release_recursive>
 80049e2:	4628      	mov	r0, r5
 80049e4:	bd70      	pop	{r4, r5, r6, pc}
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	da04      	bge.n	80049f4 <_puts_r+0x60>
 80049ea:	69a2      	ldr	r2, [r4, #24]
 80049ec:	429a      	cmp	r2, r3
 80049ee:	dc17      	bgt.n	8004a20 <_puts_r+0x8c>
 80049f0:	290a      	cmp	r1, #10
 80049f2:	d015      	beq.n	8004a20 <_puts_r+0x8c>
 80049f4:	6823      	ldr	r3, [r4, #0]
 80049f6:	1c5a      	adds	r2, r3, #1
 80049f8:	6022      	str	r2, [r4, #0]
 80049fa:	7019      	strb	r1, [r3, #0]
 80049fc:	68a3      	ldr	r3, [r4, #8]
 80049fe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004a02:	3b01      	subs	r3, #1
 8004a04:	60a3      	str	r3, [r4, #8]
 8004a06:	2900      	cmp	r1, #0
 8004a08:	d1ed      	bne.n	80049e6 <_puts_r+0x52>
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	da11      	bge.n	8004a32 <_puts_r+0x9e>
 8004a0e:	4622      	mov	r2, r4
 8004a10:	210a      	movs	r1, #10
 8004a12:	4628      	mov	r0, r5
 8004a14:	f000 f913 	bl	8004c3e <__swbuf_r>
 8004a18:	3001      	adds	r0, #1
 8004a1a:	d0d7      	beq.n	80049cc <_puts_r+0x38>
 8004a1c:	250a      	movs	r5, #10
 8004a1e:	e7d7      	b.n	80049d0 <_puts_r+0x3c>
 8004a20:	4622      	mov	r2, r4
 8004a22:	4628      	mov	r0, r5
 8004a24:	f000 f90b 	bl	8004c3e <__swbuf_r>
 8004a28:	3001      	adds	r0, #1
 8004a2a:	d1e7      	bne.n	80049fc <_puts_r+0x68>
 8004a2c:	e7ce      	b.n	80049cc <_puts_r+0x38>
 8004a2e:	3e01      	subs	r6, #1
 8004a30:	e7e4      	b.n	80049fc <_puts_r+0x68>
 8004a32:	6823      	ldr	r3, [r4, #0]
 8004a34:	1c5a      	adds	r2, r3, #1
 8004a36:	6022      	str	r2, [r4, #0]
 8004a38:	220a      	movs	r2, #10
 8004a3a:	701a      	strb	r2, [r3, #0]
 8004a3c:	e7ee      	b.n	8004a1c <_puts_r+0x88>
	...

08004a40 <puts>:
 8004a40:	4b02      	ldr	r3, [pc, #8]	@ (8004a4c <puts+0xc>)
 8004a42:	4601      	mov	r1, r0
 8004a44:	6818      	ldr	r0, [r3, #0]
 8004a46:	f7ff bfa5 	b.w	8004994 <_puts_r>
 8004a4a:	bf00      	nop
 8004a4c:	2000001c 	.word	0x2000001c

08004a50 <setvbuf>:
 8004a50:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004a54:	461d      	mov	r5, r3
 8004a56:	4b57      	ldr	r3, [pc, #348]	@ (8004bb4 <setvbuf+0x164>)
 8004a58:	4604      	mov	r4, r0
 8004a5a:	681f      	ldr	r7, [r3, #0]
 8004a5c:	460e      	mov	r6, r1
 8004a5e:	4690      	mov	r8, r2
 8004a60:	b127      	cbz	r7, 8004a6c <setvbuf+0x1c>
 8004a62:	6a3b      	ldr	r3, [r7, #32]
 8004a64:	b913      	cbnz	r3, 8004a6c <setvbuf+0x1c>
 8004a66:	4638      	mov	r0, r7
 8004a68:	f7ff ff4c 	bl	8004904 <__sinit>
 8004a6c:	f1b8 0f02 	cmp.w	r8, #2
 8004a70:	d006      	beq.n	8004a80 <setvbuf+0x30>
 8004a72:	f1b8 0f01 	cmp.w	r8, #1
 8004a76:	f200 809a 	bhi.w	8004bae <setvbuf+0x15e>
 8004a7a:	2d00      	cmp	r5, #0
 8004a7c:	f2c0 8097 	blt.w	8004bae <setvbuf+0x15e>
 8004a80:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004a82:	07d9      	lsls	r1, r3, #31
 8004a84:	d405      	bmi.n	8004a92 <setvbuf+0x42>
 8004a86:	89a3      	ldrh	r3, [r4, #12]
 8004a88:	059a      	lsls	r2, r3, #22
 8004a8a:	d402      	bmi.n	8004a92 <setvbuf+0x42>
 8004a8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a8e:	f000 fa3a 	bl	8004f06 <__retarget_lock_acquire_recursive>
 8004a92:	4621      	mov	r1, r4
 8004a94:	4638      	mov	r0, r7
 8004a96:	f000 fe89 	bl	80057ac <_fflush_r>
 8004a9a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004a9c:	b141      	cbz	r1, 8004ab0 <setvbuf+0x60>
 8004a9e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004aa2:	4299      	cmp	r1, r3
 8004aa4:	d002      	beq.n	8004aac <setvbuf+0x5c>
 8004aa6:	4638      	mov	r0, r7
 8004aa8:	f000 fa30 	bl	8004f0c <_free_r>
 8004aac:	2300      	movs	r3, #0
 8004aae:	6363      	str	r3, [r4, #52]	@ 0x34
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	61a3      	str	r3, [r4, #24]
 8004ab4:	6063      	str	r3, [r4, #4]
 8004ab6:	89a3      	ldrh	r3, [r4, #12]
 8004ab8:	061b      	lsls	r3, r3, #24
 8004aba:	d503      	bpl.n	8004ac4 <setvbuf+0x74>
 8004abc:	4638      	mov	r0, r7
 8004abe:	6921      	ldr	r1, [r4, #16]
 8004ac0:	f000 fa24 	bl	8004f0c <_free_r>
 8004ac4:	89a3      	ldrh	r3, [r4, #12]
 8004ac6:	f1b8 0f02 	cmp.w	r8, #2
 8004aca:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8004ace:	f023 0303 	bic.w	r3, r3, #3
 8004ad2:	81a3      	strh	r3, [r4, #12]
 8004ad4:	d061      	beq.n	8004b9a <setvbuf+0x14a>
 8004ad6:	ab01      	add	r3, sp, #4
 8004ad8:	466a      	mov	r2, sp
 8004ada:	4621      	mov	r1, r4
 8004adc:	4638      	mov	r0, r7
 8004ade:	f000 fe8d 	bl	80057fc <__swhatbuf_r>
 8004ae2:	89a3      	ldrh	r3, [r4, #12]
 8004ae4:	4318      	orrs	r0, r3
 8004ae6:	81a0      	strh	r0, [r4, #12]
 8004ae8:	bb2d      	cbnz	r5, 8004b36 <setvbuf+0xe6>
 8004aea:	9d00      	ldr	r5, [sp, #0]
 8004aec:	4628      	mov	r0, r5
 8004aee:	f000 fa55 	bl	8004f9c <malloc>
 8004af2:	4606      	mov	r6, r0
 8004af4:	2800      	cmp	r0, #0
 8004af6:	d152      	bne.n	8004b9e <setvbuf+0x14e>
 8004af8:	f8dd 9000 	ldr.w	r9, [sp]
 8004afc:	45a9      	cmp	r9, r5
 8004afe:	d140      	bne.n	8004b82 <setvbuf+0x132>
 8004b00:	f04f 35ff 	mov.w	r5, #4294967295
 8004b04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b08:	f043 0202 	orr.w	r2, r3, #2
 8004b0c:	81a2      	strh	r2, [r4, #12]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	60a2      	str	r2, [r4, #8]
 8004b12:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8004b16:	6022      	str	r2, [r4, #0]
 8004b18:	6122      	str	r2, [r4, #16]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	6162      	str	r2, [r4, #20]
 8004b1e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004b20:	07d6      	lsls	r6, r2, #31
 8004b22:	d404      	bmi.n	8004b2e <setvbuf+0xde>
 8004b24:	0598      	lsls	r0, r3, #22
 8004b26:	d402      	bmi.n	8004b2e <setvbuf+0xde>
 8004b28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b2a:	f000 f9ed 	bl	8004f08 <__retarget_lock_release_recursive>
 8004b2e:	4628      	mov	r0, r5
 8004b30:	b003      	add	sp, #12
 8004b32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004b36:	2e00      	cmp	r6, #0
 8004b38:	d0d8      	beq.n	8004aec <setvbuf+0x9c>
 8004b3a:	6a3b      	ldr	r3, [r7, #32]
 8004b3c:	b913      	cbnz	r3, 8004b44 <setvbuf+0xf4>
 8004b3e:	4638      	mov	r0, r7
 8004b40:	f7ff fee0 	bl	8004904 <__sinit>
 8004b44:	f1b8 0f01 	cmp.w	r8, #1
 8004b48:	bf08      	it	eq
 8004b4a:	89a3      	ldrheq	r3, [r4, #12]
 8004b4c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8004b50:	bf04      	itt	eq
 8004b52:	f043 0301 	orreq.w	r3, r3, #1
 8004b56:	81a3      	strheq	r3, [r4, #12]
 8004b58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b5c:	6026      	str	r6, [r4, #0]
 8004b5e:	f013 0208 	ands.w	r2, r3, #8
 8004b62:	d01e      	beq.n	8004ba2 <setvbuf+0x152>
 8004b64:	07d9      	lsls	r1, r3, #31
 8004b66:	bf41      	itttt	mi
 8004b68:	2200      	movmi	r2, #0
 8004b6a:	426d      	negmi	r5, r5
 8004b6c:	60a2      	strmi	r2, [r4, #8]
 8004b6e:	61a5      	strmi	r5, [r4, #24]
 8004b70:	bf58      	it	pl
 8004b72:	60a5      	strpl	r5, [r4, #8]
 8004b74:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004b76:	07d2      	lsls	r2, r2, #31
 8004b78:	d401      	bmi.n	8004b7e <setvbuf+0x12e>
 8004b7a:	059b      	lsls	r3, r3, #22
 8004b7c:	d513      	bpl.n	8004ba6 <setvbuf+0x156>
 8004b7e:	2500      	movs	r5, #0
 8004b80:	e7d5      	b.n	8004b2e <setvbuf+0xde>
 8004b82:	4648      	mov	r0, r9
 8004b84:	f000 fa0a 	bl	8004f9c <malloc>
 8004b88:	4606      	mov	r6, r0
 8004b8a:	2800      	cmp	r0, #0
 8004b8c:	d0b8      	beq.n	8004b00 <setvbuf+0xb0>
 8004b8e:	89a3      	ldrh	r3, [r4, #12]
 8004b90:	464d      	mov	r5, r9
 8004b92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b96:	81a3      	strh	r3, [r4, #12]
 8004b98:	e7cf      	b.n	8004b3a <setvbuf+0xea>
 8004b9a:	2500      	movs	r5, #0
 8004b9c:	e7b2      	b.n	8004b04 <setvbuf+0xb4>
 8004b9e:	46a9      	mov	r9, r5
 8004ba0:	e7f5      	b.n	8004b8e <setvbuf+0x13e>
 8004ba2:	60a2      	str	r2, [r4, #8]
 8004ba4:	e7e6      	b.n	8004b74 <setvbuf+0x124>
 8004ba6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ba8:	f000 f9ae 	bl	8004f08 <__retarget_lock_release_recursive>
 8004bac:	e7e7      	b.n	8004b7e <setvbuf+0x12e>
 8004bae:	f04f 35ff 	mov.w	r5, #4294967295
 8004bb2:	e7bc      	b.n	8004b2e <setvbuf+0xde>
 8004bb4:	2000001c 	.word	0x2000001c

08004bb8 <__sread>:
 8004bb8:	b510      	push	{r4, lr}
 8004bba:	460c      	mov	r4, r1
 8004bbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bc0:	f000 f952 	bl	8004e68 <_read_r>
 8004bc4:	2800      	cmp	r0, #0
 8004bc6:	bfab      	itete	ge
 8004bc8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004bca:	89a3      	ldrhlt	r3, [r4, #12]
 8004bcc:	181b      	addge	r3, r3, r0
 8004bce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004bd2:	bfac      	ite	ge
 8004bd4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004bd6:	81a3      	strhlt	r3, [r4, #12]
 8004bd8:	bd10      	pop	{r4, pc}

08004bda <__swrite>:
 8004bda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bde:	461f      	mov	r7, r3
 8004be0:	898b      	ldrh	r3, [r1, #12]
 8004be2:	4605      	mov	r5, r0
 8004be4:	05db      	lsls	r3, r3, #23
 8004be6:	460c      	mov	r4, r1
 8004be8:	4616      	mov	r6, r2
 8004bea:	d505      	bpl.n	8004bf8 <__swrite+0x1e>
 8004bec:	2302      	movs	r3, #2
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bf4:	f000 f926 	bl	8004e44 <_lseek_r>
 8004bf8:	89a3      	ldrh	r3, [r4, #12]
 8004bfa:	4632      	mov	r2, r6
 8004bfc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c00:	81a3      	strh	r3, [r4, #12]
 8004c02:	4628      	mov	r0, r5
 8004c04:	463b      	mov	r3, r7
 8004c06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c0e:	f000 b93d 	b.w	8004e8c <_write_r>

08004c12 <__sseek>:
 8004c12:	b510      	push	{r4, lr}
 8004c14:	460c      	mov	r4, r1
 8004c16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c1a:	f000 f913 	bl	8004e44 <_lseek_r>
 8004c1e:	1c43      	adds	r3, r0, #1
 8004c20:	89a3      	ldrh	r3, [r4, #12]
 8004c22:	bf15      	itete	ne
 8004c24:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004c26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004c2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004c2e:	81a3      	strheq	r3, [r4, #12]
 8004c30:	bf18      	it	ne
 8004c32:	81a3      	strhne	r3, [r4, #12]
 8004c34:	bd10      	pop	{r4, pc}

08004c36 <__sclose>:
 8004c36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c3a:	f000 b89d 	b.w	8004d78 <_close_r>

08004c3e <__swbuf_r>:
 8004c3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c40:	460e      	mov	r6, r1
 8004c42:	4614      	mov	r4, r2
 8004c44:	4605      	mov	r5, r0
 8004c46:	b118      	cbz	r0, 8004c50 <__swbuf_r+0x12>
 8004c48:	6a03      	ldr	r3, [r0, #32]
 8004c4a:	b90b      	cbnz	r3, 8004c50 <__swbuf_r+0x12>
 8004c4c:	f7ff fe5a 	bl	8004904 <__sinit>
 8004c50:	69a3      	ldr	r3, [r4, #24]
 8004c52:	60a3      	str	r3, [r4, #8]
 8004c54:	89a3      	ldrh	r3, [r4, #12]
 8004c56:	071a      	lsls	r2, r3, #28
 8004c58:	d501      	bpl.n	8004c5e <__swbuf_r+0x20>
 8004c5a:	6923      	ldr	r3, [r4, #16]
 8004c5c:	b943      	cbnz	r3, 8004c70 <__swbuf_r+0x32>
 8004c5e:	4621      	mov	r1, r4
 8004c60:	4628      	mov	r0, r5
 8004c62:	f000 f82b 	bl	8004cbc <__swsetup_r>
 8004c66:	b118      	cbz	r0, 8004c70 <__swbuf_r+0x32>
 8004c68:	f04f 37ff 	mov.w	r7, #4294967295
 8004c6c:	4638      	mov	r0, r7
 8004c6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c70:	6823      	ldr	r3, [r4, #0]
 8004c72:	6922      	ldr	r2, [r4, #16]
 8004c74:	b2f6      	uxtb	r6, r6
 8004c76:	1a98      	subs	r0, r3, r2
 8004c78:	6963      	ldr	r3, [r4, #20]
 8004c7a:	4637      	mov	r7, r6
 8004c7c:	4283      	cmp	r3, r0
 8004c7e:	dc05      	bgt.n	8004c8c <__swbuf_r+0x4e>
 8004c80:	4621      	mov	r1, r4
 8004c82:	4628      	mov	r0, r5
 8004c84:	f000 fd92 	bl	80057ac <_fflush_r>
 8004c88:	2800      	cmp	r0, #0
 8004c8a:	d1ed      	bne.n	8004c68 <__swbuf_r+0x2a>
 8004c8c:	68a3      	ldr	r3, [r4, #8]
 8004c8e:	3b01      	subs	r3, #1
 8004c90:	60a3      	str	r3, [r4, #8]
 8004c92:	6823      	ldr	r3, [r4, #0]
 8004c94:	1c5a      	adds	r2, r3, #1
 8004c96:	6022      	str	r2, [r4, #0]
 8004c98:	701e      	strb	r6, [r3, #0]
 8004c9a:	6962      	ldr	r2, [r4, #20]
 8004c9c:	1c43      	adds	r3, r0, #1
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d004      	beq.n	8004cac <__swbuf_r+0x6e>
 8004ca2:	89a3      	ldrh	r3, [r4, #12]
 8004ca4:	07db      	lsls	r3, r3, #31
 8004ca6:	d5e1      	bpl.n	8004c6c <__swbuf_r+0x2e>
 8004ca8:	2e0a      	cmp	r6, #10
 8004caa:	d1df      	bne.n	8004c6c <__swbuf_r+0x2e>
 8004cac:	4621      	mov	r1, r4
 8004cae:	4628      	mov	r0, r5
 8004cb0:	f000 fd7c 	bl	80057ac <_fflush_r>
 8004cb4:	2800      	cmp	r0, #0
 8004cb6:	d0d9      	beq.n	8004c6c <__swbuf_r+0x2e>
 8004cb8:	e7d6      	b.n	8004c68 <__swbuf_r+0x2a>
	...

08004cbc <__swsetup_r>:
 8004cbc:	b538      	push	{r3, r4, r5, lr}
 8004cbe:	4b29      	ldr	r3, [pc, #164]	@ (8004d64 <__swsetup_r+0xa8>)
 8004cc0:	4605      	mov	r5, r0
 8004cc2:	6818      	ldr	r0, [r3, #0]
 8004cc4:	460c      	mov	r4, r1
 8004cc6:	b118      	cbz	r0, 8004cd0 <__swsetup_r+0x14>
 8004cc8:	6a03      	ldr	r3, [r0, #32]
 8004cca:	b90b      	cbnz	r3, 8004cd0 <__swsetup_r+0x14>
 8004ccc:	f7ff fe1a 	bl	8004904 <__sinit>
 8004cd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cd4:	0719      	lsls	r1, r3, #28
 8004cd6:	d422      	bmi.n	8004d1e <__swsetup_r+0x62>
 8004cd8:	06da      	lsls	r2, r3, #27
 8004cda:	d407      	bmi.n	8004cec <__swsetup_r+0x30>
 8004cdc:	2209      	movs	r2, #9
 8004cde:	602a      	str	r2, [r5, #0]
 8004ce0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ce8:	81a3      	strh	r3, [r4, #12]
 8004cea:	e033      	b.n	8004d54 <__swsetup_r+0x98>
 8004cec:	0758      	lsls	r0, r3, #29
 8004cee:	d512      	bpl.n	8004d16 <__swsetup_r+0x5a>
 8004cf0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004cf2:	b141      	cbz	r1, 8004d06 <__swsetup_r+0x4a>
 8004cf4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004cf8:	4299      	cmp	r1, r3
 8004cfa:	d002      	beq.n	8004d02 <__swsetup_r+0x46>
 8004cfc:	4628      	mov	r0, r5
 8004cfe:	f000 f905 	bl	8004f0c <_free_r>
 8004d02:	2300      	movs	r3, #0
 8004d04:	6363      	str	r3, [r4, #52]	@ 0x34
 8004d06:	89a3      	ldrh	r3, [r4, #12]
 8004d08:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004d0c:	81a3      	strh	r3, [r4, #12]
 8004d0e:	2300      	movs	r3, #0
 8004d10:	6063      	str	r3, [r4, #4]
 8004d12:	6923      	ldr	r3, [r4, #16]
 8004d14:	6023      	str	r3, [r4, #0]
 8004d16:	89a3      	ldrh	r3, [r4, #12]
 8004d18:	f043 0308 	orr.w	r3, r3, #8
 8004d1c:	81a3      	strh	r3, [r4, #12]
 8004d1e:	6923      	ldr	r3, [r4, #16]
 8004d20:	b94b      	cbnz	r3, 8004d36 <__swsetup_r+0x7a>
 8004d22:	89a3      	ldrh	r3, [r4, #12]
 8004d24:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004d28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d2c:	d003      	beq.n	8004d36 <__swsetup_r+0x7a>
 8004d2e:	4621      	mov	r1, r4
 8004d30:	4628      	mov	r0, r5
 8004d32:	f000 fd88 	bl	8005846 <__smakebuf_r>
 8004d36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d3a:	f013 0201 	ands.w	r2, r3, #1
 8004d3e:	d00a      	beq.n	8004d56 <__swsetup_r+0x9a>
 8004d40:	2200      	movs	r2, #0
 8004d42:	60a2      	str	r2, [r4, #8]
 8004d44:	6962      	ldr	r2, [r4, #20]
 8004d46:	4252      	negs	r2, r2
 8004d48:	61a2      	str	r2, [r4, #24]
 8004d4a:	6922      	ldr	r2, [r4, #16]
 8004d4c:	b942      	cbnz	r2, 8004d60 <__swsetup_r+0xa4>
 8004d4e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004d52:	d1c5      	bne.n	8004ce0 <__swsetup_r+0x24>
 8004d54:	bd38      	pop	{r3, r4, r5, pc}
 8004d56:	0799      	lsls	r1, r3, #30
 8004d58:	bf58      	it	pl
 8004d5a:	6962      	ldrpl	r2, [r4, #20]
 8004d5c:	60a2      	str	r2, [r4, #8]
 8004d5e:	e7f4      	b.n	8004d4a <__swsetup_r+0x8e>
 8004d60:	2000      	movs	r0, #0
 8004d62:	e7f7      	b.n	8004d54 <__swsetup_r+0x98>
 8004d64:	2000001c 	.word	0x2000001c

08004d68 <memset>:
 8004d68:	4603      	mov	r3, r0
 8004d6a:	4402      	add	r2, r0
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d100      	bne.n	8004d72 <memset+0xa>
 8004d70:	4770      	bx	lr
 8004d72:	f803 1b01 	strb.w	r1, [r3], #1
 8004d76:	e7f9      	b.n	8004d6c <memset+0x4>

08004d78 <_close_r>:
 8004d78:	b538      	push	{r3, r4, r5, lr}
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	4d05      	ldr	r5, [pc, #20]	@ (8004d94 <_close_r+0x1c>)
 8004d7e:	4604      	mov	r4, r0
 8004d80:	4608      	mov	r0, r1
 8004d82:	602b      	str	r3, [r5, #0]
 8004d84:	f7fb fe0a 	bl	800099c <_close>
 8004d88:	1c43      	adds	r3, r0, #1
 8004d8a:	d102      	bne.n	8004d92 <_close_r+0x1a>
 8004d8c:	682b      	ldr	r3, [r5, #0]
 8004d8e:	b103      	cbz	r3, 8004d92 <_close_r+0x1a>
 8004d90:	6023      	str	r3, [r4, #0]
 8004d92:	bd38      	pop	{r3, r4, r5, pc}
 8004d94:	2000129c 	.word	0x2000129c

08004d98 <_reclaim_reent>:
 8004d98:	4b29      	ldr	r3, [pc, #164]	@ (8004e40 <_reclaim_reent+0xa8>)
 8004d9a:	b570      	push	{r4, r5, r6, lr}
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4604      	mov	r4, r0
 8004da0:	4283      	cmp	r3, r0
 8004da2:	d04b      	beq.n	8004e3c <_reclaim_reent+0xa4>
 8004da4:	69c3      	ldr	r3, [r0, #28]
 8004da6:	b1ab      	cbz	r3, 8004dd4 <_reclaim_reent+0x3c>
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	b16b      	cbz	r3, 8004dc8 <_reclaim_reent+0x30>
 8004dac:	2500      	movs	r5, #0
 8004dae:	69e3      	ldr	r3, [r4, #28]
 8004db0:	68db      	ldr	r3, [r3, #12]
 8004db2:	5959      	ldr	r1, [r3, r5]
 8004db4:	2900      	cmp	r1, #0
 8004db6:	d13b      	bne.n	8004e30 <_reclaim_reent+0x98>
 8004db8:	3504      	adds	r5, #4
 8004dba:	2d80      	cmp	r5, #128	@ 0x80
 8004dbc:	d1f7      	bne.n	8004dae <_reclaim_reent+0x16>
 8004dbe:	69e3      	ldr	r3, [r4, #28]
 8004dc0:	4620      	mov	r0, r4
 8004dc2:	68d9      	ldr	r1, [r3, #12]
 8004dc4:	f000 f8a2 	bl	8004f0c <_free_r>
 8004dc8:	69e3      	ldr	r3, [r4, #28]
 8004dca:	6819      	ldr	r1, [r3, #0]
 8004dcc:	b111      	cbz	r1, 8004dd4 <_reclaim_reent+0x3c>
 8004dce:	4620      	mov	r0, r4
 8004dd0:	f000 f89c 	bl	8004f0c <_free_r>
 8004dd4:	6961      	ldr	r1, [r4, #20]
 8004dd6:	b111      	cbz	r1, 8004dde <_reclaim_reent+0x46>
 8004dd8:	4620      	mov	r0, r4
 8004dda:	f000 f897 	bl	8004f0c <_free_r>
 8004dde:	69e1      	ldr	r1, [r4, #28]
 8004de0:	b111      	cbz	r1, 8004de8 <_reclaim_reent+0x50>
 8004de2:	4620      	mov	r0, r4
 8004de4:	f000 f892 	bl	8004f0c <_free_r>
 8004de8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004dea:	b111      	cbz	r1, 8004df2 <_reclaim_reent+0x5a>
 8004dec:	4620      	mov	r0, r4
 8004dee:	f000 f88d 	bl	8004f0c <_free_r>
 8004df2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004df4:	b111      	cbz	r1, 8004dfc <_reclaim_reent+0x64>
 8004df6:	4620      	mov	r0, r4
 8004df8:	f000 f888 	bl	8004f0c <_free_r>
 8004dfc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8004dfe:	b111      	cbz	r1, 8004e06 <_reclaim_reent+0x6e>
 8004e00:	4620      	mov	r0, r4
 8004e02:	f000 f883 	bl	8004f0c <_free_r>
 8004e06:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8004e08:	b111      	cbz	r1, 8004e10 <_reclaim_reent+0x78>
 8004e0a:	4620      	mov	r0, r4
 8004e0c:	f000 f87e 	bl	8004f0c <_free_r>
 8004e10:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8004e12:	b111      	cbz	r1, 8004e1a <_reclaim_reent+0x82>
 8004e14:	4620      	mov	r0, r4
 8004e16:	f000 f879 	bl	8004f0c <_free_r>
 8004e1a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004e1c:	b111      	cbz	r1, 8004e24 <_reclaim_reent+0x8c>
 8004e1e:	4620      	mov	r0, r4
 8004e20:	f000 f874 	bl	8004f0c <_free_r>
 8004e24:	6a23      	ldr	r3, [r4, #32]
 8004e26:	b14b      	cbz	r3, 8004e3c <_reclaim_reent+0xa4>
 8004e28:	4620      	mov	r0, r4
 8004e2a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004e2e:	4718      	bx	r3
 8004e30:	680e      	ldr	r6, [r1, #0]
 8004e32:	4620      	mov	r0, r4
 8004e34:	f000 f86a 	bl	8004f0c <_free_r>
 8004e38:	4631      	mov	r1, r6
 8004e3a:	e7bb      	b.n	8004db4 <_reclaim_reent+0x1c>
 8004e3c:	bd70      	pop	{r4, r5, r6, pc}
 8004e3e:	bf00      	nop
 8004e40:	2000001c 	.word	0x2000001c

08004e44 <_lseek_r>:
 8004e44:	b538      	push	{r3, r4, r5, lr}
 8004e46:	4604      	mov	r4, r0
 8004e48:	4608      	mov	r0, r1
 8004e4a:	4611      	mov	r1, r2
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	4d05      	ldr	r5, [pc, #20]	@ (8004e64 <_lseek_r+0x20>)
 8004e50:	602a      	str	r2, [r5, #0]
 8004e52:	461a      	mov	r2, r3
 8004e54:	f7fb fdb9 	bl	80009ca <_lseek>
 8004e58:	1c43      	adds	r3, r0, #1
 8004e5a:	d102      	bne.n	8004e62 <_lseek_r+0x1e>
 8004e5c:	682b      	ldr	r3, [r5, #0]
 8004e5e:	b103      	cbz	r3, 8004e62 <_lseek_r+0x1e>
 8004e60:	6023      	str	r3, [r4, #0]
 8004e62:	bd38      	pop	{r3, r4, r5, pc}
 8004e64:	2000129c 	.word	0x2000129c

08004e68 <_read_r>:
 8004e68:	b538      	push	{r3, r4, r5, lr}
 8004e6a:	4604      	mov	r4, r0
 8004e6c:	4608      	mov	r0, r1
 8004e6e:	4611      	mov	r1, r2
 8004e70:	2200      	movs	r2, #0
 8004e72:	4d05      	ldr	r5, [pc, #20]	@ (8004e88 <_read_r+0x20>)
 8004e74:	602a      	str	r2, [r5, #0]
 8004e76:	461a      	mov	r2, r3
 8004e78:	f7fb fdb8 	bl	80009ec <_read>
 8004e7c:	1c43      	adds	r3, r0, #1
 8004e7e:	d102      	bne.n	8004e86 <_read_r+0x1e>
 8004e80:	682b      	ldr	r3, [r5, #0]
 8004e82:	b103      	cbz	r3, 8004e86 <_read_r+0x1e>
 8004e84:	6023      	str	r3, [r4, #0]
 8004e86:	bd38      	pop	{r3, r4, r5, pc}
 8004e88:	2000129c 	.word	0x2000129c

08004e8c <_write_r>:
 8004e8c:	b538      	push	{r3, r4, r5, lr}
 8004e8e:	4604      	mov	r4, r0
 8004e90:	4608      	mov	r0, r1
 8004e92:	4611      	mov	r1, r2
 8004e94:	2200      	movs	r2, #0
 8004e96:	4d05      	ldr	r5, [pc, #20]	@ (8004eac <_write_r+0x20>)
 8004e98:	602a      	str	r2, [r5, #0]
 8004e9a:	461a      	mov	r2, r3
 8004e9c:	f7fb fd52 	bl	8000944 <_write>
 8004ea0:	1c43      	adds	r3, r0, #1
 8004ea2:	d102      	bne.n	8004eaa <_write_r+0x1e>
 8004ea4:	682b      	ldr	r3, [r5, #0]
 8004ea6:	b103      	cbz	r3, 8004eaa <_write_r+0x1e>
 8004ea8:	6023      	str	r3, [r4, #0]
 8004eaa:	bd38      	pop	{r3, r4, r5, pc}
 8004eac:	2000129c 	.word	0x2000129c

08004eb0 <__errno>:
 8004eb0:	4b01      	ldr	r3, [pc, #4]	@ (8004eb8 <__errno+0x8>)
 8004eb2:	6818      	ldr	r0, [r3, #0]
 8004eb4:	4770      	bx	lr
 8004eb6:	bf00      	nop
 8004eb8:	2000001c 	.word	0x2000001c

08004ebc <__libc_init_array>:
 8004ebc:	b570      	push	{r4, r5, r6, lr}
 8004ebe:	2600      	movs	r6, #0
 8004ec0:	4d0c      	ldr	r5, [pc, #48]	@ (8004ef4 <__libc_init_array+0x38>)
 8004ec2:	4c0d      	ldr	r4, [pc, #52]	@ (8004ef8 <__libc_init_array+0x3c>)
 8004ec4:	1b64      	subs	r4, r4, r5
 8004ec6:	10a4      	asrs	r4, r4, #2
 8004ec8:	42a6      	cmp	r6, r4
 8004eca:	d109      	bne.n	8004ee0 <__libc_init_array+0x24>
 8004ecc:	f000 fd38 	bl	8005940 <_init>
 8004ed0:	2600      	movs	r6, #0
 8004ed2:	4d0a      	ldr	r5, [pc, #40]	@ (8004efc <__libc_init_array+0x40>)
 8004ed4:	4c0a      	ldr	r4, [pc, #40]	@ (8004f00 <__libc_init_array+0x44>)
 8004ed6:	1b64      	subs	r4, r4, r5
 8004ed8:	10a4      	asrs	r4, r4, #2
 8004eda:	42a6      	cmp	r6, r4
 8004edc:	d105      	bne.n	8004eea <__libc_init_array+0x2e>
 8004ede:	bd70      	pop	{r4, r5, r6, pc}
 8004ee0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ee4:	4798      	blx	r3
 8004ee6:	3601      	adds	r6, #1
 8004ee8:	e7ee      	b.n	8004ec8 <__libc_init_array+0xc>
 8004eea:	f855 3b04 	ldr.w	r3, [r5], #4
 8004eee:	4798      	blx	r3
 8004ef0:	3601      	adds	r6, #1
 8004ef2:	e7f2      	b.n	8004eda <__libc_init_array+0x1e>
 8004ef4:	08005ae4 	.word	0x08005ae4
 8004ef8:	08005ae4 	.word	0x08005ae4
 8004efc:	08005ae4 	.word	0x08005ae4
 8004f00:	08005ae8 	.word	0x08005ae8

08004f04 <__retarget_lock_init_recursive>:
 8004f04:	4770      	bx	lr

08004f06 <__retarget_lock_acquire_recursive>:
 8004f06:	4770      	bx	lr

08004f08 <__retarget_lock_release_recursive>:
 8004f08:	4770      	bx	lr
	...

08004f0c <_free_r>:
 8004f0c:	b538      	push	{r3, r4, r5, lr}
 8004f0e:	4605      	mov	r5, r0
 8004f10:	2900      	cmp	r1, #0
 8004f12:	d040      	beq.n	8004f96 <_free_r+0x8a>
 8004f14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f18:	1f0c      	subs	r4, r1, #4
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	bfb8      	it	lt
 8004f1e:	18e4      	addlt	r4, r4, r3
 8004f20:	f000 f8e6 	bl	80050f0 <__malloc_lock>
 8004f24:	4a1c      	ldr	r2, [pc, #112]	@ (8004f98 <_free_r+0x8c>)
 8004f26:	6813      	ldr	r3, [r2, #0]
 8004f28:	b933      	cbnz	r3, 8004f38 <_free_r+0x2c>
 8004f2a:	6063      	str	r3, [r4, #4]
 8004f2c:	6014      	str	r4, [r2, #0]
 8004f2e:	4628      	mov	r0, r5
 8004f30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f34:	f000 b8e2 	b.w	80050fc <__malloc_unlock>
 8004f38:	42a3      	cmp	r3, r4
 8004f3a:	d908      	bls.n	8004f4e <_free_r+0x42>
 8004f3c:	6820      	ldr	r0, [r4, #0]
 8004f3e:	1821      	adds	r1, r4, r0
 8004f40:	428b      	cmp	r3, r1
 8004f42:	bf01      	itttt	eq
 8004f44:	6819      	ldreq	r1, [r3, #0]
 8004f46:	685b      	ldreq	r3, [r3, #4]
 8004f48:	1809      	addeq	r1, r1, r0
 8004f4a:	6021      	streq	r1, [r4, #0]
 8004f4c:	e7ed      	b.n	8004f2a <_free_r+0x1e>
 8004f4e:	461a      	mov	r2, r3
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	b10b      	cbz	r3, 8004f58 <_free_r+0x4c>
 8004f54:	42a3      	cmp	r3, r4
 8004f56:	d9fa      	bls.n	8004f4e <_free_r+0x42>
 8004f58:	6811      	ldr	r1, [r2, #0]
 8004f5a:	1850      	adds	r0, r2, r1
 8004f5c:	42a0      	cmp	r0, r4
 8004f5e:	d10b      	bne.n	8004f78 <_free_r+0x6c>
 8004f60:	6820      	ldr	r0, [r4, #0]
 8004f62:	4401      	add	r1, r0
 8004f64:	1850      	adds	r0, r2, r1
 8004f66:	4283      	cmp	r3, r0
 8004f68:	6011      	str	r1, [r2, #0]
 8004f6a:	d1e0      	bne.n	8004f2e <_free_r+0x22>
 8004f6c:	6818      	ldr	r0, [r3, #0]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	4408      	add	r0, r1
 8004f72:	6010      	str	r0, [r2, #0]
 8004f74:	6053      	str	r3, [r2, #4]
 8004f76:	e7da      	b.n	8004f2e <_free_r+0x22>
 8004f78:	d902      	bls.n	8004f80 <_free_r+0x74>
 8004f7a:	230c      	movs	r3, #12
 8004f7c:	602b      	str	r3, [r5, #0]
 8004f7e:	e7d6      	b.n	8004f2e <_free_r+0x22>
 8004f80:	6820      	ldr	r0, [r4, #0]
 8004f82:	1821      	adds	r1, r4, r0
 8004f84:	428b      	cmp	r3, r1
 8004f86:	bf01      	itttt	eq
 8004f88:	6819      	ldreq	r1, [r3, #0]
 8004f8a:	685b      	ldreq	r3, [r3, #4]
 8004f8c:	1809      	addeq	r1, r1, r0
 8004f8e:	6021      	streq	r1, [r4, #0]
 8004f90:	6063      	str	r3, [r4, #4]
 8004f92:	6054      	str	r4, [r2, #4]
 8004f94:	e7cb      	b.n	8004f2e <_free_r+0x22>
 8004f96:	bd38      	pop	{r3, r4, r5, pc}
 8004f98:	200012a8 	.word	0x200012a8

08004f9c <malloc>:
 8004f9c:	4b02      	ldr	r3, [pc, #8]	@ (8004fa8 <malloc+0xc>)
 8004f9e:	4601      	mov	r1, r0
 8004fa0:	6818      	ldr	r0, [r3, #0]
 8004fa2:	f000 b825 	b.w	8004ff0 <_malloc_r>
 8004fa6:	bf00      	nop
 8004fa8:	2000001c 	.word	0x2000001c

08004fac <sbrk_aligned>:
 8004fac:	b570      	push	{r4, r5, r6, lr}
 8004fae:	4e0f      	ldr	r6, [pc, #60]	@ (8004fec <sbrk_aligned+0x40>)
 8004fb0:	460c      	mov	r4, r1
 8004fb2:	6831      	ldr	r1, [r6, #0]
 8004fb4:	4605      	mov	r5, r0
 8004fb6:	b911      	cbnz	r1, 8004fbe <sbrk_aligned+0x12>
 8004fb8:	f000 fca4 	bl	8005904 <_sbrk_r>
 8004fbc:	6030      	str	r0, [r6, #0]
 8004fbe:	4621      	mov	r1, r4
 8004fc0:	4628      	mov	r0, r5
 8004fc2:	f000 fc9f 	bl	8005904 <_sbrk_r>
 8004fc6:	1c43      	adds	r3, r0, #1
 8004fc8:	d103      	bne.n	8004fd2 <sbrk_aligned+0x26>
 8004fca:	f04f 34ff 	mov.w	r4, #4294967295
 8004fce:	4620      	mov	r0, r4
 8004fd0:	bd70      	pop	{r4, r5, r6, pc}
 8004fd2:	1cc4      	adds	r4, r0, #3
 8004fd4:	f024 0403 	bic.w	r4, r4, #3
 8004fd8:	42a0      	cmp	r0, r4
 8004fda:	d0f8      	beq.n	8004fce <sbrk_aligned+0x22>
 8004fdc:	1a21      	subs	r1, r4, r0
 8004fde:	4628      	mov	r0, r5
 8004fe0:	f000 fc90 	bl	8005904 <_sbrk_r>
 8004fe4:	3001      	adds	r0, #1
 8004fe6:	d1f2      	bne.n	8004fce <sbrk_aligned+0x22>
 8004fe8:	e7ef      	b.n	8004fca <sbrk_aligned+0x1e>
 8004fea:	bf00      	nop
 8004fec:	200012a4 	.word	0x200012a4

08004ff0 <_malloc_r>:
 8004ff0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ff4:	1ccd      	adds	r5, r1, #3
 8004ff6:	f025 0503 	bic.w	r5, r5, #3
 8004ffa:	3508      	adds	r5, #8
 8004ffc:	2d0c      	cmp	r5, #12
 8004ffe:	bf38      	it	cc
 8005000:	250c      	movcc	r5, #12
 8005002:	2d00      	cmp	r5, #0
 8005004:	4606      	mov	r6, r0
 8005006:	db01      	blt.n	800500c <_malloc_r+0x1c>
 8005008:	42a9      	cmp	r1, r5
 800500a:	d904      	bls.n	8005016 <_malloc_r+0x26>
 800500c:	230c      	movs	r3, #12
 800500e:	6033      	str	r3, [r6, #0]
 8005010:	2000      	movs	r0, #0
 8005012:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005016:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80050ec <_malloc_r+0xfc>
 800501a:	f000 f869 	bl	80050f0 <__malloc_lock>
 800501e:	f8d8 3000 	ldr.w	r3, [r8]
 8005022:	461c      	mov	r4, r3
 8005024:	bb44      	cbnz	r4, 8005078 <_malloc_r+0x88>
 8005026:	4629      	mov	r1, r5
 8005028:	4630      	mov	r0, r6
 800502a:	f7ff ffbf 	bl	8004fac <sbrk_aligned>
 800502e:	1c43      	adds	r3, r0, #1
 8005030:	4604      	mov	r4, r0
 8005032:	d158      	bne.n	80050e6 <_malloc_r+0xf6>
 8005034:	f8d8 4000 	ldr.w	r4, [r8]
 8005038:	4627      	mov	r7, r4
 800503a:	2f00      	cmp	r7, #0
 800503c:	d143      	bne.n	80050c6 <_malloc_r+0xd6>
 800503e:	2c00      	cmp	r4, #0
 8005040:	d04b      	beq.n	80050da <_malloc_r+0xea>
 8005042:	6823      	ldr	r3, [r4, #0]
 8005044:	4639      	mov	r1, r7
 8005046:	4630      	mov	r0, r6
 8005048:	eb04 0903 	add.w	r9, r4, r3
 800504c:	f000 fc5a 	bl	8005904 <_sbrk_r>
 8005050:	4581      	cmp	r9, r0
 8005052:	d142      	bne.n	80050da <_malloc_r+0xea>
 8005054:	6821      	ldr	r1, [r4, #0]
 8005056:	4630      	mov	r0, r6
 8005058:	1a6d      	subs	r5, r5, r1
 800505a:	4629      	mov	r1, r5
 800505c:	f7ff ffa6 	bl	8004fac <sbrk_aligned>
 8005060:	3001      	adds	r0, #1
 8005062:	d03a      	beq.n	80050da <_malloc_r+0xea>
 8005064:	6823      	ldr	r3, [r4, #0]
 8005066:	442b      	add	r3, r5
 8005068:	6023      	str	r3, [r4, #0]
 800506a:	f8d8 3000 	ldr.w	r3, [r8]
 800506e:	685a      	ldr	r2, [r3, #4]
 8005070:	bb62      	cbnz	r2, 80050cc <_malloc_r+0xdc>
 8005072:	f8c8 7000 	str.w	r7, [r8]
 8005076:	e00f      	b.n	8005098 <_malloc_r+0xa8>
 8005078:	6822      	ldr	r2, [r4, #0]
 800507a:	1b52      	subs	r2, r2, r5
 800507c:	d420      	bmi.n	80050c0 <_malloc_r+0xd0>
 800507e:	2a0b      	cmp	r2, #11
 8005080:	d917      	bls.n	80050b2 <_malloc_r+0xc2>
 8005082:	1961      	adds	r1, r4, r5
 8005084:	42a3      	cmp	r3, r4
 8005086:	6025      	str	r5, [r4, #0]
 8005088:	bf18      	it	ne
 800508a:	6059      	strne	r1, [r3, #4]
 800508c:	6863      	ldr	r3, [r4, #4]
 800508e:	bf08      	it	eq
 8005090:	f8c8 1000 	streq.w	r1, [r8]
 8005094:	5162      	str	r2, [r4, r5]
 8005096:	604b      	str	r3, [r1, #4]
 8005098:	4630      	mov	r0, r6
 800509a:	f000 f82f 	bl	80050fc <__malloc_unlock>
 800509e:	f104 000b 	add.w	r0, r4, #11
 80050a2:	1d23      	adds	r3, r4, #4
 80050a4:	f020 0007 	bic.w	r0, r0, #7
 80050a8:	1ac2      	subs	r2, r0, r3
 80050aa:	bf1c      	itt	ne
 80050ac:	1a1b      	subne	r3, r3, r0
 80050ae:	50a3      	strne	r3, [r4, r2]
 80050b0:	e7af      	b.n	8005012 <_malloc_r+0x22>
 80050b2:	6862      	ldr	r2, [r4, #4]
 80050b4:	42a3      	cmp	r3, r4
 80050b6:	bf0c      	ite	eq
 80050b8:	f8c8 2000 	streq.w	r2, [r8]
 80050bc:	605a      	strne	r2, [r3, #4]
 80050be:	e7eb      	b.n	8005098 <_malloc_r+0xa8>
 80050c0:	4623      	mov	r3, r4
 80050c2:	6864      	ldr	r4, [r4, #4]
 80050c4:	e7ae      	b.n	8005024 <_malloc_r+0x34>
 80050c6:	463c      	mov	r4, r7
 80050c8:	687f      	ldr	r7, [r7, #4]
 80050ca:	e7b6      	b.n	800503a <_malloc_r+0x4a>
 80050cc:	461a      	mov	r2, r3
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	42a3      	cmp	r3, r4
 80050d2:	d1fb      	bne.n	80050cc <_malloc_r+0xdc>
 80050d4:	2300      	movs	r3, #0
 80050d6:	6053      	str	r3, [r2, #4]
 80050d8:	e7de      	b.n	8005098 <_malloc_r+0xa8>
 80050da:	230c      	movs	r3, #12
 80050dc:	4630      	mov	r0, r6
 80050de:	6033      	str	r3, [r6, #0]
 80050e0:	f000 f80c 	bl	80050fc <__malloc_unlock>
 80050e4:	e794      	b.n	8005010 <_malloc_r+0x20>
 80050e6:	6005      	str	r5, [r0, #0]
 80050e8:	e7d6      	b.n	8005098 <_malloc_r+0xa8>
 80050ea:	bf00      	nop
 80050ec:	200012a8 	.word	0x200012a8

080050f0 <__malloc_lock>:
 80050f0:	4801      	ldr	r0, [pc, #4]	@ (80050f8 <__malloc_lock+0x8>)
 80050f2:	f7ff bf08 	b.w	8004f06 <__retarget_lock_acquire_recursive>
 80050f6:	bf00      	nop
 80050f8:	200012a0 	.word	0x200012a0

080050fc <__malloc_unlock>:
 80050fc:	4801      	ldr	r0, [pc, #4]	@ (8005104 <__malloc_unlock+0x8>)
 80050fe:	f7ff bf03 	b.w	8004f08 <__retarget_lock_release_recursive>
 8005102:	bf00      	nop
 8005104:	200012a0 	.word	0x200012a0

08005108 <__sfputc_r>:
 8005108:	6893      	ldr	r3, [r2, #8]
 800510a:	b410      	push	{r4}
 800510c:	3b01      	subs	r3, #1
 800510e:	2b00      	cmp	r3, #0
 8005110:	6093      	str	r3, [r2, #8]
 8005112:	da07      	bge.n	8005124 <__sfputc_r+0x1c>
 8005114:	6994      	ldr	r4, [r2, #24]
 8005116:	42a3      	cmp	r3, r4
 8005118:	db01      	blt.n	800511e <__sfputc_r+0x16>
 800511a:	290a      	cmp	r1, #10
 800511c:	d102      	bne.n	8005124 <__sfputc_r+0x1c>
 800511e:	bc10      	pop	{r4}
 8005120:	f7ff bd8d 	b.w	8004c3e <__swbuf_r>
 8005124:	6813      	ldr	r3, [r2, #0]
 8005126:	1c58      	adds	r0, r3, #1
 8005128:	6010      	str	r0, [r2, #0]
 800512a:	7019      	strb	r1, [r3, #0]
 800512c:	4608      	mov	r0, r1
 800512e:	bc10      	pop	{r4}
 8005130:	4770      	bx	lr

08005132 <__sfputs_r>:
 8005132:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005134:	4606      	mov	r6, r0
 8005136:	460f      	mov	r7, r1
 8005138:	4614      	mov	r4, r2
 800513a:	18d5      	adds	r5, r2, r3
 800513c:	42ac      	cmp	r4, r5
 800513e:	d101      	bne.n	8005144 <__sfputs_r+0x12>
 8005140:	2000      	movs	r0, #0
 8005142:	e007      	b.n	8005154 <__sfputs_r+0x22>
 8005144:	463a      	mov	r2, r7
 8005146:	4630      	mov	r0, r6
 8005148:	f814 1b01 	ldrb.w	r1, [r4], #1
 800514c:	f7ff ffdc 	bl	8005108 <__sfputc_r>
 8005150:	1c43      	adds	r3, r0, #1
 8005152:	d1f3      	bne.n	800513c <__sfputs_r+0xa>
 8005154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005158 <_vfiprintf_r>:
 8005158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800515c:	460d      	mov	r5, r1
 800515e:	4614      	mov	r4, r2
 8005160:	4698      	mov	r8, r3
 8005162:	4606      	mov	r6, r0
 8005164:	b09d      	sub	sp, #116	@ 0x74
 8005166:	b118      	cbz	r0, 8005170 <_vfiprintf_r+0x18>
 8005168:	6a03      	ldr	r3, [r0, #32]
 800516a:	b90b      	cbnz	r3, 8005170 <_vfiprintf_r+0x18>
 800516c:	f7ff fbca 	bl	8004904 <__sinit>
 8005170:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005172:	07d9      	lsls	r1, r3, #31
 8005174:	d405      	bmi.n	8005182 <_vfiprintf_r+0x2a>
 8005176:	89ab      	ldrh	r3, [r5, #12]
 8005178:	059a      	lsls	r2, r3, #22
 800517a:	d402      	bmi.n	8005182 <_vfiprintf_r+0x2a>
 800517c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800517e:	f7ff fec2 	bl	8004f06 <__retarget_lock_acquire_recursive>
 8005182:	89ab      	ldrh	r3, [r5, #12]
 8005184:	071b      	lsls	r3, r3, #28
 8005186:	d501      	bpl.n	800518c <_vfiprintf_r+0x34>
 8005188:	692b      	ldr	r3, [r5, #16]
 800518a:	b99b      	cbnz	r3, 80051b4 <_vfiprintf_r+0x5c>
 800518c:	4629      	mov	r1, r5
 800518e:	4630      	mov	r0, r6
 8005190:	f7ff fd94 	bl	8004cbc <__swsetup_r>
 8005194:	b170      	cbz	r0, 80051b4 <_vfiprintf_r+0x5c>
 8005196:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005198:	07dc      	lsls	r4, r3, #31
 800519a:	d504      	bpl.n	80051a6 <_vfiprintf_r+0x4e>
 800519c:	f04f 30ff 	mov.w	r0, #4294967295
 80051a0:	b01d      	add	sp, #116	@ 0x74
 80051a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051a6:	89ab      	ldrh	r3, [r5, #12]
 80051a8:	0598      	lsls	r0, r3, #22
 80051aa:	d4f7      	bmi.n	800519c <_vfiprintf_r+0x44>
 80051ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80051ae:	f7ff feab 	bl	8004f08 <__retarget_lock_release_recursive>
 80051b2:	e7f3      	b.n	800519c <_vfiprintf_r+0x44>
 80051b4:	2300      	movs	r3, #0
 80051b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80051b8:	2320      	movs	r3, #32
 80051ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80051be:	2330      	movs	r3, #48	@ 0x30
 80051c0:	f04f 0901 	mov.w	r9, #1
 80051c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80051c8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005374 <_vfiprintf_r+0x21c>
 80051cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80051d0:	4623      	mov	r3, r4
 80051d2:	469a      	mov	sl, r3
 80051d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80051d8:	b10a      	cbz	r2, 80051de <_vfiprintf_r+0x86>
 80051da:	2a25      	cmp	r2, #37	@ 0x25
 80051dc:	d1f9      	bne.n	80051d2 <_vfiprintf_r+0x7a>
 80051de:	ebba 0b04 	subs.w	fp, sl, r4
 80051e2:	d00b      	beq.n	80051fc <_vfiprintf_r+0xa4>
 80051e4:	465b      	mov	r3, fp
 80051e6:	4622      	mov	r2, r4
 80051e8:	4629      	mov	r1, r5
 80051ea:	4630      	mov	r0, r6
 80051ec:	f7ff ffa1 	bl	8005132 <__sfputs_r>
 80051f0:	3001      	adds	r0, #1
 80051f2:	f000 80a7 	beq.w	8005344 <_vfiprintf_r+0x1ec>
 80051f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80051f8:	445a      	add	r2, fp
 80051fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80051fc:	f89a 3000 	ldrb.w	r3, [sl]
 8005200:	2b00      	cmp	r3, #0
 8005202:	f000 809f 	beq.w	8005344 <_vfiprintf_r+0x1ec>
 8005206:	2300      	movs	r3, #0
 8005208:	f04f 32ff 	mov.w	r2, #4294967295
 800520c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005210:	f10a 0a01 	add.w	sl, sl, #1
 8005214:	9304      	str	r3, [sp, #16]
 8005216:	9307      	str	r3, [sp, #28]
 8005218:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800521c:	931a      	str	r3, [sp, #104]	@ 0x68
 800521e:	4654      	mov	r4, sl
 8005220:	2205      	movs	r2, #5
 8005222:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005226:	4853      	ldr	r0, [pc, #332]	@ (8005374 <_vfiprintf_r+0x21c>)
 8005228:	f000 fb7c 	bl	8005924 <memchr>
 800522c:	9a04      	ldr	r2, [sp, #16]
 800522e:	b9d8      	cbnz	r0, 8005268 <_vfiprintf_r+0x110>
 8005230:	06d1      	lsls	r1, r2, #27
 8005232:	bf44      	itt	mi
 8005234:	2320      	movmi	r3, #32
 8005236:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800523a:	0713      	lsls	r3, r2, #28
 800523c:	bf44      	itt	mi
 800523e:	232b      	movmi	r3, #43	@ 0x2b
 8005240:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005244:	f89a 3000 	ldrb.w	r3, [sl]
 8005248:	2b2a      	cmp	r3, #42	@ 0x2a
 800524a:	d015      	beq.n	8005278 <_vfiprintf_r+0x120>
 800524c:	4654      	mov	r4, sl
 800524e:	2000      	movs	r0, #0
 8005250:	f04f 0c0a 	mov.w	ip, #10
 8005254:	9a07      	ldr	r2, [sp, #28]
 8005256:	4621      	mov	r1, r4
 8005258:	f811 3b01 	ldrb.w	r3, [r1], #1
 800525c:	3b30      	subs	r3, #48	@ 0x30
 800525e:	2b09      	cmp	r3, #9
 8005260:	d94b      	bls.n	80052fa <_vfiprintf_r+0x1a2>
 8005262:	b1b0      	cbz	r0, 8005292 <_vfiprintf_r+0x13a>
 8005264:	9207      	str	r2, [sp, #28]
 8005266:	e014      	b.n	8005292 <_vfiprintf_r+0x13a>
 8005268:	eba0 0308 	sub.w	r3, r0, r8
 800526c:	fa09 f303 	lsl.w	r3, r9, r3
 8005270:	4313      	orrs	r3, r2
 8005272:	46a2      	mov	sl, r4
 8005274:	9304      	str	r3, [sp, #16]
 8005276:	e7d2      	b.n	800521e <_vfiprintf_r+0xc6>
 8005278:	9b03      	ldr	r3, [sp, #12]
 800527a:	1d19      	adds	r1, r3, #4
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	9103      	str	r1, [sp, #12]
 8005280:	2b00      	cmp	r3, #0
 8005282:	bfbb      	ittet	lt
 8005284:	425b      	neglt	r3, r3
 8005286:	f042 0202 	orrlt.w	r2, r2, #2
 800528a:	9307      	strge	r3, [sp, #28]
 800528c:	9307      	strlt	r3, [sp, #28]
 800528e:	bfb8      	it	lt
 8005290:	9204      	strlt	r2, [sp, #16]
 8005292:	7823      	ldrb	r3, [r4, #0]
 8005294:	2b2e      	cmp	r3, #46	@ 0x2e
 8005296:	d10a      	bne.n	80052ae <_vfiprintf_r+0x156>
 8005298:	7863      	ldrb	r3, [r4, #1]
 800529a:	2b2a      	cmp	r3, #42	@ 0x2a
 800529c:	d132      	bne.n	8005304 <_vfiprintf_r+0x1ac>
 800529e:	9b03      	ldr	r3, [sp, #12]
 80052a0:	3402      	adds	r4, #2
 80052a2:	1d1a      	adds	r2, r3, #4
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	9203      	str	r2, [sp, #12]
 80052a8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80052ac:	9305      	str	r3, [sp, #20]
 80052ae:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005378 <_vfiprintf_r+0x220>
 80052b2:	2203      	movs	r2, #3
 80052b4:	4650      	mov	r0, sl
 80052b6:	7821      	ldrb	r1, [r4, #0]
 80052b8:	f000 fb34 	bl	8005924 <memchr>
 80052bc:	b138      	cbz	r0, 80052ce <_vfiprintf_r+0x176>
 80052be:	2240      	movs	r2, #64	@ 0x40
 80052c0:	9b04      	ldr	r3, [sp, #16]
 80052c2:	eba0 000a 	sub.w	r0, r0, sl
 80052c6:	4082      	lsls	r2, r0
 80052c8:	4313      	orrs	r3, r2
 80052ca:	3401      	adds	r4, #1
 80052cc:	9304      	str	r3, [sp, #16]
 80052ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052d2:	2206      	movs	r2, #6
 80052d4:	4829      	ldr	r0, [pc, #164]	@ (800537c <_vfiprintf_r+0x224>)
 80052d6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80052da:	f000 fb23 	bl	8005924 <memchr>
 80052de:	2800      	cmp	r0, #0
 80052e0:	d03f      	beq.n	8005362 <_vfiprintf_r+0x20a>
 80052e2:	4b27      	ldr	r3, [pc, #156]	@ (8005380 <_vfiprintf_r+0x228>)
 80052e4:	bb1b      	cbnz	r3, 800532e <_vfiprintf_r+0x1d6>
 80052e6:	9b03      	ldr	r3, [sp, #12]
 80052e8:	3307      	adds	r3, #7
 80052ea:	f023 0307 	bic.w	r3, r3, #7
 80052ee:	3308      	adds	r3, #8
 80052f0:	9303      	str	r3, [sp, #12]
 80052f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052f4:	443b      	add	r3, r7
 80052f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80052f8:	e76a      	b.n	80051d0 <_vfiprintf_r+0x78>
 80052fa:	460c      	mov	r4, r1
 80052fc:	2001      	movs	r0, #1
 80052fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8005302:	e7a8      	b.n	8005256 <_vfiprintf_r+0xfe>
 8005304:	2300      	movs	r3, #0
 8005306:	f04f 0c0a 	mov.w	ip, #10
 800530a:	4619      	mov	r1, r3
 800530c:	3401      	adds	r4, #1
 800530e:	9305      	str	r3, [sp, #20]
 8005310:	4620      	mov	r0, r4
 8005312:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005316:	3a30      	subs	r2, #48	@ 0x30
 8005318:	2a09      	cmp	r2, #9
 800531a:	d903      	bls.n	8005324 <_vfiprintf_r+0x1cc>
 800531c:	2b00      	cmp	r3, #0
 800531e:	d0c6      	beq.n	80052ae <_vfiprintf_r+0x156>
 8005320:	9105      	str	r1, [sp, #20]
 8005322:	e7c4      	b.n	80052ae <_vfiprintf_r+0x156>
 8005324:	4604      	mov	r4, r0
 8005326:	2301      	movs	r3, #1
 8005328:	fb0c 2101 	mla	r1, ip, r1, r2
 800532c:	e7f0      	b.n	8005310 <_vfiprintf_r+0x1b8>
 800532e:	ab03      	add	r3, sp, #12
 8005330:	9300      	str	r3, [sp, #0]
 8005332:	462a      	mov	r2, r5
 8005334:	4630      	mov	r0, r6
 8005336:	4b13      	ldr	r3, [pc, #76]	@ (8005384 <_vfiprintf_r+0x22c>)
 8005338:	a904      	add	r1, sp, #16
 800533a:	f3af 8000 	nop.w
 800533e:	4607      	mov	r7, r0
 8005340:	1c78      	adds	r0, r7, #1
 8005342:	d1d6      	bne.n	80052f2 <_vfiprintf_r+0x19a>
 8005344:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005346:	07d9      	lsls	r1, r3, #31
 8005348:	d405      	bmi.n	8005356 <_vfiprintf_r+0x1fe>
 800534a:	89ab      	ldrh	r3, [r5, #12]
 800534c:	059a      	lsls	r2, r3, #22
 800534e:	d402      	bmi.n	8005356 <_vfiprintf_r+0x1fe>
 8005350:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005352:	f7ff fdd9 	bl	8004f08 <__retarget_lock_release_recursive>
 8005356:	89ab      	ldrh	r3, [r5, #12]
 8005358:	065b      	lsls	r3, r3, #25
 800535a:	f53f af1f 	bmi.w	800519c <_vfiprintf_r+0x44>
 800535e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005360:	e71e      	b.n	80051a0 <_vfiprintf_r+0x48>
 8005362:	ab03      	add	r3, sp, #12
 8005364:	9300      	str	r3, [sp, #0]
 8005366:	462a      	mov	r2, r5
 8005368:	4630      	mov	r0, r6
 800536a:	4b06      	ldr	r3, [pc, #24]	@ (8005384 <_vfiprintf_r+0x22c>)
 800536c:	a904      	add	r1, sp, #16
 800536e:	f000 f87d 	bl	800546c <_printf_i>
 8005372:	e7e4      	b.n	800533e <_vfiprintf_r+0x1e6>
 8005374:	08005aa8 	.word	0x08005aa8
 8005378:	08005aae 	.word	0x08005aae
 800537c:	08005ab2 	.word	0x08005ab2
 8005380:	00000000 	.word	0x00000000
 8005384:	08005133 	.word	0x08005133

08005388 <_printf_common>:
 8005388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800538c:	4616      	mov	r6, r2
 800538e:	4698      	mov	r8, r3
 8005390:	688a      	ldr	r2, [r1, #8]
 8005392:	690b      	ldr	r3, [r1, #16]
 8005394:	4607      	mov	r7, r0
 8005396:	4293      	cmp	r3, r2
 8005398:	bfb8      	it	lt
 800539a:	4613      	movlt	r3, r2
 800539c:	6033      	str	r3, [r6, #0]
 800539e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80053a2:	460c      	mov	r4, r1
 80053a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80053a8:	b10a      	cbz	r2, 80053ae <_printf_common+0x26>
 80053aa:	3301      	adds	r3, #1
 80053ac:	6033      	str	r3, [r6, #0]
 80053ae:	6823      	ldr	r3, [r4, #0]
 80053b0:	0699      	lsls	r1, r3, #26
 80053b2:	bf42      	ittt	mi
 80053b4:	6833      	ldrmi	r3, [r6, #0]
 80053b6:	3302      	addmi	r3, #2
 80053b8:	6033      	strmi	r3, [r6, #0]
 80053ba:	6825      	ldr	r5, [r4, #0]
 80053bc:	f015 0506 	ands.w	r5, r5, #6
 80053c0:	d106      	bne.n	80053d0 <_printf_common+0x48>
 80053c2:	f104 0a19 	add.w	sl, r4, #25
 80053c6:	68e3      	ldr	r3, [r4, #12]
 80053c8:	6832      	ldr	r2, [r6, #0]
 80053ca:	1a9b      	subs	r3, r3, r2
 80053cc:	42ab      	cmp	r3, r5
 80053ce:	dc2b      	bgt.n	8005428 <_printf_common+0xa0>
 80053d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80053d4:	6822      	ldr	r2, [r4, #0]
 80053d6:	3b00      	subs	r3, #0
 80053d8:	bf18      	it	ne
 80053da:	2301      	movne	r3, #1
 80053dc:	0692      	lsls	r2, r2, #26
 80053de:	d430      	bmi.n	8005442 <_printf_common+0xba>
 80053e0:	4641      	mov	r1, r8
 80053e2:	4638      	mov	r0, r7
 80053e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80053e8:	47c8      	blx	r9
 80053ea:	3001      	adds	r0, #1
 80053ec:	d023      	beq.n	8005436 <_printf_common+0xae>
 80053ee:	6823      	ldr	r3, [r4, #0]
 80053f0:	6922      	ldr	r2, [r4, #16]
 80053f2:	f003 0306 	and.w	r3, r3, #6
 80053f6:	2b04      	cmp	r3, #4
 80053f8:	bf14      	ite	ne
 80053fa:	2500      	movne	r5, #0
 80053fc:	6833      	ldreq	r3, [r6, #0]
 80053fe:	f04f 0600 	mov.w	r6, #0
 8005402:	bf08      	it	eq
 8005404:	68e5      	ldreq	r5, [r4, #12]
 8005406:	f104 041a 	add.w	r4, r4, #26
 800540a:	bf08      	it	eq
 800540c:	1aed      	subeq	r5, r5, r3
 800540e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005412:	bf08      	it	eq
 8005414:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005418:	4293      	cmp	r3, r2
 800541a:	bfc4      	itt	gt
 800541c:	1a9b      	subgt	r3, r3, r2
 800541e:	18ed      	addgt	r5, r5, r3
 8005420:	42b5      	cmp	r5, r6
 8005422:	d11a      	bne.n	800545a <_printf_common+0xd2>
 8005424:	2000      	movs	r0, #0
 8005426:	e008      	b.n	800543a <_printf_common+0xb2>
 8005428:	2301      	movs	r3, #1
 800542a:	4652      	mov	r2, sl
 800542c:	4641      	mov	r1, r8
 800542e:	4638      	mov	r0, r7
 8005430:	47c8      	blx	r9
 8005432:	3001      	adds	r0, #1
 8005434:	d103      	bne.n	800543e <_printf_common+0xb6>
 8005436:	f04f 30ff 	mov.w	r0, #4294967295
 800543a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800543e:	3501      	adds	r5, #1
 8005440:	e7c1      	b.n	80053c6 <_printf_common+0x3e>
 8005442:	2030      	movs	r0, #48	@ 0x30
 8005444:	18e1      	adds	r1, r4, r3
 8005446:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800544a:	1c5a      	adds	r2, r3, #1
 800544c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005450:	4422      	add	r2, r4
 8005452:	3302      	adds	r3, #2
 8005454:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005458:	e7c2      	b.n	80053e0 <_printf_common+0x58>
 800545a:	2301      	movs	r3, #1
 800545c:	4622      	mov	r2, r4
 800545e:	4641      	mov	r1, r8
 8005460:	4638      	mov	r0, r7
 8005462:	47c8      	blx	r9
 8005464:	3001      	adds	r0, #1
 8005466:	d0e6      	beq.n	8005436 <_printf_common+0xae>
 8005468:	3601      	adds	r6, #1
 800546a:	e7d9      	b.n	8005420 <_printf_common+0x98>

0800546c <_printf_i>:
 800546c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005470:	7e0f      	ldrb	r7, [r1, #24]
 8005472:	4691      	mov	r9, r2
 8005474:	2f78      	cmp	r7, #120	@ 0x78
 8005476:	4680      	mov	r8, r0
 8005478:	460c      	mov	r4, r1
 800547a:	469a      	mov	sl, r3
 800547c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800547e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005482:	d807      	bhi.n	8005494 <_printf_i+0x28>
 8005484:	2f62      	cmp	r7, #98	@ 0x62
 8005486:	d80a      	bhi.n	800549e <_printf_i+0x32>
 8005488:	2f00      	cmp	r7, #0
 800548a:	f000 80d3 	beq.w	8005634 <_printf_i+0x1c8>
 800548e:	2f58      	cmp	r7, #88	@ 0x58
 8005490:	f000 80ba 	beq.w	8005608 <_printf_i+0x19c>
 8005494:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005498:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800549c:	e03a      	b.n	8005514 <_printf_i+0xa8>
 800549e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80054a2:	2b15      	cmp	r3, #21
 80054a4:	d8f6      	bhi.n	8005494 <_printf_i+0x28>
 80054a6:	a101      	add	r1, pc, #4	@ (adr r1, 80054ac <_printf_i+0x40>)
 80054a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80054ac:	08005505 	.word	0x08005505
 80054b0:	08005519 	.word	0x08005519
 80054b4:	08005495 	.word	0x08005495
 80054b8:	08005495 	.word	0x08005495
 80054bc:	08005495 	.word	0x08005495
 80054c0:	08005495 	.word	0x08005495
 80054c4:	08005519 	.word	0x08005519
 80054c8:	08005495 	.word	0x08005495
 80054cc:	08005495 	.word	0x08005495
 80054d0:	08005495 	.word	0x08005495
 80054d4:	08005495 	.word	0x08005495
 80054d8:	0800561b 	.word	0x0800561b
 80054dc:	08005543 	.word	0x08005543
 80054e0:	080055d5 	.word	0x080055d5
 80054e4:	08005495 	.word	0x08005495
 80054e8:	08005495 	.word	0x08005495
 80054ec:	0800563d 	.word	0x0800563d
 80054f0:	08005495 	.word	0x08005495
 80054f4:	08005543 	.word	0x08005543
 80054f8:	08005495 	.word	0x08005495
 80054fc:	08005495 	.word	0x08005495
 8005500:	080055dd 	.word	0x080055dd
 8005504:	6833      	ldr	r3, [r6, #0]
 8005506:	1d1a      	adds	r2, r3, #4
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	6032      	str	r2, [r6, #0]
 800550c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005510:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005514:	2301      	movs	r3, #1
 8005516:	e09e      	b.n	8005656 <_printf_i+0x1ea>
 8005518:	6833      	ldr	r3, [r6, #0]
 800551a:	6820      	ldr	r0, [r4, #0]
 800551c:	1d19      	adds	r1, r3, #4
 800551e:	6031      	str	r1, [r6, #0]
 8005520:	0606      	lsls	r6, r0, #24
 8005522:	d501      	bpl.n	8005528 <_printf_i+0xbc>
 8005524:	681d      	ldr	r5, [r3, #0]
 8005526:	e003      	b.n	8005530 <_printf_i+0xc4>
 8005528:	0645      	lsls	r5, r0, #25
 800552a:	d5fb      	bpl.n	8005524 <_printf_i+0xb8>
 800552c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005530:	2d00      	cmp	r5, #0
 8005532:	da03      	bge.n	800553c <_printf_i+0xd0>
 8005534:	232d      	movs	r3, #45	@ 0x2d
 8005536:	426d      	negs	r5, r5
 8005538:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800553c:	230a      	movs	r3, #10
 800553e:	4859      	ldr	r0, [pc, #356]	@ (80056a4 <_printf_i+0x238>)
 8005540:	e011      	b.n	8005566 <_printf_i+0xfa>
 8005542:	6821      	ldr	r1, [r4, #0]
 8005544:	6833      	ldr	r3, [r6, #0]
 8005546:	0608      	lsls	r0, r1, #24
 8005548:	f853 5b04 	ldr.w	r5, [r3], #4
 800554c:	d402      	bmi.n	8005554 <_printf_i+0xe8>
 800554e:	0649      	lsls	r1, r1, #25
 8005550:	bf48      	it	mi
 8005552:	b2ad      	uxthmi	r5, r5
 8005554:	2f6f      	cmp	r7, #111	@ 0x6f
 8005556:	6033      	str	r3, [r6, #0]
 8005558:	bf14      	ite	ne
 800555a:	230a      	movne	r3, #10
 800555c:	2308      	moveq	r3, #8
 800555e:	4851      	ldr	r0, [pc, #324]	@ (80056a4 <_printf_i+0x238>)
 8005560:	2100      	movs	r1, #0
 8005562:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005566:	6866      	ldr	r6, [r4, #4]
 8005568:	2e00      	cmp	r6, #0
 800556a:	bfa8      	it	ge
 800556c:	6821      	ldrge	r1, [r4, #0]
 800556e:	60a6      	str	r6, [r4, #8]
 8005570:	bfa4      	itt	ge
 8005572:	f021 0104 	bicge.w	r1, r1, #4
 8005576:	6021      	strge	r1, [r4, #0]
 8005578:	b90d      	cbnz	r5, 800557e <_printf_i+0x112>
 800557a:	2e00      	cmp	r6, #0
 800557c:	d04b      	beq.n	8005616 <_printf_i+0x1aa>
 800557e:	4616      	mov	r6, r2
 8005580:	fbb5 f1f3 	udiv	r1, r5, r3
 8005584:	fb03 5711 	mls	r7, r3, r1, r5
 8005588:	5dc7      	ldrb	r7, [r0, r7]
 800558a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800558e:	462f      	mov	r7, r5
 8005590:	42bb      	cmp	r3, r7
 8005592:	460d      	mov	r5, r1
 8005594:	d9f4      	bls.n	8005580 <_printf_i+0x114>
 8005596:	2b08      	cmp	r3, #8
 8005598:	d10b      	bne.n	80055b2 <_printf_i+0x146>
 800559a:	6823      	ldr	r3, [r4, #0]
 800559c:	07df      	lsls	r7, r3, #31
 800559e:	d508      	bpl.n	80055b2 <_printf_i+0x146>
 80055a0:	6923      	ldr	r3, [r4, #16]
 80055a2:	6861      	ldr	r1, [r4, #4]
 80055a4:	4299      	cmp	r1, r3
 80055a6:	bfde      	ittt	le
 80055a8:	2330      	movle	r3, #48	@ 0x30
 80055aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80055ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80055b2:	1b92      	subs	r2, r2, r6
 80055b4:	6122      	str	r2, [r4, #16]
 80055b6:	464b      	mov	r3, r9
 80055b8:	4621      	mov	r1, r4
 80055ba:	4640      	mov	r0, r8
 80055bc:	f8cd a000 	str.w	sl, [sp]
 80055c0:	aa03      	add	r2, sp, #12
 80055c2:	f7ff fee1 	bl	8005388 <_printf_common>
 80055c6:	3001      	adds	r0, #1
 80055c8:	d14a      	bne.n	8005660 <_printf_i+0x1f4>
 80055ca:	f04f 30ff 	mov.w	r0, #4294967295
 80055ce:	b004      	add	sp, #16
 80055d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055d4:	6823      	ldr	r3, [r4, #0]
 80055d6:	f043 0320 	orr.w	r3, r3, #32
 80055da:	6023      	str	r3, [r4, #0]
 80055dc:	2778      	movs	r7, #120	@ 0x78
 80055de:	4832      	ldr	r0, [pc, #200]	@ (80056a8 <_printf_i+0x23c>)
 80055e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80055e4:	6823      	ldr	r3, [r4, #0]
 80055e6:	6831      	ldr	r1, [r6, #0]
 80055e8:	061f      	lsls	r7, r3, #24
 80055ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80055ee:	d402      	bmi.n	80055f6 <_printf_i+0x18a>
 80055f0:	065f      	lsls	r7, r3, #25
 80055f2:	bf48      	it	mi
 80055f4:	b2ad      	uxthmi	r5, r5
 80055f6:	6031      	str	r1, [r6, #0]
 80055f8:	07d9      	lsls	r1, r3, #31
 80055fa:	bf44      	itt	mi
 80055fc:	f043 0320 	orrmi.w	r3, r3, #32
 8005600:	6023      	strmi	r3, [r4, #0]
 8005602:	b11d      	cbz	r5, 800560c <_printf_i+0x1a0>
 8005604:	2310      	movs	r3, #16
 8005606:	e7ab      	b.n	8005560 <_printf_i+0xf4>
 8005608:	4826      	ldr	r0, [pc, #152]	@ (80056a4 <_printf_i+0x238>)
 800560a:	e7e9      	b.n	80055e0 <_printf_i+0x174>
 800560c:	6823      	ldr	r3, [r4, #0]
 800560e:	f023 0320 	bic.w	r3, r3, #32
 8005612:	6023      	str	r3, [r4, #0]
 8005614:	e7f6      	b.n	8005604 <_printf_i+0x198>
 8005616:	4616      	mov	r6, r2
 8005618:	e7bd      	b.n	8005596 <_printf_i+0x12a>
 800561a:	6833      	ldr	r3, [r6, #0]
 800561c:	6825      	ldr	r5, [r4, #0]
 800561e:	1d18      	adds	r0, r3, #4
 8005620:	6961      	ldr	r1, [r4, #20]
 8005622:	6030      	str	r0, [r6, #0]
 8005624:	062e      	lsls	r6, r5, #24
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	d501      	bpl.n	800562e <_printf_i+0x1c2>
 800562a:	6019      	str	r1, [r3, #0]
 800562c:	e002      	b.n	8005634 <_printf_i+0x1c8>
 800562e:	0668      	lsls	r0, r5, #25
 8005630:	d5fb      	bpl.n	800562a <_printf_i+0x1be>
 8005632:	8019      	strh	r1, [r3, #0]
 8005634:	2300      	movs	r3, #0
 8005636:	4616      	mov	r6, r2
 8005638:	6123      	str	r3, [r4, #16]
 800563a:	e7bc      	b.n	80055b6 <_printf_i+0x14a>
 800563c:	6833      	ldr	r3, [r6, #0]
 800563e:	2100      	movs	r1, #0
 8005640:	1d1a      	adds	r2, r3, #4
 8005642:	6032      	str	r2, [r6, #0]
 8005644:	681e      	ldr	r6, [r3, #0]
 8005646:	6862      	ldr	r2, [r4, #4]
 8005648:	4630      	mov	r0, r6
 800564a:	f000 f96b 	bl	8005924 <memchr>
 800564e:	b108      	cbz	r0, 8005654 <_printf_i+0x1e8>
 8005650:	1b80      	subs	r0, r0, r6
 8005652:	6060      	str	r0, [r4, #4]
 8005654:	6863      	ldr	r3, [r4, #4]
 8005656:	6123      	str	r3, [r4, #16]
 8005658:	2300      	movs	r3, #0
 800565a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800565e:	e7aa      	b.n	80055b6 <_printf_i+0x14a>
 8005660:	4632      	mov	r2, r6
 8005662:	4649      	mov	r1, r9
 8005664:	4640      	mov	r0, r8
 8005666:	6923      	ldr	r3, [r4, #16]
 8005668:	47d0      	blx	sl
 800566a:	3001      	adds	r0, #1
 800566c:	d0ad      	beq.n	80055ca <_printf_i+0x15e>
 800566e:	6823      	ldr	r3, [r4, #0]
 8005670:	079b      	lsls	r3, r3, #30
 8005672:	d413      	bmi.n	800569c <_printf_i+0x230>
 8005674:	68e0      	ldr	r0, [r4, #12]
 8005676:	9b03      	ldr	r3, [sp, #12]
 8005678:	4298      	cmp	r0, r3
 800567a:	bfb8      	it	lt
 800567c:	4618      	movlt	r0, r3
 800567e:	e7a6      	b.n	80055ce <_printf_i+0x162>
 8005680:	2301      	movs	r3, #1
 8005682:	4632      	mov	r2, r6
 8005684:	4649      	mov	r1, r9
 8005686:	4640      	mov	r0, r8
 8005688:	47d0      	blx	sl
 800568a:	3001      	adds	r0, #1
 800568c:	d09d      	beq.n	80055ca <_printf_i+0x15e>
 800568e:	3501      	adds	r5, #1
 8005690:	68e3      	ldr	r3, [r4, #12]
 8005692:	9903      	ldr	r1, [sp, #12]
 8005694:	1a5b      	subs	r3, r3, r1
 8005696:	42ab      	cmp	r3, r5
 8005698:	dcf2      	bgt.n	8005680 <_printf_i+0x214>
 800569a:	e7eb      	b.n	8005674 <_printf_i+0x208>
 800569c:	2500      	movs	r5, #0
 800569e:	f104 0619 	add.w	r6, r4, #25
 80056a2:	e7f5      	b.n	8005690 <_printf_i+0x224>
 80056a4:	08005ab9 	.word	0x08005ab9
 80056a8:	08005aca 	.word	0x08005aca

080056ac <__sflush_r>:
 80056ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80056b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056b2:	0716      	lsls	r6, r2, #28
 80056b4:	4605      	mov	r5, r0
 80056b6:	460c      	mov	r4, r1
 80056b8:	d454      	bmi.n	8005764 <__sflush_r+0xb8>
 80056ba:	684b      	ldr	r3, [r1, #4]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	dc02      	bgt.n	80056c6 <__sflush_r+0x1a>
 80056c0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	dd48      	ble.n	8005758 <__sflush_r+0xac>
 80056c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80056c8:	2e00      	cmp	r6, #0
 80056ca:	d045      	beq.n	8005758 <__sflush_r+0xac>
 80056cc:	2300      	movs	r3, #0
 80056ce:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80056d2:	682f      	ldr	r7, [r5, #0]
 80056d4:	6a21      	ldr	r1, [r4, #32]
 80056d6:	602b      	str	r3, [r5, #0]
 80056d8:	d030      	beq.n	800573c <__sflush_r+0x90>
 80056da:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80056dc:	89a3      	ldrh	r3, [r4, #12]
 80056de:	0759      	lsls	r1, r3, #29
 80056e0:	d505      	bpl.n	80056ee <__sflush_r+0x42>
 80056e2:	6863      	ldr	r3, [r4, #4]
 80056e4:	1ad2      	subs	r2, r2, r3
 80056e6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80056e8:	b10b      	cbz	r3, 80056ee <__sflush_r+0x42>
 80056ea:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80056ec:	1ad2      	subs	r2, r2, r3
 80056ee:	2300      	movs	r3, #0
 80056f0:	4628      	mov	r0, r5
 80056f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80056f4:	6a21      	ldr	r1, [r4, #32]
 80056f6:	47b0      	blx	r6
 80056f8:	1c43      	adds	r3, r0, #1
 80056fa:	89a3      	ldrh	r3, [r4, #12]
 80056fc:	d106      	bne.n	800570c <__sflush_r+0x60>
 80056fe:	6829      	ldr	r1, [r5, #0]
 8005700:	291d      	cmp	r1, #29
 8005702:	d82b      	bhi.n	800575c <__sflush_r+0xb0>
 8005704:	4a28      	ldr	r2, [pc, #160]	@ (80057a8 <__sflush_r+0xfc>)
 8005706:	410a      	asrs	r2, r1
 8005708:	07d6      	lsls	r6, r2, #31
 800570a:	d427      	bmi.n	800575c <__sflush_r+0xb0>
 800570c:	2200      	movs	r2, #0
 800570e:	6062      	str	r2, [r4, #4]
 8005710:	6922      	ldr	r2, [r4, #16]
 8005712:	04d9      	lsls	r1, r3, #19
 8005714:	6022      	str	r2, [r4, #0]
 8005716:	d504      	bpl.n	8005722 <__sflush_r+0x76>
 8005718:	1c42      	adds	r2, r0, #1
 800571a:	d101      	bne.n	8005720 <__sflush_r+0x74>
 800571c:	682b      	ldr	r3, [r5, #0]
 800571e:	b903      	cbnz	r3, 8005722 <__sflush_r+0x76>
 8005720:	6560      	str	r0, [r4, #84]	@ 0x54
 8005722:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005724:	602f      	str	r7, [r5, #0]
 8005726:	b1b9      	cbz	r1, 8005758 <__sflush_r+0xac>
 8005728:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800572c:	4299      	cmp	r1, r3
 800572e:	d002      	beq.n	8005736 <__sflush_r+0x8a>
 8005730:	4628      	mov	r0, r5
 8005732:	f7ff fbeb 	bl	8004f0c <_free_r>
 8005736:	2300      	movs	r3, #0
 8005738:	6363      	str	r3, [r4, #52]	@ 0x34
 800573a:	e00d      	b.n	8005758 <__sflush_r+0xac>
 800573c:	2301      	movs	r3, #1
 800573e:	4628      	mov	r0, r5
 8005740:	47b0      	blx	r6
 8005742:	4602      	mov	r2, r0
 8005744:	1c50      	adds	r0, r2, #1
 8005746:	d1c9      	bne.n	80056dc <__sflush_r+0x30>
 8005748:	682b      	ldr	r3, [r5, #0]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d0c6      	beq.n	80056dc <__sflush_r+0x30>
 800574e:	2b1d      	cmp	r3, #29
 8005750:	d001      	beq.n	8005756 <__sflush_r+0xaa>
 8005752:	2b16      	cmp	r3, #22
 8005754:	d11d      	bne.n	8005792 <__sflush_r+0xe6>
 8005756:	602f      	str	r7, [r5, #0]
 8005758:	2000      	movs	r0, #0
 800575a:	e021      	b.n	80057a0 <__sflush_r+0xf4>
 800575c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005760:	b21b      	sxth	r3, r3
 8005762:	e01a      	b.n	800579a <__sflush_r+0xee>
 8005764:	690f      	ldr	r7, [r1, #16]
 8005766:	2f00      	cmp	r7, #0
 8005768:	d0f6      	beq.n	8005758 <__sflush_r+0xac>
 800576a:	0793      	lsls	r3, r2, #30
 800576c:	bf18      	it	ne
 800576e:	2300      	movne	r3, #0
 8005770:	680e      	ldr	r6, [r1, #0]
 8005772:	bf08      	it	eq
 8005774:	694b      	ldreq	r3, [r1, #20]
 8005776:	1bf6      	subs	r6, r6, r7
 8005778:	600f      	str	r7, [r1, #0]
 800577a:	608b      	str	r3, [r1, #8]
 800577c:	2e00      	cmp	r6, #0
 800577e:	ddeb      	ble.n	8005758 <__sflush_r+0xac>
 8005780:	4633      	mov	r3, r6
 8005782:	463a      	mov	r2, r7
 8005784:	4628      	mov	r0, r5
 8005786:	6a21      	ldr	r1, [r4, #32]
 8005788:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800578c:	47e0      	blx	ip
 800578e:	2800      	cmp	r0, #0
 8005790:	dc07      	bgt.n	80057a2 <__sflush_r+0xf6>
 8005792:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005796:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800579a:	f04f 30ff 	mov.w	r0, #4294967295
 800579e:	81a3      	strh	r3, [r4, #12]
 80057a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057a2:	4407      	add	r7, r0
 80057a4:	1a36      	subs	r6, r6, r0
 80057a6:	e7e9      	b.n	800577c <__sflush_r+0xd0>
 80057a8:	dfbffffe 	.word	0xdfbffffe

080057ac <_fflush_r>:
 80057ac:	b538      	push	{r3, r4, r5, lr}
 80057ae:	690b      	ldr	r3, [r1, #16]
 80057b0:	4605      	mov	r5, r0
 80057b2:	460c      	mov	r4, r1
 80057b4:	b913      	cbnz	r3, 80057bc <_fflush_r+0x10>
 80057b6:	2500      	movs	r5, #0
 80057b8:	4628      	mov	r0, r5
 80057ba:	bd38      	pop	{r3, r4, r5, pc}
 80057bc:	b118      	cbz	r0, 80057c6 <_fflush_r+0x1a>
 80057be:	6a03      	ldr	r3, [r0, #32]
 80057c0:	b90b      	cbnz	r3, 80057c6 <_fflush_r+0x1a>
 80057c2:	f7ff f89f 	bl	8004904 <__sinit>
 80057c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d0f3      	beq.n	80057b6 <_fflush_r+0xa>
 80057ce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80057d0:	07d0      	lsls	r0, r2, #31
 80057d2:	d404      	bmi.n	80057de <_fflush_r+0x32>
 80057d4:	0599      	lsls	r1, r3, #22
 80057d6:	d402      	bmi.n	80057de <_fflush_r+0x32>
 80057d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80057da:	f7ff fb94 	bl	8004f06 <__retarget_lock_acquire_recursive>
 80057de:	4628      	mov	r0, r5
 80057e0:	4621      	mov	r1, r4
 80057e2:	f7ff ff63 	bl	80056ac <__sflush_r>
 80057e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80057e8:	4605      	mov	r5, r0
 80057ea:	07da      	lsls	r2, r3, #31
 80057ec:	d4e4      	bmi.n	80057b8 <_fflush_r+0xc>
 80057ee:	89a3      	ldrh	r3, [r4, #12]
 80057f0:	059b      	lsls	r3, r3, #22
 80057f2:	d4e1      	bmi.n	80057b8 <_fflush_r+0xc>
 80057f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80057f6:	f7ff fb87 	bl	8004f08 <__retarget_lock_release_recursive>
 80057fa:	e7dd      	b.n	80057b8 <_fflush_r+0xc>

080057fc <__swhatbuf_r>:
 80057fc:	b570      	push	{r4, r5, r6, lr}
 80057fe:	460c      	mov	r4, r1
 8005800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005804:	4615      	mov	r5, r2
 8005806:	2900      	cmp	r1, #0
 8005808:	461e      	mov	r6, r3
 800580a:	b096      	sub	sp, #88	@ 0x58
 800580c:	da0c      	bge.n	8005828 <__swhatbuf_r+0x2c>
 800580e:	89a3      	ldrh	r3, [r4, #12]
 8005810:	2100      	movs	r1, #0
 8005812:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005816:	bf14      	ite	ne
 8005818:	2340      	movne	r3, #64	@ 0x40
 800581a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800581e:	2000      	movs	r0, #0
 8005820:	6031      	str	r1, [r6, #0]
 8005822:	602b      	str	r3, [r5, #0]
 8005824:	b016      	add	sp, #88	@ 0x58
 8005826:	bd70      	pop	{r4, r5, r6, pc}
 8005828:	466a      	mov	r2, sp
 800582a:	f000 f849 	bl	80058c0 <_fstat_r>
 800582e:	2800      	cmp	r0, #0
 8005830:	dbed      	blt.n	800580e <__swhatbuf_r+0x12>
 8005832:	9901      	ldr	r1, [sp, #4]
 8005834:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005838:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800583c:	4259      	negs	r1, r3
 800583e:	4159      	adcs	r1, r3
 8005840:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005844:	e7eb      	b.n	800581e <__swhatbuf_r+0x22>

08005846 <__smakebuf_r>:
 8005846:	898b      	ldrh	r3, [r1, #12]
 8005848:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800584a:	079d      	lsls	r5, r3, #30
 800584c:	4606      	mov	r6, r0
 800584e:	460c      	mov	r4, r1
 8005850:	d507      	bpl.n	8005862 <__smakebuf_r+0x1c>
 8005852:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005856:	6023      	str	r3, [r4, #0]
 8005858:	6123      	str	r3, [r4, #16]
 800585a:	2301      	movs	r3, #1
 800585c:	6163      	str	r3, [r4, #20]
 800585e:	b003      	add	sp, #12
 8005860:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005862:	466a      	mov	r2, sp
 8005864:	ab01      	add	r3, sp, #4
 8005866:	f7ff ffc9 	bl	80057fc <__swhatbuf_r>
 800586a:	9f00      	ldr	r7, [sp, #0]
 800586c:	4605      	mov	r5, r0
 800586e:	4639      	mov	r1, r7
 8005870:	4630      	mov	r0, r6
 8005872:	f7ff fbbd 	bl	8004ff0 <_malloc_r>
 8005876:	b948      	cbnz	r0, 800588c <__smakebuf_r+0x46>
 8005878:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800587c:	059a      	lsls	r2, r3, #22
 800587e:	d4ee      	bmi.n	800585e <__smakebuf_r+0x18>
 8005880:	f023 0303 	bic.w	r3, r3, #3
 8005884:	f043 0302 	orr.w	r3, r3, #2
 8005888:	81a3      	strh	r3, [r4, #12]
 800588a:	e7e2      	b.n	8005852 <__smakebuf_r+0xc>
 800588c:	89a3      	ldrh	r3, [r4, #12]
 800588e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005892:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005896:	81a3      	strh	r3, [r4, #12]
 8005898:	9b01      	ldr	r3, [sp, #4]
 800589a:	6020      	str	r0, [r4, #0]
 800589c:	b15b      	cbz	r3, 80058b6 <__smakebuf_r+0x70>
 800589e:	4630      	mov	r0, r6
 80058a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80058a4:	f000 f81e 	bl	80058e4 <_isatty_r>
 80058a8:	b128      	cbz	r0, 80058b6 <__smakebuf_r+0x70>
 80058aa:	89a3      	ldrh	r3, [r4, #12]
 80058ac:	f023 0303 	bic.w	r3, r3, #3
 80058b0:	f043 0301 	orr.w	r3, r3, #1
 80058b4:	81a3      	strh	r3, [r4, #12]
 80058b6:	89a3      	ldrh	r3, [r4, #12]
 80058b8:	431d      	orrs	r5, r3
 80058ba:	81a5      	strh	r5, [r4, #12]
 80058bc:	e7cf      	b.n	800585e <__smakebuf_r+0x18>
	...

080058c0 <_fstat_r>:
 80058c0:	b538      	push	{r3, r4, r5, lr}
 80058c2:	2300      	movs	r3, #0
 80058c4:	4d06      	ldr	r5, [pc, #24]	@ (80058e0 <_fstat_r+0x20>)
 80058c6:	4604      	mov	r4, r0
 80058c8:	4608      	mov	r0, r1
 80058ca:	4611      	mov	r1, r2
 80058cc:	602b      	str	r3, [r5, #0]
 80058ce:	f7fb f8b5 	bl	8000a3c <_fstat>
 80058d2:	1c43      	adds	r3, r0, #1
 80058d4:	d102      	bne.n	80058dc <_fstat_r+0x1c>
 80058d6:	682b      	ldr	r3, [r5, #0]
 80058d8:	b103      	cbz	r3, 80058dc <_fstat_r+0x1c>
 80058da:	6023      	str	r3, [r4, #0]
 80058dc:	bd38      	pop	{r3, r4, r5, pc}
 80058de:	bf00      	nop
 80058e0:	2000129c 	.word	0x2000129c

080058e4 <_isatty_r>:
 80058e4:	b538      	push	{r3, r4, r5, lr}
 80058e6:	2300      	movs	r3, #0
 80058e8:	4d05      	ldr	r5, [pc, #20]	@ (8005900 <_isatty_r+0x1c>)
 80058ea:	4604      	mov	r4, r0
 80058ec:	4608      	mov	r0, r1
 80058ee:	602b      	str	r3, [r5, #0]
 80058f0:	f7fb f812 	bl	8000918 <_isatty>
 80058f4:	1c43      	adds	r3, r0, #1
 80058f6:	d102      	bne.n	80058fe <_isatty_r+0x1a>
 80058f8:	682b      	ldr	r3, [r5, #0]
 80058fa:	b103      	cbz	r3, 80058fe <_isatty_r+0x1a>
 80058fc:	6023      	str	r3, [r4, #0]
 80058fe:	bd38      	pop	{r3, r4, r5, pc}
 8005900:	2000129c 	.word	0x2000129c

08005904 <_sbrk_r>:
 8005904:	b538      	push	{r3, r4, r5, lr}
 8005906:	2300      	movs	r3, #0
 8005908:	4d05      	ldr	r5, [pc, #20]	@ (8005920 <_sbrk_r+0x1c>)
 800590a:	4604      	mov	r4, r0
 800590c:	4608      	mov	r0, r1
 800590e:	602b      	str	r3, [r5, #0]
 8005910:	f7fb fa2e 	bl	8000d70 <_sbrk>
 8005914:	1c43      	adds	r3, r0, #1
 8005916:	d102      	bne.n	800591e <_sbrk_r+0x1a>
 8005918:	682b      	ldr	r3, [r5, #0]
 800591a:	b103      	cbz	r3, 800591e <_sbrk_r+0x1a>
 800591c:	6023      	str	r3, [r4, #0]
 800591e:	bd38      	pop	{r3, r4, r5, pc}
 8005920:	2000129c 	.word	0x2000129c

08005924 <memchr>:
 8005924:	4603      	mov	r3, r0
 8005926:	b510      	push	{r4, lr}
 8005928:	b2c9      	uxtb	r1, r1
 800592a:	4402      	add	r2, r0
 800592c:	4293      	cmp	r3, r2
 800592e:	4618      	mov	r0, r3
 8005930:	d101      	bne.n	8005936 <memchr+0x12>
 8005932:	2000      	movs	r0, #0
 8005934:	e003      	b.n	800593e <memchr+0x1a>
 8005936:	7804      	ldrb	r4, [r0, #0]
 8005938:	3301      	adds	r3, #1
 800593a:	428c      	cmp	r4, r1
 800593c:	d1f6      	bne.n	800592c <memchr+0x8>
 800593e:	bd10      	pop	{r4, pc}

08005940 <_init>:
 8005940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005942:	bf00      	nop
 8005944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005946:	bc08      	pop	{r3}
 8005948:	469e      	mov	lr, r3
 800594a:	4770      	bx	lr

0800594c <_fini>:
 800594c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800594e:	bf00      	nop
 8005950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005952:	bc08      	pop	{r3}
 8005954:	469e      	mov	lr, r3
 8005956:	4770      	bx	lr
