
---------- Begin Simulation Statistics ----------
final_tick                                14000717500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208392                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425452                       # Number of bytes of host memory used
host_op_rate                                   363183                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    64.20                       # Real time elapsed on the host
host_tick_rate                              218083781                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13378486                       # Number of instructions simulated
sim_ops                                      23315889                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014001                       # Number of seconds simulated
sim_ticks                                 14000717500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.800143                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872311                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157456                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2394                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003186                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1711                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5073690                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.357125                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443240                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          179                       # TLB misses on write requests
system.cpu0.numCycles                        28001435                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22927745                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               35                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               76                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     76                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    3378486                       # Number of instructions committed
system.cpu1.committedOps                      6387958                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              8.288161                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1194054                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     858477                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        12318                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     616355                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          451                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       16972948                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.120654                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1142767                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          191                       # TLB misses on write requests
system.cpu1.numCycles                        28001435                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              14265      0.22%      0.22% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                5003701     78.33%     78.55% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 12383      0.19%     78.75% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.02%     78.77% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                 8494      0.13%     78.90% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     78.92% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     78.92% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.02%     78.94% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     78.94% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 10098      0.16%     79.09% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                38532      0.60%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.01%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.70% # Class of committed instruction
system.cpu1.op_class_0::MemRead                701019     10.97%     90.68% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               558764      8.75%     99.42% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            23038      0.36%     99.79% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           13708      0.21%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 6387958                       # Class of committed instruction
system.cpu1.tickCycles                       11028487                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        73567                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        148158                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1006421                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          106                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2012906                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            106                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              52790                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25350                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48217                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21801                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21801                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52790                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       222749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       222749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 222749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6396224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6396224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6396224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74591                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74591    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74591                       # Request fanout histogram
system.membus.reqLayer4.occupancy           265578500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          398945250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429347                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429347                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429347                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429347                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13846                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13846                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13846                       # number of overall misses
system.cpu0.icache.overall_misses::total        13846                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    331999500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    331999500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    331999500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    331999500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443193                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443193                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443193                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443193                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005667                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005667                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005667                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005667                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23978.008089                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23978.008089                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23978.008089                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23978.008089                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13830                       # number of writebacks
system.cpu0.icache.writebacks::total            13830                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13846                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13846                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13846                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13846                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    318153500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    318153500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    318153500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    318153500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005667                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005667                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005667                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005667                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22978.008089                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22978.008089                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22978.008089                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22978.008089                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13830                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429347                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429347                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13846                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13846                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    331999500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    331999500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443193                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443193                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005667                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005667                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23978.008089                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23978.008089                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13846                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13846                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    318153500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    318153500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005667                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005667                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22978.008089                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22978.008089                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999032                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443193                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13846                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.454788                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999032                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559390                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559390                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861419                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861419                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5861762                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5861762                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226526                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226526                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233574                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233574                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4077343994                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4077343994                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4077343994                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4077343994                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087945                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087945                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095336                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095336                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037209                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037209                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038320                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038320                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 17999.452575                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 17999.452575                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17456.326449                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17456.326449                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         3058                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.607143                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        61414                       # number of writebacks
system.cpu0.dcache.writebacks::total            61414                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8900                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8900                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8900                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8900                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217626                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217626                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221369                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221369                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3624185500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3624185500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3921752500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3921752500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035747                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035747                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16653.274425                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16653.274425                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17715.906473                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17715.906473                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221353                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983166                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983166                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163090                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163090                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2427864000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2427864000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146256                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146256                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039334                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039334                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14886.651542                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14886.651542                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          466                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          466                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162624                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162624                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2243603500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2243603500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13796.263159                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13796.263159                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878253                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878253                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63436                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63436                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1649479994                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1649479994                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032671                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032671                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26002.269910                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26002.269910                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8434                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8434                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55002                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55002                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1380582000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1380582000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25100.578161                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25100.578161                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          343                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          343                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         7048                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         7048                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.953592                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.953592                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    297567000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    297567000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 79499.599252                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 79499.599252                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998948                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083131                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221369                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.479597                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998948                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48984057                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48984057                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       591365                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          591365                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       591365                       # number of overall hits
system.cpu1.icache.overall_hits::total         591365                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       551349                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        551349                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       551349                       # number of overall misses
system.cpu1.icache.overall_misses::total       551349                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   9472739500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   9472739500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   9472739500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   9472739500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1142714                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1142714                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1142714                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1142714                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.482491                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.482491                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.482491                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.482491                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17181.022365                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17181.022365                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17181.022365                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17181.022365                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       551333                       # number of writebacks
system.cpu1.icache.writebacks::total           551333                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       551349                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       551349                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       551349                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       551349                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   8921390500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   8921390500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   8921390500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   8921390500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.482491                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.482491                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.482491                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.482491                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16181.022365                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16181.022365                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16181.022365                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16181.022365                       # average overall mshr miss latency
system.cpu1.icache.replacements                551333                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       591365                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         591365                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       551349                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       551349                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   9472739500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   9472739500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1142714                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1142714                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.482491                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.482491                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17181.022365                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17181.022365                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       551349                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       551349                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   8921390500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   8921390500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.482491                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.482491                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16181.022365                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16181.022365                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998995                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1142714                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           551349                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.072578                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998995                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9693061                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9693061                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1155589                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1155589                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1155589                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1155589                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       249543                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        249543                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       249543                       # number of overall misses
system.cpu1.dcache.overall_misses::total       249543                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   5488694500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5488694500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   5488694500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5488694500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1405132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1405132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1405132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1405132                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177594                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177594                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177594                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177594                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 21994.984832                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 21994.984832                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 21994.984832                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 21994.984832                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       139491                       # number of writebacks
system.cpu1.dcache.writebacks::total           139491                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        29622                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        29622                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        29622                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        29622                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       219921                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       219921                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       219921                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       219921                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4425967000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4425967000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4425967000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4425967000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.156513                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.156513                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.156513                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.156513                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 20125.258616                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20125.258616                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 20125.258616                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20125.258616                       # average overall mshr miss latency
system.cpu1.dcache.replacements                219905                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       671448                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         671448                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       161422                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       161422                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2966204500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2966204500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       832870                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       832870                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.193814                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.193814                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 18375.466169                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18375.466169                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         6266                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6266                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       155156                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       155156                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2707732500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2707732500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.186291                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.186291                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 17451.677666                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17451.677666                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       484141                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        484141                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        88121                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        88121                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   2522490000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2522490000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       572262                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       572262                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.153987                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.153987                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 28625.299304                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28625.299304                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        23356                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        23356                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        64765                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        64765                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1718234500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1718234500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.113174                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.113174                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 26530.294140                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26530.294140                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999059                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1375510                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           219921                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.254564                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999059                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         11460977                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        11460977                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11763                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              206221                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              519923                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              193987                       # number of demand (read+write) hits
system.l2.demand_hits::total                   931894                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11763                       # number of overall hits
system.l2.overall_hits::.cpu0.data             206221                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             519923                       # number of overall hits
system.l2.overall_hits::.cpu1.data             193987                       # number of overall hits
system.l2.overall_hits::total                  931894                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2083                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             15148                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             31426                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             25934                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74591                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2083                       # number of overall misses
system.l2.overall_misses::.cpu0.data            15148                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            31426                       # number of overall misses
system.l2.overall_misses::.cpu1.data            25934                       # number of overall misses
system.l2.overall_misses::total                 74591                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    168277500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1265857000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2613496000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1960868500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6008499000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    168277500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1265857000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2613496000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1960868500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6008499000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13846                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221369                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          551349                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          219921                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1006485                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13846                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221369                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         551349                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         219921                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1006485                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.150441                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.068429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.056998                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.117924                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074110                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.150441                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.068429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.056998                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.117924                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074110                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80786.125780                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83565.949300                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83163.495195                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 75609.952186                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80552.600180                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80786.125780                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83565.949300                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83163.495195                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 75609.952186                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80552.600180                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               25350                       # number of writebacks
system.l2.writebacks::total                     25350                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        15148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        31426                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        25934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74591                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        15148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        31426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        25934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74591                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    147447500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1114377000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2299236000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1701528500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5262589000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    147447500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1114377000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2299236000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1701528500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5262589000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.150441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.068429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.056998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.117924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074110                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.150441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.068429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.056998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.117924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074110                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70786.125780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73565.949300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73163.495195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 65609.952186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70552.600180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70786.125780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73565.949300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73163.495195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 65609.952186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70552.600180                       # average overall mshr miss latency
system.l2.replacements                          73667                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       200905                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           200905                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       200905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       200905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       565163                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           565163                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       565163                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       565163                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47488                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            50478                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 97966                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7514                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          14287                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21801                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    650464000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1084891500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1735355500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        64765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            119767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.136613                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.220598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.182028                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86566.941709                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 75935.570799                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79599.811935                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7514                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        14287                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21801                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    575324000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    942021500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1517345500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.136613                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.220598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.182028                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76566.941709                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 65935.570799                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69599.811935                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11763                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        519923                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             531686                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2083                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        31426                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            33509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    168277500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2613496000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2781773500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13846                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       551349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         565195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.150441                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.056998                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.059288                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80786.125780                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83163.495195                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83015.712197                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2083                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        31426                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        33509                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    147447500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2299236000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2446683500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.150441                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.056998                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.059288                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70786.125780                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73163.495195                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73015.712197                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       143509                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            302242                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7634                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        11647                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19281                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    615393000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    875977000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1491370000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       155156                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        321523                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.045887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.075066                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 80612.129945                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 75210.526316                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77349.203879                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7634                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        11647                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    539053000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    759507000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1298560000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.045887                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.075066                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.059968                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 70612.129945                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 65210.526316                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67349.203879                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.465473                       # Cycle average of tags in use
system.l2.tags.total_refs                     2012899                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74691                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.949686                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.364834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       82.040018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      432.845585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      162.016553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      339.198484                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.080117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.422701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.158219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.331249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998501                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          265                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16177931                       # Number of tag accesses
system.l2.tags.data_accesses                 16177931                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        133312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        969472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2011264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1659776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4773824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       133312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2011264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2144576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1622400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1622400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          15148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          31426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          25934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        25350                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25350                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9521798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         69244451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        143654352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        118549353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             340969954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9521798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    143654352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        153176150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      115879775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            115879775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      115879775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9521798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        69244451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       143654352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       118549353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            456849729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     21689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     15057.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     31426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     21480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000414038500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1318                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1318                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              166221                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              20403                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74591                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25350                       # Number of write requests accepted
system.mem_ctrls.readBursts                     74591                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25350                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4545                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3661                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1282                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    928438250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  350230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2241800750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13254.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32004.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    43925                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   17937                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 74591                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25350                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   60303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    196.626713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.912280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   186.137266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9619     32.22%     32.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12864     43.09%     75.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3730     12.50%     87.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1317      4.41%     92.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1028      3.44%     95.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          355      1.19%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          221      0.74%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          131      0.44%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          586      1.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29851                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.125948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.440598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.856139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1041     78.98%     78.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          253     19.20%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            7      0.53%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.53%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            6      0.46%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.08%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1318                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.440819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.419142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.868273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1031     78.22%     78.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               27      2.05%     80.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              231     17.53%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               25      1.90%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.23%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1318                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4482944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  290880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1386816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4773824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1622400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       320.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    340.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    115.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14000552500                       # Total gap between requests
system.mem_ctrls.avgGap                     140088.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       133312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       963648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2011264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1374720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1386816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9521797.722152452916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 68828472.540782287717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 143654352.000174254179                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 98189253.515043064952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99053209.237312301993                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2083                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        15148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        31426                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        25934                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        25350                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     61997000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    492005750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1007852500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    679945500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 343141056750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29763.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32479.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32070.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     26218.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13536136.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             59104920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             31411215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           175665420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           54716040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1105122720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5397054120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        831387840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7654462275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.719286                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2113144000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    467480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11420093500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            154045500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             81873330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           324463020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           58396140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1105122720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6077267610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        258576480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8059744800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.666554                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    622751250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    467480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12910486250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            886718                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       226255                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       565163                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          288670                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           119767                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          119767                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        565195                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       321523                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1654031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       659747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3019391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1771264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18098112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     70571648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     23002368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              113443392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           73667                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1622400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1080152                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000099                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009952                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1080045     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    107      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1080152                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1772521000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         330036190                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         827220604                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332327451                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20786964                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14000717500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
