Classic Timing Analyzer report for lab2_2
Tue Sep 20 11:19:17 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.494 ns   ; a[0] ; sp ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM240T100C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 11.494 ns       ; a[0] ; sp    ;
; N/A   ; None              ; 11.474 ns       ; a[0] ; ss[2] ;
; N/A   ; None              ; 11.270 ns       ; b[0] ; sp    ;
; N/A   ; None              ; 11.250 ns       ; b[0] ; ss[2] ;
; N/A   ; None              ; 11.124 ns       ; a[1] ; vp    ;
; N/A   ; None              ; 10.923 ns       ; a[3] ; sp    ;
; N/A   ; None              ; 10.764 ns       ; b[0] ; vp    ;
; N/A   ; None              ; 10.678 ns       ; a[0] ; ss[3] ;
; N/A   ; None              ; 10.663 ns       ; b[1] ; sp    ;
; N/A   ; None              ; 10.643 ns       ; b[1] ; ss[2] ;
; N/A   ; None              ; 10.592 ns       ; b[2] ; vp    ;
; N/A   ; None              ; 10.527 ns       ; a[0] ; vp    ;
; N/A   ; None              ; 10.507 ns       ; a[2] ; sp    ;
; N/A   ; None              ; 10.466 ns       ; b[1] ; vp    ;
; N/A   ; None              ; 10.454 ns       ; b[0] ; ss[3] ;
; N/A   ; None              ; 10.364 ns       ; b[2] ; sp    ;
; N/A   ; None              ; 10.329 ns       ; a[2] ; vp    ;
; N/A   ; None              ; 10.110 ns       ; a[1] ; vs[3] ;
; N/A   ; None              ; 10.008 ns       ; b[3] ; sp    ;
; N/A   ; None              ; 9.872 ns        ; b[3] ; vp    ;
; N/A   ; None              ; 9.852 ns        ; a[1] ; sp    ;
; N/A   ; None              ; 9.847 ns        ; b[1] ; ss[3] ;
; N/A   ; None              ; 9.832 ns        ; a[1] ; ss[2] ;
; N/A   ; None              ; 9.750 ns        ; b[0] ; vs[3] ;
; N/A   ; None              ; 9.740 ns        ; a[0] ; ss[1] ;
; N/A   ; None              ; 9.731 ns        ; a[2] ; ss[2] ;
; N/A   ; None              ; 9.691 ns        ; a[2] ; ss[3] ;
; N/A   ; None              ; 9.645 ns        ; b[2] ; ss[2] ;
; N/A   ; None              ; 9.608 ns        ; b[1] ; ss[1] ;
; N/A   ; None              ; 9.578 ns        ; b[2] ; vs[3] ;
; N/A   ; None              ; 9.570 ns        ; a[3] ; vp    ;
; N/A   ; None              ; 9.548 ns        ; b[2] ; ss[3] ;
; N/A   ; None              ; 9.516 ns        ; b[0] ; ss[1] ;
; N/A   ; None              ; 9.513 ns        ; a[0] ; vs[3] ;
; N/A   ; None              ; 9.452 ns        ; b[1] ; vs[3] ;
; N/A   ; None              ; 9.351 ns        ; a[3] ; ss[3] ;
; N/A   ; None              ; 9.315 ns        ; a[2] ; vs[3] ;
; N/A   ; None              ; 9.280 ns        ; b[0] ; vs[1] ;
; N/A   ; None              ; 9.043 ns        ; a[0] ; vs[1] ;
; N/A   ; None              ; 9.036 ns        ; a[1] ; ss[3] ;
; N/A   ; None              ; 8.884 ns        ; a[1] ; vs[1] ;
; N/A   ; None              ; 8.880 ns        ; b[0] ; vs[0] ;
; N/A   ; None              ; 8.700 ns        ; a[0] ; vs[0] ;
; N/A   ; None              ; 8.506 ns        ; a[1] ; vs[2] ;
; N/A   ; None              ; 8.493 ns        ; b[3] ; ss[3] ;
; N/A   ; None              ; 8.467 ns        ; b[0] ; ss[0] ;
; N/A   ; None              ; 8.287 ns        ; a[0] ; ss[0] ;
; N/A   ; None              ; 8.283 ns        ; b[1] ; vs[1] ;
; N/A   ; None              ; 8.159 ns        ; b[3] ; vs[3] ;
; N/A   ; None              ; 8.146 ns        ; b[0] ; vs[2] ;
; N/A   ; None              ; 8.041 ns        ; a[1] ; ss[1] ;
; N/A   ; None              ; 7.909 ns        ; a[0] ; vs[2] ;
; N/A   ; None              ; 7.848 ns        ; b[1] ; vs[2] ;
; N/A   ; None              ; 7.800 ns        ; a[3] ; vs[3] ;
; N/A   ; None              ; 7.218 ns        ; b[2] ; vs[2] ;
; N/A   ; None              ; 7.012 ns        ; a[2] ; vs[2] ;
+-------+-------------------+-----------------+------+-------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Tue Sep 20 11:19:17 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2_2 -c lab2_2
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Longest tpd from source pin "a[0]" to destination pin "sp" is 11.494 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 4; PIN Node = 'a[0]'
    Info: 2: + IC(2.471 ns) + CELL(0.511 ns) = 4.114 ns; Loc. = LC_X5_Y4_N2; Fanout = 3; COMB Node = 's24_4sum:inst1|s21_hs:inst|inst'
    Info: 3: + IC(0.711 ns) + CELL(0.747 ns) = 5.572 ns; Loc. = LC_X5_Y4_N6; Fanout = 2; COMB Node = 's24_4sum:inst1|s22_sum:inst1|inst13~34'
    Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 5.695 ns; Loc. = LC_X5_Y4_N7; Fanout = 2; COMB Node = 's24_4sum:inst1|s22_sum:inst1|inst13~32'
    Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 5.818 ns; Loc. = LC_X5_Y4_N8; Fanout = 1; COMB Node = 's24_4sum:inst1|s22_sum:inst1|inst13~30'
    Info: 6: + IC(0.000 ns) + CELL(0.815 ns) = 6.633 ns; Loc. = LC_X5_Y4_N9; Fanout = 1; COMB Node = 's24_4sum:inst1|s22_sum:inst1|inst13~27'
    Info: 7: + IC(2.539 ns) + CELL(2.322 ns) = 11.494 ns; Loc. = PIN_19; Fanout = 0; PIN Node = 'sp'
    Info: Total cell delay = 5.773 ns ( 50.23 % )
    Info: Total interconnect delay = 5.721 ns ( 49.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Tue Sep 20 11:19:17 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


