// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/29/2019 14:46:23"

// 
// Device: Altera 5CSEBA6U23I7DK Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module hdmi_init (
	select,
	clk_ref,
	state_out,
	clk_100hz_out,
	ready_out,
	i2c_states,
	i2c_sda,
	i2c_scl);
input 	select;
input 	clk_ref;
output 	[3:0] state_out;
output 	clk_100hz_out;
output 	ready_out;
output 	[7:0] i2c_states;
output 	i2c_sda;
output 	i2c_scl;

// Design Ports Information
// state_out[0]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_out[1]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_out[2]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_out[3]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_100hz_out	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ready_out	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[0]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[1]	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[2]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[3]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[4]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[5]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[6]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[7]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_scl	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_sda	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_ref	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// select	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \i2c_sda~input_o ;
wire \clk_ref~input_o ;
wire \select~input_o ;
wire \clk_ref~inputCLKENA0_outclk ;
wire \reset_toggle~q ;
wire \sr_latch_n|always0~0_combout ;
wire \sr_latch_n|comb~0_combout ;
wire \sr_latch_n|output_Q~combout ;
wire \i2c|clk_divider|i2c_clk~1_combout ;
wire \clk_divider|Add0~25_sumout ;
wire \clk_divider|Add0~26 ;
wire \clk_divider|Add0~29_sumout ;
wire \clk_divider|Add0~30 ;
wire \clk_divider|Add0~33_sumout ;
wire \clk_divider|Add0~34 ;
wire \clk_divider|Add0~1_sumout ;
wire \clk_divider|Add0~2 ;
wire \clk_divider|Add0~5_sumout ;
wire \clk_divider|Add0~6 ;
wire \clk_divider|Add0~9_sumout ;
wire \clk_divider|Add0~10 ;
wire \clk_divider|Add0~13_sumout ;
wire \clk_divider|Add0~14 ;
wire \clk_divider|Add0~21_sumout ;
wire \clk_divider|Add0~22 ;
wire \clk_divider|Add0~17_sumout ;
wire \clk_divider|Equal0~0_combout ;
wire \i2c|clk_divider|i2c_clk~0_combout ;
wire \i2c|clk_divider|i2c_clk~q ;
wire \~GND~combout ;
wire \i2c|master|Selector2~0_combout ;
wire \i2c|master|state.STATE_ADDR~DUPLICATE_q ;
wire \i2c|master|Selector18~1_combout ;
wire \i2c|master|Selector18~3_combout ;
wire \i2c|master|count[1]~1_combout ;
wire \i2c|master|count[6]~DUPLICATE_q ;
wire \i2c|master|Add0~1_sumout ;
wire \i2c|master|WideOr5~0_combout ;
wire \i2c|master|state.STATE_WACK3~DUPLICATE_q ;
wire \i2c|master|state.STATE_PRE_STOP~q ;
wire \i2c|master|Selector18~0_combout ;
wire \i2c|master|Selector18~2_combout ;
wire \i2c|master|count[0]~DUPLICATE_q ;
wire \i2c|master|Add0~2 ;
wire \i2c|master|Add0~6 ;
wire \i2c|master|Add0~9_sumout ;
wire \i2c|master|count[2]~feeder_combout ;
wire \i2c|master|count[2]~DUPLICATE_q ;
wire \i2c|master|Add0~10 ;
wire \i2c|master|Add0~13_sumout ;
wire \i2c|master|count[3]~feeder_combout ;
wire \i2c|master|count[3]~DUPLICATE_q ;
wire \i2c|master|Add0~14 ;
wire \i2c|master|Add0~17_sumout ;
wire \i2c|master|count[4]~feeder_combout ;
wire \i2c|master|count[4]~DUPLICATE_q ;
wire \i2c|master|Add0~18 ;
wire \i2c|master|Add0~21_sumout ;
wire \i2c|master|count[5]~feeder_combout ;
wire \i2c|master|count[5]~DUPLICATE_q ;
wire \i2c|master|Add0~22 ;
wire \i2c|master|Add0~25_sumout ;
wire \i2c|master|count[6]~feeder_combout ;
wire \i2c|master|Add0~26 ;
wire \i2c|master|Add0~29_sumout ;
wire \i2c|master|count[7]~feeder_combout ;
wire \i2c|master|Equal0~1_combout ;
wire \i2c|master|state~25_combout ;
wire \i2c|master|state.STATE_WACK3~q ;
wire \i2c|master|state~27_combout ;
wire \i2c|master|state.STATE_PRE_STOP~DUPLICATE_q ;
wire \i2c|master|state~26_combout ;
wire \i2c|master|state.STATE_STOP~q ;
wire \clk_divider|i2c_clk~0_combout ;
wire \clk_divider|i2c_clk~q ;
wire \current_state.STATE_BEGIN~0_combout ;
wire \current_state.STATE_BEGIN~q ;
wire \Selector7~0_combout ;
wire \current_state.STATE_IDLE~q ;
wire \Selector5~0_combout ;
wire \current_state.STATE_STOP~q ;
wire \Selector4~0_combout ;
wire \Selector3~0_combout ;
wire \Selector2~0_combout ;
wire \Add0~0_combout ;
wire \Selector1~1_combout ;
wire \count[4]~DUPLICATE_q ;
wire \Equal0~0_combout ;
wire \Selector6~0_combout ;
wire \initialized~q ;
wire \current_state~12_combout ;
wire \current_state.STATE_WRITE~q ;
wire \current_state~11_combout ;
wire \current_state.STATE_STOP~DUPLICATE_q ;
wire \start~q ;
wire \Selector0~0_combout ;
wire \start~feeder_combout ;
wire \start~DUPLICATE_q ;
wire \i2c|master|state~22_combout ;
wire \i2c|master|state.STATE_IDLE~q ;
wire \i2c|master|state~23_combout ;
wire \i2c|master|state.STATE_START~q ;
wire \i2c|master|count[1]~0_combout ;
wire \i2c|master|count[1]~DUPLICATE_q ;
wire \i2c|master|Add0~5_sumout ;
wire \i2c|master|count[1]~feeder_combout ;
wire \i2c|master|Equal0~0_combout ;
wire \i2c|master|state.STATE_ADDR~q ;
wire \i2c|master|state~28_combout ;
wire \i2c|master|state.STATE_WACK~q ;
wire \i2c|master|Selector5~0_combout ;
wire \i2c|master|state.STATE_REG_ADDR~q ;
wire \i2c|master|state~24_combout ;
wire \i2c|master|state.STATE_WACK2~DUPLICATE_q ;
wire \i2c|master|Selector8~0_combout ;
wire \i2c|master|state.STATE_DATA~q ;
wire \i2c|master|Selector19~0_combout ;
wire \Ram0~4_combout ;
wire \Ram0~6_combout ;
wire \Ram0~11_combout ;
wire \Ram0~14_combout ;
wire \Ram0~12_combout ;
wire \Ram0~13_combout ;
wire \i2c|master|Mux1~4_combout ;
wire \Ram0~15_combout ;
wire \Ram0~5_combout ;
wire \i2c|master|Mux1~0_combout ;
wire \Ram0~0_combout ;
wire \Ram0~1_combout ;
wire \Ram0~3_combout ;
wire \Ram0~8_combout ;
wire \Ram0~10_combout ;
wire \Ram0~7_combout ;
wire \Ram0~9_combout ;
wire \i2c|master|Mux2~4_combout ;
wire \Ram0~2_combout ;
wire \i2c|master|Mux2~0_combout ;
wire \i2c|master|Selector19~1_combout ;
wire \i2c|master|i2c_sda_val~q ;
wire \i2c|master|i2c_sda_val~1_combout ;
wire \i2c|master|i2c_sda_val~en_q ;
wire \Selector1~0_combout ;
wire \state_out~5_combout ;
wire \state_out~6_combout ;
wire \i2c|master|state~21_combout ;
wire \i2c|master|state.STATE_WACK2~q ;
wire \i2c|master|WideOr3~combout ;
wire \i2c|master|WideOr2~combout ;
wire \i2c|master|WideOr1~combout ;
wire \i2c|master|WideOr0~combout ;
wire \i2c|master|always0~0_combout ;
wire \i2c|master|i2c_scl_enable~q ;
wire \i2c|master|i2c_scl~0_combout ;
wire [7:0] \i2c|master|saved_data ;
wire [4:0] count;
wire [7:0] \i2c|master|count ;
wire [7:0] \i2c|master|saved_reg_id ;
wire [8:0] \clk_divider|count ;


// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \state_out[0]~output (
	.i(!\Selector1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state_out[0]),
	.obar());
// synopsys translate_off
defparam \state_out[0]~output .bus_hold = "false";
defparam \state_out[0]~output .open_drain_output = "false";
defparam \state_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \state_out[1]~output (
	.i(\state_out~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state_out[1]),
	.obar());
// synopsys translate_off
defparam \state_out[1]~output .bus_hold = "false";
defparam \state_out[1]~output .open_drain_output = "false";
defparam \state_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \state_out[2]~output (
	.i(\state_out~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state_out[2]),
	.obar());
// synopsys translate_off
defparam \state_out[2]~output .bus_hold = "false";
defparam \state_out[2]~output .open_drain_output = "false";
defparam \state_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \state_out[3]~output (
	.i(\current_state.STATE_STOP~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state_out[3]),
	.obar());
// synopsys translate_off
defparam \state_out[3]~output .bus_hold = "false";
defparam \state_out[3]~output .open_drain_output = "false";
defparam \state_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \clk_100hz_out~output (
	.i(\clk_divider|i2c_clk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_100hz_out),
	.obar());
// synopsys translate_off
defparam \clk_100hz_out~output .bus_hold = "false";
defparam \clk_100hz_out~output .open_drain_output = "false";
defparam \clk_100hz_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \ready_out~output (
	.i(\i2c|master|state~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ready_out),
	.obar());
// synopsys translate_off
defparam \ready_out~output .bus_hold = "false";
defparam \ready_out~output .open_drain_output = "false";
defparam \ready_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \i2c_states[0]~output (
	.i(\i2c|master|WideOr3~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[0]),
	.obar());
// synopsys translate_off
defparam \i2c_states[0]~output .bus_hold = "false";
defparam \i2c_states[0]~output .open_drain_output = "false";
defparam \i2c_states[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \i2c_states[1]~output (
	.i(\i2c|master|WideOr2~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[1]),
	.obar());
// synopsys translate_off
defparam \i2c_states[1]~output .bus_hold = "false";
defparam \i2c_states[1]~output .open_drain_output = "false";
defparam \i2c_states[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \i2c_states[2]~output (
	.i(\i2c|master|WideOr1~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[2]),
	.obar());
// synopsys translate_off
defparam \i2c_states[2]~output .bus_hold = "false";
defparam \i2c_states[2]~output .open_drain_output = "false";
defparam \i2c_states[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \i2c_states[3]~output (
	.i(\i2c|master|WideOr0~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[3]),
	.obar());
// synopsys translate_off
defparam \i2c_states[3]~output .bus_hold = "false";
defparam \i2c_states[3]~output .open_drain_output = "false";
defparam \i2c_states[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \i2c_states[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[4]),
	.obar());
// synopsys translate_off
defparam \i2c_states[4]~output .bus_hold = "false";
defparam \i2c_states[4]~output .open_drain_output = "false";
defparam \i2c_states[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \i2c_states[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[5]),
	.obar());
// synopsys translate_off
defparam \i2c_states[5]~output .bus_hold = "false";
defparam \i2c_states[5]~output .open_drain_output = "false";
defparam \i2c_states[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \i2c_states[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[6]),
	.obar());
// synopsys translate_off
defparam \i2c_states[6]~output .bus_hold = "false";
defparam \i2c_states[6]~output .open_drain_output = "false";
defparam \i2c_states[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \i2c_states[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[7]),
	.obar());
// synopsys translate_off
defparam \i2c_states[7]~output .bus_hold = "false";
defparam \i2c_states[7]~output .open_drain_output = "false";
defparam \i2c_states[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \i2c_scl~output (
	.i(\i2c|master|i2c_scl~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_scl),
	.obar());
// synopsys translate_off
defparam \i2c_scl~output .bus_hold = "false";
defparam \i2c_scl~output .open_drain_output = "false";
defparam \i2c_scl~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \i2c_sda~output (
	.i(\i2c|master|i2c_sda_val~q ),
	.oe(!\i2c|master|i2c_sda_val~en_q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_sda),
	.obar());
// synopsys translate_off
defparam \i2c_sda~output .bus_hold = "false";
defparam \i2c_sda~output .open_drain_output = "false";
defparam \i2c_sda~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk_ref~input (
	.i(clk_ref),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_ref~input_o ));
// synopsys translate_off
defparam \clk_ref~input .bus_hold = "false";
defparam \clk_ref~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \select~input (
	.i(select),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\select~input_o ));
// synopsys translate_off
defparam \select~input .bus_hold = "false";
defparam \select~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk_ref~inputCLKENA0 (
	.inclk(\clk_ref~input_o ),
	.ena(vcc),
	.outclk(\clk_ref~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_ref~inputCLKENA0 .clock_type = "global clock";
defparam \clk_ref~inputCLKENA0 .disable_mode = "low";
defparam \clk_ref~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk_ref~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk_ref~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X64_Y2_N53
dffeas reset_toggle(
	.clk(!\clk_ref~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sr_latch_n|output_Q~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset_toggle~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset_toggle.is_wysiwyg = "true";
defparam reset_toggle.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N48
cyclonev_lcell_comb \sr_latch_n|always0~0 (
// Equation(s):
// \sr_latch_n|always0~0_combout  = (\select~input_o  & \reset_toggle~q )

	.dataa(!\select~input_o ),
	.datab(gnd),
	.datac(!\reset_toggle~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|always0~0 .extended_lut = "off";
defparam \sr_latch_n|always0~0 .lut_mask = 64'h0505050505050505;
defparam \sr_latch_n|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N51
cyclonev_lcell_comb \sr_latch_n|comb~0 (
// Equation(s):
// \sr_latch_n|comb~0_combout  = (\reset_toggle~q ) # (\select~input_o )

	.dataa(!\select~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reset_toggle~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|comb~0 .extended_lut = "off";
defparam \sr_latch_n|comb~0 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \sr_latch_n|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N33
cyclonev_lcell_comb \sr_latch_n|output_Q (
// Equation(s):
// \sr_latch_n|output_Q~combout  = ( \sr_latch_n|comb~0_combout  & ( \sr_latch_n|output_Q~combout  & ( !\sr_latch_n|always0~0_combout  ) ) ) # ( !\sr_latch_n|comb~0_combout  & ( \sr_latch_n|output_Q~combout  & ( !\sr_latch_n|always0~0_combout  ) ) ) # ( 
// !\sr_latch_n|comb~0_combout  & ( !\sr_latch_n|output_Q~combout  & ( !\sr_latch_n|always0~0_combout  ) ) )

	.dataa(!\sr_latch_n|always0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sr_latch_n|comb~0_combout ),
	.dataf(!\sr_latch_n|output_Q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|output_Q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|output_Q .extended_lut = "off";
defparam \sr_latch_n|output_Q .lut_mask = 64'hAAAA0000AAAAAAAA;
defparam \sr_latch_n|output_Q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N21
cyclonev_lcell_comb \i2c|clk_divider|i2c_clk~1 (
// Equation(s):
// \i2c|clk_divider|i2c_clk~1_combout  = ( !\sr_latch_n|output_Q~combout  & ( !\i2c|clk_divider|i2c_clk~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sr_latch_n|output_Q~combout ),
	.dataf(!\i2c|clk_divider|i2c_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|clk_divider|i2c_clk~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|i2c_clk~1 .extended_lut = "off";
defparam \i2c|clk_divider|i2c_clk~1 .lut_mask = 64'hFFFF000000000000;
defparam \i2c|clk_divider|i2c_clk~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N30
cyclonev_lcell_comb \clk_divider|Add0~25 (
// Equation(s):
// \clk_divider|Add0~25_sumout  = SUM(( \clk_divider|count [0] ) + ( VCC ) + ( !VCC ))
// \clk_divider|Add0~26  = CARRY(( \clk_divider|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~25_sumout ),
	.cout(\clk_divider|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~25 .extended_lut = "off";
defparam \clk_divider|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \clk_divider|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N31
dffeas \clk_divider|count[0] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[0] .is_wysiwyg = "true";
defparam \clk_divider|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N33
cyclonev_lcell_comb \clk_divider|Add0~29 (
// Equation(s):
// \clk_divider|Add0~29_sumout  = SUM(( \clk_divider|count [1] ) + ( GND ) + ( \clk_divider|Add0~26  ))
// \clk_divider|Add0~30  = CARRY(( \clk_divider|count [1] ) + ( GND ) + ( \clk_divider|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~29_sumout ),
	.cout(\clk_divider|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~29 .extended_lut = "off";
defparam \clk_divider|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N34
dffeas \clk_divider|count[1] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[1] .is_wysiwyg = "true";
defparam \clk_divider|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N36
cyclonev_lcell_comb \clk_divider|Add0~33 (
// Equation(s):
// \clk_divider|Add0~33_sumout  = SUM(( \clk_divider|count [2] ) + ( GND ) + ( \clk_divider|Add0~30  ))
// \clk_divider|Add0~34  = CARRY(( \clk_divider|count [2] ) + ( GND ) + ( \clk_divider|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~33_sumout ),
	.cout(\clk_divider|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~33 .extended_lut = "off";
defparam \clk_divider|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N38
dffeas \clk_divider|count[2] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[2] .is_wysiwyg = "true";
defparam \clk_divider|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N39
cyclonev_lcell_comb \clk_divider|Add0~1 (
// Equation(s):
// \clk_divider|Add0~1_sumout  = SUM(( \clk_divider|count [3] ) + ( GND ) + ( \clk_divider|Add0~34  ))
// \clk_divider|Add0~2  = CARRY(( \clk_divider|count [3] ) + ( GND ) + ( \clk_divider|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~1_sumout ),
	.cout(\clk_divider|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~1 .extended_lut = "off";
defparam \clk_divider|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N41
dffeas \clk_divider|count[3] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[3] .is_wysiwyg = "true";
defparam \clk_divider|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N42
cyclonev_lcell_comb \clk_divider|Add0~5 (
// Equation(s):
// \clk_divider|Add0~5_sumout  = SUM(( \clk_divider|count [4] ) + ( GND ) + ( \clk_divider|Add0~2  ))
// \clk_divider|Add0~6  = CARRY(( \clk_divider|count [4] ) + ( GND ) + ( \clk_divider|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~5_sumout ),
	.cout(\clk_divider|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~5 .extended_lut = "off";
defparam \clk_divider|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N43
dffeas \clk_divider|count[4] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[4] .is_wysiwyg = "true";
defparam \clk_divider|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N45
cyclonev_lcell_comb \clk_divider|Add0~9 (
// Equation(s):
// \clk_divider|Add0~9_sumout  = SUM(( \clk_divider|count [5] ) + ( GND ) + ( \clk_divider|Add0~6  ))
// \clk_divider|Add0~10  = CARRY(( \clk_divider|count [5] ) + ( GND ) + ( \clk_divider|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~9_sumout ),
	.cout(\clk_divider|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~9 .extended_lut = "off";
defparam \clk_divider|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N46
dffeas \clk_divider|count[5] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[5] .is_wysiwyg = "true";
defparam \clk_divider|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N48
cyclonev_lcell_comb \clk_divider|Add0~13 (
// Equation(s):
// \clk_divider|Add0~13_sumout  = SUM(( \clk_divider|count [6] ) + ( GND ) + ( \clk_divider|Add0~10  ))
// \clk_divider|Add0~14  = CARRY(( \clk_divider|count [6] ) + ( GND ) + ( \clk_divider|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~13_sumout ),
	.cout(\clk_divider|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~13 .extended_lut = "off";
defparam \clk_divider|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N50
dffeas \clk_divider|count[6] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[6] .is_wysiwyg = "true";
defparam \clk_divider|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N51
cyclonev_lcell_comb \clk_divider|Add0~21 (
// Equation(s):
// \clk_divider|Add0~21_sumout  = SUM(( \clk_divider|count [7] ) + ( GND ) + ( \clk_divider|Add0~14  ))
// \clk_divider|Add0~22  = CARRY(( \clk_divider|count [7] ) + ( GND ) + ( \clk_divider|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~21_sumout ),
	.cout(\clk_divider|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~21 .extended_lut = "off";
defparam \clk_divider|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N52
dffeas \clk_divider|count[7] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[7] .is_wysiwyg = "true";
defparam \clk_divider|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N54
cyclonev_lcell_comb \clk_divider|Add0~17 (
// Equation(s):
// \clk_divider|Add0~17_sumout  = SUM(( \clk_divider|count [8] ) + ( GND ) + ( \clk_divider|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~17 .extended_lut = "off";
defparam \clk_divider|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N56
dffeas \clk_divider|count[8] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|i2c_clk~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count[8] .is_wysiwyg = "true";
defparam \clk_divider|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N6
cyclonev_lcell_comb \clk_divider|Equal0~0 (
// Equation(s):
// \clk_divider|Equal0~0_combout  = ( \clk_divider|count [0] & ( !\clk_divider|count [1] & ( (!\clk_divider|count [8] & (\clk_divider|count [7] & !\clk_divider|count [2])) ) ) )

	.dataa(!\clk_divider|count [8]),
	.datab(!\clk_divider|count [7]),
	.datac(!\clk_divider|count [2]),
	.datad(gnd),
	.datae(!\clk_divider|count [0]),
	.dataf(!\clk_divider|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Equal0~0 .extended_lut = "off";
defparam \clk_divider|Equal0~0 .lut_mask = 64'h0000202000000000;
defparam \clk_divider|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N12
cyclonev_lcell_comb \i2c|clk_divider|i2c_clk~0 (
// Equation(s):
// \i2c|clk_divider|i2c_clk~0_combout  = ( \clk_divider|count [4] & ( \clk_divider|count [3] & ( ((\clk_divider|count [6] & (\clk_divider|Equal0~0_combout  & \clk_divider|count [5]))) # (\sr_latch_n|output_Q~combout ) ) ) ) # ( !\clk_divider|count [4] & ( 
// \clk_divider|count [3] & ( \sr_latch_n|output_Q~combout  ) ) ) # ( \clk_divider|count [4] & ( !\clk_divider|count [3] & ( \sr_latch_n|output_Q~combout  ) ) ) # ( !\clk_divider|count [4] & ( !\clk_divider|count [3] & ( \sr_latch_n|output_Q~combout  ) ) )

	.dataa(!\clk_divider|count [6]),
	.datab(!\clk_divider|Equal0~0_combout ),
	.datac(!\clk_divider|count [5]),
	.datad(!\sr_latch_n|output_Q~combout ),
	.datae(!\clk_divider|count [4]),
	.dataf(!\clk_divider|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|clk_divider|i2c_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|i2c_clk~0 .extended_lut = "off";
defparam \i2c|clk_divider|i2c_clk~0 .lut_mask = 64'h00FF00FF00FF01FF;
defparam \i2c|clk_divider|i2c_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N5
dffeas \i2c|clk_divider|i2c_clk (
	.clk(\clk_ref~input_o ),
	.d(gnd),
	.asdata(\i2c|clk_divider|i2c_clk~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c|clk_divider|i2c_clk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|i2c_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|i2c_clk .is_wysiwyg = "true";
defparam \i2c|clk_divider|i2c_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N48
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N24
cyclonev_lcell_comb \i2c|master|Selector2~0 (
// Equation(s):
// \i2c|master|Selector2~0_combout  = ( \i2c|master|Equal0~0_combout  & ( ((\i2c|master|state.STATE_ADDR~DUPLICATE_q  & !\i2c|master|Equal0~1_combout )) # (\i2c|master|state.STATE_START~q ) ) ) # ( !\i2c|master|Equal0~0_combout  & ( 
// (\i2c|master|state.STATE_ADDR~DUPLICATE_q ) # (\i2c|master|state.STATE_START~q ) ) )

	.dataa(!\i2c|master|state.STATE_START~q ),
	.datab(gnd),
	.datac(!\i2c|master|state.STATE_ADDR~DUPLICATE_q ),
	.datad(!\i2c|master|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\i2c|master|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector2~0 .extended_lut = "off";
defparam \i2c|master|Selector2~0 .lut_mask = 64'h5F5F5F5F5F555F55;
defparam \i2c|master|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N58
dffeas \i2c|master|state.STATE_ADDR~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Selector2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sr_latch_n|output_Q~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_ADDR~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_ADDR~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_ADDR~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N3
cyclonev_lcell_comb \i2c|master|Selector18~1 (
// Equation(s):
// \i2c|master|Selector18~1_combout  = ( !\i2c|master|state.STATE_ADDR~DUPLICATE_q  & ( (!\i2c|master|state.STATE_DATA~q  & !\i2c|master|state.STATE_REG_ADDR~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|state.STATE_DATA~q ),
	.datad(!\i2c|master|state.STATE_REG_ADDR~q ),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_ADDR~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector18~1 .extended_lut = "off";
defparam \i2c|master|Selector18~1 .lut_mask = 64'hF000F00000000000;
defparam \i2c|master|Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N6
cyclonev_lcell_comb \i2c|master|Selector18~3 (
// Equation(s):
// \i2c|master|Selector18~3_combout  = ( !\i2c|master|state.STATE_STOP~q  & ( (\i2c|master|state.STATE_IDLE~q  & (!\i2c|master|state.STATE_PRE_STOP~DUPLICATE_q  & !\i2c|master|state.STATE_WACK3~q )) ) )

	.dataa(!\i2c|master|state.STATE_IDLE~q ),
	.datab(gnd),
	.datac(!\i2c|master|state.STATE_PRE_STOP~DUPLICATE_q ),
	.datad(!\i2c|master|state.STATE_WACK3~q ),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector18~3 .extended_lut = "off";
defparam \i2c|master|Selector18~3 .lut_mask = 64'h5000500000000000;
defparam \i2c|master|Selector18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N39
cyclonev_lcell_comb \i2c|master|count[1]~1 (
// Equation(s):
// \i2c|master|count[1]~1_combout  = ( \i2c|master|Selector18~3_combout  & ( (!\i2c|master|Equal0~1_combout ) # (((!\i2c|master|Equal0~0_combout ) # (\i2c|master|Selector18~1_combout )) # (\sr_latch_n|output_Q~combout )) ) ) # ( 
// !\i2c|master|Selector18~3_combout  & ( \sr_latch_n|output_Q~combout  ) )

	.dataa(!\i2c|master|Equal0~1_combout ),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\i2c|master|Equal0~0_combout ),
	.datad(!\i2c|master|Selector18~1_combout ),
	.datae(gnd),
	.dataf(!\i2c|master|Selector18~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[1]~1 .extended_lut = "off";
defparam \i2c|master|count[1]~1 .lut_mask = 64'h33333333FBFFFBFF;
defparam \i2c|master|count[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N22
dffeas \i2c|master|count[6]~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[6]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N30
cyclonev_lcell_comb \i2c|master|Add0~1 (
// Equation(s):
// \i2c|master|Add0~1_sumout  = SUM(( \i2c|master|count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \i2c|master|Add0~2  = CARRY(( \i2c|master|count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~1_sumout ),
	.cout(\i2c|master|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~1 .extended_lut = "off";
defparam \i2c|master|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \i2c|master|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N27
cyclonev_lcell_comb \i2c|master|WideOr5~0 (
// Equation(s):
// \i2c|master|WideOr5~0_combout  = (!\i2c|master|state.STATE_WACK2~DUPLICATE_q  & !\i2c|master|state.STATE_WACK~q )

	.dataa(gnd),
	.datab(!\i2c|master|state.STATE_WACK2~DUPLICATE_q ),
	.datac(!\i2c|master|state.STATE_WACK~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|WideOr5~0 .extended_lut = "off";
defparam \i2c|master|WideOr5~0 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \i2c|master|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N55
dffeas \i2c|master|state.STATE_WACK3~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_WACK3~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_WACK3~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_WACK3~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N55
dffeas \i2c|master|count[0] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sr_latch_n|output_Q~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[0] .is_wysiwyg = "true";
defparam \i2c|master|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N8
dffeas \i2c|master|state.STATE_PRE_STOP (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_PRE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_PRE_STOP .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_PRE_STOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N9
cyclonev_lcell_comb \i2c|master|Selector18~0 (
// Equation(s):
// \i2c|master|Selector18~0_combout  = ( \i2c|master|state.STATE_IDLE~q  & ( (\i2c|master|count [0] & (((\i2c|master|state.STATE_STOP~q ) # (\i2c|master|state.STATE_PRE_STOP~q )) # (\i2c|master|state.STATE_WACK3~DUPLICATE_q ))) ) ) # ( 
// !\i2c|master|state.STATE_IDLE~q  & ( \i2c|master|count [0] ) )

	.dataa(!\i2c|master|state.STATE_WACK3~DUPLICATE_q ),
	.datab(!\i2c|master|count [0]),
	.datac(!\i2c|master|state.STATE_PRE_STOP~q ),
	.datad(!\i2c|master|state.STATE_STOP~q ),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector18~0 .extended_lut = "off";
defparam \i2c|master|Selector18~0 .lut_mask = 64'h3333333313331333;
defparam \i2c|master|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N54
cyclonev_lcell_comb \i2c|master|Selector18~2 (
// Equation(s):
// \i2c|master|Selector18~2_combout  = ( \i2c|master|Selector18~0_combout  & ( \i2c|master|Equal0~1_combout  ) ) # ( !\i2c|master|Selector18~0_combout  & ( \i2c|master|Equal0~1_combout  & ( (!\i2c|master|WideOr5~0_combout ) # ((!\i2c|master|Equal0~0_combout  
// & (\i2c|master|Add0~1_sumout  & !\i2c|master|Selector18~1_combout ))) ) ) ) # ( \i2c|master|Selector18~0_combout  & ( !\i2c|master|Equal0~1_combout  ) ) # ( !\i2c|master|Selector18~0_combout  & ( !\i2c|master|Equal0~1_combout  & ( 
// (!\i2c|master|WideOr5~0_combout ) # ((\i2c|master|Add0~1_sumout  & !\i2c|master|Selector18~1_combout )) ) ) )

	.dataa(!\i2c|master|Equal0~0_combout ),
	.datab(!\i2c|master|Add0~1_sumout ),
	.datac(!\i2c|master|Selector18~1_combout ),
	.datad(!\i2c|master|WideOr5~0_combout ),
	.datae(!\i2c|master|Selector18~0_combout ),
	.dataf(!\i2c|master|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector18~2 .extended_lut = "off";
defparam \i2c|master|Selector18~2 .lut_mask = 64'hFF30FFFFFF20FFFF;
defparam \i2c|master|Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N56
dffeas \i2c|master|count[0]~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sr_latch_n|output_Q~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N33
cyclonev_lcell_comb \i2c|master|Add0~5 (
// Equation(s):
// \i2c|master|Add0~5_sumout  = SUM(( \i2c|master|count[1]~DUPLICATE_q  ) + ( VCC ) + ( \i2c|master|Add0~2  ))
// \i2c|master|Add0~6  = CARRY(( \i2c|master|count[1]~DUPLICATE_q  ) + ( VCC ) + ( \i2c|master|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|count[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~5_sumout ),
	.cout(\i2c|master|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~5 .extended_lut = "off";
defparam \i2c|master|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \i2c|master|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N36
cyclonev_lcell_comb \i2c|master|Add0~9 (
// Equation(s):
// \i2c|master|Add0~9_sumout  = SUM(( \i2c|master|count[2]~DUPLICATE_q  ) + ( VCC ) + ( \i2c|master|Add0~6  ))
// \i2c|master|Add0~10  = CARRY(( \i2c|master|count[2]~DUPLICATE_q  ) + ( VCC ) + ( \i2c|master|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~9_sumout ),
	.cout(\i2c|master|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~9 .extended_lut = "off";
defparam \i2c|master|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \i2c|master|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N27
cyclonev_lcell_comb \i2c|master|count[2]~feeder (
// Equation(s):
// \i2c|master|count[2]~feeder_combout  = \i2c|master|Add0~9_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[2]~feeder .extended_lut = "off";
defparam \i2c|master|count[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \i2c|master|count[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N28
dffeas \i2c|master|count[2]~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N39
cyclonev_lcell_comb \i2c|master|Add0~13 (
// Equation(s):
// \i2c|master|Add0~13_sumout  = SUM(( \i2c|master|count[3]~DUPLICATE_q  ) + ( VCC ) + ( \i2c|master|Add0~10  ))
// \i2c|master|Add0~14  = CARRY(( \i2c|master|count[3]~DUPLICATE_q  ) + ( VCC ) + ( \i2c|master|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|count[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~13_sumout ),
	.cout(\i2c|master|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~13 .extended_lut = "off";
defparam \i2c|master|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \i2c|master|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N42
cyclonev_lcell_comb \i2c|master|count[3]~feeder (
// Equation(s):
// \i2c|master|count[3]~feeder_combout  = ( \i2c|master|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[3]~feeder .extended_lut = "off";
defparam \i2c|master|count[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i2c|master|count[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N43
dffeas \i2c|master|count[3]~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[3]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N42
cyclonev_lcell_comb \i2c|master|Add0~17 (
// Equation(s):
// \i2c|master|Add0~17_sumout  = SUM(( \i2c|master|count[4]~DUPLICATE_q  ) + ( VCC ) + ( \i2c|master|Add0~14  ))
// \i2c|master|Add0~18  = CARRY(( \i2c|master|count[4]~DUPLICATE_q  ) + ( VCC ) + ( \i2c|master|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|count[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~17_sumout ),
	.cout(\i2c|master|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~17 .extended_lut = "off";
defparam \i2c|master|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \i2c|master|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N45
cyclonev_lcell_comb \i2c|master|count[4]~feeder (
// Equation(s):
// \i2c|master|count[4]~feeder_combout  = ( \i2c|master|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[4]~feeder .extended_lut = "off";
defparam \i2c|master|count[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i2c|master|count[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N46
dffeas \i2c|master|count[4]~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[4]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N45
cyclonev_lcell_comb \i2c|master|Add0~21 (
// Equation(s):
// \i2c|master|Add0~21_sumout  = SUM(( \i2c|master|count[5]~DUPLICATE_q  ) + ( VCC ) + ( \i2c|master|Add0~18  ))
// \i2c|master|Add0~22  = CARRY(( \i2c|master|count[5]~DUPLICATE_q  ) + ( VCC ) + ( \i2c|master|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|count[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~21_sumout ),
	.cout(\i2c|master|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~21 .extended_lut = "off";
defparam \i2c|master|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \i2c|master|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N0
cyclonev_lcell_comb \i2c|master|count[5]~feeder (
// Equation(s):
// \i2c|master|count[5]~feeder_combout  = ( \i2c|master|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[5]~feeder .extended_lut = "off";
defparam \i2c|master|count[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i2c|master|count[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N1
dffeas \i2c|master|count[5]~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[5]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N48
cyclonev_lcell_comb \i2c|master|Add0~25 (
// Equation(s):
// \i2c|master|Add0~25_sumout  = SUM(( \i2c|master|count[6]~DUPLICATE_q  ) + ( VCC ) + ( \i2c|master|Add0~22  ))
// \i2c|master|Add0~26  = CARRY(( \i2c|master|count[6]~DUPLICATE_q  ) + ( VCC ) + ( \i2c|master|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|count[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~25_sumout ),
	.cout(\i2c|master|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~25 .extended_lut = "off";
defparam \i2c|master|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \i2c|master|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N21
cyclonev_lcell_comb \i2c|master|count[6]~feeder (
// Equation(s):
// \i2c|master|count[6]~feeder_combout  = \i2c|master|Add0~25_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[6]~feeder .extended_lut = "off";
defparam \i2c|master|count[6]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \i2c|master|count[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N23
dffeas \i2c|master|count[6] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[6]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[6] .is_wysiwyg = "true";
defparam \i2c|master|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N51
cyclonev_lcell_comb \i2c|master|Add0~29 (
// Equation(s):
// \i2c|master|Add0~29_sumout  = SUM(( \i2c|master|count [7] ) + ( VCC ) + ( \i2c|master|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~29 .extended_lut = "off";
defparam \i2c|master|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \i2c|master|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N36
cyclonev_lcell_comb \i2c|master|count[7]~feeder (
// Equation(s):
// \i2c|master|count[7]~feeder_combout  = ( \i2c|master|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[7]~feeder .extended_lut = "off";
defparam \i2c|master|count[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i2c|master|count[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N37
dffeas \i2c|master|count[7] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[7]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[7] .is_wysiwyg = "true";
defparam \i2c|master|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N33
cyclonev_lcell_comb \i2c|master|Equal0~1 (
// Equation(s):
// \i2c|master|Equal0~1_combout  = ( !\i2c|master|count [7] & ( !\i2c|master|count [6] ) )

	.dataa(!\i2c|master|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Equal0~1 .extended_lut = "off";
defparam \i2c|master|Equal0~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \i2c|master|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N54
cyclonev_lcell_comb \i2c|master|state~25 (
// Equation(s):
// \i2c|master|state~25_combout  = ( \i2c|master|state.STATE_DATA~q  & ( (\i2c|master|Equal0~0_combout  & (\i2c|master|Equal0~1_combout  & !\sr_latch_n|output_Q~combout )) ) )

	.dataa(gnd),
	.datab(!\i2c|master|Equal0~0_combout ),
	.datac(!\i2c|master|Equal0~1_combout ),
	.datad(!\sr_latch_n|output_Q~combout ),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~25 .extended_lut = "off";
defparam \i2c|master|state~25 .lut_mask = 64'h0000000003000300;
defparam \i2c|master|state~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N56
dffeas \i2c|master|state.STATE_WACK3 (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_WACK3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_WACK3 .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_WACK3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N6
cyclonev_lcell_comb \i2c|master|state~27 (
// Equation(s):
// \i2c|master|state~27_combout  = (\i2c|master|state.STATE_WACK3~q  & !\sr_latch_n|output_Q~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|state.STATE_WACK3~q ),
	.datad(!\sr_latch_n|output_Q~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~27 .extended_lut = "off";
defparam \i2c|master|state~27 .lut_mask = 64'h0F000F000F000F00;
defparam \i2c|master|state~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N7
dffeas \i2c|master|state.STATE_PRE_STOP~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_PRE_STOP~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_PRE_STOP~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_PRE_STOP~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N57
cyclonev_lcell_comb \i2c|master|state~26 (
// Equation(s):
// \i2c|master|state~26_combout  = ( \i2c|master|state.STATE_PRE_STOP~DUPLICATE_q  & ( !\sr_latch_n|output_Q~combout  ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_PRE_STOP~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~26 .extended_lut = "off";
defparam \i2c|master|state~26 .lut_mask = 64'h00000000AAAAAAAA;
defparam \i2c|master|state~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N53
dffeas \i2c|master|state.STATE_STOP (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|state~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_STOP .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_STOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N24
cyclonev_lcell_comb \clk_divider|i2c_clk~0 (
// Equation(s):
// \clk_divider|i2c_clk~0_combout  = ( !\sr_latch_n|output_Q~combout  & ( !\clk_divider|i2c_clk~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sr_latch_n|output_Q~combout ),
	.dataf(!\clk_divider|i2c_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|i2c_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|i2c_clk~0 .extended_lut = "off";
defparam \clk_divider|i2c_clk~0 .lut_mask = 64'hFFFF000000000000;
defparam \clk_divider|i2c_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N23
dffeas \clk_divider|i2c_clk (
	.clk(\clk_ref~input_o ),
	.d(gnd),
	.asdata(\clk_divider|i2c_clk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c|clk_divider|i2c_clk~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|i2c_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|i2c_clk .is_wysiwyg = "true";
defparam \clk_divider|i2c_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N48
cyclonev_lcell_comb \current_state.STATE_BEGIN~0 (
// Equation(s):
// \current_state.STATE_BEGIN~0_combout  = !\sr_latch_n|output_Q~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sr_latch_n|output_Q~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\current_state.STATE_BEGIN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_state.STATE_BEGIN~0 .extended_lut = "off";
defparam \current_state.STATE_BEGIN~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \current_state.STATE_BEGIN~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N50
dffeas \current_state.STATE_BEGIN (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\current_state.STATE_BEGIN~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.STATE_BEGIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.STATE_BEGIN .is_wysiwyg = "true";
defparam \current_state.STATE_BEGIN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N45
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \current_state.STATE_STOP~DUPLICATE_q  & ( \i2c|master|state.STATE_IDLE~q  ) ) # ( !\current_state.STATE_STOP~DUPLICATE_q  & ( \i2c|master|state.STATE_IDLE~q  & ( (!\current_state.STATE_BEGIN~q ) # (\current_state.STATE_IDLE~q ) 
// ) ) ) # ( \current_state.STATE_STOP~DUPLICATE_q  & ( !\i2c|master|state.STATE_IDLE~q  ) ) # ( !\current_state.STATE_STOP~DUPLICATE_q  & ( !\i2c|master|state.STATE_IDLE~q  & ( (!\current_state.STATE_BEGIN~q ) # ((\current_state.STATE_IDLE~q  & 
// ((\sr_latch_n|output_Q~combout ) # (\initialized~q )))) ) ) )

	.dataa(!\current_state.STATE_BEGIN~q ),
	.datab(!\initialized~q ),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(!\current_state.STATE_IDLE~q ),
	.datae(!\current_state.STATE_STOP~DUPLICATE_q ),
	.dataf(!\i2c|master|state.STATE_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'hAABFFFFFAAFFFFFF;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N38
dffeas \current_state.STATE_IDLE (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sr_latch_n|output_Q~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.STATE_IDLE .is_wysiwyg = "true";
defparam \current_state.STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N6
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \current_state.STATE_STOP~DUPLICATE_q  & ( !count[0] ) ) # ( !\current_state.STATE_STOP~DUPLICATE_q  & ( (\current_state.STATE_BEGIN~q  & count[0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\current_state.STATE_BEGIN~q ),
	.datad(!count[0]),
	.datae(gnd),
	.dataf(!\current_state.STATE_STOP~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h000F000FFF00FF00;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N2
dffeas \count[0] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count[0] .is_wysiwyg = "true";
defparam \count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N56
dffeas \current_state.STATE_STOP (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\current_state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.STATE_STOP .is_wysiwyg = "true";
defparam \current_state.STATE_STOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N27
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \current_state.STATE_STOP~DUPLICATE_q  & ( !count[1] $ (!count[0]) ) ) # ( !\current_state.STATE_STOP~DUPLICATE_q  & ( (\current_state.STATE_BEGIN~q  & count[1]) ) )

	.dataa(!\current_state.STATE_BEGIN~q ),
	.datab(gnd),
	.datac(!count[1]),
	.datad(!count[0]),
	.datae(gnd),
	.dataf(!\current_state.STATE_STOP~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h050505050FF00FF0;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N11
dffeas \count[1] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count[1] .is_wysiwyg = "true";
defparam \count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N51
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( \current_state.STATE_BEGIN~q  & ( !count[2] $ (((!\current_state.STATE_STOP~q ) # ((!count[1]) # (!count[0])))) ) ) # ( !\current_state.STATE_BEGIN~q  & ( (\current_state.STATE_STOP~q  & (!count[2] $ (((!count[1]) # 
// (!count[0]))))) ) )

	.dataa(!\current_state.STATE_STOP~q ),
	.datab(!count[2]),
	.datac(!count[1]),
	.datad(!count[0]),
	.datae(gnd),
	.dataf(!\current_state.STATE_BEGIN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h1114111433363336;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N35
dffeas \count[2] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count[2] .is_wysiwyg = "true";
defparam \count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N21
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( count[0] & ( count[3] & ( (!\current_state.STATE_STOP~q  & (((\current_state.STATE_BEGIN~q )))) # (\current_state.STATE_STOP~q  & ((!count[1]) # ((!count[2])))) ) ) ) # ( !count[0] & ( count[3] & ( (\current_state.STATE_BEGIN~q ) 
// # (\current_state.STATE_STOP~q ) ) ) ) # ( count[0] & ( !count[3] & ( (\current_state.STATE_STOP~q  & (count[1] & count[2])) ) ) )

	.dataa(!\current_state.STATE_STOP~q ),
	.datab(!count[1]),
	.datac(!count[2]),
	.datad(!\current_state.STATE_BEGIN~q ),
	.datae(!count[0]),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h0000010155FF54FE;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N47
dffeas \count[3] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\Selector2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count[3] .is_wysiwyg = "true";
defparam \count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N30
cyclonev_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = ( count[3] & ( (count[2] & (count[1] & count[0])) ) )

	.dataa(!count[2]),
	.datab(!count[1]),
	.datac(!count[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~0 .extended_lut = "off";
defparam \Add0~0 .lut_mask = 64'h0000000001010101;
defparam \Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N15
cyclonev_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = ( \Add0~0_combout  & ( (!\count[4]~DUPLICATE_q  & (\current_state.STATE_STOP~q )) # (\count[4]~DUPLICATE_q  & (!\current_state.STATE_STOP~q  & \current_state.STATE_BEGIN~q )) ) ) # ( !\Add0~0_combout  & ( (\count[4]~DUPLICATE_q  & 
// ((\current_state.STATE_BEGIN~q ) # (\current_state.STATE_STOP~q ))) ) )

	.dataa(gnd),
	.datab(!\count[4]~DUPLICATE_q ),
	.datac(!\current_state.STATE_STOP~q ),
	.datad(!\current_state.STATE_BEGIN~q ),
	.datae(gnd),
	.dataf(!\Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~1 .extended_lut = "off";
defparam \Selector1~1 .lut_mask = 64'h033303330C3C0C3C;
defparam \Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N17
dffeas \count[4]~DUPLICATE (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N12
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( count[1] & ( (count[0] & (\count[4]~DUPLICATE_q  & (count[3] & count[2]))) ) )

	.dataa(!count[0]),
	.datab(!\count[4]~DUPLICATE_q ),
	.datac(!count[3]),
	.datad(!count[2]),
	.datae(gnd),
	.dataf(!count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000000000010001;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N57
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \Equal0~0_combout  & ( ((\initialized~q  & \current_state.STATE_BEGIN~q )) # (\current_state.STATE_IDLE~q ) ) ) # ( !\Equal0~0_combout  & ( (\initialized~q  & ((\current_state.STATE_BEGIN~q ) # (\current_state.STATE_IDLE~q ))) ) 
// )

	.dataa(!\current_state.STATE_IDLE~q ),
	.datab(!\initialized~q ),
	.datac(!\current_state.STATE_BEGIN~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h1313131357575757;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N44
dffeas initialized(
	.clk(\clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\initialized~q ),
	.prn(vcc));
// synopsys translate_off
defparam initialized.is_wysiwyg = "true";
defparam initialized.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N24
cyclonev_lcell_comb \current_state~12 (
// Equation(s):
// \current_state~12_combout  = ( \current_state.STATE_IDLE~q  & ( (!\i2c|master|state.STATE_IDLE~q  & (!\initialized~q  & !\sr_latch_n|output_Q~combout )) ) )

	.dataa(gnd),
	.datab(!\i2c|master|state.STATE_IDLE~q ),
	.datac(!\initialized~q ),
	.datad(!\sr_latch_n|output_Q~combout ),
	.datae(gnd),
	.dataf(!\current_state.STATE_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\current_state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_state~12 .extended_lut = "off";
defparam \current_state~12 .lut_mask = 64'h00000000C000C000;
defparam \current_state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N26
dffeas \current_state.STATE_WRITE (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\current_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.STATE_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.STATE_WRITE .is_wysiwyg = "true";
defparam \current_state.STATE_WRITE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N54
cyclonev_lcell_comb \current_state~11 (
// Equation(s):
// \current_state~11_combout  = ( \current_state.STATE_WRITE~q  & ( !\sr_latch_n|output_Q~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sr_latch_n|output_Q~combout ),
	.datae(gnd),
	.dataf(!\current_state.STATE_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\current_state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_state~11 .extended_lut = "off";
defparam \current_state~11 .lut_mask = 64'h00000000FF00FF00;
defparam \current_state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N55
dffeas \current_state.STATE_STOP~DUPLICATE (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\current_state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.STATE_STOP~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.STATE_STOP~DUPLICATE .is_wysiwyg = "true";
defparam \current_state.STATE_STOP~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y1_N59
dffeas start(
	.clk(\clk_divider|i2c_clk~q ),
	.d(\start~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\start~q ),
	.prn(vcc));
// synopsys translate_off
defparam start.is_wysiwyg = "true";
defparam start.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N39
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \start~q  & ( \Equal0~0_combout  & ( (\current_state.STATE_WRITE~q ) # (\current_state.STATE_STOP~DUPLICATE_q ) ) ) ) # ( !\start~q  & ( \Equal0~0_combout  & ( \current_state.STATE_WRITE~q  ) ) ) # ( \start~q  & ( 
// !\Equal0~0_combout  & ( ((\current_state.STATE_IDLE~q ) # (\current_state.STATE_WRITE~q )) # (\current_state.STATE_STOP~DUPLICATE_q ) ) ) ) # ( !\start~q  & ( !\Equal0~0_combout  & ( \current_state.STATE_WRITE~q  ) ) )

	.dataa(gnd),
	.datab(!\current_state.STATE_STOP~DUPLICATE_q ),
	.datac(!\current_state.STATE_WRITE~q ),
	.datad(!\current_state.STATE_IDLE~q ),
	.datae(!\start~q ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h0F0F3FFF0F0F3F3F;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N57
cyclonev_lcell_comb \start~feeder (
// Equation(s):
// \start~feeder_combout  = ( \Selector0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\start~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \start~feeder .extended_lut = "off";
defparam \start~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \start~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N58
dffeas \start~DUPLICATE (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\start~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\start~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \start~DUPLICATE .is_wysiwyg = "true";
defparam \start~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N21
cyclonev_lcell_comb \i2c|master|state~22 (
// Equation(s):
// \i2c|master|state~22_combout  = ( \start~DUPLICATE_q  & ( (!\i2c|master|state.STATE_STOP~q  & !\sr_latch_n|output_Q~combout ) ) ) # ( !\start~DUPLICATE_q  & ( (\i2c|master|state.STATE_IDLE~q  & (!\i2c|master|state.STATE_STOP~q  & 
// !\sr_latch_n|output_Q~combout )) ) )

	.dataa(!\i2c|master|state.STATE_IDLE~q ),
	.datab(!\i2c|master|state.STATE_STOP~q ),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\start~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~22 .extended_lut = "off";
defparam \i2c|master|state~22 .lut_mask = 64'h40404040C0C0C0C0;
defparam \i2c|master|state~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N20
dffeas \i2c|master|state.STATE_IDLE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|state~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_IDLE .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N12
cyclonev_lcell_comb \i2c|master|state~23 (
// Equation(s):
// \i2c|master|state~23_combout  = ( \start~DUPLICATE_q  & ( (!\sr_latch_n|output_Q~combout  & !\i2c|master|state.STATE_IDLE~q ) ) )

	.dataa(gnd),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\i2c|master|state.STATE_IDLE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\start~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~23 .extended_lut = "off";
defparam \i2c|master|state~23 .lut_mask = 64'h00000000C0C0C0C0;
defparam \i2c|master|state~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N20
dffeas \i2c|master|state.STATE_START (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|state~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_START .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_START .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N12
cyclonev_lcell_comb \i2c|master|count[1]~0 (
// Equation(s):
// \i2c|master|count[1]~0_combout  = ( \i2c|master|state.STATE_WACK~q  ) # ( !\i2c|master|state.STATE_WACK~q  & ( ((\i2c|master|state.STATE_WACK2~DUPLICATE_q ) # (\sr_latch_n|output_Q~combout )) # (\i2c|master|state.STATE_START~q ) ) )

	.dataa(!\i2c|master|state.STATE_START~q ),
	.datab(gnd),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(!\i2c|master|state.STATE_WACK2~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_WACK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[1]~0 .extended_lut = "off";
defparam \i2c|master|count[1]~0 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \i2c|master|count[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N25
dffeas \i2c|master|count[1]~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N24
cyclonev_lcell_comb \i2c|master|count[1]~feeder (
// Equation(s):
// \i2c|master|count[1]~feeder_combout  = ( \i2c|master|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[1]~feeder .extended_lut = "off";
defparam \i2c|master|count[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i2c|master|count[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N26
dffeas \i2c|master|count[1] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[1] .is_wysiwyg = "true";
defparam \i2c|master|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N47
dffeas \i2c|master|count[4] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[4]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[4] .is_wysiwyg = "true";
defparam \i2c|master|count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N44
dffeas \i2c|master|count[3] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[3]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[3] .is_wysiwyg = "true";
defparam \i2c|master|count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N2
dffeas \i2c|master|count[5] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[5]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[5] .is_wysiwyg = "true";
defparam \i2c|master|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N15
cyclonev_lcell_comb \i2c|master|Equal0~0 (
// Equation(s):
// \i2c|master|Equal0~0_combout  = ( !\i2c|master|count[0]~DUPLICATE_q  & ( !\i2c|master|count[2]~DUPLICATE_q  & ( (!\i2c|master|count [1] & (!\i2c|master|count [4] & (!\i2c|master|count [3] & !\i2c|master|count [5]))) ) ) )

	.dataa(!\i2c|master|count [1]),
	.datab(!\i2c|master|count [4]),
	.datac(!\i2c|master|count [3]),
	.datad(!\i2c|master|count [5]),
	.datae(!\i2c|master|count[0]~DUPLICATE_q ),
	.dataf(!\i2c|master|count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Equal0~0 .extended_lut = "off";
defparam \i2c|master|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \i2c|master|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N59
dffeas \i2c|master|state.STATE_ADDR (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Selector2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sr_latch_n|output_Q~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_ADDR .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_ADDR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N30
cyclonev_lcell_comb \i2c|master|state~28 (
// Equation(s):
// \i2c|master|state~28_combout  = ( \i2c|master|state.STATE_ADDR~q  & ( (\i2c|master|Equal0~0_combout  & (\i2c|master|Equal0~1_combout  & !\sr_latch_n|output_Q~combout )) ) )

	.dataa(gnd),
	.datab(!\i2c|master|Equal0~0_combout ),
	.datac(!\i2c|master|Equal0~1_combout ),
	.datad(!\sr_latch_n|output_Q~combout ),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~28 .extended_lut = "off";
defparam \i2c|master|state~28 .lut_mask = 64'h0000000003000300;
defparam \i2c|master|state~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N31
dffeas \i2c|master|state.STATE_WACK (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_WACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_WACK .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_WACK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N0
cyclonev_lcell_comb \i2c|master|Selector5~0 (
// Equation(s):
// \i2c|master|Selector5~0_combout  = ( \i2c|master|Equal0~0_combout  & ( ((\i2c|master|state.STATE_REG_ADDR~q  & !\i2c|master|Equal0~1_combout )) # (\i2c|master|state.STATE_WACK~q ) ) ) # ( !\i2c|master|Equal0~0_combout  & ( (\i2c|master|state.STATE_WACK~q 
// ) # (\i2c|master|state.STATE_REG_ADDR~q ) ) )

	.dataa(!\i2c|master|state.STATE_REG_ADDR~q ),
	.datab(!\i2c|master|state.STATE_WACK~q ),
	.datac(gnd),
	.datad(!\i2c|master|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\i2c|master|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector5~0 .extended_lut = "off";
defparam \i2c|master|Selector5~0 .lut_mask = 64'h7777777777337733;
defparam \i2c|master|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N29
dffeas \i2c|master|state.STATE_REG_ADDR (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sr_latch_n|output_Q~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_REG_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_REG_ADDR .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_REG_ADDR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N48
cyclonev_lcell_comb \i2c|master|state~24 (
// Equation(s):
// \i2c|master|state~24_combout  = ( \i2c|master|Equal0~1_combout  & ( (\i2c|master|state.STATE_REG_ADDR~q  & (\i2c|master|Equal0~0_combout  & !\sr_latch_n|output_Q~combout )) ) )

	.dataa(!\i2c|master|state.STATE_REG_ADDR~q ),
	.datab(gnd),
	.datac(!\i2c|master|Equal0~0_combout ),
	.datad(!\sr_latch_n|output_Q~combout ),
	.datae(gnd),
	.dataf(!\i2c|master|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~24 .extended_lut = "off";
defparam \i2c|master|state~24 .lut_mask = 64'h0000000005000500;
defparam \i2c|master|state~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N49
dffeas \i2c|master|state.STATE_WACK2~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_WACK2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_WACK2~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_WACK2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N21
cyclonev_lcell_comb \i2c|master|Selector8~0 (
// Equation(s):
// \i2c|master|Selector8~0_combout  = ( \i2c|master|Equal0~0_combout  & ( ((\i2c|master|state.STATE_DATA~q  & !\i2c|master|Equal0~1_combout )) # (\i2c|master|state.STATE_WACK2~DUPLICATE_q ) ) ) # ( !\i2c|master|Equal0~0_combout  & ( 
// (\i2c|master|state.STATE_DATA~q ) # (\i2c|master|state.STATE_WACK2~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\i2c|master|state.STATE_WACK2~DUPLICATE_q ),
	.datac(!\i2c|master|state.STATE_DATA~q ),
	.datad(!\i2c|master|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\i2c|master|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector8~0 .extended_lut = "off";
defparam \i2c|master|Selector8~0 .lut_mask = 64'h3F3F3F3F3F333F33;
defparam \i2c|master|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N11
dffeas \i2c|master|state.STATE_DATA (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sr_latch_n|output_Q~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_DATA .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_DATA .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N29
dffeas \i2c|master|count[2] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[2] .is_wysiwyg = "true";
defparam \i2c|master|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N0
cyclonev_lcell_comb \i2c|master|Selector19~0 (
// Equation(s):
// \i2c|master|Selector19~0_combout  = ( \i2c|master|count[1]~DUPLICATE_q  & ( \i2c|master|state.STATE_IDLE~q  & ( (!\i2c|master|state.STATE_STOP~q  & (((!\i2c|master|state.STATE_ADDR~q ) # (!\i2c|master|count [2])) # (\i2c|master|count[0]~DUPLICATE_q ))) ) 
// ) ) # ( !\i2c|master|count[1]~DUPLICATE_q  & ( \i2c|master|state.STATE_IDLE~q  & ( (!\i2c|master|state.STATE_STOP~q  & ((!\i2c|master|state.STATE_ADDR~q ) # ((!\i2c|master|count[0]~DUPLICATE_q  & !\i2c|master|count [2])))) ) ) )

	.dataa(!\i2c|master|count[0]~DUPLICATE_q ),
	.datab(!\i2c|master|state.STATE_STOP~q ),
	.datac(!\i2c|master|state.STATE_ADDR~q ),
	.datad(!\i2c|master|count [2]),
	.datae(!\i2c|master|count[1]~DUPLICATE_q ),
	.dataf(!\i2c|master|state.STATE_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector19~0 .extended_lut = "off";
defparam \i2c|master|Selector19~0 .lut_mask = 64'h00000000C8C0CCC4;
defparam \i2c|master|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N16
dffeas \count[4] (
	.clk(\clk_divider|i2c_clk~q ),
	.d(\Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count[4] .is_wysiwyg = "true";
defparam \count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N57
cyclonev_lcell_comb \Ram0~4 (
// Equation(s):
// \Ram0~4_combout  = ( count[1] & ( (!count[3] & (((count[4] & count[2])))) # (count[3] & ((!count[4] & ((count[2]))) # (count[4] & (!count[0])))) ) ) # ( !count[1] & ( (count[4] & ((!count[2] & (count[3])) # (count[2] & ((count[0]))))) ) )

	.dataa(!count[3]),
	.datab(!count[0]),
	.datac(!count[4]),
	.datad(!count[2]),
	.datae(gnd),
	.dataf(!count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram0~4 .extended_lut = "off";
defparam \Ram0~4 .lut_mask = 64'h05030503045E045E;
defparam \Ram0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N59
dffeas \i2c|master|saved_reg_id[5] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\Ram0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[5] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N27
cyclonev_lcell_comb \Ram0~6 (
// Equation(s):
// \Ram0~6_combout  = ( count[1] & ( (!\count[4]~DUPLICATE_q ) # (!count[2] $ (!count[0])) ) ) # ( !count[1] & ( (!count[2] & ((!\count[4]~DUPLICATE_q ))) # (count[2] & ((!count[0]) # (\count[4]~DUPLICATE_q ))) ) )

	.dataa(!count[2]),
	.datab(!count[0]),
	.datac(!\count[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram0~6 .extended_lut = "off";
defparam \Ram0~6 .lut_mask = 64'hE5E5E5E5F6F6F6F6;
defparam \Ram0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N29
dffeas \i2c|master|saved_reg_id[6] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\Ram0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!count[3]),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[6] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N24
cyclonev_lcell_comb \Ram0~11 (
// Equation(s):
// \Ram0~11_combout  = ( \count[4]~DUPLICATE_q  & ( (!count[1] & (!count[3] $ (((!count[2]) # (!count[0]))))) # (count[1] & (((!count[0])))) ) ) # ( !\count[4]~DUPLICATE_q  & ( (!count[3] & (count[1] & ((!count[2]) # (!count[0])))) # (count[3] & (count[2])) 
// ) )

	.dataa(!count[2]),
	.datab(!count[0]),
	.datac(!count[3]),
	.datad(!count[1]),
	.datae(gnd),
	.dataf(!\count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram0~11 .extended_lut = "off";
defparam \Ram0~11 .lut_mask = 64'h05E505E51ECC1ECC;
defparam \Ram0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N25
dffeas \i2c|master|saved_reg_id[1] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\Ram0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[1] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N6
cyclonev_lcell_comb \Ram0~14 (
// Equation(s):
// \Ram0~14_combout  = ( count[1] & ( (!count[0] & (!count[3] & (!\count[4]~DUPLICATE_q  & count[2]))) # (count[0] & (!count[3] $ ((!\count[4]~DUPLICATE_q )))) ) ) # ( !count[1] & ( (!\count[4]~DUPLICATE_q  & (((count[2])))) # (\count[4]~DUPLICATE_q  & 
// ((!count[0] & ((count[2]))) # (count[0] & (count[3])))) ) )

	.dataa(!count[3]),
	.datab(!\count[4]~DUPLICATE_q ),
	.datac(!count[2]),
	.datad(!count[0]),
	.datae(gnd),
	.dataf(!count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram0~14 .extended_lut = "off";
defparam \Ram0~14 .lut_mask = 64'h0F1D0F1D08660866;
defparam \Ram0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N8
dffeas \i2c|master|saved_reg_id[2] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\Ram0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[2] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N15
cyclonev_lcell_comb \Ram0~12 (
// Equation(s):
// \Ram0~12_combout  = ( count[2] & ( count[3] & ( (count[4] & ((!count[0]) # (count[1]))) ) ) ) # ( !count[2] & ( count[3] & ( (!count[1] & ((count[4]))) # (count[1] & (!count[0])) ) ) ) # ( count[2] & ( !count[3] & ( (!count[0] & (!count[1] & count[4])) # 
// (count[0] & (count[1] & !count[4])) ) ) ) # ( !count[2] & ( !count[3] & ( ((!count[0] & !count[1])) # (count[4]) ) ) )

	.dataa(!count[0]),
	.datab(!count[1]),
	.datac(!count[4]),
	.datad(gnd),
	.datae(!count[2]),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram0~12 .extended_lut = "off";
defparam \Ram0~12 .lut_mask = 64'h8F8F18182E2E0B0B;
defparam \Ram0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N17
dffeas \i2c|master|saved_reg_id[3] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\Ram0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[3] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N9
cyclonev_lcell_comb \Ram0~13 (
// Equation(s):
// \Ram0~13_combout  = ( count[2] & ( (!count[3] & (!\count[4]~DUPLICATE_q  $ (((!count[0]) # (count[1]))))) # (count[3] & (!\count[4]~DUPLICATE_q  & (count[1] & !count[0]))) ) ) # ( !count[2] & ( (!count[3] & (count[0] & ((!\count[4]~DUPLICATE_q ) # 
// (!count[1])))) # (count[3] & ((!\count[4]~DUPLICATE_q  $ (!count[1])) # (count[0]))) ) )

	.dataa(!count[3]),
	.datab(!\count[4]~DUPLICATE_q ),
	.datac(!count[1]),
	.datad(!count[0]),
	.datae(gnd),
	.dataf(!count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram0~13 .extended_lut = "off";
defparam \Ram0~13 .lut_mask = 64'h14FD14FD26822682;
defparam \Ram0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N10
dffeas \i2c|master|saved_reg_id[0] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\Ram0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[0] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N9
cyclonev_lcell_comb \i2c|master|Mux1~4 (
// Equation(s):
// \i2c|master|Mux1~4_combout  = ( !\i2c|master|count[1]~DUPLICATE_q  & ( (!\i2c|master|count [2] & ((!\i2c|master|count[0]~DUPLICATE_q  & (((\i2c|master|saved_reg_id [0])))) # (\i2c|master|count[0]~DUPLICATE_q  & (\i2c|master|saved_reg_id [1])))) # 
// (\i2c|master|count [2] & ((((\i2c|master|count[0]~DUPLICATE_q ))))) ) ) # ( \i2c|master|count[1]~DUPLICATE_q  & ( (!\i2c|master|count [2] & (((!\i2c|master|count[0]~DUPLICATE_q  & (\i2c|master|saved_reg_id [2])) # (\i2c|master|count[0]~DUPLICATE_q  & 
// ((\i2c|master|saved_reg_id [3])))))) # (\i2c|master|count [2] & ((((\i2c|master|count[0]~DUPLICATE_q ))))) ) )

	.dataa(!\i2c|master|count [2]),
	.datab(!\i2c|master|saved_reg_id [1]),
	.datac(!\i2c|master|saved_reg_id [2]),
	.datad(!\i2c|master|count[0]~DUPLICATE_q ),
	.datae(!\i2c|master|count[1]~DUPLICATE_q ),
	.dataf(!\i2c|master|saved_reg_id [3]),
	.datag(!\i2c|master|saved_reg_id [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Mux1~4 .extended_lut = "on";
defparam \i2c|master|Mux1~4 .lut_mask = 64'h0A770A550A770AFF;
defparam \i2c|master|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N0
cyclonev_lcell_comb \Ram0~15 (
// Equation(s):
// \Ram0~15_combout  = ( count[3] & ( ((count[2] & (count[0] & !count[1]))) # (count[4]) ) ) # ( !count[3] & ( ((!count[2] & (!count[0] & !count[1]))) # (count[4]) ) )

	.dataa(!count[2]),
	.datab(!count[0]),
	.datac(!count[4]),
	.datad(!count[1]),
	.datae(gnd),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram0~15 .extended_lut = "off";
defparam \Ram0~15 .lut_mask = 64'h8F0F8F0F1F0F1F0F;
defparam \Ram0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N2
dffeas \i2c|master|saved_reg_id[7] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\Ram0~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[7] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N18
cyclonev_lcell_comb \Ram0~5 (
// Equation(s):
// \Ram0~5_combout  = ( count[1] & ( count[3] & ( ((count[2]) # (\count[4]~DUPLICATE_q )) # (count[0]) ) ) ) # ( !count[1] & ( count[3] & ( (count[2] & ((!count[0]) # (!\count[4]~DUPLICATE_q ))) ) ) ) # ( count[1] & ( !count[3] & ( !\count[4]~DUPLICATE_q  $ 
// (!count[2]) ) ) ) # ( !count[1] & ( !count[3] & ( (!count[0]) # (!\count[4]~DUPLICATE_q  $ (!count[2])) ) ) )

	.dataa(!count[0]),
	.datab(!\count[4]~DUPLICATE_q ),
	.datac(!count[2]),
	.datad(gnd),
	.datae(!count[1]),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram0~5 .extended_lut = "off";
defparam \Ram0~5 .lut_mask = 64'hBEBE3C3C0E0E7F7F;
defparam \Ram0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N20
dffeas \i2c|master|saved_reg_id[4] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\Ram0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[4] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N36
cyclonev_lcell_comb \i2c|master|Mux1~0 (
// Equation(s):
// \i2c|master|Mux1~0_combout  = ( !\i2c|master|count[1]~DUPLICATE_q  & ( (!\i2c|master|count [2] & ((((\i2c|master|Mux1~4_combout ))))) # (\i2c|master|count [2] & ((!\i2c|master|Mux1~4_combout  & (((\i2c|master|saved_reg_id [4])))) # 
// (\i2c|master|Mux1~4_combout  & (\i2c|master|saved_reg_id [5])))) ) ) # ( \i2c|master|count[1]~DUPLICATE_q  & ( ((!\i2c|master|count [2] & (((\i2c|master|Mux1~4_combout )))) # (\i2c|master|count [2] & ((!\i2c|master|Mux1~4_combout  & 
// (\i2c|master|saved_reg_id [6])) # (\i2c|master|Mux1~4_combout  & ((\i2c|master|saved_reg_id [7])))))) ) )

	.dataa(!\i2c|master|saved_reg_id [5]),
	.datab(!\i2c|master|count [2]),
	.datac(!\i2c|master|saved_reg_id [6]),
	.datad(!\i2c|master|Mux1~4_combout ),
	.datae(!\i2c|master|count[1]~DUPLICATE_q ),
	.dataf(!\i2c|master|saved_reg_id [7]),
	.datag(!\i2c|master|saved_reg_id [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Mux1~0 .extended_lut = "on";
defparam \i2c|master|Mux1~0 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \i2c|master|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N54
cyclonev_lcell_comb \Ram0~0 (
// Equation(s):
// \Ram0~0_combout  = ( count[1] & ( (!count[0] & ((!count[3] $ (!count[2])) # (\count[4]~DUPLICATE_q ))) # (count[0] & (((\count[4]~DUPLICATE_q  & !count[2])))) ) ) # ( !count[1] & ( (count[2] & ((!count[3]) # (count[0]))) ) )

	.dataa(!count[3]),
	.datab(!count[0]),
	.datac(!\count[4]~DUPLICATE_q ),
	.datad(!count[2]),
	.datae(gnd),
	.dataf(!count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram0~0 .extended_lut = "off";
defparam \Ram0~0 .lut_mask = 64'h00BB00BB4F8C4F8C;
defparam \Ram0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N55
dffeas \i2c|master|saved_data[5] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\Ram0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[5] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N48
cyclonev_lcell_comb \Ram0~1 (
// Equation(s):
// \Ram0~1_combout  = ( count[3] & ( (!count[1] & (!\count[4]~DUPLICATE_q  & (!count[2] $ (count[0])))) # (count[1] & (!count[2] & (!count[0] $ (\count[4]~DUPLICATE_q )))) ) ) # ( !count[3] & ( (\count[4]~DUPLICATE_q  & ((!count[0] & ((count[1]))) # 
// (count[0] & (count[2] & !count[1])))) ) )

	.dataa(!count[2]),
	.datab(!count[0]),
	.datac(!\count[4]~DUPLICATE_q ),
	.datad(!count[1]),
	.datae(gnd),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram0~1 .extended_lut = "off";
defparam \Ram0~1 .lut_mask = 64'h010C010C90829082;
defparam \Ram0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N50
dffeas \i2c|master|saved_data[7] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\Ram0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[7] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N33
cyclonev_lcell_comb \Ram0~3 (
// Equation(s):
// \Ram0~3_combout  = ( count[2] & ( count[1] & ( (!count[0] & (count[4] & count[3])) # (count[0] & (!count[4] & !count[3])) ) ) ) # ( !count[2] & ( count[1] & ( (count[4] & ((!count[0]) # (count[3]))) ) ) ) # ( count[2] & ( !count[1] & ( !count[0] $ 
// (count[3]) ) ) ) # ( !count[2] & ( !count[1] & ( (!count[0] & (count[4] & count[3])) ) ) )

	.dataa(gnd),
	.datab(!count[0]),
	.datac(!count[4]),
	.datad(!count[3]),
	.datae(!count[2]),
	.dataf(!count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram0~3 .extended_lut = "off";
defparam \Ram0~3 .lut_mask = 64'h000CCC330C0F300C;
defparam \Ram0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N34
dffeas \i2c|master|saved_data[6] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\Ram0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[6] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N45
cyclonev_lcell_comb \Ram0~8 (
// Equation(s):
// \Ram0~8_combout  = ( count[1] & ( (!count[3] & (!count[0] & (!count[2] & !\count[4]~DUPLICATE_q ))) # (count[3] & (!count[0] $ (!count[2] $ (!\count[4]~DUPLICATE_q )))) ) ) # ( !count[1] & ( (count[3] & (!count[0] & (count[2] & !\count[4]~DUPLICATE_q ))) 
// ) )

	.dataa(!count[3]),
	.datab(!count[0]),
	.datac(!count[2]),
	.datad(!\count[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram0~8 .extended_lut = "off";
defparam \Ram0~8 .lut_mask = 64'h04000400C114C114;
defparam \Ram0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N46
dffeas \i2c|master|saved_data[3] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\Ram0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[3] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N3
cyclonev_lcell_comb \Ram0~10 (
// Equation(s):
// \Ram0~10_combout  = ( count[3] & ( (!count[0] & (count[2] & ((count[1])))) # (count[0] & (!count[2] $ ((!count[4])))) ) ) # ( !count[3] & ( (count[2] & ((!count[0] & (count[4] & count[1])) # (count[0] & ((count[1]) # (count[4]))))) ) )

	.dataa(!count[2]),
	.datab(!count[0]),
	.datac(!count[4]),
	.datad(!count[1]),
	.datae(gnd),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram0~10 .extended_lut = "off";
defparam \Ram0~10 .lut_mask = 64'h0115011512561256;
defparam \Ram0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N4
dffeas \i2c|master|saved_data[2] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\Ram0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[2] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N36
cyclonev_lcell_comb \Ram0~7 (
// Equation(s):
// \Ram0~7_combout  = ( count[3] & ( count[1] & ( (!\count[4]~DUPLICATE_q  & (count[2])) # (\count[4]~DUPLICATE_q  & ((count[0]))) ) ) ) # ( !count[3] & ( count[1] & ( (count[2] & (count[0] & !\count[4]~DUPLICATE_q )) ) ) ) # ( count[3] & ( !count[1] & ( 
// (count[0] & (!count[2] $ (!\count[4]~DUPLICATE_q ))) ) ) ) # ( !count[3] & ( !count[1] & ( (!count[2] & ((!count[0]) # (\count[4]~DUPLICATE_q ))) ) ) )

	.dataa(!count[2]),
	.datab(!count[0]),
	.datac(!\count[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!count[3]),
	.dataf(!count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram0~7 .extended_lut = "off";
defparam \Ram0~7 .lut_mask = 64'h8A8A121210105353;
defparam \Ram0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N38
dffeas \i2c|master|saved_data[1] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\Ram0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[1] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N42
cyclonev_lcell_comb \Ram0~9 (
// Equation(s):
// \Ram0~9_combout  = ( count[1] & ( (count[3] & (((count[0] & \count[4]~DUPLICATE_q )) # (count[2]))) ) ) # ( !count[1] & ( (!count[3] & (!count[0] & ((!count[2]) # (\count[4]~DUPLICATE_q )))) ) )

	.dataa(!count[3]),
	.datab(!count[0]),
	.datac(!count[2]),
	.datad(!\count[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram0~9 .extended_lut = "off";
defparam \Ram0~9 .lut_mask = 64'h8088808805150515;
defparam \Ram0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N44
dffeas \i2c|master|saved_data[0] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\Ram0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[0] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N30
cyclonev_lcell_comb \i2c|master|Mux2~4 (
// Equation(s):
// \i2c|master|Mux2~4_combout  = ( !\i2c|master|count[1]~DUPLICATE_q  & ( ((!\i2c|master|count [0] & (\i2c|master|saved_data [0] & (!\i2c|master|count [2]))) # (\i2c|master|count [0] & (((\i2c|master|saved_data [1]) # (\i2c|master|count [2]))))) ) ) # ( 
// \i2c|master|count[1]~DUPLICATE_q  & ( (!\i2c|master|count [0] & (((\i2c|master|saved_data [2] & (!\i2c|master|count [2]))))) # (\i2c|master|count [0] & ((((\i2c|master|count [2]))) # (\i2c|master|saved_data [3]))) ) )

	.dataa(!\i2c|master|saved_data [3]),
	.datab(!\i2c|master|count [0]),
	.datac(!\i2c|master|saved_data [2]),
	.datad(!\i2c|master|count [2]),
	.datae(!\i2c|master|count[1]~DUPLICATE_q ),
	.dataf(!\i2c|master|saved_data [1]),
	.datag(!\i2c|master|saved_data [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Mux2~4 .extended_lut = "on";
defparam \i2c|master|Mux2~4 .lut_mask = 64'h0C331D333F331D33;
defparam \i2c|master|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N51
cyclonev_lcell_comb \Ram0~2 (
// Equation(s):
// \Ram0~2_combout  = ( count[1] & ( (!\count[4]~DUPLICATE_q  & ((!count[0] $ (count[3])))) # (\count[4]~DUPLICATE_q  & ((!count[2] & (count[0])) # (count[2] & (!count[0] & count[3])))) ) ) # ( !count[1] & ( (!count[0] & (count[2] & (!\count[4]~DUPLICATE_q  
// $ (count[3])))) # (count[0] & (count[3] & ((!count[2]) # (!\count[4]~DUPLICATE_q )))) ) )

	.dataa(!count[2]),
	.datab(!count[0]),
	.datac(!\count[4]~DUPLICATE_q ),
	.datad(!count[3]),
	.datae(gnd),
	.dataf(!count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram0~2 .extended_lut = "off";
defparam \Ram0~2 .lut_mask = 64'h40364036C236C236;
defparam \Ram0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N53
dffeas \i2c|master|saved_data[4] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\Ram0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[4] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N48
cyclonev_lcell_comb \i2c|master|Mux2~0 (
// Equation(s):
// \i2c|master|Mux2~0_combout  = ( !\i2c|master|count[1]~DUPLICATE_q  & ( ((!\i2c|master|count [2] & (((\i2c|master|Mux2~4_combout )))) # (\i2c|master|count [2] & ((!\i2c|master|Mux2~4_combout  & ((\i2c|master|saved_data [4]))) # (\i2c|master|Mux2~4_combout  
// & (\i2c|master|saved_data [5]))))) ) ) # ( \i2c|master|count[1]~DUPLICATE_q  & ( ((!\i2c|master|count [2] & (((\i2c|master|Mux2~4_combout )))) # (\i2c|master|count [2] & ((!\i2c|master|Mux2~4_combout  & ((\i2c|master|saved_data [6]))) # 
// (\i2c|master|Mux2~4_combout  & (\i2c|master|saved_data [7]))))) ) )

	.dataa(!\i2c|master|saved_data [5]),
	.datab(!\i2c|master|saved_data [7]),
	.datac(!\i2c|master|saved_data [6]),
	.datad(!\i2c|master|count [2]),
	.datae(!\i2c|master|count[1]~DUPLICATE_q ),
	.dataf(!\i2c|master|Mux2~4_combout ),
	.datag(!\i2c|master|saved_data [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Mux2~0 .extended_lut = "on";
defparam \i2c|master|Mux2~0 .lut_mask = 64'h000F000FFF55FF33;
defparam \i2c|master|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N24
cyclonev_lcell_comb \i2c|master|Selector19~1 (
// Equation(s):
// \i2c|master|Selector19~1_combout  = ( \i2c|master|Mux1~0_combout  & ( \i2c|master|Mux2~0_combout  & ( ((!\i2c|master|Selector19~0_combout ) # (\i2c|master|state.STATE_REG_ADDR~q )) # (\i2c|master|state.STATE_DATA~q ) ) ) ) # ( !\i2c|master|Mux1~0_combout  
// & ( \i2c|master|Mux2~0_combout  & ( (!\i2c|master|Selector19~0_combout ) # (\i2c|master|state.STATE_DATA~q ) ) ) ) # ( \i2c|master|Mux1~0_combout  & ( !\i2c|master|Mux2~0_combout  & ( (!\i2c|master|Selector19~0_combout ) # 
// (\i2c|master|state.STATE_REG_ADDR~q ) ) ) ) # ( !\i2c|master|Mux1~0_combout  & ( !\i2c|master|Mux2~0_combout  & ( !\i2c|master|Selector19~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\i2c|master|state.STATE_DATA~q ),
	.datac(!\i2c|master|Selector19~0_combout ),
	.datad(!\i2c|master|state.STATE_REG_ADDR~q ),
	.datae(!\i2c|master|Mux1~0_combout ),
	.dataf(!\i2c|master|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector19~1 .extended_lut = "off";
defparam \i2c|master|Selector19~1 .lut_mask = 64'hF0F0F0FFF3F3F3FF;
defparam \i2c|master|Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N25
dffeas \i2c|master|i2c_sda_val (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sr_latch_n|output_Q~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|i2c_sda_val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|i2c_sda_val .is_wysiwyg = "true";
defparam \i2c|master|i2c_sda_val .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N9
cyclonev_lcell_comb \i2c|master|i2c_sda_val~1 (
// Equation(s):
// \i2c|master|i2c_sda_val~1_combout  = ( \i2c|master|state.STATE_WACK~q  & ( !\sr_latch_n|output_Q~combout  ) ) # ( !\i2c|master|state.STATE_WACK~q  & ( (!\sr_latch_n|output_Q~combout  & ((\i2c|master|state.STATE_WACK2~DUPLICATE_q ) # 
// (\i2c|master|state.STATE_WACK3~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\i2c|master|state.STATE_WACK3~DUPLICATE_q ),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(!\i2c|master|state.STATE_WACK2~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_WACK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|i2c_sda_val~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|i2c_sda_val~1 .extended_lut = "off";
defparam \i2c|master|i2c_sda_val~1 .lut_mask = 64'h30F030F0F0F0F0F0;
defparam \i2c|master|i2c_sda_val~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N10
dffeas \i2c|master|i2c_sda_val~en (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|i2c_sda_val~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|i2c_sda_val~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|i2c_sda_val~en .is_wysiwyg = "true";
defparam \i2c|master|i2c_sda_val~en .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N9
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\current_state.STATE_BEGIN~q  & !\current_state.STATE_STOP~DUPLICATE_q )

	.dataa(!\current_state.STATE_BEGIN~q ),
	.datab(!\current_state.STATE_STOP~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h4444444444444444;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N0
cyclonev_lcell_comb \state_out~5 (
// Equation(s):
// \state_out~5_combout  = ( \current_state.STATE_STOP~DUPLICATE_q  ) # ( !\current_state.STATE_STOP~DUPLICATE_q  & ( \current_state.STATE_IDLE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\current_state.STATE_IDLE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current_state.STATE_STOP~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_out~5 .extended_lut = "off";
defparam \state_out~5 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \state_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N33
cyclonev_lcell_comb \state_out~6 (
// Equation(s):
// \state_out~6_combout  = ( \current_state.STATE_WRITE~q  ) # ( !\current_state.STATE_WRITE~q  & ( \current_state.STATE_STOP~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\current_state.STATE_STOP~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current_state.STATE_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state_out~6 .extended_lut = "off";
defparam \state_out~6 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \state_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N0
cyclonev_lcell_comb \i2c|master|state~21 (
// Equation(s):
// \i2c|master|state~21_combout  = ( !\sr_latch_n|output_Q~combout  & ( !\i2c|master|state.STATE_IDLE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|state.STATE_IDLE~q ),
	.datad(gnd),
	.datae(!\sr_latch_n|output_Q~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~21 .extended_lut = "off";
defparam \i2c|master|state~21 .lut_mask = 64'hF0F00000F0F00000;
defparam \i2c|master|state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N50
dffeas \i2c|master|state.STATE_WACK2 (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_WACK2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_WACK2 .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_WACK2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N51
cyclonev_lcell_comb \i2c|master|WideOr3 (
// Equation(s):
// \i2c|master|WideOr3~combout  = ( \i2c|master|state.STATE_WACK2~q  ) # ( !\i2c|master|state.STATE_WACK2~q  & ( ((\i2c|master|state.STATE_WACK3~DUPLICATE_q ) # (\i2c|master|state.STATE_START~q )) # (\i2c|master|state.STATE_REG_ADDR~q ) ) )

	.dataa(!\i2c|master|state.STATE_REG_ADDR~q ),
	.datab(!\i2c|master|state.STATE_START~q ),
	.datac(!\i2c|master|state.STATE_WACK3~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_WACK2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|WideOr3 .extended_lut = "off";
defparam \i2c|master|WideOr3 .lut_mask = 64'h7F7F7F7FFFFFFFFF;
defparam \i2c|master|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N18
cyclonev_lcell_comb \i2c|master|WideOr2 (
// Equation(s):
// \i2c|master|WideOr2~combout  = ( \i2c|master|state.STATE_ADDR~DUPLICATE_q  ) # ( !\i2c|master|state.STATE_ADDR~DUPLICATE_q  & ( ((\i2c|master|state.STATE_PRE_STOP~DUPLICATE_q ) # (\i2c|master|state.STATE_WACK2~DUPLICATE_q )) # 
// (\i2c|master|state.STATE_STOP~q ) ) )

	.dataa(!\i2c|master|state.STATE_STOP~q ),
	.datab(!\i2c|master|state.STATE_WACK2~DUPLICATE_q ),
	.datac(!\i2c|master|state.STATE_PRE_STOP~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_ADDR~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|WideOr2 .extended_lut = "off";
defparam \i2c|master|WideOr2 .lut_mask = 64'h7F7F7F7FFFFFFFFF;
defparam \i2c|master|WideOr2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N3
cyclonev_lcell_comb \i2c|master|WideOr1 (
// Equation(s):
// \i2c|master|WideOr1~combout  = ( \i2c|master|state.STATE_WACK~q  ) # ( !\i2c|master|state.STATE_WACK~q  & ( ((\i2c|master|state.STATE_REG_ADDR~q ) # (\i2c|master|state.STATE_WACK2~DUPLICATE_q )) # (\i2c|master|state.STATE_STOP~q ) ) )

	.dataa(!\i2c|master|state.STATE_STOP~q ),
	.datab(gnd),
	.datac(!\i2c|master|state.STATE_WACK2~DUPLICATE_q ),
	.datad(!\i2c|master|state.STATE_REG_ADDR~q ),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_WACK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|WideOr1 .extended_lut = "off";
defparam \i2c|master|WideOr1 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \i2c|master|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N57
cyclonev_lcell_comb \i2c|master|WideOr0 (
// Equation(s):
// \i2c|master|WideOr0~combout  = ((\i2c|master|state.STATE_WACK3~q ) # (\i2c|master|state.STATE_PRE_STOP~DUPLICATE_q )) # (\i2c|master|state.STATE_DATA~q )

	.dataa(!\i2c|master|state.STATE_DATA~q ),
	.datab(gnd),
	.datac(!\i2c|master|state.STATE_PRE_STOP~DUPLICATE_q ),
	.datad(!\i2c|master|state.STATE_WACK3~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|WideOr0 .extended_lut = "off";
defparam \i2c|master|WideOr0 .lut_mask = 64'h5FFF5FFF5FFF5FFF;
defparam \i2c|master|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N15
cyclonev_lcell_comb \i2c|master|always0~0 (
// Equation(s):
// \i2c|master|always0~0_combout  = ( !\i2c|master|state.STATE_PRE_STOP~DUPLICATE_q  & ( (!\i2c|master|state.STATE_START~q  & (!\i2c|master|state.STATE_STOP~q  & \i2c|master|state.STATE_IDLE~q )) ) )

	.dataa(gnd),
	.datab(!\i2c|master|state.STATE_START~q ),
	.datac(!\i2c|master|state.STATE_STOP~q ),
	.datad(!\i2c|master|state.STATE_IDLE~q ),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_PRE_STOP~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|always0~0 .extended_lut = "off";
defparam \i2c|master|always0~0 .lut_mask = 64'h00C000C000000000;
defparam \i2c|master|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N16
dffeas \i2c|master|i2c_scl_enable (
	.clk(!\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sr_latch_n|output_Q~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|i2c_scl_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|i2c_scl_enable .is_wysiwyg = "true";
defparam \i2c|master|i2c_scl_enable .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N15
cyclonev_lcell_comb \i2c|master|i2c_scl~0 (
// Equation(s):
// \i2c|master|i2c_scl~0_combout  = ( \i2c|master|i2c_scl_enable~q  & ( !\i2c|clk_divider|i2c_clk~q  ) ) # ( !\i2c|master|i2c_scl_enable~q  )

	.dataa(!\i2c|clk_divider|i2c_clk~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|i2c_scl_enable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|i2c_scl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|i2c_scl~0 .extended_lut = "off";
defparam \i2c|master|i2c_scl~0 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \i2c|master|i2c_scl~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \i2c_sda~input (
	.i(i2c_sda),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i2c_sda~input_o ));
// synopsys translate_off
defparam \i2c_sda~input .bus_hold = "false";
defparam \i2c_sda~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
