
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.02

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.11 source latency rd_ptr[1]$_SDFFE_PN0P_/CK ^
  -0.11 target latency mem[8][7]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: mem[1][6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[1][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   30.62    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   40.36    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_5_0_clk/A (CLKBUF_X3)
     8   12.73    0.01    0.05    0.11 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk (net)
                  0.01    0.00    0.11 ^ mem[1][6]$_DFFE_PP_/CK (DFF_X1)
     1    1.04    0.01    0.09    0.20 ^ mem[1][6]$_DFFE_PP_/Q (DFF_X1)
                                         mem[1][6] (net)
                  0.01    0.00    0.20 ^ _692_/B (MUX2_X1)
     1    1.47    0.01    0.03    0.23 ^ _692_/Z (MUX2_X1)
                                         _202_ (net)
                  0.01    0.00    0.23 ^ mem[1][6]$_DFFE_PP_/D (DFF_X1)
                                  0.23   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   30.62    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   40.36    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_5_0_clk/A (CLKBUF_X3)
     8   12.73    0.01    0.05    0.11 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk (net)
                  0.01    0.00    0.11 ^ mem[1][6]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.01    0.12   library hold time
                                  0.12   data required time
-----------------------------------------------------------------------------
                                  0.12   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   30.62    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   40.36    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_4_0_clk/A (CLKBUF_X3)
     6   13.59    0.01    0.05    0.11 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
                                         clknet_4_4_0_clk (net)
                  0.01    0.00    0.11 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     5   12.15    0.02    0.13    0.24 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.24 ^ _977_/A (HA_X1)
     1    1.85    0.01    0.03    0.27 ^ _977_/CO (HA_X1)
                                         _556_ (net)
                  0.01    0.00    0.27 ^ _562_/A (INV_X1)
     2    6.14    0.01    0.01    0.29 v _562_/ZN (INV_X1)
                                         _537_ (net)
                  0.01    0.00    0.29 v _968_/CI (FA_X1)
     2   21.01    0.03    0.12    0.41 v _968_/S (FA_X1)
                                         net6 (net)
                  0.03    0.00    0.41 v _574_/A (BUF_X2)
     5   12.74    0.01    0.04    0.46 v _574_/Z (BUF_X2)
                                         _286_ (net)
                  0.01    0.00    0.46 v _575_/A (INV_X1)
     2    3.75    0.01    0.02    0.47 ^ _575_/ZN (INV_X1)
                                         _287_ (net)
                  0.01    0.00    0.47 ^ _578_/A3 (NAND4_X1)
     1    1.18    0.01    0.03    0.50 v _578_/ZN (NAND4_X1)
                                         _290_ (net)
                  0.01    0.00    0.50 v _579_/B (MUX2_X1)
     1    6.45    0.01    0.07    0.57 v _579_/Z (MUX2_X1)
                                         _291_ (net)
                  0.01    0.00    0.57 v _580_/A (BUF_X8)
     6   42.78    0.01    0.03    0.61 v _580_/Z (BUF_X8)
                                         _292_ (net)
                  0.01    0.00    0.61 v _581_/A (BUF_X16)
    10   59.03    0.01    0.03    0.64 v _581_/Z (BUF_X16)
                                         _293_ (net)
                  0.01    0.00    0.64 v _583_/A2 (NOR2_X4)
    10   62.37    0.07    0.09    0.73 ^ _583_/ZN (NOR2_X4)
                                         net10 (net)
                  0.08    0.02    0.75 ^ _871_/A1 (NOR2_X1)
     1    1.46    0.02    0.01    0.76 v _871_/ZN (NOR2_X1)
                                         net13 (net)
                  0.02    0.00    0.76 v output13/A (BUF_X1)
     1    0.34    0.00    0.03    0.78 v output13/Z (BUF_X1)
                                         rd_data[1] (net)
                  0.00    0.00    0.78 v rd_data[1] (out)
                                  0.78   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   30.62    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   40.36    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_4_0_clk/A (CLKBUF_X3)
     6   13.59    0.01    0.05    0.11 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
                                         clknet_4_4_0_clk (net)
                  0.01    0.00    0.11 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     5   12.15    0.02    0.13    0.24 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.24 ^ _977_/A (HA_X1)
     1    1.85    0.01    0.03    0.27 ^ _977_/CO (HA_X1)
                                         _556_ (net)
                  0.01    0.00    0.27 ^ _562_/A (INV_X1)
     2    6.14    0.01    0.01    0.29 v _562_/ZN (INV_X1)
                                         _537_ (net)
                  0.01    0.00    0.29 v _968_/CI (FA_X1)
     2   21.01    0.03    0.12    0.41 v _968_/S (FA_X1)
                                         net6 (net)
                  0.03    0.00    0.41 v _574_/A (BUF_X2)
     5   12.74    0.01    0.04    0.46 v _574_/Z (BUF_X2)
                                         _286_ (net)
                  0.01    0.00    0.46 v _575_/A (INV_X1)
     2    3.75    0.01    0.02    0.47 ^ _575_/ZN (INV_X1)
                                         _287_ (net)
                  0.01    0.00    0.47 ^ _578_/A3 (NAND4_X1)
     1    1.18    0.01    0.03    0.50 v _578_/ZN (NAND4_X1)
                                         _290_ (net)
                  0.01    0.00    0.50 v _579_/B (MUX2_X1)
     1    6.45    0.01    0.07    0.57 v _579_/Z (MUX2_X1)
                                         _291_ (net)
                  0.01    0.00    0.57 v _580_/A (BUF_X8)
     6   42.78    0.01    0.03    0.61 v _580_/Z (BUF_X8)
                                         _292_ (net)
                  0.01    0.00    0.61 v _581_/A (BUF_X16)
    10   59.03    0.01    0.03    0.64 v _581_/Z (BUF_X16)
                                         _293_ (net)
                  0.01    0.00    0.64 v _583_/A2 (NOR2_X4)
    10   62.37    0.07    0.09    0.73 ^ _583_/ZN (NOR2_X4)
                                         net10 (net)
                  0.08    0.02    0.75 ^ _871_/A1 (NOR2_X1)
     1    1.46    0.02    0.01    0.76 v _871_/ZN (NOR2_X1)
                                         net13 (net)
                  0.02    0.00    0.76 v output13/A (BUF_X1)
     1    0.34    0.00    0.03    0.78 v output13/Z (BUF_X1)
                                         rd_data[1] (net)
                  0.00    0.00    0.78 v rd_data[1] (out)
                                  0.78   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.12495256215333939

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6294

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
9.28036117553711

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8863

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[1][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.13    0.24 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.03    0.27 ^ _977_/CO (HA_X1)
   0.01    0.29 v _562_/ZN (INV_X1)
   0.12    0.41 v _968_/S (FA_X1)
   0.05    0.46 v _574_/Z (BUF_X2)
   0.02    0.47 ^ _575_/ZN (INV_X1)
   0.03    0.50 v _578_/ZN (NAND4_X1)
   0.07    0.57 v _579_/Z (MUX2_X1)
   0.03    0.61 v _580_/Z (BUF_X8)
   0.03    0.64 v _581_/Z (BUF_X16)
   0.05    0.68 ^ _685_/ZN (OAI21_X4)
   0.06    0.75 v _688_/Z (MUX2_X1)
   0.00    0.75 v mem[1][2]$_DFFE_PP_/D (DFF_X1)
           0.75   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.06    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.11 ^ clkbuf_4_15_0_clk/Z (CLKBUF_X3)
   0.00    1.11 ^ mem[1][2]$_DFFE_PP_/CK (DFF_X1)
   0.00    1.11   clock reconvergence pessimism
  -0.04    1.08   library setup time
           1.08   data required time
---------------------------------------------------------
           1.08   data required time
          -0.75   data arrival time
---------------------------------------------------------
           0.33   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[1][6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[1][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ mem[1][6]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.20 ^ mem[1][6]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.23 ^ _692_/Z (MUX2_X1)
   0.00    0.23 ^ mem[1][6]$_DFFE_PP_/D (DFF_X1)
           0.23   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ mem[1][6]$_DFFE_PP_/CK (DFF_X1)
   0.00    0.11   clock reconvergence pessimism
   0.01    0.12   library hold time
           0.12   data required time
---------------------------------------------------------
           0.12   data required time
          -0.23   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1128

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1140

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.7848

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.0152

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
1.936799

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.37e-03   1.13e-04   1.11e-05   1.50e-03  30.9%
Combinational          1.32e-03   1.43e-03   1.75e-05   2.77e-03  57.3%
Clock                  2.31e-04   3.40e-04   9.18e-07   5.72e-04  11.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.93e-03   1.88e-03   2.95e-05   4.84e-03 100.0%
                          60.5%      38.9%       0.6%
