INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA_XILINX/010_fourbitsub/fourbitsub.srcs/sources_1/new/fourbitadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourbitadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA_XILINX/010_fourbitsub/fourbitsub.srcs/sources_1/new/fourbitsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourbitsub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA_XILINX/010_fourbitsub/fourbitsub.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA_XILINX/010_fourbitsub/fourbitsub.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/FPGA_XILINX/010_fourbitsub/fourbitsub.srcs/sim_1/new/fourbitsub_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourbitsub_tb
