Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jul  6 21:22:46 2022
| Host         : DESKTOP-QI02RAP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pivot_wrapper_timing_summary_routed.rpt -pb pivot_wrapper_timing_summary_routed.pb -rpx pivot_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pivot_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.926     -128.482                    393                22011        0.018        0.000                      0                22011        3.020        0.000                       0                 10380  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.926     -128.482                    393                22011        0.018        0.000                      0                22011        3.020        0.000                       0                 10380  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          393  Failing Endpoints,  Worst Slack       -0.926ns,  Total Violation     -128.482ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.926ns  (required time - arrival time)
  Source:                 pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.497ns  (logic 7.530ns (88.621%)  route 0.967ns (11.379%))
  Logic Levels:           11  (CARRY4=9 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       1.770     3.078    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/s00_axi_aclk
    DSP48_X0Y16          DSP48E1                                      r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.284 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.286    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.804 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__2/P[0]
                         net (fo=2, routed)           0.772     9.575    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_1_in[17]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124     9.699 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46/O
                         net (fo=1, routed)           0.000     9.699    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.249 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.249    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_26_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.363    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.477    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_4_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.591    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_3_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.705    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.933    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_9_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.047    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_8_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.381 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_7/O[1]
                         net (fo=1, routed)           0.193    11.574    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/A[10]
    SLICE_X8Y49          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     9.192 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       1.508    10.700    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/s00_axi_aclk
    SLICE_X8Y49          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_3/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X8Y49          FDRE (Setup_fdre_C_D)       -0.192    10.648    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_3
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                         -11.574    
  -------------------------------------------------------------------
                         slack                                 -0.926    

Slack (VIOLATED) :        -0.925ns  (required time - arrival time)
  Source:                 pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.476ns  (logic 7.509ns (88.596%)  route 0.967ns (11.404%))
  Logic Levels:           11  (CARRY4=9 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       1.770     3.078    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/s00_axi_aclk
    DSP48_X0Y16          DSP48E1                                      r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.284 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.286    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.804 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__2/P[0]
                         net (fo=2, routed)           0.772     9.575    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_1_in[17]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124     9.699 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46/O
                         net (fo=1, routed)           0.000     9.699    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.249 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.249    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_26_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.363    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.477    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_4_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.591    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_3_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.705    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.933    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_9_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.047    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_8_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.360 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_7/O[3]
                         net (fo=1, routed)           0.193    11.553    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/A[12]
    SLICE_X8Y49          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     9.192 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       1.508    10.700    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/s00_axi_aclk
    SLICE_X8Y49          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_1/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X8Y49          FDRE (Setup_fdre_C_D)       -0.212    10.628    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_1
  -------------------------------------------------------------------
                         required time                         10.628    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                 -0.925    

Slack (VIOLATED) :        -0.872ns  (required time - arrival time)
  Source:                 pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_9/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 7.281ns (86.792%)  route 1.108ns (13.208%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       1.770     3.078    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/s00_axi_aclk
    DSP48_X0Y16          DSP48E1                                      r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.284 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.286    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.804 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__2/P[0]
                         net (fo=2, routed)           0.772     9.575    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_1_in[17]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124     9.699 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46/O
                         net (fo=1, routed)           0.000     9.699    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.249 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.249    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_26_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.363    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.477    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_4_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.591    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_3_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.705    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.132 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_9/O[3]
                         net (fo=1, routed)           0.334    11.466    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/A[4]
    SLICE_X9Y46          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     9.192 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       1.507    10.699    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/s00_axi_aclk
    SLICE_X9Y46          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_9/C
                         clock pessimism              0.264    10.964    
                         clock uncertainty           -0.125    10.839    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)       -0.244    10.595    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_9
  -------------------------------------------------------------------
                         required time                         10.595    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_11/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 7.302ns (86.822%)  route 1.108ns (13.178%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       1.770     3.078    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/s00_axi_aclk
    DSP48_X0Y16          DSP48E1                                      r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.284 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.286    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.804 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__2/P[0]
                         net (fo=2, routed)           0.772     9.575    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_1_in[17]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124     9.699 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46/O
                         net (fo=1, routed)           0.000     9.699    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.249 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.249    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_26_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.363    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.477    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_4_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.591    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_3_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.705    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.153 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_9/O[1]
                         net (fo=1, routed)           0.335    11.488    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/A[2]
    SLICE_X9Y46          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     9.192 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       1.507    10.699    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/s00_axi_aclk
    SLICE_X9Y46          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_11/C
                         clock pessimism              0.264    10.964    
                         clock uncertainty           -0.125    10.839    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)       -0.219    10.620    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_11
  -------------------------------------------------------------------
                         required time                         10.620    
                         arrival time                         -11.488    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.833ns  (required time - arrival time)
  Source:                 pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 7.435ns (88.496%)  route 0.967ns (11.504%))
  Logic Levels:           11  (CARRY4=9 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       1.770     3.078    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/s00_axi_aclk
    DSP48_X0Y16          DSP48E1                                      r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.284 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.286    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.804 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__2/P[0]
                         net (fo=2, routed)           0.772     9.575    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_1_in[17]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124     9.699 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46/O
                         net (fo=1, routed)           0.000     9.699    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.249 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.249    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_26_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.363    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.477    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_4_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.591    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_3_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.705    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.933    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_9_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.047    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_8_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.286 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_7/O[2]
                         net (fo=1, routed)           0.193    11.479    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/A[11]
    SLICE_X8Y49          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     9.192 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       1.508    10.700    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/s00_axi_aclk
    SLICE_X8Y49          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_2/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X8Y49          FDRE (Setup_fdre_C_D)       -0.194    10.646    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_2
  -------------------------------------------------------------------
                         required time                         10.646    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                 -0.833    

Slack (VIOLATED) :        -0.812ns  (required time - arrival time)
  Source:                 pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_7/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.383ns  (logic 7.416ns (88.466%)  route 0.967ns (11.534%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       1.770     3.078    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/s00_axi_aclk
    DSP48_X0Y16          DSP48E1                                      r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.284 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.286    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.804 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__2/P[0]
                         net (fo=2, routed)           0.772     9.575    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_1_in[17]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124     9.699 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46/O
                         net (fo=1, routed)           0.000     9.699    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.249 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.249    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_26_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.363    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.477    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_4_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.591    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_3_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.705    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.933    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_9_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.267 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_8/O[1]
                         net (fo=1, routed)           0.193    11.460    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/A[6]
    SLICE_X8Y48          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     9.192 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       1.508    10.700    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/s00_axi_aclk
    SLICE_X8Y48          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_7/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)       -0.192    10.648    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_7
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                         -11.460    
  -------------------------------------------------------------------
                         slack                                 -0.812    

Slack (VIOLATED) :        -0.811ns  (required time - arrival time)
  Source:                 pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.362ns  (logic 7.395ns (88.441%)  route 0.967ns (11.559%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       1.770     3.078    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/s00_axi_aclk
    DSP48_X0Y16          DSP48E1                                      r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.284 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.286    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.804 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__2/P[0]
                         net (fo=2, routed)           0.772     9.575    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_1_in[17]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124     9.699 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46/O
                         net (fo=1, routed)           0.000     9.699    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.249 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.249    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_26_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.363    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.477    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_4_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.591    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_3_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.705    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.933    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_9_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.246 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_8/O[3]
                         net (fo=1, routed)           0.193    11.439    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/A[8]
    SLICE_X8Y48          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     9.192 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       1.508    10.700    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/s00_axi_aclk
    SLICE_X8Y48          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_5/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)       -0.212    10.628    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_5
  -------------------------------------------------------------------
                         required time                         10.628    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                 -0.811    

Slack (VIOLATED) :        -0.810ns  (required time - arrival time)
  Source:                 pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 7.418ns (88.470%)  route 0.967ns (11.530%))
  Logic Levels:           11  (CARRY4=9 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 10.701 - 8.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       1.770     3.078    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/s00_axi_aclk
    DSP48_X0Y16          DSP48E1                                      r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.284 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.286    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.804 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__2/P[0]
                         net (fo=2, routed)           0.772     9.575    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_1_in[17]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124     9.699 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46/O
                         net (fo=1, routed)           0.000     9.699    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.249 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.249    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_26_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.363    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.477    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_4_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.591    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_3_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.705    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.933 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.933    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_9_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.047 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.047    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_8_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.269 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_7/O[0]
                         net (fo=1, routed)           0.193    11.462    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/A[9]
    SLICE_X8Y49          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     9.192 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       1.508    10.700    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/s00_axi_aclk
    SLICE_X8Y49          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_4/C
                         clock pessimism              0.264    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X8Y49          FDRE (Setup_fdre_C_D)       -0.188    10.652    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_4
  -------------------------------------------------------------------
                         required time                         10.652    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                 -0.810    

Slack (VIOLATED) :        -0.779ns  (required time - arrival time)
  Source:                 pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_10/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 7.207ns (86.675%)  route 1.108ns (13.325%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       1.770     3.078    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/s00_axi_aclk
    DSP48_X0Y16          DSP48E1                                      r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.284 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.286    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.804 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__2/P[0]
                         net (fo=2, routed)           0.772     9.575    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_1_in[17]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124     9.699 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46/O
                         net (fo=1, routed)           0.000     9.699    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.249 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.249    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_26_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.363    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.477    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_4_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.591 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.591    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_3_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.705 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.705    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_2_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.819 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.819    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.058 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_9/O[2]
                         net (fo=1, routed)           0.334    11.392    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/A[3]
    SLICE_X9Y46          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     9.192 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       1.507    10.699    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/s00_axi_aclk
    SLICE_X9Y46          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_10/C
                         clock pessimism              0.264    10.964    
                         clock uncertainty           -0.125    10.839    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)       -0.225    10.614    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_10
  -------------------------------------------------------------------
                         required time                         10.614    
                         arrival time                         -11.392    
  -------------------------------------------------------------------
                         slack                                 -0.779    

Slack (VIOLATED) :        -0.755ns  (required time - arrival time)
  Source:                 pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/data2_out_reg[31]_i_1_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.335ns  (logic 7.398ns (88.760%)  route 0.937ns (11.240%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       1.753     3.061    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/s00_axi_aclk
    DSP48_X0Y10          DSP48E1                                      r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.267 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.269    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp__1_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     8.787 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp__2/P[3]
                         net (fo=2, routed)           0.742     9.528    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_1_in[20]
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.124     9.652 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_30/O
                         net (fo=1, routed)           0.000     9.652    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_30_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.184 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.184    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_5_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.298 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.298    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_4_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.412 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.412    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_3_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.526 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.526    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.640 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.640    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.754 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.754    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_9_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.868 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.868    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_8_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.202 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_7/O[1]
                         net (fo=1, routed)           0.193    11.395    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/A[10]
    SLICE_X8Y33          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/data2_out_reg[31]_i_1_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     9.192 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       1.500    10.692    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/s00_axi_aclk
    SLICE_X8Y33          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/data2_out_reg[31]_i_1_psdsp_3/C
                         clock pessimism              0.264    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)       -0.192    10.640    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/data2_out_reg[31]_i_1_psdsp_3
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                         -11.395    
  -------------------------------------------------------------------
                         slack                                 -0.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.229%)  route 0.159ns (51.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       0.589     0.930    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X38Y50         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.148     1.078 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[25]/Q
                         net (fo=2, routed)           0.159     1.236    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[25]
    SLICE_X39Y49         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       0.860     1.230    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X39Y49         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[25]/C
                         clock pessimism             -0.029     1.201    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.018     1.219    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[47].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.672%)  route 0.172ns (57.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       0.558     0.899    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X22Y11         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y11         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/Q
                         net (fo=2, routed)           0.172     1.198    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[47].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[26]
    SLICE_X20Y11         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[47].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       0.828     1.198    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[47].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X20Y11         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[47].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y11         FDRE (Hold_fdre_C_D)         0.010     1.174    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[47].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.251ns (62.438%)  route 0.151ns (37.562%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       0.560     0.901    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X22Y6          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y6          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.151     1.192    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/out[4]
    SLICE_X21Y6          LUT3 (Prop_lut3_I2_O)        0.045     1.237 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1__45/O
                         net (fo=1, routed)           0.000     1.237    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_1[4]
    SLICE_X21Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.302 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.302    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]_2[5]
    SLICE_X21Y6          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       0.830     1.200    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X21Y6          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y6          FDRE (Hold_fdre_C_D)         0.105     1.271    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.553%)  route 0.180ns (58.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       0.589     0.930    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X37Y50         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.128     1.058 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=2, routed)           0.180     1.238    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[23]
    SLICE_X38Y49         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       0.860     1.230    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X38Y49         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism             -0.029     1.201    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.000     1.201    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.988%)  route 0.221ns (61.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       0.559     0.900    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X23Y8          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=2, routed)           0.221     1.261    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[15]
    SLICE_X20Y7          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       0.829     1.199    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X20Y7          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y7          FDRE (Hold_fdre_C_D)         0.059     1.224    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[42].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.502%)  route 0.173ns (57.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       0.591     0.932    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X39Y49         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.128     1.060 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=1, routed)           0.173     1.233    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[42].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[41]_0[17]
    SLICE_X39Y50         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[42].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       0.859     1.229    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[42].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X39Y50         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[42].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)        -0.008     1.192    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[42].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[49].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.424%)  route 0.181ns (58.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       0.564     0.905    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[49].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X33Y48         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[49].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[49].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=1, routed)           0.181     1.214    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[49]_0[15]
    SLICE_X32Y52         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       0.831     1.201    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X32Y52         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.000     1.172    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[50].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.251ns (60.902%)  route 0.161ns (39.098%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       0.559     0.900    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X22Y9          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=2, routed)           0.161     1.202    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/out[16]
    SLICE_X21Y9          LUT3 (Prop_lut3_I2_O)        0.045     1.247 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux_i_1__45/O
                         net (fo=1, routed)           0.000     1.247    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_1[16]
    SLICE_X21Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.312 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.312    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]_2[17]
    SLICE_X21Y9          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       0.829     1.199    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X21Y9          FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y9          FDRE (Hold_fdre_C_D)         0.105     1.270    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.274ns (65.450%)  route 0.145ns (34.550%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       0.589     0.930    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X38Y50         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.094 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=2, routed)           0.145     1.238    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/out[28]
    SLICE_X39Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.283 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[29].carrymux_i_1__6/O
                         net (fo=1, routed)           0.000     1.283    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_0[29]
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.348 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.348    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[29]
    SLICE_X39Y48         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       0.860     1.230    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X39Y48         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]/C
                         clock pessimism             -0.029     1.201    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.105     1.306    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.251ns (60.766%)  route 0.162ns (39.234%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       0.558     0.899    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X22Y10         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=2, routed)           0.162     1.202    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/out[20]
    SLICE_X21Y10         LUT3 (Prop_lut3_I2_O)        0.045     1.247 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux_i_1__45/O
                         net (fo=1, routed)           0.000     1.247    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_1[20]
    SLICE_X21Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.312 r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.312    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[32]_2[21]
    SLICE_X21Y10         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  pivot_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10388, routed)       0.828     1.198    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X21Y10         FDRE                                         r  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X21Y10         FDRE (Hold_fdre_C_D)         0.105     1.269    pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pivot_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y7   pivot_i/PIVOT_0/U0/pivot_ins/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y7   pivot_i/PIVOT_0/U0/pivot_ins/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8   pivot_i/PIVOT_0/U0/pivot_ins/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8   pivot_i/PIVOT_0/U0/pivot_ins/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9   pivot_i/PIVOT_0/U0/pivot_ins/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9   pivot_i/PIVOT_0/U0/pivot_ins/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y9   pivot_i/PIVOT_0/U0/pivot_ins/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y9   pivot_i/PIVOT_0/U0/pivot_ins/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y8   pivot_i/PIVOT_0/U0/pivot_ins/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y8   pivot_i/PIVOT_0/U0/pivot_ins/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y52  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/dff_gen[1].xor_reg_reg[1]_srl24/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y52  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/dff_gen[1].xor_reg_reg[1]_srl24/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y52  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/dff_gen[25].xor_reg_reg[25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y52  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/dff_gen[25].xor_reg_reg[25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X20Y42  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X20Y42  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[56].pipe_reg[56][0]_srl23/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y52  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y52  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X32Y43  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y52  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[55].pipe_reg[55][0]_srl22/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X32Y43  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X32Y43  pivot_i/PIVOT_0/U0/pivot_ins/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[55].pipe_reg[55][1]_srl22/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y40   pivot_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y40   pivot_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y40   pivot_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y40   pivot_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y40   pivot_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y40   pivot_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y40   pivot_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y40   pivot_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK



