<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - MINRESRX2FFT_MEMORY_block.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../MINRESRX2FFT_MEMORY_block.vhd" target="rtwreport_document_frame" id="linkToText_plain">MINRESRX2FFT_MEMORY_block.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hydroZ2\hdlsrc\Test_DOA\MINRESRX2FFT_MEMORY_block.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2022-04-10 13:32:06</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 9.9 and HDL Coder 3.17</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Module: MINRESRX2FFT_MEMORY_block</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Source Path: Test_DOA/FFTs/FFT Hydro 2/FFT HDL Optimized/MINRESRX2FFT_MEMORY</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- Hierarchy Level: 4</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="21">   21   </a><span class="KW">USE</span> work.Test_DOA_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" name="22">   22   </a>
</span><span><a class="LN" name="23">   23   </a><span class="KW">ENTITY</span> MINRESRX2FFT_MEMORY_block <span class="KW">IS</span>
</span><span><a class="LN" name="24">   24   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="25">   25   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="26">   26   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="27">   27   </a>        dMemIn1_re                        :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="28">   28   </a>        dMemIn1_im                        :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="29">   29   </a>        dMemIn2_re                        :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="30">   30   </a>        dMemIn2_im                        :   <span class="KW">IN</span>    std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="31">   31   </a>        wrEnb1                            :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="32">   32   </a>        wrEnb2                            :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="33">   33   </a>        wrEnb3                            :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="34">   34   </a>        rdEnb1                            :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="35">   35   </a>        rdEnb2                            :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="36">   36   </a>        rdEnb3                            :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="37">   37   </a>        stage                             :   <span class="KW">IN</span>    std_logic_vector(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="38">   38   </a>        initIC                            :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="39">   39   </a>        unLoadPhase                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="40">   40   </a>        dMemOut1_re                       :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="41">   41   </a>        dMemOut1_im                       :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="42">   42   </a>        dMemOut2_re                       :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="43">   43   </a>        dMemOut2_im                       :   <span class="KW">OUT</span>   std_logic_vector(16 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="44">   44   </a>        );
</span><span><a class="LN" name="45">   45   </a><span class="KW">END</span> MINRESRX2FFT_MEMORY_block;
</span><span><a class="LN" name="46">   46   </a>
</span><span><a class="LN" name="47">   47   </a>
</span><span><a class="LN" name="48">   48   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> MINRESRX2FFT_MEMORY_block <span class="KW">IS</span>
</span><span><a class="LN" name="49">   49   </a>
</span><span><a class="LN" name="50">   50   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">COMPONENT</span> SimpleDualPortRAM_generic
</span><span><a class="LN" name="52">   52   </a>    <span class="KW">GENERIC</span>( AddrWidth                    : integer;
</span><span><a class="LN" name="53">   53   </a>             DataWidth                    : integer
</span><span><a class="LN" name="54">   54   </a>             );
</span><span><a class="LN" name="55">   55   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="56">   56   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="57">   57   </a>          wr_din                          :   <span class="KW">IN</span>    std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" name="58">   58   </a>          wr_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" name="59">   59   </a>          wr_en                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="60">   60   </a>          rd_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" name="61">   61   </a>          rd_dout                         :   <span class="KW">OUT</span>   std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- generic width</span>
</span><span><a class="LN" name="62">   62   </a>          );
</span><span><a class="LN" name="63">   63   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="64">   64   </a>
</span><span><a class="LN" name="65">   65   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : SimpleDualPortRAM_generic
</span><span><a class="LN" name="67">   67   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.SimpleDualPortRAM_generic(rtl);
</span><span><a class="LN" name="68">   68   </a>
</span><span><a class="LN" name="69">   69   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="70">   70   </a>  <span class="KW">SIGNAL</span> dMemIn1_re_signed                : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">SIGNAL</span> intdelay_reg                     : vector_of_signed17(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix17 [2]</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">SIGNAL</span> wrData01Dly_re                   : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">SIGNAL</span> stage_unsigned                   : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">SIGNAL</span> dMemIn2_re_signed                : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="75">   75   </a>  <span class="KW">SIGNAL</span> intdelay_reg_1                   : vector_of_signed17(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix17 [2]</span>
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">SIGNAL</span> wrData10Dly_re                   : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="77">   77   </a>  <span class="KW">SIGNAL</span> dMemIn2_im_signed                : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">SIGNAL</span> intdelay_reg_2                   : vector_of_signed17(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix17 [2]</span>
</span><span><a class="LN" name="79">   79   </a>  <span class="KW">SIGNAL</span> wrData10Dly_im                   : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">SIGNAL</span> intdelay_reg_3                   : vector_of_signed17(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix17 [2]</span>
</span><span><a class="LN" name="81">   81   </a>  <span class="KW">SIGNAL</span> wrData11Dly_re                   : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">SIGNAL</span> intdelay_reg_4                   : vector_of_signed17(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix17 [2]</span>
</span><span><a class="LN" name="83">   83   </a>  <span class="KW">SIGNAL</span> wrData11Dly_im                   : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="84">   84   </a>  <span class="KW">SIGNAL</span> rdAddr10                         : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="85">   85   </a>  <span class="KW">SIGNAL</span> wrAddr10                         : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="86">   86   </a>  <span class="KW">SIGNAL</span> wrEnb11                          : std_logic;
</span><span><a class="LN" name="87">   87   </a>  <span class="KW">SIGNAL</span> rdData11_im                      : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">SIGNAL</span> rdData11_im_signed               : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">SIGNAL</span> rdData11_re                      : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="90">   90   </a>  <span class="KW">SIGNAL</span> rdData11_re_signed               : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">SIGNAL</span> wrEnb10                          : std_logic;
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">SIGNAL</span> rdData10_im                      : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="93">   93   </a>  <span class="KW">SIGNAL</span> rdData10_im_signed               : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">SIGNAL</span> rdAddr10_tmp                     : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">SIGNAL</span> addrBit10_7                      : std_logic;
</span><span><a class="LN" name="96">   96   </a>  <span class="KW">SIGNAL</span> addrBit10_6                      : std_logic;
</span><span><a class="LN" name="97">   97   </a>  <span class="KW">SIGNAL</span> addrBit10_5                      : std_logic;
</span><span><a class="LN" name="98">   98   </a>  <span class="KW">SIGNAL</span> addrBit10_4                      : std_logic;
</span><span><a class="LN" name="99">   99   </a>  <span class="KW">SIGNAL</span> addrBit10_3                      : std_logic;
</span><span><a class="LN" name="100">  100   </a>  <span class="KW">SIGNAL</span> addrBit10_2                      : std_logic;
</span><span><a class="LN" name="101">  101   </a>  <span class="KW">SIGNAL</span> addrBit10_1                      : std_logic;
</span><span><a class="LN" name="102">  102   </a>  <span class="KW">SIGNAL</span> rdAddr10_bitRev                  : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="103">  103   </a>  <span class="KW">SIGNAL</span> rdData10_re                      : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="104">  104   </a>  <span class="KW">SIGNAL</span> rdData10_re_signed               : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="105">  105   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_cnt1         : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="106">  106   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_cnt2         : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="107">  107   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_cnt1LSB      : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="108">  108   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_cnt2MSB      : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="109">  109   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_IC           : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="110">  110   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_initCnt      : std_logic;
</span><span><a class="LN" name="111">  111   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_rdEnb2Dly    : std_logic;
</span><span><a class="LN" name="112">  112   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_rdEnb3Dly    : std_logic;
</span><span><a class="LN" name="113">  113   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_wrAddrReg23  : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="114">  114   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_wrAddrReg1   : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="115">  115   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_rdAddrReg1   : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="116">  116   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_rdAddrReg23  : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="117">  117   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_wrEnb01Reg   : std_logic;
</span><span><a class="LN" name="118">  118   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_wrEnb10Reg   : std_logic;
</span><span><a class="LN" name="119">  119   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_wrEnb11Reg   : std_logic;
</span><span><a class="LN" name="120">  120   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_wrAddr1Dly   : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="121">  121   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_wrAddr2Dly   : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="122">  122   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_wrEnb1Dly    : std_logic;
</span><span><a class="LN" name="123">  123   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_wrEnb2Dly    : std_logic;
</span><span><a class="LN" name="124">  124   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_wrEnb3Dly    : std_logic;
</span><span><a class="LN" name="125">  125   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_cnt1_next    : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="126">  126   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_cnt2_next    : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="127">  127   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_cnt1LSB_next : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="128">  128   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_cnt2MSB_next : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="129">  129   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_IC_next      : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="130">  130   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_initCnt_next : std_logic;
</span><span><a class="LN" name="131">  131   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_rdEnb2Dly_next : std_logic;
</span><span><a class="LN" name="132">  132   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_rdEnb3Dly_next : std_logic;
</span><span><a class="LN" name="133">  133   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_wrAddrReg23_next : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="134">  134   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_wrAddrReg1_next : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="135">  135   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_rdAddrReg1_next : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="136">  136   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_rdAddrReg23_next : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="137">  137   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_wrEnb01Reg_next : std_logic;
</span><span><a class="LN" name="138">  138   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_wrEnb10Reg_next : std_logic;
</span><span><a class="LN" name="139">  139   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_wrEnb11Reg_next : std_logic;
</span><span><a class="LN" name="140">  140   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_wrAddr1Dly_next : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="141">  141   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_wrAddr2Dly_next : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="142">  142   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_wrEnb1Dly_next : std_logic;
</span><span><a class="LN" name="143">  143   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_wrEnb2Dly_next : std_logic;
</span><span><a class="LN" name="144">  144   </a>  <span class="KW">SIGNAL</span> minResRX2FFTMEMCtrl_wrEnb3Dly_next : std_logic;
</span><span><a class="LN" name="145">  145   </a>  <span class="KW">SIGNAL</span> wrEnb01                          : std_logic;
</span><span><a class="LN" name="146">  146   </a>  <span class="KW">SIGNAL</span> wrAddr01                         : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="147">  147   </a>  <span class="KW">SIGNAL</span> rdAddr01_tmp                     : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="148">  148   </a>  <span class="KW">SIGNAL</span> dMemOut2_re_tmp                  : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="149">  149   </a>  <span class="KW">SIGNAL</span> dMemOut2_im_tmp                  : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="150">  150   </a>  <span class="KW">SIGNAL</span> addrBit01_1                      : std_logic;
</span><span><a class="LN" name="151">  151   </a>  <span class="KW">SIGNAL</span> addrBit01_2                      : std_logic;
</span><span><a class="LN" name="152">  152   </a>  <span class="KW">SIGNAL</span> addrBit01_3                      : std_logic;
</span><span><a class="LN" name="153">  153   </a>  <span class="KW">SIGNAL</span> addrBit01_4                      : std_logic;
</span><span><a class="LN" name="154">  154   </a>  <span class="KW">SIGNAL</span> addrBit01_5                      : std_logic;
</span><span><a class="LN" name="155">  155   </a>  <span class="KW">SIGNAL</span> addrBit01_6                      : std_logic;
</span><span><a class="LN" name="156">  156   </a>  <span class="KW">SIGNAL</span> addrBit01_7                      : std_logic;
</span><span><a class="LN" name="157">  157   </a>  <span class="KW">SIGNAL</span> rdAddr01_bitRev                  : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="158">  158   </a>  <span class="KW">SIGNAL</span> rdAddr01                         : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="159">  159   </a>  <span class="KW">SIGNAL</span> dMemOut1_re_tmp                  : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="160">  160   </a>  <span class="KW">SIGNAL</span> dMemIn1_im_signed                : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="161">  161   </a>  <span class="KW">SIGNAL</span> intdelay_reg_5                   : vector_of_signed17(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix17 [2]</span>
</span><span><a class="LN" name="162">  162   </a>  <span class="KW">SIGNAL</span> wrData01Dly_im                   : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="163">  163   </a>  <span class="KW">SIGNAL</span> dMemOut1_im_tmp                  : std_logic_vector(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17</span>
</span><span><a class="LN" name="164">  164   </a>
</span><span><a class="LN" name="165">  165   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="166">  166   </a>  u_dataMEM_im_11 : SimpleDualPortRAM_generic
</span><span><a class="LN" name="167">  167   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 7,
</span><span><a class="LN" name="168">  168   </a>                 DataWidth =&gt; 17
</span><span><a class="LN" name="169">  169   </a>                 )
</span><span><a class="LN" name="170">  170   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="171">  171   </a>              enb =&gt; enb,
</span><span><a class="LN" name="172">  172   </a>              wr_din =&gt; std_logic_vector(wrData11Dly_im),
</span><span><a class="LN" name="173">  173   </a>              wr_addr =&gt; std_logic_vector(wrAddr10),
</span><span><a class="LN" name="174">  174   </a>              wr_en =&gt; wrEnb11,
</span><span><a class="LN" name="175">  175   </a>              rd_addr =&gt; std_logic_vector(rdAddr10),
</span><span><a class="LN" name="176">  176   </a>              rd_dout =&gt; rdData11_im
</span><span><a class="LN" name="177">  177   </a>              );
</span><span><a class="LN" name="178">  178   </a>
</span><span><a class="LN" name="179">  179   </a>  u_dataMEM_re_11 : SimpleDualPortRAM_generic
</span><span><a class="LN" name="180">  180   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 7,
</span><span><a class="LN" name="181">  181   </a>                 DataWidth =&gt; 17
</span><span><a class="LN" name="182">  182   </a>                 )
</span><span><a class="LN" name="183">  183   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="184">  184   </a>              enb =&gt; enb,
</span><span><a class="LN" name="185">  185   </a>              wr_din =&gt; std_logic_vector(wrData11Dly_re),
</span><span><a class="LN" name="186">  186   </a>              wr_addr =&gt; std_logic_vector(wrAddr10),
</span><span><a class="LN" name="187">  187   </a>              wr_en =&gt; wrEnb11,
</span><span><a class="LN" name="188">  188   </a>              rd_addr =&gt; std_logic_vector(rdAddr10),
</span><span><a class="LN" name="189">  189   </a>              rd_dout =&gt; rdData11_re
</span><span><a class="LN" name="190">  190   </a>              );
</span><span><a class="LN" name="191">  191   </a>
</span><span><a class="LN" name="192">  192   </a>  u_dataMEM_im_10 : SimpleDualPortRAM_generic
</span><span><a class="LN" name="193">  193   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 7,
</span><span><a class="LN" name="194">  194   </a>                 DataWidth =&gt; 17
</span><span><a class="LN" name="195">  195   </a>                 )
</span><span><a class="LN" name="196">  196   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="197">  197   </a>              enb =&gt; enb,
</span><span><a class="LN" name="198">  198   </a>              wr_din =&gt; std_logic_vector(wrData10Dly_im),
</span><span><a class="LN" name="199">  199   </a>              wr_addr =&gt; std_logic_vector(wrAddr10),
</span><span><a class="LN" name="200">  200   </a>              wr_en =&gt; wrEnb10,
</span><span><a class="LN" name="201">  201   </a>              rd_addr =&gt; std_logic_vector(rdAddr10),
</span><span><a class="LN" name="202">  202   </a>              rd_dout =&gt; rdData10_im
</span><span><a class="LN" name="203">  203   </a>              );
</span><span><a class="LN" name="204">  204   </a>
</span><span><a class="LN" name="205">  205   </a>  u_dataMEM_re_10 : SimpleDualPortRAM_generic
</span><span><a class="LN" name="206">  206   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 7,
</span><span><a class="LN" name="207">  207   </a>                 DataWidth =&gt; 17
</span><span><a class="LN" name="208">  208   </a>                 )
</span><span><a class="LN" name="209">  209   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="210">  210   </a>              enb =&gt; enb,
</span><span><a class="LN" name="211">  211   </a>              wr_din =&gt; std_logic_vector(wrData10Dly_re),
</span><span><a class="LN" name="212">  212   </a>              wr_addr =&gt; std_logic_vector(wrAddr10),
</span><span><a class="LN" name="213">  213   </a>              wr_en =&gt; wrEnb10,
</span><span><a class="LN" name="214">  214   </a>              rd_addr =&gt; std_logic_vector(rdAddr10),
</span><span><a class="LN" name="215">  215   </a>              rd_dout =&gt; rdData10_re
</span><span><a class="LN" name="216">  216   </a>              );
</span><span><a class="LN" name="217">  217   </a>
</span><span><a class="LN" name="218">  218   </a>  u_dataMEM_re_01 : SimpleDualPortRAM_generic
</span><span><a class="LN" name="219">  219   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 7,
</span><span><a class="LN" name="220">  220   </a>                 DataWidth =&gt; 17
</span><span><a class="LN" name="221">  221   </a>                 )
</span><span><a class="LN" name="222">  222   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="223">  223   </a>              enb =&gt; enb,
</span><span><a class="LN" name="224">  224   </a>              wr_din =&gt; std_logic_vector(wrData01Dly_re),
</span><span><a class="LN" name="225">  225   </a>              wr_addr =&gt; std_logic_vector(wrAddr01),
</span><span><a class="LN" name="226">  226   </a>              wr_en =&gt; wrEnb01,
</span><span><a class="LN" name="227">  227   </a>              rd_addr =&gt; std_logic_vector(rdAddr01),
</span><span><a class="LN" name="228">  228   </a>              rd_dout =&gt; dMemOut1_re_tmp
</span><span><a class="LN" name="229">  229   </a>              );
</span><span><a class="LN" name="230">  230   </a>
</span><span><a class="LN" name="231">  231   </a>  u_dataMEM_im_01 : SimpleDualPortRAM_generic
</span><span><a class="LN" name="232">  232   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 7,
</span><span><a class="LN" name="233">  233   </a>                 DataWidth =&gt; 17
</span><span><a class="LN" name="234">  234   </a>                 )
</span><span><a class="LN" name="235">  235   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="236">  236   </a>              enb =&gt; enb,
</span><span><a class="LN" name="237">  237   </a>              wr_din =&gt; std_logic_vector(wrData01Dly_im),
</span><span><a class="LN" name="238">  238   </a>              wr_addr =&gt; std_logic_vector(wrAddr01),
</span><span><a class="LN" name="239">  239   </a>              wr_en =&gt; wrEnb01,
</span><span><a class="LN" name="240">  240   </a>              rd_addr =&gt; std_logic_vector(rdAddr01),
</span><span><a class="LN" name="241">  241   </a>              rd_dout =&gt; dMemOut1_im_tmp
</span><span><a class="LN" name="242">  242   </a>              );
</span><span><a class="LN" name="243">  243   </a>
</span><span><a class="LN" name="244">  244   </a>  dMemIn1_re_signed &lt;= signed(dMemIn1_re);
</span><span><a class="LN" name="245">  245   </a>
</span><span><a class="LN" name="246">  246   </a>  intdelay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="247">  247   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="248">  248   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="249">  249   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="250">  250   </a>        intdelay_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 17));
</span><span><a class="LN" name="251">  251   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="252">  252   </a>        intdelay_reg(0) &lt;= dMemIn1_re_signed;
</span><span><a class="LN" name="253">  253   </a>        intdelay_reg(1) &lt;= intdelay_reg(0);
</span><span><a class="LN" name="254">  254   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="255">  255   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="256">  256   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> intdelay_process;
</span><span><a class="LN" name="257">  257   </a>
</span><span><a class="LN" name="258">  258   </a>  wrData01Dly_re &lt;= intdelay_reg(1);
</span><span><a class="LN" name="259">  259   </a>
</span><span><a class="LN" name="260">  260   </a>  stage_unsigned &lt;= unsigned(stage);
</span><span><a class="LN" name="261">  261   </a>
</span><span><a class="LN" name="262">  262   </a>  dMemIn2_re_signed &lt;= signed(dMemIn2_re);
</span><span><a class="LN" name="263">  263   </a>
</span><span><a class="LN" name="264">  264   </a>  intdelay_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="265">  265   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="266">  266   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="267">  267   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="268">  268   </a>        intdelay_reg_1 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 17));
</span><span><a class="LN" name="269">  269   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="270">  270   </a>        intdelay_reg_1(0) &lt;= dMemIn2_re_signed;
</span><span><a class="LN" name="271">  271   </a>        intdelay_reg_1(1) &lt;= intdelay_reg_1(0);
</span><span><a class="LN" name="272">  272   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="273">  273   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="274">  274   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> intdelay_1_process;
</span><span><a class="LN" name="275">  275   </a>
</span><span><a class="LN" name="276">  276   </a>  wrData10Dly_re &lt;= intdelay_reg_1(1);
</span><span><a class="LN" name="277">  277   </a>
</span><span><a class="LN" name="278">  278   </a>  dMemIn2_im_signed &lt;= signed(dMemIn2_im);
</span><span><a class="LN" name="279">  279   </a>
</span><span><a class="LN" name="280">  280   </a>  intdelay_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="281">  281   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="282">  282   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="283">  283   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="284">  284   </a>        intdelay_reg_2 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 17));
</span><span><a class="LN" name="285">  285   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="286">  286   </a>        intdelay_reg_2(0) &lt;= dMemIn2_im_signed;
</span><span><a class="LN" name="287">  287   </a>        intdelay_reg_2(1) &lt;= intdelay_reg_2(0);
</span><span><a class="LN" name="288">  288   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="289">  289   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="290">  290   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> intdelay_2_process;
</span><span><a class="LN" name="291">  291   </a>
</span><span><a class="LN" name="292">  292   </a>  wrData10Dly_im &lt;= intdelay_reg_2(1);
</span><span><a class="LN" name="293">  293   </a>
</span><span><a class="LN" name="294">  294   </a>  intdelay_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="295">  295   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="296">  296   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="297">  297   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="298">  298   </a>        intdelay_reg_3 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 17));
</span><span><a class="LN" name="299">  299   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="300">  300   </a>        intdelay_reg_3(0) &lt;= dMemIn2_re_signed;
</span><span><a class="LN" name="301">  301   </a>        intdelay_reg_3(1) &lt;= intdelay_reg_3(0);
</span><span><a class="LN" name="302">  302   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="303">  303   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="304">  304   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> intdelay_3_process;
</span><span><a class="LN" name="305">  305   </a>
</span><span><a class="LN" name="306">  306   </a>  wrData11Dly_re &lt;= intdelay_reg_3(1);
</span><span><a class="LN" name="307">  307   </a>
</span><span><a class="LN" name="308">  308   </a>  intdelay_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="309">  309   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="310">  310   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="311">  311   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="312">  312   </a>        intdelay_reg_4 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 17));
</span><span><a class="LN" name="313">  313   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="314">  314   </a>        intdelay_reg_4(0) &lt;= dMemIn2_im_signed;
</span><span><a class="LN" name="315">  315   </a>        intdelay_reg_4(1) &lt;= intdelay_reg_4(0);
</span><span><a class="LN" name="316">  316   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="317">  317   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="318">  318   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> intdelay_4_process;
</span><span><a class="LN" name="319">  319   </a>
</span><span><a class="LN" name="320">  320   </a>  wrData11Dly_im &lt;= intdelay_reg_4(1);
</span><span><a class="LN" name="321">  321   </a>
</span><span><a class="LN" name="322">  322   </a>  rdData11_im_signed &lt;= signed(rdData11_im);
</span><span><a class="LN" name="323">  323   </a>
</span><span><a class="LN" name="324">  324   </a>  rdData11_re_signed &lt;= signed(rdData11_re);
</span><span><a class="LN" name="325">  325   </a>
</span><span><a class="LN" name="326">  326   </a>  rdData10_im_signed &lt;= signed(rdData10_im);
</span><span><a class="LN" name="327">  327   </a>
</span><span><a class="LN" name="328">  328   </a>  addrBit10_7 &lt;= rdAddr10_tmp(6);
</span><span><a class="LN" name="329">  329   </a>
</span><span><a class="LN" name="330">  330   </a>  addrBit10_6 &lt;= rdAddr10_tmp(5);
</span><span><a class="LN" name="331">  331   </a>
</span><span><a class="LN" name="332">  332   </a>  addrBit10_5 &lt;= rdAddr10_tmp(4);
</span><span><a class="LN" name="333">  333   </a>
</span><span><a class="LN" name="334">  334   </a>  addrBit10_4 &lt;= rdAddr10_tmp(3);
</span><span><a class="LN" name="335">  335   </a>
</span><span><a class="LN" name="336">  336   </a>  addrBit10_3 &lt;= rdAddr10_tmp(2);
</span><span><a class="LN" name="337">  337   </a>
</span><span><a class="LN" name="338">  338   </a>  addrBit10_2 &lt;= rdAddr10_tmp(1);
</span><span><a class="LN" name="339">  339   </a>
</span><span><a class="LN" name="340">  340   </a>  addrBit10_1 &lt;= rdAddr10_tmp(0);
</span><span><a class="LN" name="341">  341   </a>
</span><span><a class="LN" name="342">  342   </a>  rdAddr10_bitRev &lt;= unsigned'(addrBit10_1 &amp; addrBit10_2 &amp; addrBit10_3 &amp; addrBit10_4 &amp; addrBit10_5 &amp; addrBit10_6 &amp; addrBit10_7);
</span><span><a class="LN" name="343">  343   </a>
</span><span><a class="LN" name="344">  344   </a>  
</span><span><a class="LN" name="345">  345   </a>  rdAddr10 &lt;= rdAddr10_tmp <span class="KW">WHEN</span> unLoadPhase = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="346">  346   </a>      rdAddr10_bitRev;
</span><span><a class="LN" name="347">  347   </a>
</span><span><a class="LN" name="348">  348   </a>  rdData10_re_signed &lt;= signed(rdData10_re);
</span><span><a class="LN" name="349">  349   </a>
</span><span><a class="LN" name="350">  350   </a>  <span class="CT">-- minResRX2FFTMEMCtrl</span>
</span><span><a class="LN" name="351">  351   </a>  minResRX2FFTMEMCtrl_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="352">  352   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="353">  353   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="354">  354   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="355">  355   </a>        minResRX2FFTMEMCtrl_cnt1 &lt;= to_unsigned(16#00#, 7);
</span><span><a class="LN" name="356">  356   </a>        minResRX2FFTMEMCtrl_cnt2 &lt;= to_unsigned(16#00#, 7);
</span><span><a class="LN" name="357">  357   </a>        minResRX2FFTMEMCtrl_cnt1LSB &lt;= to_unsigned(16#00#, 7);
</span><span><a class="LN" name="358">  358   </a>        minResRX2FFTMEMCtrl_cnt2MSB &lt;= to_unsigned(16#00#, 7);
</span><span><a class="LN" name="359">  359   </a>        minResRX2FFTMEMCtrl_wrAddrReg23 &lt;= to_unsigned(16#00#, 7);
</span><span><a class="LN" name="360">  360   </a>        minResRX2FFTMEMCtrl_wrAddrReg1 &lt;= to_unsigned(16#00#, 7);
</span><span><a class="LN" name="361">  361   </a>        minResRX2FFTMEMCtrl_wrAddr1Dly &lt;= to_unsigned(16#00#, 7);
</span><span><a class="LN" name="362">  362   </a>        minResRX2FFTMEMCtrl_wrAddr2Dly &lt;= to_unsigned(16#00#, 7);
</span><span><a class="LN" name="363">  363   </a>        minResRX2FFTMEMCtrl_rdAddrReg23 &lt;= to_unsigned(16#00#, 7);
</span><span><a class="LN" name="364">  364   </a>        minResRX2FFTMEMCtrl_rdAddrReg1 &lt;= to_unsigned(16#00#, 7);
</span><span><a class="LN" name="365">  365   </a>        minResRX2FFTMEMCtrl_IC &lt;= to_unsigned(16#00#, 7);
</span><span><a class="LN" name="366">  366   </a>        minResRX2FFTMEMCtrl_wrEnb01Reg &lt;= '0';
</span><span><a class="LN" name="367">  367   </a>        minResRX2FFTMEMCtrl_wrEnb10Reg &lt;= '0';
</span><span><a class="LN" name="368">  368   </a>        minResRX2FFTMEMCtrl_wrEnb11Reg &lt;= '0';
</span><span><a class="LN" name="369">  369   </a>        minResRX2FFTMEMCtrl_wrEnb1Dly &lt;= '0';
</span><span><a class="LN" name="370">  370   </a>        minResRX2FFTMEMCtrl_wrEnb2Dly &lt;= '0';
</span><span><a class="LN" name="371">  371   </a>        minResRX2FFTMEMCtrl_wrEnb3Dly &lt;= '0';
</span><span><a class="LN" name="372">  372   </a>        minResRX2FFTMEMCtrl_initCnt &lt;= '0';
</span><span><a class="LN" name="373">  373   </a>        minResRX2FFTMEMCtrl_rdEnb2Dly &lt;= '0';
</span><span><a class="LN" name="374">  374   </a>        minResRX2FFTMEMCtrl_rdEnb3Dly &lt;= '0';
</span><span><a class="LN" name="375">  375   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="376">  376   </a>        minResRX2FFTMEMCtrl_cnt1 &lt;= minResRX2FFTMEMCtrl_cnt1_next;
</span><span><a class="LN" name="377">  377   </a>        minResRX2FFTMEMCtrl_cnt2 &lt;= minResRX2FFTMEMCtrl_cnt2_next;
</span><span><a class="LN" name="378">  378   </a>        minResRX2FFTMEMCtrl_cnt1LSB &lt;= minResRX2FFTMEMCtrl_cnt1LSB_next;
</span><span><a class="LN" name="379">  379   </a>        minResRX2FFTMEMCtrl_cnt2MSB &lt;= minResRX2FFTMEMCtrl_cnt2MSB_next;
</span><span><a class="LN" name="380">  380   </a>        minResRX2FFTMEMCtrl_IC &lt;= minResRX2FFTMEMCtrl_IC_next;
</span><span><a class="LN" name="381">  381   </a>        minResRX2FFTMEMCtrl_initCnt &lt;= minResRX2FFTMEMCtrl_initCnt_next;
</span><span><a class="LN" name="382">  382   </a>        minResRX2FFTMEMCtrl_rdEnb2Dly &lt;= minResRX2FFTMEMCtrl_rdEnb2Dly_next;
</span><span><a class="LN" name="383">  383   </a>        minResRX2FFTMEMCtrl_rdEnb3Dly &lt;= minResRX2FFTMEMCtrl_rdEnb3Dly_next;
</span><span><a class="LN" name="384">  384   </a>        minResRX2FFTMEMCtrl_wrAddrReg23 &lt;= minResRX2FFTMEMCtrl_wrAddrReg23_next;
</span><span><a class="LN" name="385">  385   </a>        minResRX2FFTMEMCtrl_wrAddrReg1 &lt;= minResRX2FFTMEMCtrl_wrAddrReg1_next;
</span><span><a class="LN" name="386">  386   </a>        minResRX2FFTMEMCtrl_rdAddrReg1 &lt;= minResRX2FFTMEMCtrl_rdAddrReg1_next;
</span><span><a class="LN" name="387">  387   </a>        minResRX2FFTMEMCtrl_rdAddrReg23 &lt;= minResRX2FFTMEMCtrl_rdAddrReg23_next;
</span><span><a class="LN" name="388">  388   </a>        minResRX2FFTMEMCtrl_wrEnb01Reg &lt;= minResRX2FFTMEMCtrl_wrEnb01Reg_next;
</span><span><a class="LN" name="389">  389   </a>        minResRX2FFTMEMCtrl_wrEnb10Reg &lt;= minResRX2FFTMEMCtrl_wrEnb10Reg_next;
</span><span><a class="LN" name="390">  390   </a>        minResRX2FFTMEMCtrl_wrEnb11Reg &lt;= minResRX2FFTMEMCtrl_wrEnb11Reg_next;
</span><span><a class="LN" name="391">  391   </a>        minResRX2FFTMEMCtrl_wrAddr1Dly &lt;= minResRX2FFTMEMCtrl_wrAddr1Dly_next;
</span><span><a class="LN" name="392">  392   </a>        minResRX2FFTMEMCtrl_wrAddr2Dly &lt;= minResRX2FFTMEMCtrl_wrAddr2Dly_next;
</span><span><a class="LN" name="393">  393   </a>        minResRX2FFTMEMCtrl_wrEnb1Dly &lt;= minResRX2FFTMEMCtrl_wrEnb1Dly_next;
</span><span><a class="LN" name="394">  394   </a>        minResRX2FFTMEMCtrl_wrEnb2Dly &lt;= minResRX2FFTMEMCtrl_wrEnb2Dly_next;
</span><span><a class="LN" name="395">  395   </a>        minResRX2FFTMEMCtrl_wrEnb3Dly &lt;= minResRX2FFTMEMCtrl_wrEnb3Dly_next;
</span><span><a class="LN" name="396">  396   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="397">  397   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="398">  398   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> minResRX2FFTMEMCtrl_process;
</span><span><a class="LN" name="399">  399   </a>
</span><span><a class="LN" name="400">  400   </a>  minResRX2FFTMEMCtrl_output : <span class="KW">PROCESS</span> (initIC, minResRX2FFTMEMCtrl_IC, minResRX2FFTMEMCtrl_cnt1,
</span><span><a class="LN" name="401">  401   </a>       minResRX2FFTMEMCtrl_cnt1LSB, minResRX2FFTMEMCtrl_cnt2,
</span><span><a class="LN" name="402">  402   </a>       minResRX2FFTMEMCtrl_cnt2MSB, minResRX2FFTMEMCtrl_initCnt,
</span><span><a class="LN" name="403">  403   </a>       minResRX2FFTMEMCtrl_rdAddrReg1, minResRX2FFTMEMCtrl_rdAddrReg23,
</span><span><a class="LN" name="404">  404   </a>       minResRX2FFTMEMCtrl_rdEnb2Dly, minResRX2FFTMEMCtrl_rdEnb3Dly,
</span><span><a class="LN" name="405">  405   </a>       minResRX2FFTMEMCtrl_wrAddr1Dly, minResRX2FFTMEMCtrl_wrAddr2Dly,
</span><span><a class="LN" name="406">  406   </a>       minResRX2FFTMEMCtrl_wrAddrReg1, minResRX2FFTMEMCtrl_wrAddrReg23,
</span><span><a class="LN" name="407">  407   </a>       minResRX2FFTMEMCtrl_wrEnb01Reg, minResRX2FFTMEMCtrl_wrEnb10Reg,
</span><span><a class="LN" name="408">  408   </a>       minResRX2FFTMEMCtrl_wrEnb11Reg, minResRX2FFTMEMCtrl_wrEnb1Dly,
</span><span><a class="LN" name="409">  409   </a>       minResRX2FFTMEMCtrl_wrEnb2Dly, minResRX2FFTMEMCtrl_wrEnb3Dly,
</span><span><a class="LN" name="410">  410   </a>       rdData10_im_signed, rdData10_re_signed, rdData11_im_signed,
</span><span><a class="LN" name="411">  411   </a>       rdData11_re_signed, rdEnb1, rdEnb2, rdEnb3, stage_unsigned, wrEnb1,
</span><span><a class="LN" name="412">  412   </a>       wrEnb2, wrEnb3)
</span><span><a class="LN" name="413">  413   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="414">  414   </a>    minResRX2FFTMEMCtrl_cnt1_next &lt;= minResRX2FFTMEMCtrl_cnt1;
</span><span><a class="LN" name="415">  415   </a>    minResRX2FFTMEMCtrl_cnt2_next &lt;= minResRX2FFTMEMCtrl_cnt2;
</span><span><a class="LN" name="416">  416   </a>    minResRX2FFTMEMCtrl_IC_next &lt;= minResRX2FFTMEMCtrl_IC;
</span><span><a class="LN" name="417">  417   </a>    minResRX2FFTMEMCtrl_wrAddrReg23_next &lt;= minResRX2FFTMEMCtrl_wrAddrReg23;
</span><span><a class="LN" name="418">  418   </a>    minResRX2FFTMEMCtrl_wrAddrReg1_next &lt;= minResRX2FFTMEMCtrl_wrAddrReg1;
</span><span><a class="LN" name="419">  419   </a>    minResRX2FFTMEMCtrl_rdAddrReg1_next &lt;= minResRX2FFTMEMCtrl_rdAddrReg1;
</span><span><a class="LN" name="420">  420   </a>    minResRX2FFTMEMCtrl_rdAddrReg23_next &lt;= minResRX2FFTMEMCtrl_rdAddrReg23;
</span><span><a class="LN" name="421">  421   </a>    minResRX2FFTMEMCtrl_wrAddr2Dly_next &lt;= minResRX2FFTMEMCtrl_wrAddr1Dly;
</span><span><a class="LN" name="422">  422   </a>    minResRX2FFTMEMCtrl_wrEnb01Reg_next &lt;= minResRX2FFTMEMCtrl_wrEnb1Dly;
</span><span><a class="LN" name="423">  423   </a>    minResRX2FFTMEMCtrl_wrEnb1Dly_next &lt;= wrEnb1;
</span><span><a class="LN" name="424">  424   </a>    minResRX2FFTMEMCtrl_wrEnb10Reg_next &lt;= minResRX2FFTMEMCtrl_wrEnb2Dly;
</span><span><a class="LN" name="425">  425   </a>    minResRX2FFTMEMCtrl_wrEnb2Dly_next &lt;= wrEnb2;
</span><span><a class="LN" name="426">  426   </a>    minResRX2FFTMEMCtrl_wrEnb11Reg_next &lt;= minResRX2FFTMEMCtrl_wrEnb3Dly;
</span><span><a class="LN" name="427">  427   </a>    minResRX2FFTMEMCtrl_wrEnb3Dly_next &lt;= wrEnb3;
</span><span><a class="LN" name="428">  428   </a>    <span class="KW">IF</span> minResRX2FFTMEMCtrl_rdEnb2Dly = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="429">  429   </a>      dMemOut2_re_tmp &lt;= rdData10_re_signed;
</span><span><a class="LN" name="430">  430   </a>      dMemOut2_im_tmp &lt;= rdData10_im_signed;
</span><span><a class="LN" name="431">  431   </a>    <span class="KW">ELSIF</span> minResRX2FFTMEMCtrl_rdEnb3Dly = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="432">  432   </a>      dMemOut2_re_tmp &lt;= rdData11_re_signed;
</span><span><a class="LN" name="433">  433   </a>      dMemOut2_im_tmp &lt;= rdData11_im_signed;
</span><span><a class="LN" name="434">  434   </a>    <span class="KW">ELSE</span> 
</span><span><a class="LN" name="435">  435   </a>      dMemOut2_re_tmp &lt;= to_signed(16#00000#, 17);
</span><span><a class="LN" name="436">  436   </a>      dMemOut2_im_tmp &lt;= to_signed(16#00000#, 17);
</span><span><a class="LN" name="437">  437   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="438">  438   </a>    minResRX2FFTMEMCtrl_rdEnb2Dly_next &lt;= rdEnb2;
</span><span><a class="LN" name="439">  439   </a>    minResRX2FFTMEMCtrl_rdEnb3Dly_next &lt;= rdEnb3;
</span><span><a class="LN" name="440">  440   </a>    <span class="KW">IF</span> rdEnb1 = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="441">  441   </a>      minResRX2FFTMEMCtrl_rdAddrReg1_next &lt;= minResRX2FFTMEMCtrl_rdAddrReg1 + to_unsigned(16#01#, 7);
</span><span><a class="LN" name="442">  442   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="443">  443   </a>    <span class="KW">IF</span> (rdEnb2 <span class="KW">OR</span> rdEnb3) = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="444">  444   </a>      minResRX2FFTMEMCtrl_rdAddrReg23_next &lt;= minResRX2FFTMEMCtrl_rdAddrReg23 + to_unsigned(16#01#, 7);
</span><span><a class="LN" name="445">  445   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="446">  446   </a>    <span class="KW">CASE</span> stage_unsigned <span class="KW">IS</span>
</span><span><a class="LN" name="447">  447   </a>      <span class="KW">WHEN</span> <font color="#1122ff">&quot;000&quot;</font> =&gt;
</span><span><a class="LN" name="448">  448   </a>        minResRX2FFTMEMCtrl_wrAddrReg23_next &lt;= minResRX2FFTMEMCtrl_cnt1LSB;
</span><span><a class="LN" name="449">  449   </a>      <span class="KW">WHEN</span> <font color="#1122ff">&quot;001&quot;</font> =&gt;
</span><span><a class="LN" name="450">  450   </a>        minResRX2FFTMEMCtrl_wrAddrReg23_next &lt;= minResRX2FFTMEMCtrl_cnt2MSB(6) &amp; minResRX2FFTMEMCtrl_cnt1LSB(5 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="451">  451   </a>      <span class="KW">WHEN</span> <font color="#1122ff">&quot;010&quot;</font> =&gt;
</span><span><a class="LN" name="452">  452   </a>        minResRX2FFTMEMCtrl_wrAddrReg23_next &lt;= minResRX2FFTMEMCtrl_cnt2MSB(6 <span class="KW">DOWNTO</span> 5) &amp; minResRX2FFTMEMCtrl_cnt1LSB(4 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="453">  453   </a>      <span class="KW">WHEN</span> <font color="#1122ff">&quot;011&quot;</font> =&gt;
</span><span><a class="LN" name="454">  454   </a>        minResRX2FFTMEMCtrl_wrAddrReg23_next &lt;= minResRX2FFTMEMCtrl_cnt2MSB(6 <span class="KW">DOWNTO</span> 4) &amp; minResRX2FFTMEMCtrl_cnt1LSB(3 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="455">  455   </a>      <span class="KW">WHEN</span> <font color="#1122ff">&quot;100&quot;</font> =&gt;
</span><span><a class="LN" name="456">  456   </a>        minResRX2FFTMEMCtrl_wrAddrReg23_next &lt;= minResRX2FFTMEMCtrl_cnt2MSB(6 <span class="KW">DOWNTO</span> 3) &amp; minResRX2FFTMEMCtrl_cnt1LSB(2 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="457">  457   </a>      <span class="KW">WHEN</span> <font color="#1122ff">&quot;101&quot;</font> =&gt;
</span><span><a class="LN" name="458">  458   </a>        minResRX2FFTMEMCtrl_wrAddrReg23_next &lt;= minResRX2FFTMEMCtrl_cnt2MSB(6 <span class="KW">DOWNTO</span> 2) &amp; minResRX2FFTMEMCtrl_cnt1LSB(1 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="459">  459   </a>      <span class="KW">WHEN</span> <font color="#1122ff">&quot;110&quot;</font> =&gt;
</span><span><a class="LN" name="460">  460   </a>        minResRX2FFTMEMCtrl_wrAddrReg23_next &lt;= minResRX2FFTMEMCtrl_cnt2MSB(6 <span class="KW">DOWNTO</span> 1) &amp; minResRX2FFTMEMCtrl_cnt1LSB(0);
</span><span><a class="LN" name="461">  461   </a>      <span class="KW">WHEN</span> <font color="#1122ff">&quot;111&quot;</font> =&gt;
</span><span><a class="LN" name="462">  462   </a>        minResRX2FFTMEMCtrl_wrAddrReg23_next &lt;= minResRX2FFTMEMCtrl_cnt2MSB;
</span><span><a class="LN" name="463">  463   </a>      <span class="KW">WHEN</span> <span class="KW">OTHERS</span> =&gt; 
</span><span><a class="LN" name="464">  464   </a>        minResRX2FFTMEMCtrl_wrAddrReg23_next &lt;= to_unsigned(16#00#, 7);
</span><span><a class="LN" name="465">  465   </a>    <span class="KW">END</span> <span class="KW">CASE</span>;
</span><span><a class="LN" name="466">  466   </a>    minResRX2FFTMEMCtrl_cnt1LSB_next &lt;= minResRX2FFTMEMCtrl_cnt1;
</span><span><a class="LN" name="467">  467   </a>    minResRX2FFTMEMCtrl_cnt2MSB_next &lt;= minResRX2FFTMEMCtrl_cnt2;
</span><span><a class="LN" name="468">  468   </a>    minResRX2FFTMEMCtrl_wrAddr1Dly_next &lt;= minResRX2FFTMEMCtrl_wrAddrReg1;
</span><span><a class="LN" name="469">  469   </a>    <span class="KW">IF</span> wrEnb1 = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="470">  470   </a>      minResRX2FFTMEMCtrl_wrAddrReg1_next &lt;= minResRX2FFTMEMCtrl_wrAddrReg1 + to_unsigned(16#01#, 7);
</span><span><a class="LN" name="471">  471   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="472">  472   </a>    <span class="KW">IF</span> minResRX2FFTMEMCtrl_initCnt = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="473">  473   </a>      minResRX2FFTMEMCtrl_cnt1_next &lt;= minResRX2FFTMEMCtrl_IC;
</span><span><a class="LN" name="474">  474   </a>      minResRX2FFTMEMCtrl_cnt2_next &lt;= to_unsigned(16#00#, 7);
</span><span><a class="LN" name="475">  475   </a>    <span class="KW">ELSIF</span> (wrEnb2 <span class="KW">OR</span> wrEnb3) = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="476">  476   </a>      minResRX2FFTMEMCtrl_cnt1_next &lt;= minResRX2FFTMEMCtrl_cnt1 + to_unsigned(16#01#, 7);
</span><span><a class="LN" name="477">  477   </a>      minResRX2FFTMEMCtrl_cnt2_next &lt;= minResRX2FFTMEMCtrl_cnt2 + to_unsigned(16#01#, 7);
</span><span><a class="LN" name="478">  478   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="479">  479   </a>    <span class="KW">IF</span> initIC = '1' <span class="KW">THEN</span> 
</span><span><a class="LN" name="480">  480   </a>      <span class="KW">CASE</span> stage_unsigned <span class="KW">IS</span>
</span><span><a class="LN" name="481">  481   </a>        <span class="KW">WHEN</span> <font color="#1122ff">&quot;000&quot;</font> =&gt;
</span><span><a class="LN" name="482">  482   </a>          minResRX2FFTMEMCtrl_IC_next &lt;= to_unsigned(16#40#, 7);
</span><span><a class="LN" name="483">  483   </a>        <span class="KW">WHEN</span> <span class="KW">OTHERS</span> =&gt; 
</span><span><a class="LN" name="484">  484   </a>          minResRX2FFTMEMCtrl_IC_next &lt;= minResRX2FFTMEMCtrl_IC <span class="KW">srl</span> 1;
</span><span><a class="LN" name="485">  485   </a>      <span class="KW">END</span> <span class="KW">CASE</span>;
</span><span><a class="LN" name="486">  486   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="487">  487   </a>    minResRX2FFTMEMCtrl_initCnt_next &lt;= initIC;
</span><span><a class="LN" name="488">  488   </a>    wrEnb01 &lt;= minResRX2FFTMEMCtrl_wrEnb01Reg;
</span><span><a class="LN" name="489">  489   </a>    wrEnb10 &lt;= minResRX2FFTMEMCtrl_wrEnb10Reg;
</span><span><a class="LN" name="490">  490   </a>    wrEnb11 &lt;= minResRX2FFTMEMCtrl_wrEnb11Reg;
</span><span><a class="LN" name="491">  491   </a>    wrAddr01 &lt;= minResRX2FFTMEMCtrl_wrAddr2Dly;
</span><span><a class="LN" name="492">  492   </a>    wrAddr10 &lt;= minResRX2FFTMEMCtrl_wrAddrReg23;
</span><span><a class="LN" name="493">  493   </a>    rdAddr01_tmp &lt;= minResRX2FFTMEMCtrl_rdAddrReg1;
</span><span><a class="LN" name="494">  494   </a>    rdAddr10_tmp &lt;= minResRX2FFTMEMCtrl_rdAddrReg23;
</span><span><a class="LN" name="495">  495   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> minResRX2FFTMEMCtrl_output;
</span><span><a class="LN" name="496">  496   </a>
</span><span><a class="LN" name="497">  497   </a>
</span><span><a class="LN" name="498">  498   </a>  addrBit01_1 &lt;= rdAddr01_tmp(0);
</span><span><a class="LN" name="499">  499   </a>
</span><span><a class="LN" name="500">  500   </a>  addrBit01_2 &lt;= rdAddr01_tmp(1);
</span><span><a class="LN" name="501">  501   </a>
</span><span><a class="LN" name="502">  502   </a>  addrBit01_3 &lt;= rdAddr01_tmp(2);
</span><span><a class="LN" name="503">  503   </a>
</span><span><a class="LN" name="504">  504   </a>  addrBit01_4 &lt;= rdAddr01_tmp(3);
</span><span><a class="LN" name="505">  505   </a>
</span><span><a class="LN" name="506">  506   </a>  addrBit01_5 &lt;= rdAddr01_tmp(4);
</span><span><a class="LN" name="507">  507   </a>
</span><span><a class="LN" name="508">  508   </a>  addrBit01_6 &lt;= rdAddr01_tmp(5);
</span><span><a class="LN" name="509">  509   </a>
</span><span><a class="LN" name="510">  510   </a>  addrBit01_7 &lt;= rdAddr01_tmp(6);
</span><span><a class="LN" name="511">  511   </a>
</span><span><a class="LN" name="512">  512   </a>  rdAddr01_bitRev &lt;= unsigned'(addrBit01_1 &amp; addrBit01_2 &amp; addrBit01_3 &amp; addrBit01_4 &amp; addrBit01_5 &amp; addrBit01_6 &amp; addrBit01_7);
</span><span><a class="LN" name="513">  513   </a>
</span><span><a class="LN" name="514">  514   </a>  
</span><span><a class="LN" name="515">  515   </a>  rdAddr01 &lt;= rdAddr01_tmp <span class="KW">WHEN</span> unLoadPhase = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="516">  516   </a>      rdAddr01_bitRev;
</span><span><a class="LN" name="517">  517   </a>
</span><span><a class="LN" name="518">  518   </a>  dMemIn1_im_signed &lt;= signed(dMemIn1_im);
</span><span><a class="LN" name="519">  519   </a>
</span><span><a class="LN" name="520">  520   </a>  intdelay_5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="521">  521   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="522">  522   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="523">  523   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="524">  524   </a>        intdelay_reg_5 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 17));
</span><span><a class="LN" name="525">  525   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="526">  526   </a>        intdelay_reg_5(0) &lt;= dMemIn1_im_signed;
</span><span><a class="LN" name="527">  527   </a>        intdelay_reg_5(1) &lt;= intdelay_reg_5(0);
</span><span><a class="LN" name="528">  528   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="529">  529   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="530">  530   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> intdelay_5_process;
</span><span><a class="LN" name="531">  531   </a>
</span><span><a class="LN" name="532">  532   </a>  wrData01Dly_im &lt;= intdelay_reg_5(1);
</span><span><a class="LN" name="533">  533   </a>
</span><span><a class="LN" name="534">  534   </a>  dMemOut2_re &lt;= std_logic_vector(dMemOut2_re_tmp);
</span><span><a class="LN" name="535">  535   </a>
</span><span><a class="LN" name="536">  536   </a>  dMemOut2_im &lt;= std_logic_vector(dMemOut2_im_tmp);
</span><span><a class="LN" name="537">  537   </a>
</span><span><a class="LN" name="538">  538   </a>  dMemOut1_re &lt;= dMemOut1_re_tmp;
</span><span><a class="LN" name="539">  539   </a>
</span><span><a class="LN" name="540">  540   </a>  dMemOut1_im &lt;= dMemOut1_im_tmp;
</span><span><a class="LN" name="541">  541   </a>
</span><span><a class="LN" name="542">  542   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="543">  543   </a>
</span><span><a class="LN" name="544">  544   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>