Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Fri Dec 13 17:17:53 2019
| Host         : LAPTOP-4UI7L5JN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xa7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   125 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             209 |           59 |
| Yes          | No                    | No                     |              35 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+------------------------------+--------------------------------+------------------+----------------+
|               Clock Signal              |         Enable Signal        |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------------------+------------------------------+--------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                          |                              | display/seg_[1]_i_1_n_0        |                1 |              1 |
|  clk_100ms                              |                              |                                |                1 |              1 |
|  music_generator/clk12MHz/inst/clk_out1 |                              |                                |                1 |              1 |
|  vga0/VGA_HS_OBUF                       |                              |                                |                1 |              1 |
|  vga0/VGA_HS_OBUF                       | vga0/VGA_BLANK_VS_o          |                                |                1 |              1 |
|  clk_IBUF_BUFG                          |                              | display/seg_[6]_i_1_n_0        |                1 |              2 |
|  clk_IBUF_BUFG                          |                              | display/seg_[5]_i_1_n_0        |                1 |              4 |
|  music_generator/clk_8Hz_reg_n_0        | music_generator/j[3]_i_1_n_0 |                                |                2 |              4 |
|  clk_200ms_BUFG                         | success[6]_i_1_n_0           | state[3]_i_1_n_0               |                1 |              7 |
|  clk_50MHz                              |                              |                                |                3 |              9 |
|  vga0/VGA_HS_OBUF                       |                              | vga0/clear                     |                3 |              9 |
|  clk_25MHz_BUFG                         |                              |                                |                2 |             10 |
|  clk_25MHz_BUFG                         |                              | vga0/CounterX[0]_i_1_n_0       |                3 |             10 |
|  clk_200ms_BUFG                         | episode[9]_i_1_n_0           | state[3]_i_1_n_0               |                2 |             10 |
|  clk_IBUF_BUFG                          | display/pulse_1000hz         |                                |                5 |             10 |
|  music_generator/clk_8Hz_reg_n_0        |                              | music_generator/len[9]_i_1_n_0 |                4 |             10 |
|  clk_25MHz_BUFG                         |                              | vga0/h_counter_reg[0]_i_1_n_6  |                3 |             12 |
|  vga0/VGA_HS_OBUF                       |                              | vga0/v_counter_reg[0]_i_1_n_6  |                3 |             12 |
|  clk_200ms_BUFG                         |                              | state[3]_i_1_n_0               |                5 |             13 |
|  music_generator/clk_8Hz_reg_n_0        |                              |                                |                2 |             14 |
|  music_generator/clk12MHz/inst/clk_out1 |                              | music_generator/clear          |                5 |             17 |
|  clk_IBUF_BUFG                          |                              |                                |                8 |             18 |
|  clk_IBUF_BUFG                          | display/CEP                  |                                |                8 |             20 |
|  clk_IBUF_BUFG                          |                              | music_generator/clk_8Hz        |                6 |             23 |
|  clk_IBUF_BUFG                          |                              | clear                          |                8 |             32 |
|  clk_IBUF_BUFG                          |                              | display/clear                  |                8 |             32 |
|  clk_IBUF_BUFG                          |                              | display/cnt[0]_i_1_n_0         |                8 |             32 |
+-----------------------------------------+------------------------------+--------------------------------+------------------+----------------+


