Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: fft_with_ram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fft_with_ram.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fft_with_ram"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : fft_with_ram
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/root/FPGA-MISC/FFT_VGA/ipcore_dir/dcm.vhd" into library work
Parsing entity <dcm>.
Parsing architecture <xilinx> of entity <dcm>.
Parsing VHDL file "/root/FPGA-MISC/FFT_VGA/ipcore_dir/adc_ram.vhd" into library work
Parsing entity <adc_ram>.
Parsing architecture <adc_ram_a> of entity <adc_ram>.
Parsing VHDL file "/root/FPGA-MISC/FFT_VGA/ipcore_dir/multiplier.vhd" into library work
Parsing entity <multiplier>.
Parsing architecture <multiplier_a> of entity <multiplier>.
Parsing VHDL file "/root/FPGA-MISC/FFT_VGA/ipcore_dir/fft_ram_simple.vhd" into library work
Parsing entity <fft_ram_simple>.
Parsing architecture <fft_ram_simple_a> of entity <fft_ram_simple>.
Parsing VHDL file "/root/FPGA-MISC/FFT_VGA/ipcore_dir/sqrt.vhd" into library work
Parsing entity <sqrt>.
Parsing architecture <sqrt_a> of entity <sqrt>.
Parsing VHDL file "/root/FPGA-MISC/FFT_VGA/ipcore_dir/vga_ram.vhd" into library work
Parsing entity <vga_ram>.
Parsing architecture <vga_ram_a> of entity <vga_ram>.
Parsing VHDL file "/root/FPGA-MISC/FFT_VGA/ipcore_dir/dds.vhd" into library work
Parsing entity <dds>.
Parsing architecture <dds_a> of entity <dds>.
Parsing VHDL file "/root/FPGA-MISC/FFT_VGA/lib.vhd" into library work
Parsing package <uas>.
Parsing package body <uas>.
Parsing VHDL file "/root/FPGA-MISC/FFT_VGA/vga_configurable.vhd" into library work
Parsing entity <vga_configurable>.
Parsing architecture <Behavioral> of entity <vga_configurable>.
Parsing VHDL file "/root/FPGA-MISC/FFT_VGA/ipcore_dir/fft_core.vhd" into library work
Parsing VHDL file "/root/FPGA-MISC/FFT_VGA/fft_ram.vhd" into library work
Parsing entity <fft_with_ram>.
Parsing architecture <Behavioral> of entity <fft_with_ram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <fft_with_ram> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/root/FPGA-MISC/FFT_VGA/fft_ram.vhd" Line 39: Using initial value '0' for fft_sclr since it is never assigned
WARNING:HDLCompiler:871 - "/root/FPGA-MISC/FFT_VGA/fft_ram.vhd" Line 42: Using initial value "00000000" for fft_xn_im since it is never assigned
WARNING:HDLCompiler:871 - "/root/FPGA-MISC/FFT_VGA/fft_ram.vhd" Line 148: Using initial value "000" for red_in since it is never assigned
WARNING:HDLCompiler:1127 - "/root/FPGA-MISC/FFT_VGA/fft_ram.vhd" Line 236: Assignment to init_state ignored, since the identifier is never used

Elaborating entity <adc_ram> (architecture <adc_ram_a>) from library <work>.

Elaborating entity <dcm> (architecture <xilinx>) from library <work>.
WARNING:HDLCompiler:89 - "/root/FPGA-MISC/FFT_VGA/fft_ram.vhd" Line 45: <fft_core> remains a black-box since it has no binding entity.

Elaborating entity <fft_ram_simple> (architecture <fft_ram_simple_a>) from library <work>.

Elaborating entity <multiplier> (architecture <multiplier_a>) from library <work>.

Elaborating entity <sqrt> (architecture <sqrt_a>) from library <work>.

Elaborating entity <vga_ram> (architecture <vga_ram_a>) from library <work>.

Elaborating entity <vga_configurable> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <dds> (architecture <dds_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fft_with_ram>.
    Related source file is "/root/FPGA-MISC/FFT_VGA/fft_ram.vhd".
INFO:Xst:3210 - "/root/FPGA-MISC/FFT_VGA/fft_ram.vhd" line 382: Output port <VGA_OUT_180> of the instance <dcm_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/FPGA-MISC/FFT_VGA/fft_ram.vhd" line 382: Output port <ADC_OUT> of the instance <dcm_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/FPGA-MISC/FFT_VGA/fft_ram.vhd" line 394: Output port <blk_exp> of the instance <fft_core_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/FPGA-MISC/FFT_VGA/fft_ram.vhd" line 394: Output port <busy> of the instance <fft_core_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/root/FPGA-MISC/FFT_VGA/fft_ram.vhd" line 394: Output port <done> of the instance <fft_core_inst> is unconnected or connected to loadless signal.
    Register <_i000075> equivalent to <adc_ram_in_addr> has been removed
    Found 32-bit register for signal <counter>.
    Found 32-bit register for signal <counter2>.
    Found 2-bit register for signal <master_state>.
    Found 2-bit register for signal <fft_state>.
    Found 2-bit register for signal <blue_in>.
    Found 8-bit register for signal <mag_pos>.
    Found 1-bit register for signal <adc_ram_in_we>.
    Found 8-bit register for signal <adc_ram_in_addr>.
    Found 8-bit register for signal <dds_data>.
    Found 1-bit register for signal <dds_we>.
    Found 1-bit register for signal <dds_clk>.
    Found 1-bit register for signal <adc_state>.
    Found 1-bit register for signal <fft_ce>.
    Found 1-bit register for signal <fft_start>.
    Found 1-bit register for signal <fft_ram_in_en>.
    Found 1-bit register for signal <fft_ram_out_en>.
    Found 1-bit register for signal <vga_ram_in_we>.
    Found 1-bit register for signal <vga_ram_in_en>.
    Found 8-bit register for signal <mult_a>.
    Found 8-bit register for signal <mult_b>.
    Found 2-bit register for signal <mag_state>.
    Found 16-bit register for signal <sqrt_in>.
    Found finite state machine <FSM_0> for signal <master_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | base_clk (rising_edge)                         |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <fft_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 22                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | base_clk (rising_edge)                         |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | fft_wait_for_rfd                               |
    | Power Up State     | fft_wait_for_rfd                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <mag_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | base_clk (rising_edge)                         |
    | Power Up State     | mag_mult                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <vga_ram_in_data> created at line 1241.
    Found 8-bit adder for signal <vga_ram_out_addr> created at line 1241.
    Found 8-bit adder for signal <counter[7]_GND_5_o_add_11_OUT> created at line 228.
    Found 8-bit adder for signal <dds_data[7]_GND_5_o_add_17_OUT> created at line 1241.
    Found 32-bit adder for signal <counter2[31]_GND_5_o_add_18_OUT> created at line 1241.
    Found 32-bit adder for signal <counter[31]_GND_5_o_add_22_OUT> created at line 1241.
    Found 8-bit adder for signal <mag_pos[7]_GND_5_o_add_46_OUT> created at line 1241.
    Found 32-bit comparator greater for signal <x_pos[31]_PWR_5_o_LessThan_90_o> created at line 361
    Found 32-bit comparator greater for signal <y_pos[31]_PWR_5_o_LessThan_91_o> created at line 361
    Found 32-bit comparator greater for signal <GND_5_o_x_pos[31]_LessThan_92_o> created at line 361
    Found 32-bit comparator greater for signal <GND_5_o_y_pos[31]_LessThan_93_o> created at line 361
    Found 8-bit comparator lessequal for signal <n0127> created at line 363
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <fft_with_ram> synthesized.

Synthesizing Unit <dcm>.
    Related source file is "/root/FPGA-MISC/FFT_VGA/ipcore_dir/dcm.vhd".
    Summary:
	no macro.
Unit <dcm> synthesized.

Synthesizing Unit <vga_configurable>.
    Related source file is "/root/FPGA-MISC/FFT_VGA/vga_configurable.vhd".
        config = (96,16,48,640,'0',2,10,33,480,'0')
        red_width = 3
        green_width = 3
        blue_width = 2
    Found 10-bit register for signal <v_counter>.
    Found 10-bit register for signal <h_counter>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 1-bit register for signal <color_valid>.
    Found 11-bit register for signal <x_pos>.
    Found 10-bit register for signal <y_pos>.
    Found 11-bit subtractor for signal <GND_24_o_GND_24_o_sub_12_OUT> created at line 89.
    Found 10-bit adder for signal <v_counter[9]_GND_24_o_add_17_OUT> created at line 106.
    Found 10-bit adder for signal <h_counter[9]_GND_24_o_add_19_OUT> created at line 113.
    Found 10-bit subtractor for signal <GND_24_o_GND_24_o_sub_13_OUT<9:0>> created at line 89.
    Found 11-bit subtractor for signal <GND_24_o_GND_24_o_sub_11_OUT<10:0>> created at line 88.
    Found 10-bit comparator lessequal for signal <h_counter[9]_GND_24_o_LessThan_4_o> created at line 66
    Found 10-bit comparator lessequal for signal <v_counter[9]_GND_24_o_LessThan_5_o> created at line 73
    Found 10-bit comparator greater for signal <GND_24_o_h_counter[9]_LessThan_6_o> created at line 80
    Found 10-bit comparator greater for signal <h_counter[9]_PWR_18_o_LessThan_7_o> created at line 81
    Found 10-bit comparator greater for signal <GND_24_o_v_counter[9]_LessThan_8_o> created at line 82
    Found 10-bit comparator greater for signal <v_counter[9]_PWR_18_o_LessThan_9_o> created at line 83
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <vga_configurable> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 2
 32-bit adder                                          : 2
 8-bit adder                                           : 5
# Registers                                            : 26
 1-bit register                                        : 13
 10-bit register                                       : 3
 11-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 2
 8-bit register                                        : 5
# Comparators                                          : 11
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 4
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 10
 10-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fft_core.ngc>.
Reading Secure Unit <blk000003c4>.
Reading core <ipcore_dir/multiplier.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/adc_ram.ngc>.
Reading core <ipcore_dir/fft_ram_simple.ngc>.
Reading core <ipcore_dir/vga_ram.ngc>.
Reading core <ipcore_dir/dds.ngc>.
Reading core <ipcore_dir/sqrt.ngc>.
Reading Secure Unit <blk00000002>.
Loading core <fft_core> for timing and area information for instance <fft_core_inst>.
Loading core <multiplier> for timing and area information for instance <multiplier_inst>.
Loading core <adc_ram> for timing and area information for instance <adc_ram_inst>.
Loading core <fft_ram_simple> for timing and area information for instance <fft_ram_inst>.
Loading core <vga_ram> for timing and area information for instance <vga_ram_inst>.
Loading core <dds> for timing and area information for instance <dds_inst>.
Loading core <sqrt> for timing and area information for instance <sqrt_inst>.

Synthesizing (advanced) Unit <fft_with_ram>.
The following registers are absorbed into counter <counter2>: 1 register on signal <counter2>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <dds_data>: 1 register on signal <dds_data>.
The following registers are absorbed into counter <adc_ram_in_addr>: 1 register on signal <adc_ram_in_addr>.
Unit <fft_with_ram> synthesized (advanced).

Synthesizing (advanced) Unit <vga_configurable>.
The following registers are absorbed into counter <h_counter>: 1 register on signal <h_counter>.
The following registers are absorbed into counter <v_counter>: 1 register on signal <v_counter>.
Unit <vga_configurable> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 1
 8-bit adder                                           : 3
# Counters                                             : 6
 10-bit up counter                                     : 2
 32-bit up counter                                     : 2
 8-bit up counter                                      : 2
# Registers                                            : 76
 Flip-Flops                                            : 76
# Comparators                                          : 11
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 4
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 5
 2-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <mag_state[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 mag_mult         | 00
 mag_cordic_start | 01
 mag_cordic_stop  | 10
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <fft_state[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 fft_wait_for_rfd | 00
 fft_load         | 01
 fft_wait_for_dv  | 10
 fft_unload       | 11
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <master_state[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 init   | 00
 sample | 01
 fft    | 10
 mag    | 11
--------------------
INFO:Xst:1901 - Instance clkout6_buf in unit dcm of type BUFGCE has been replaced by BUFGMUX
INFO:Xst:1901 - Instance pll_base_inst in unit pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <blue_in_0> in Unit <fft_with_ram> is equivalent to the following FF/Latch, which will be removed : <blue_in_1> 
INFO:Xst:2261 - The FF/Latch <fft_ram_out_en> in Unit <fft_with_ram> is equivalent to the following 2 FFs/Latches, which will be removed : <vga_ram_in_we_0> <vga_ram_in_en> 

Optimizing unit <dcm> ...

Optimizing unit <fft_with_ram> ...

Optimizing unit <vga_configurable> ...
WARNING:Xst:1293 - FF/Latch <counter_14> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_15> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_16> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_17> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_18> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_19> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_20> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_21> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_22> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_23> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_24> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_25> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_26> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_27> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_28> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_29> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_30> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_31> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter2_27> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter2_28> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter2_29> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter2_30> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter2_31> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_1> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_2> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_3> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_4> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_5> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_6> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_7> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_8> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_9> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_10> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_11> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_12> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_13> has a constant value of 0 in block <fft_with_ram>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <vga_instance/y_pos_9> in Unit <fft_with_ram> is equivalent to the following FF/Latch, which will be removed : <vga_instance/x_pos_10> 
INFO:Xst:3203 - The FF/Latch <vga_instance/y_pos_9> in Unit <fft_with_ram> is the opposite to the following FF/Latch, which will be removed : <vga_instance/color_valid> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fft_with_ram, actual ratio is 11.
INFO:Xst:2260 - The FF/Latch <blk000006f4> in Unit <fft_core_inst> is equivalent to the following FF/Latch : <blk000006fc> 
INFO:Xst:2260 - The FF/Latch <blk000006f3> in Unit <fft_core_inst> is equivalent to the following FF/Latch : <blk000006fb> 
INFO:Xst:2260 - The FF/Latch <blk000006f2> in Unit <fft_core_inst> is equivalent to the following FF/Latch : <blk000006fa> 
INFO:Xst:2260 - The FF/Latch <blk000006f1> in Unit <fft_core_inst> is equivalent to the following FF/Latch : <blk000006f9> 
INFO:Xst:2260 - The FF/Latch <blk000006f7> in Unit <fft_core_inst> is equivalent to the following FF/Latch : <blk000006f8> 
INFO:Xst:2260 - The FF/Latch <blk000006f6> in Unit <fft_core_inst> is equivalent to the following FF/Latch : <blk000006fe> 
INFO:Xst:2260 - The FF/Latch <blk000006f5> in Unit <fft_core_inst> is equivalent to the following FF/Latch : <blk000006fd> 
INFO:Xst:2260 - The FF/Latch <blk000006f4> in Unit <fft_core_inst> is equivalent to the following FF/Latch : <blk000006fc> 
INFO:Xst:2260 - The FF/Latch <blk000006f3> in Unit <fft_core_inst> is equivalent to the following FF/Latch : <blk000006fb> 
INFO:Xst:2260 - The FF/Latch <blk000006f2> in Unit <fft_core_inst> is equivalent to the following FF/Latch : <blk000006fa> 
INFO:Xst:2260 - The FF/Latch <blk000006f1> in Unit <fft_core_inst> is equivalent to the following FF/Latch : <blk000006f9> 
INFO:Xst:2260 - The FF/Latch <blk000006f7> in Unit <fft_core_inst> is equivalent to the following FF/Latch : <blk000006f8> 
INFO:Xst:2260 - The FF/Latch <blk000006f6> in Unit <fft_core_inst> is equivalent to the following FF/Latch : <blk000006fe> 
INFO:Xst:2260 - The FF/Latch <blk000006f5> in Unit <fft_core_inst> is equivalent to the following FF/Latch : <blk000006fd> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 141
 Flip-Flops                                            : 141

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fft_with_ram.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1441
#      GND                         : 47
#      INV                         : 54
#      LUT1                        : 48
#      LUT2                        : 66
#      LUT3                        : 284
#      LUT4                        : 71
#      LUT5                        : 66
#      LUT6                        : 405
#      MUXCY                       : 159
#      MUXF7                       : 18
#      MUXF8                       : 8
#      VCC                         : 41
#      XORCY                       : 174
# FlipFlops/Latches                : 1287
#      FD                          : 41
#      FDC                         : 44
#      FDCE                        : 18
#      FDE                         : 636
#      FDR                         : 8
#      FDRE                        : 540
# RAMS                             : 11
#      RAMB8BWER                   : 11
# Shift Registers                  : 117
#      SRL16E                      : 67
#      SRLC16E                     : 18
#      SRLC32E                     : 32
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGMUX                     : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 10
# DSPs                             : 22
#      DSP48A1                     : 22
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1287  out of  18224     7%  
 Number of Slice LUTs:                 1111  out of   9112    12%  
    Number used as Logic:               994  out of   9112    10%  
    Number used as Memory:              117  out of   2176     5%  
       Number used as SRL:              117

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1714
   Number with an unused Flip Flop:     427  out of   1714    24%  
   Number with an unused LUT:           603  out of   1714    35%  
   Number of fully used LUT-FF pairs:   684  out of   1714    39%  
   Number of unique control sets:        30

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                6  out of     32    18%  
    Number using Block RAM only:          6
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of DSP48A1s:                     22  out of     32    68%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
dcm_inst/pll_base_inst/CLKOUT0     | BUFG                      | 1381  |
dcm_inst/pll_base_inst/CLKOUT2     | BUFG                      | 44    |
dcm_inst/pll_base_inst/CLKOUT5     | BUFGMUX                   | 9     |
dcm_inst/pll_base_inst/CLKOUT1     | BUFG                      | 3     |
dds_clk                            | NONE(dds_inst/blk00000003)| 2     |
-----------------------------------+---------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.283ns (Maximum Frequency: 189.276MHz)
   Minimum input arrival time before clock: 4.744ns
   Maximum output required time after clock: 4.593ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'dcm_inst/pll_base_inst/CLKOUT0'
  Clock period: 5.283ns (frequency: 189.276MHz)
  Total number of paths / destination ports: 9022 / 4596
-------------------------------------------------------------------------
Delay:               5.283ns (Levels of Logic = 1)
  Source:            mult_b_7 (FF)
  Destination:       sec_inst (DSP)
  Source Clock:      dcm_inst/pll_base_inst/CLKOUT0 rising
  Destination Clock: dcm_inst/pll_base_inst/CLKOUT0 rising

  Data Path: mult_b_7 to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.447   0.882  mult_b_7 (mult_b_7)
     begin scope: 'multiplier_inst:b<7>'
     begin scope: 'multiplier_inst/blk00000001:B<7>'
     SEC:in                    3.954          sec_inst
    ----------------------------------------
    Total                      5.283ns (4.401ns logic, 0.882ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dcm_inst/pll_base_inst/CLKOUT2'
  Clock period: 4.878ns (frequency: 205.013MHz)
  Total number of paths / destination ports: 2345 / 61
-------------------------------------------------------------------------
Delay:               4.878ns (Levels of Logic = 4)
  Source:            vga_instance/v_counter_2 (FF)
  Destination:       vga_instance/y_pos_9 (FF)
  Source Clock:      dcm_inst/pll_base_inst/CLKOUT2 rising
  Destination Clock: dcm_inst/pll_base_inst/CLKOUT2 rising

  Data Path: vga_instance/v_counter_2 to vga_instance/y_pos_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.447   1.013  vga_instance/v_counter_2 (vga_instance/v_counter_2)
     LUT3:I1->O            1   0.203   0.827  vga_instance/GND_24_o_v_counter[9]_LessThan_8_o21 (vga_instance/GND_24_o_v_counter[9]_LessThan_8_o2)
     LUT6:I2->O            1   0.203   0.580  vga_instance/GND_24_o_v_counter[9]_AND_10_o2 (vga_instance/GND_24_o_v_counter[9]_AND_10_o2)
     LUT6:I5->O           20   0.205   1.093  vga_instance/GND_24_o_v_counter[9]_AND_10_o5 (vga_instance/GND_24_o_v_counter[9]_AND_10_o)
     LUT4:I3->O            1   0.205   0.000  vga_instance/y_pos_9_rstpot (vga_instance/y_pos_9_rstpot)
     FD:D                      0.102          vga_instance/y_pos_9
    ----------------------------------------
    Total                      4.878ns (1.365ns logic, 3.513ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dcm_inst/pll_base_inst/CLKOUT5'
  Clock period: 4.027ns (frequency: 248.321MHz)
  Total number of paths / destination ports: 381 / 16
-------------------------------------------------------------------------
Delay:               4.027ns (Levels of Logic = 9)
  Source:            adc_ram_in_addr_4 (FF)
  Destination:       adc_ram_in_addr_7 (FF)
  Source Clock:      dcm_inst/pll_base_inst/CLKOUT5 rising
  Destination Clock: dcm_inst/pll_base_inst/CLKOUT5 rising

  Data Path: adc_ram_in_addr_4 to adc_ram_in_addr_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.879  adc_ram_in_addr_4 (adc_ram_in_addr_4)
     LUT3:I0->O            3   0.205   0.651  PWR_5_o_adc_ram_in_addr[7]_equal_25_o_inv_SW0 (N0)
     LUT6:I5->O            8   0.205   0.907  PWR_5_o_adc_ram_in_addr[7]_equal_25_o_inv (PWR_5_o_adc_ram_in_addr[7]_equal_25_o_inv)
     LUT2:I0->O            1   0.203   0.000  Mcount_adc_ram_in_addr_lut<2> (Mcount_adc_ram_in_addr_lut<2>)
     MUXCY:S->O            1   0.172   0.000  Mcount_adc_ram_in_addr_cy<2> (Mcount_adc_ram_in_addr_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_adc_ram_in_addr_cy<3> (Mcount_adc_ram_in_addr_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_adc_ram_in_addr_cy<4> (Mcount_adc_ram_in_addr_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_adc_ram_in_addr_cy<5> (Mcount_adc_ram_in_addr_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_adc_ram_in_addr_cy<6> (Mcount_adc_ram_in_addr_cy<6>)
     XORCY:CI->O           1   0.180   0.000  Mcount_adc_ram_in_addr_xor<7> (Mcount_adc_ram_in_addr7)
     FDR:D                     0.102          adc_ram_in_addr_7
    ----------------------------------------
    Total                      4.027ns (1.590ns logic, 2.437ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dds_clk'
  Clock period: 2.166ns (frequency: 461.627MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               2.166ns (Levels of Logic = 0)
  Source:            dds_inst/blk00000004 (DSP)
  Destination:       dds_inst/blk00000003 (RAM)
  Source Clock:      dds_clk rising
  Destination Clock: dds_clk rising

  Data Path: dds_inst/blk00000004 to dds_inst/blk00000003
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P7       2   1.200   0.616  blk00000004 (sig0000000a)
     RAMB8BWER:ADDRAWRADDR10        0.350          blk00000003
    ----------------------------------------
    Total                      2.166ns (1.550ns logic, 0.616ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dcm_inst/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 90 / 90
-------------------------------------------------------------------------
Offset:              4.744ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       dds_data_0 (FF)
  Destination Clock: dcm_inst/pll_base_inst/CLKOUT0 rising

  Data Path: rst to dds_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            93   1.222   2.196  rst_IBUF (rst_IBUF)
     LUT6:I0->O            8   0.203   0.802  _n0372_inv1 (_n0372_inv)
     FDE:CE                    0.322          dds_data_0
    ----------------------------------------
    Total                      4.744ns (1.747ns logic, 2.997ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dcm_inst/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 43 / 43
-------------------------------------------------------------------------
Offset:              4.263ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       vga_instance/hs (FF)
  Destination Clock: dcm_inst/pll_base_inst/CLKOUT2 rising

  Data Path: rst to vga_instance/hs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            93   1.222   1.831  rst_IBUF (rst_IBUF)
     INV:I->O              4   0.206   0.683  rst_inv1_INV_0 (rst_inv)
     FDE:CE                    0.322          vga_instance/hs
    ----------------------------------------
    Total                      4.263ns (1.750ns logic, 2.513ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dcm_inst/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              4.593ns (Levels of Logic = 2)
  Source:            vga_instance/y_pos_9 (FF)
  Destination:       blue<1> (PAD)
  Source Clock:      dcm_inst/pll_base_inst/CLKOUT2 rising

  Data Path: vga_instance/y_pos_9 to blue<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.755  vga_instance/y_pos_9 (vga_instance/y_pos_9)
     LUT2:I0->O            2   0.203   0.616  vga_instance/Mmux_blue11 (blue_0_OBUF)
     OBUF:I->O                 2.571          blue_0_OBUF (blue<0>)
    ----------------------------------------
    Total                      4.593ns (3.221ns logic, 1.372ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock dcm_inst/pll_base_inst/CLKOUT0
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
dcm_inst/pll_base_inst/CLKOUT0|    5.283|         |         |         |
dcm_inst/pll_base_inst/CLKOUT1|    2.531|         |         |         |
dcm_inst/pll_base_inst/CLKOUT5|    3.497|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dcm_inst/pll_base_inst/CLKOUT1
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
dcm_inst/pll_base_inst/CLKOUT0|   21.539|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dcm_inst/pll_base_inst/CLKOUT2
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
dcm_inst/pll_base_inst/CLKOUT2|    4.878|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dcm_inst/pll_base_inst/CLKOUT5
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
dcm_inst/pll_base_inst/CLKOUT0|    2.628|         |         |         |
dcm_inst/pll_base_inst/CLKOUT5|    4.027|         |         |         |
dds_clk                       |    2.529|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dds_clk
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
dcm_inst/pll_base_inst/CLKOUT0|    1.168|         |         |         |
dds_clk                       |    2.166|         |         |         |
------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.77 secs
 
--> 


Total memory usage is 412524 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   41 (   0 filtered)
Number of infos    :   26 (   0 filtered)

