// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "04/09/2023 18:50:31"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vending_machine_fsm (
	clk,
	reset,
	nickel,
	dime,
	quarter,
	dispense,
	returnNickel,
	returnDime,
	returnTwoDimes);
input 	clk;
input 	reset;
input 	nickel;
input 	dime;
input 	quarter;
output 	dispense;
output 	returnNickel;
output 	returnDime;
output 	returnTwoDimes;

// Design Ports Information
// dispense	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// returnNickel	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// returnDime	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// returnTwoDimes	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// quarter	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dime	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nickel	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab6_ronnyismael_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \dispense~output_o ;
wire \returnNickel~output_o ;
wire \returnDime~output_o ;
wire \returnTwoDimes~output_o ;
wire \quarter~input_o ;
wire \dime~input_o ;
wire \nickel~input_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \nextstate.S4~0_combout ;
wire \nextstate.S4~0clkctrl_outclk ;
wire \nextstate.S0_377~combout ;
wire \state.S0~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \state.S0~q ;
wire \Selector1~0_combout ;
wire \nextstate.S1_344~combout ;
wire \state.S1~q ;
wire \Selector2~0_combout ;
wire \nextstate.S2_311~combout ;
wire \state.S2~q ;
wire \Selector3~0_combout ;
wire \nextstate.S3_278~combout ;
wire \state.S3~q ;
wire \Selector4~0_combout ;
wire \nextstate.S4_245~combout ;
wire \state.S4~q ;
wire \dispense~5_combout ;
wire \dispense~6_combout ;
wire \dispense~7_combout ;
wire \returnNickel~0_combout ;
wire \returnDime~0_combout ;
wire \dispense~8_combout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \dispense~output (
	.i(\dispense~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dispense~output_o ),
	.obar());
// synopsys translate_off
defparam \dispense~output .bus_hold = "false";
defparam \dispense~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \returnNickel~output (
	.i(\returnNickel~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\returnNickel~output_o ),
	.obar());
// synopsys translate_off
defparam \returnNickel~output .bus_hold = "false";
defparam \returnNickel~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \returnDime~output (
	.i(\returnDime~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\returnDime~output_o ),
	.obar());
// synopsys translate_off
defparam \returnDime~output .bus_hold = "false";
defparam \returnDime~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \returnTwoDimes~output (
	.i(\dispense~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\returnTwoDimes~output_o ),
	.obar());
// synopsys translate_off
defparam \returnTwoDimes~output .bus_hold = "false";
defparam \returnTwoDimes~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N22
cycloneive_io_ibuf \quarter~input (
	.i(quarter),
	.ibar(gnd),
	.o(\quarter~input_o ));
// synopsys translate_off
defparam \quarter~input .bus_hold = "false";
defparam \quarter~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
cycloneive_io_ibuf \dime~input (
	.i(dime),
	.ibar(gnd),
	.o(\dime~input_o ));
// synopsys translate_off
defparam \dime~input .bus_hold = "false";
defparam \dime~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \nickel~input (
	.i(nickel),
	.ibar(gnd),
	.o(\nickel~input_o ));
// synopsys translate_off
defparam \nickel~input .bus_hold = "false";
defparam \nickel~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N14
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\state.S0~q  & (!\state.S2~q  & !\state.S1~q ))

	.dataa(gnd),
	.datab(\state.S0~q ),
	.datac(\state.S2~q ),
	.datad(\state.S1~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h000C;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N24
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\nickel~input_o  & (((!\state.S3~q  & \Selector0~0_combout )))) # (!\nickel~input_o  & (((\Selector0~0_combout )) # (!\dime~input_o )))

	.dataa(\dime~input_o ),
	.datab(\nickel~input_o ),
	.datac(\state.S3~q ),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'h3F11;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N8
cycloneive_lcell_comb \nextstate.S4~0 (
// Equation(s):
// \nextstate.S4~0_combout  = (\nickel~input_o ) # ((\quarter~input_o ) # (\dime~input_o ))

	.dataa(\nickel~input_o ),
	.datab(gnd),
	.datac(\quarter~input_o ),
	.datad(\dime~input_o ),
	.cin(gnd),
	.combout(\nextstate.S4~0_combout ),
	.cout());
// synopsys translate_off
defparam \nextstate.S4~0 .lut_mask = 16'hFFFA;
defparam \nextstate.S4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \nextstate.S4~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\nextstate.S4~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\nextstate.S4~0clkctrl_outclk ));
// synopsys translate_off
defparam \nextstate.S4~0clkctrl .clock_type = "global clock";
defparam \nextstate.S4~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N18
cycloneive_lcell_comb \nextstate.S0_377 (
// Equation(s):
// \nextstate.S0_377~combout  = (GLOBAL(\nextstate.S4~0clkctrl_outclk ) & ((\Selector0~1_combout ))) # (!GLOBAL(\nextstate.S4~0clkctrl_outclk ) & (\nextstate.S0_377~combout ))

	.dataa(gnd),
	.datab(\nextstate.S0_377~combout ),
	.datac(\Selector0~1_combout ),
	.datad(\nextstate.S4~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\nextstate.S0_377~combout ),
	.cout());
// synopsys translate_off
defparam \nextstate.S0_377 .lut_mask = 16'hF0CC;
defparam \nextstate.S0_377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N16
cycloneive_lcell_comb \state.S0~0 (
// Equation(s):
// \state.S0~0_combout  = !\nextstate.S0_377~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nextstate.S0_377~combout ),
	.cin(gnd),
	.combout(\state.S0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.S0~0 .lut_mask = 16'h00FF;
defparam \state.S0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X56_Y1_N17
dffeas \state.S0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state.S0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.S0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.S0 .is_wysiwyg = "true";
defparam \state.S0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N10
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!\state.S0~q  & \nickel~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.S0~q ),
	.datad(\nickel~input_o ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h0F00;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N4
cycloneive_lcell_comb \nextstate.S1_344 (
// Equation(s):
// \nextstate.S1_344~combout  = (GLOBAL(\nextstate.S4~0clkctrl_outclk ) & ((\Selector1~0_combout ))) # (!GLOBAL(\nextstate.S4~0clkctrl_outclk ) & (\nextstate.S1_344~combout ))

	.dataa(gnd),
	.datab(\nextstate.S1_344~combout ),
	.datac(\Selector1~0_combout ),
	.datad(\nextstate.S4~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\nextstate.S1_344~combout ),
	.cout());
// synopsys translate_off
defparam \nextstate.S1_344 .lut_mask = 16'hF0CC;
defparam \nextstate.S1_344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y1_N5
dffeas \state.S1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nextstate.S1_344~combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.S1 .is_wysiwyg = "true";
defparam \state.S1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N20
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\nickel~input_o  & (\state.S1~q )) # (!\nickel~input_o  & (((\dime~input_o  & !\state.S0~q ))))

	.dataa(\nickel~input_o ),
	.datab(\state.S1~q ),
	.datac(\dime~input_o ),
	.datad(\state.S0~q ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h88D8;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N8
cycloneive_lcell_comb \nextstate.S2_311 (
// Equation(s):
// \nextstate.S2_311~combout  = (GLOBAL(\nextstate.S4~0clkctrl_outclk ) & ((\Selector2~0_combout ))) # (!GLOBAL(\nextstate.S4~0clkctrl_outclk ) & (\nextstate.S2_311~combout ))

	.dataa(\nextstate.S2_311~combout ),
	.datab(gnd),
	.datac(\Selector2~0_combout ),
	.datad(\nextstate.S4~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\nextstate.S2_311~combout ),
	.cout());
// synopsys translate_off
defparam \nextstate.S2_311 .lut_mask = 16'hF0AA;
defparam \nextstate.S2_311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y1_N9
dffeas \state.S2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nextstate.S2_311~combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.S2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.S2 .is_wysiwyg = "true";
defparam \state.S2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N2
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\nickel~input_o  & (\state.S2~q )) # (!\nickel~input_o  & (((\state.S1~q  & \dime~input_o ))))

	.dataa(\nickel~input_o ),
	.datab(\state.S2~q ),
	.datac(\state.S1~q ),
	.datad(\dime~input_o ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hD888;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N26
cycloneive_lcell_comb \nextstate.S3_278 (
// Equation(s):
// \nextstate.S3_278~combout  = (GLOBAL(\nextstate.S4~0clkctrl_outclk ) & ((\Selector3~0_combout ))) # (!GLOBAL(\nextstate.S4~0clkctrl_outclk ) & (\nextstate.S3_278~combout ))

	.dataa(gnd),
	.datab(\nextstate.S3_278~combout ),
	.datac(\Selector3~0_combout ),
	.datad(\nextstate.S4~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\nextstate.S3_278~combout ),
	.cout());
// synopsys translate_off
defparam \nextstate.S3_278 .lut_mask = 16'hF0CC;
defparam \nextstate.S3_278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y1_N27
dffeas \state.S3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nextstate.S3_278~combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.S3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.S3 .is_wysiwyg = "true";
defparam \state.S3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N28
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\nickel~input_o  & (\state.S3~q )) # (!\nickel~input_o  & (((\dime~input_o  & \state.S2~q ))))

	.dataa(\state.S3~q ),
	.datab(\nickel~input_o ),
	.datac(\dime~input_o ),
	.datad(\state.S2~q ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hB888;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N0
cycloneive_lcell_comb \nextstate.S4_245 (
// Equation(s):
// \nextstate.S4_245~combout  = (GLOBAL(\nextstate.S4~0clkctrl_outclk ) & ((\Selector4~0_combout ))) # (!GLOBAL(\nextstate.S4~0clkctrl_outclk ) & (\nextstate.S4_245~combout ))

	.dataa(gnd),
	.datab(\nextstate.S4_245~combout ),
	.datac(\Selector4~0_combout ),
	.datad(\nextstate.S4~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\nextstate.S4_245~combout ),
	.cout());
// synopsys translate_off
defparam \nextstate.S4_245 .lut_mask = 16'hF0CC;
defparam \nextstate.S4_245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y1_N1
dffeas \state.S4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\nextstate.S4_245~combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.S4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.S4 .is_wysiwyg = "true";
defparam \state.S4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N12
cycloneive_lcell_comb \dispense~5 (
// Equation(s):
// \dispense~5_combout  = (\dime~input_o  & (((\state.S3~q ) # (\state.S4~q )))) # (!\dime~input_o  & (\nickel~input_o  & ((\state.S4~q ))))

	.dataa(\dime~input_o ),
	.datab(\nickel~input_o ),
	.datac(\state.S3~q ),
	.datad(\state.S4~q ),
	.cin(gnd),
	.combout(\dispense~5_combout ),
	.cout());
// synopsys translate_off
defparam \dispense~5 .lut_mask = 16'hEEA0;
defparam \dispense~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N30
cycloneive_lcell_comb \dispense~6 (
// Equation(s):
// \dispense~6_combout  = (\quarter~input_o ) # (\dispense~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\quarter~input_o ),
	.datad(\dispense~5_combout ),
	.cin(gnd),
	.combout(\dispense~6_combout ),
	.cout());
// synopsys translate_off
defparam \dispense~6 .lut_mask = 16'hFFF0;
defparam \dispense~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N22
cycloneive_lcell_comb \dispense~7 (
// Equation(s):
// \dispense~7_combout  = (\dime~input_o  & \state.S4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dime~input_o ),
	.datad(\state.S4~q ),
	.cin(gnd),
	.combout(\dispense~7_combout ),
	.cout());
// synopsys translate_off
defparam \dispense~7 .lut_mask = 16'hF000;
defparam \dispense~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N30
cycloneive_lcell_comb \returnNickel~0 (
// Equation(s):
// \returnNickel~0_combout  = (\dispense~7_combout ) # ((\quarter~input_o  & ((\state.S3~q ) # (\state.S1~q ))))

	.dataa(\dispense~7_combout ),
	.datab(\state.S3~q ),
	.datac(\quarter~input_o ),
	.datad(\state.S1~q ),
	.cin(gnd),
	.combout(\returnNickel~0_combout ),
	.cout());
// synopsys translate_off
defparam \returnNickel~0 .lut_mask = 16'hFAEA;
defparam \returnNickel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y1_N6
cycloneive_lcell_comb \returnDime~0 (
// Equation(s):
// \returnDime~0_combout  = (\quarter~input_o  & ((\state.S2~q ) # (\state.S3~q )))

	.dataa(\state.S2~q ),
	.datab(gnd),
	.datac(\quarter~input_o ),
	.datad(\state.S3~q ),
	.cin(gnd),
	.combout(\returnDime~0_combout ),
	.cout());
// synopsys translate_off
defparam \returnDime~0 .lut_mask = 16'hF0A0;
defparam \returnDime~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N4
cycloneive_lcell_comb \dispense~8 (
// Equation(s):
// \dispense~8_combout  = (\quarter~input_o  & \state.S4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\quarter~input_o ),
	.datad(\state.S4~q ),
	.cin(gnd),
	.combout(\dispense~8_combout ),
	.cout());
// synopsys translate_off
defparam \dispense~8 .lut_mask = 16'hF000;
defparam \dispense~8 .sum_lutc_input = "datac";
// synopsys translate_on

assign dispense = \dispense~output_o ;

assign returnNickel = \returnNickel~output_o ;

assign returnDime = \returnDime~output_o ;

assign returnTwoDimes = \returnTwoDimes~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
