// Seed: 311304635
module module_0;
  wire id_1;
  assign id_1 = $display;
  generate
    wire id_2;
    uwire id_3, id_4, id_5, id_6, id_7, id_8, id_9 = id_8;
    supply0 id_10;
  endgenerate
  `define pp_11 0
  assign id_3 = 1;
  assign module_2.type_7 = 0;
  assign module_1.id_0 = 0;
  id_12(
      id_1, 1, 1, id_4
  ); id_13(
      id_6
  );
endmodule
module module_1 (
    output tri0 id_0
);
  always_ff $display;
  wire id_2;
  module_0 modCall_1 ();
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_2 (
    input tri0 id_0,
    input wand id_1,
    output supply0 id_2,
    output supply1 id_3,
    output tri id_4,
    output uwire id_5,
    input supply0 id_6,
    input supply1 id_7,
    output tri id_8,
    input tri1 id_9,
    output uwire id_10
);
  logic [7:0] id_12;
  assign id_12[""+1] = 1'b0;
  wire id_13, id_14;
  module_0 modCall_1 ();
endmodule
