
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.529262                       # Number of seconds simulated
sim_ticks                                529262473000                       # Number of ticks simulated
final_tick                               529262473000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1745912                       # Simulator instruction rate (inst/s)
host_op_rate                                  1979555                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1491897428                       # Simulator tick rate (ticks/s)
host_mem_usage                                 739660                       # Number of bytes of host memory used
host_seconds                                   354.76                       # Real time elapsed on the host
sim_insts                                   619376159                       # Number of instructions simulated
sim_ops                                     702262859                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          75584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        4532480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        2573632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7187712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        75584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         6016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         81600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3108736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3108736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            1181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           70820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           40213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              112308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         48574                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48574                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst            142810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           8563766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst             11367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           4862676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13580619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst       142810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst        11367                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           154177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         5873713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5873713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         5873713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst           142810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data          8563766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst            11367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          4862676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             19454332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      112308                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48574                       # Number of write requests accepted
system.mem_ctrls.readBursts                    112308                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48574                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7164928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   22784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3107008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7187712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3108736                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    356                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2927                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  529262434000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                112308                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                48574                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   96764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        88051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    116.646580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.042635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   128.021632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        67159     76.27%     76.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8719      9.90%     86.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7899      8.97%     95.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2155      2.45%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          933      1.06%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          444      0.50%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          233      0.26%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          166      0.19%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          343      0.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        88051                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.507740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.517773                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    567.224306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2906     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2907                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.700034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.671738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.987609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1895     65.19%     65.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               66      2.27%     67.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              881     30.31%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               53      1.82%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2907                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   9836836250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             11935936250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  559760000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     87866.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               106616.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        13.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     13.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.82                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    46353                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26087                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 41.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3289755.44                       # Average gap between requests
system.mem_ctrls.pageHitRate                    45.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                306663000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                162991455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               393970920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              121746060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         16445922480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4572483000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            961029120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     36574130370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     24965721120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      93017723100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           177532472865                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            335.433704                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         516709580500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1926962250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6999492000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 371488661500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  65014798500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3626380750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  80206178000                       # Time in different power states
system.mem_ctrls_1.actEnergy                322078260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                171162090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               405366360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              131669280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         16734803280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4528473870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            991920480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     37096230420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     25233997920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      92719063305                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           178343490645                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            336.966060                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         516728326750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1998535750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    7123108000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 369664174000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  65713550000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3412259250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  81350846000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.numSyscalls                   46                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   529262473000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                      1058524946                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  444770254                       # Number of instructions committed
system.cpu0.committedOps                    505600564                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            460683458                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    16                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                   25002143                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     58046437                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   460683458                       # number of integer instructions
system.cpu0.num_fp_insts                           16                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads          700381273                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         352920696                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  16                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_cc_register_reads          1631350018                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          319466311                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     74476373                       # number of memory refs
system.cpu0.num_load_insts                   38120430                       # Number of load instructions
system.cpu0.num_store_insts                  36355943                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                1058524946                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                         77937064                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                427933760     83.37%     83.37% # Class of executed instruction
system.cpu0.op_class::IntMult                10834226      2.11%     85.48% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc             65794      0.01%     85.49% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     85.49% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     85.49% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     85.49% # Class of executed instruction
system.cpu0.op_class::MemRead                38120430      7.43%     92.92% # Class of executed instruction
system.cpu0.op_class::MemWrite               36355927      7.08%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                16      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 513310153                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements           107789                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1022.760387                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           67116850                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           108813                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           616.809113                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle       1608689000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1022.760387                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.998789                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998789                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          854                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        134560242                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       134560242                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     30859068                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       30859068                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     36246250                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      36246250                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data          345                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          345                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data          140                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          140                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     67105318                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        67105318                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     67105318                       # number of overall hits
system.cpu0.dcache.overall_hits::total       67105318                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        50537                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        50537                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        69325                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        69325                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data           16                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           16                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       119862                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        119862                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       119862                       # number of overall misses
system.cpu0.dcache.overall_misses::total       119862                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   3354805500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3354805500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  13267360000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13267360000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data      1512000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1512000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        80000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        80000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data         6500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  16622165500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16622165500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  16622165500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16622165500                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     30909605                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30909605                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     36315575                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     36315575                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data          361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     67225180                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     67225180                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     67225180                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     67225180                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.001635                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001635                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.001909                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001909                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.044321                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.044321                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.102564                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.102564                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.001783                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001783                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.001783                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001783                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 66383.154916                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66383.154916                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 191379.156149                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 191379.156149                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        94500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        94500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         5000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         5000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 138677.524987                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 138677.524987                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 138677.524987                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 138677.524987                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        74092                       # number of writebacks
system.cpu0.dcache.writebacks::total            74092                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        50537                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        50537                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        69325                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        69325                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data           16                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       119862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       119862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       119862                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       119862                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   3304268500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3304268500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  13198035000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  13198035000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      1496000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1496000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        65000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        65000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  16502303500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16502303500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  16502303500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16502303500                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.001635                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.001635                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.001909                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001909                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.044321                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.044321                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.102564                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.102564                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.001783                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001783                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.001783                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001783                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 65383.154916                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65383.154916                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 190379.156149                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 190379.156149                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        93500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  4062.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4062.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 137677.524987                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 137677.524987                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 137677.524987                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 137677.524987                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            66851                       # number of replacements
system.cpu0.icache.tags.tagsinuse          496.261042                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          444759086                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            67362                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6602.521986                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   496.261042                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.969260                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.969260                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          261                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        889720258                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       889720258                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst    444759086                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      444759086                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    444759086                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       444759086                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    444759086                       # number of overall hits
system.cpu0.icache.overall_hits::total      444759086                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        67362                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        67362                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        67362                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         67362                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        67362                       # number of overall misses
system.cpu0.icache.overall_misses::total        67362                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   1003255500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1003255500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   1003255500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1003255500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   1003255500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1003255500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst    444826448                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    444826448                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    444826448                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    444826448                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    444826448                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    444826448                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000151                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000151                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000151                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000151                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000151                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000151                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14893.493364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14893.493364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14893.493364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14893.493364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14893.493364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14893.493364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        66851                       # number of writebacks
system.cpu0.icache.writebacks::total            66851                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        67362                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        67362                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        67362                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        67362                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        67362                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        67362                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    935893500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    935893500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    935893500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    935893500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    935893500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    935893500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000151                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000151                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000151                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000151                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000151                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000151                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13893.493364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13893.493364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13893.493364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13893.493364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13893.493364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13893.493364                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   529262473000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                      1058524946                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  174605905                       # Number of instructions committed
system.cpu1.committedOps                    196662295                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            178537118                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                    9409024                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     23240998                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   178537118                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads          278582639                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         138613762                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_cc_register_reads           637351887                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          125988401                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     30191364                       # number of memory refs
system.cpu1.num_load_insts                   15788278                       # Number of load instructions
system.cpu1.num_store_insts                  14403086                       # Number of store instructions
system.cpu1.num_idle_cycles              641145406.000789                       # Number of idle cycles
system.cpu1.num_busy_cycles              417379539.999211                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.394303                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.605697                       # Percentage of idle cycles
system.cpu1.Branches                         30549391                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                165814048     83.04%     83.04% # Class of executed instruction
system.cpu1.op_class::IntMult                 3672093      1.84%     84.88% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::MemRead                15788278      7.91%     92.79% # Class of executed instruction
system.cpu1.op_class::MemWrite               14403086      7.21%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 199677505                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            73736                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          403.729995                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28739746                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            74756                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           384.447349                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     320788198000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   403.729995                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.394268                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.394268                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          378                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          641                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         57703905                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        57703905                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data     14361567                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14361567                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     14366376                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      14366376                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data           35                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            5                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     28727943                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        28727943                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     28727943                       # number of overall hits
system.cpu1.dcache.overall_hits::total       28727943                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        49897                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        49897                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        36660                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        36660                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           11                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           12                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        86557                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         86557                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        86557                       # number of overall misses
system.cpu1.dcache.overall_misses::total        86557                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   3518226000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3518226000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   2711003000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2711003000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        56000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        56000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        68000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        68000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   6229229000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6229229000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   6229229000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6229229000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     14411464                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14411464                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     14403036                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     14403036                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     28814500                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     28814500                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     28814500                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     28814500                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.003462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003462                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.002545                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002545                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.239130                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.239130                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.705882                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.705882                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.003004                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003004                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.003004                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003004                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 70509.770126                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70509.770126                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 73949.890889                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73949.890889                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  5090.909091                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  5090.909091                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  5666.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5666.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 71966.784893                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71966.784893                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 71966.784893                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71966.784893                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks        40622                       # number of writebacks
system.cpu1.dcache.writebacks::total            40622                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        49897                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49897                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        36660                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        36660                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           11                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           12                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        86557                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        86557                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        86557                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        86557                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   3468329000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3468329000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   2674343000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2674343000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        45000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        45000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        56000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        56000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   6142672000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6142672000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   6142672000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6142672000                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.003462                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003462                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.002545                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.239130                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.239130                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.705882                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.705882                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.003004                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003004                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.003004                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003004                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 69509.770126                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69509.770126                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 72949.890889                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 72949.890889                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  4090.909091                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4090.909091                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  4666.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4666.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 70966.784893                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70966.784893                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 70966.784893                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70966.784893                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           54.358015                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          174605782                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              162                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1077813.469136                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    54.358015                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.106168                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.106168                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          162                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          142                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.316406                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        349212050                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       349212050                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst    174605782                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      174605782                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst    174605782                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       174605782                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst    174605782                       # number of overall hits
system.cpu1.icache.overall_hits::total      174605782                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          162                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          162                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          162                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           162                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          162                       # number of overall misses
system.cpu1.icache.overall_misses::total          162                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     13705500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     13705500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     13705500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     13705500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     13705500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     13705500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst    174605944                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    174605944                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst    174605944                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    174605944                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst    174605944                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    174605944                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 84601.851852                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 84601.851852                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 84601.851852                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 84601.851852                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 84601.851852                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 84601.851852                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          162                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          162                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          162                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          162                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          162                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     13543500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     13543500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     13543500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     13543500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     13543500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     13543500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 83601.851852                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 83601.851852                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 83601.851852                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 83601.851852                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 83601.851852                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 83601.851852                       # average overall mshr miss latency
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   529262473000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   529262473000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.pwrStateResidencyTicks::ON   529262473000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu4.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.pwrStateResidencyTicks::ON   529262473000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_vec_insts                           0                       # number of vector instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu5.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu5.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.pwrStateResidencyTicks::ON   529262473000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_vec_insts                           0                       # number of vector instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu6.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu6.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.pwrStateResidencyTicks::ON   529262473000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_vec_insts                           0                       # number of vector instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu7.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu7.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.tags.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.l20.tags.replacements                   174757                       # number of replacements
system.l20.tags.tagsinuse                 8107.636231                       # Cycle average of tags in use
system.l20.tags.total_refs                     338683                       # Total number of references to valid blocks.
system.l20.tags.sampled_refs                   182949                       # Sample count of references to valid blocks.
system.l20.tags.avg_refs                     1.851243                       # Average number of references to valid blocks.
system.l20.tags.warmup_cycle              12315193500                       # Cycle when the warmup percentage was hit.
system.l20.tags.occ_blocks::writebacks      66.913241                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu0.inst      139.983678                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu0.data     6267.768390                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu1.inst        0.672695                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu1.data     1632.298227                       # Average occupied blocks per requestor
system.l20.tags.occ_percent::writebacks      0.008168                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu0.inst       0.017088                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu0.data       0.765108                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu1.inst       0.000082                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu1.data       0.199255                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::total           0.989702                       # Average percentage of cache occupancy
system.l20.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l20.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l20.tags.age_task_id_blocks_1024::1          930                       # Occupied blocks per task id
system.l20.tags.age_task_id_blocks_1024::2         7178                       # Occupied blocks per task id
system.l20.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l20.tags.tag_accesses                  4358869                       # Number of tag accesses
system.l20.tags.data_accesses                 4358869                       # Number of data accesses
system.l20.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.l20.WritebackDirty_hits::writebacks       114714                       # number of WritebackDirty hits
system.l20.WritebackDirty_hits::total          114714                       # number of WritebackDirty hits
system.l20.WritebackClean_hits::writebacks        66793                       # number of WritebackClean hits
system.l20.WritebackClean_hits::total           66793                       # number of WritebackClean hits
system.l20.UpgradeReq_hits::cpu0.data           11027                       # number of UpgradeReq hits
system.l20.UpgradeReq_hits::cpu1.data           11781                       # number of UpgradeReq hits
system.l20.UpgradeReq_hits::total               22808                       # number of UpgradeReq hits
system.l20.SCUpgradeReq_hits::cpu0.data             2                       # number of SCUpgradeReq hits
system.l20.SCUpgradeReq_hits::cpu1.data             2                       # number of SCUpgradeReq hits
system.l20.SCUpgradeReq_hits::total                 4                       # number of SCUpgradeReq hits
system.l20.ReadExReq_hits::cpu0.data               84                       # number of ReadExReq hits
system.l20.ReadExReq_hits::cpu1.data                4                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   88                       # number of ReadExReq hits
system.l20.ReadCleanReq_hits::cpu0.inst         66161                       # number of ReadCleanReq hits
system.l20.ReadCleanReq_hits::cpu1.inst            62                       # number of ReadCleanReq hits
system.l20.ReadCleanReq_hits::total             66223                       # number of ReadCleanReq hits
system.l20.ReadSharedReq_hits::cpu0.data         1324                       # number of ReadSharedReq hits
system.l20.ReadSharedReq_hits::cpu1.data         1384                       # number of ReadSharedReq hits
system.l20.ReadSharedReq_hits::total             2708                       # number of ReadSharedReq hits
system.l20.demand_hits::cpu0.inst               66161                       # number of demand (read+write) hits
system.l20.demand_hits::cpu0.data                1408                       # number of demand (read+write) hits
system.l20.demand_hits::cpu1.inst                  62                       # number of demand (read+write) hits
system.l20.demand_hits::cpu1.data                1388                       # number of demand (read+write) hits
system.l20.demand_hits::total                   69019                       # number of demand (read+write) hits
system.l20.overall_hits::cpu0.inst              66161                       # number of overall hits
system.l20.overall_hits::cpu0.data               1408                       # number of overall hits
system.l20.overall_hits::cpu1.inst                 62                       # number of overall hits
system.l20.overall_hits::cpu1.data               1388                       # number of overall hits
system.l20.overall_hits::total                  69019                       # number of overall hits
system.l20.ReadExReq_misses::cpu0.data          58208                       # number of ReadExReq misses
system.l20.ReadExReq_misses::cpu1.data          24860                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total              83068                       # number of ReadExReq misses
system.l20.ReadCleanReq_misses::cpu0.inst         1201                       # number of ReadCleanReq misses
system.l20.ReadCleanReq_misses::cpu1.inst          100                       # number of ReadCleanReq misses
system.l20.ReadCleanReq_misses::total            1301                       # number of ReadCleanReq misses
system.l20.ReadSharedReq_misses::cpu0.data        49203                       # number of ReadSharedReq misses
system.l20.ReadSharedReq_misses::cpu1.data        48501                       # number of ReadSharedReq misses
system.l20.ReadSharedReq_misses::total          97704                       # number of ReadSharedReq misses
system.l20.demand_misses::cpu0.inst              1201                       # number of demand (read+write) misses
system.l20.demand_misses::cpu0.data            107411                       # number of demand (read+write) misses
system.l20.demand_misses::cpu1.inst               100                       # number of demand (read+write) misses
system.l20.demand_misses::cpu1.data             73361                       # number of demand (read+write) misses
system.l20.demand_misses::total                182073                       # number of demand (read+write) misses
system.l20.overall_misses::cpu0.inst             1201                       # number of overall misses
system.l20.overall_misses::cpu0.data           107411                       # number of overall misses
system.l20.overall_misses::cpu1.inst              100                       # number of overall misses
system.l20.overall_misses::cpu1.data            73361                       # number of overall misses
system.l20.overall_misses::total               182073                       # number of overall misses
system.l20.ReadExReq_miss_latency::cpu0.data  12977234000                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::cpu1.data   2495449000                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total  15472683000                       # number of ReadExReq miss cycles
system.l20.ReadCleanReq_miss_latency::cpu0.inst    135024500                       # number of ReadCleanReq miss cycles
system.l20.ReadCleanReq_miss_latency::cpu1.inst     12584500                       # number of ReadCleanReq miss cycles
system.l20.ReadCleanReq_miss_latency::total    147609000                       # number of ReadCleanReq miss cycles
system.l20.ReadSharedReq_miss_latency::cpu0.data   3215735500                       # number of ReadSharedReq miss cycles
system.l20.ReadSharedReq_miss_latency::cpu1.data   3378781000                       # number of ReadSharedReq miss cycles
system.l20.ReadSharedReq_miss_latency::total   6594516500                       # number of ReadSharedReq miss cycles
system.l20.demand_miss_latency::cpu0.inst    135024500                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::cpu0.data  16192969500                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::cpu1.inst     12584500                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::cpu1.data   5874230000                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     22214808500                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::cpu0.inst    135024500                       # number of overall miss cycles
system.l20.overall_miss_latency::cpu0.data  16192969500                       # number of overall miss cycles
system.l20.overall_miss_latency::cpu1.inst     12584500                       # number of overall miss cycles
system.l20.overall_miss_latency::cpu1.data   5874230000                       # number of overall miss cycles
system.l20.overall_miss_latency::total    22214808500                       # number of overall miss cycles
system.l20.WritebackDirty_accesses::writebacks       114714                       # number of WritebackDirty accesses(hits+misses)
system.l20.WritebackDirty_accesses::total       114714                       # number of WritebackDirty accesses(hits+misses)
system.l20.WritebackClean_accesses::writebacks        66793                       # number of WritebackClean accesses(hits+misses)
system.l20.WritebackClean_accesses::total        66793                       # number of WritebackClean accesses(hits+misses)
system.l20.UpgradeReq_accesses::cpu0.data        11027                       # number of UpgradeReq accesses(hits+misses)
system.l20.UpgradeReq_accesses::cpu1.data        11781                       # number of UpgradeReq accesses(hits+misses)
system.l20.UpgradeReq_accesses::total           22808                       # number of UpgradeReq accesses(hits+misses)
system.l20.SCUpgradeReq_accesses::cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l20.SCUpgradeReq_accesses::cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l20.SCUpgradeReq_accesses::total             4                       # number of SCUpgradeReq accesses(hits+misses)
system.l20.ReadExReq_accesses::cpu0.data        58292                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::cpu1.data        24864                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total            83156                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadCleanReq_accesses::cpu0.inst        67362                       # number of ReadCleanReq accesses(hits+misses)
system.l20.ReadCleanReq_accesses::cpu1.inst          162                       # number of ReadCleanReq accesses(hits+misses)
system.l20.ReadCleanReq_accesses::total         67524                       # number of ReadCleanReq accesses(hits+misses)
system.l20.ReadSharedReq_accesses::cpu0.data        50527                       # number of ReadSharedReq accesses(hits+misses)
system.l20.ReadSharedReq_accesses::cpu1.data        49885                       # number of ReadSharedReq accesses(hits+misses)
system.l20.ReadSharedReq_accesses::total       100412                       # number of ReadSharedReq accesses(hits+misses)
system.l20.demand_accesses::cpu0.inst           67362                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu0.data          108819                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu1.inst             162                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu1.data           74749                       # number of demand (read+write) accesses
system.l20.demand_accesses::total              251092                       # number of demand (read+write) accesses
system.l20.overall_accesses::cpu0.inst          67362                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu0.data         108819                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu1.inst            162                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu1.data          74749                       # number of overall (read+write) accesses
system.l20.overall_accesses::total             251092                       # number of overall (read+write) accesses
system.l20.ReadExReq_miss_rate::cpu0.data     0.998559                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::cpu1.data     0.999839                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.998942                       # miss rate for ReadExReq accesses
system.l20.ReadCleanReq_miss_rate::cpu0.inst     0.017829                       # miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_miss_rate::cpu1.inst     0.617284                       # miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_miss_rate::total     0.019267                       # miss rate for ReadCleanReq accesses
system.l20.ReadSharedReq_miss_rate::cpu0.data     0.973796                       # miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_miss_rate::cpu1.data     0.972256                       # miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_miss_rate::total     0.973031                       # miss rate for ReadSharedReq accesses
system.l20.demand_miss_rate::cpu0.inst       0.017829                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu0.data       0.987061                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu1.inst       0.617284                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu1.data       0.981431                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.725125                       # miss rate for demand accesses
system.l20.overall_miss_rate::cpu0.inst      0.017829                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu0.data      0.987061                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu1.inst      0.617284                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu1.data      0.981431                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.725125                       # miss rate for overall accesses
system.l20.ReadExReq_avg_miss_latency::cpu0.data 222945.883727                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::cpu1.data 100380.088496                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 186265.264602                       # average ReadExReq miss latency
system.l20.ReadCleanReq_avg_miss_latency::cpu0.inst 112426.727727                       # average ReadCleanReq miss latency
system.l20.ReadCleanReq_avg_miss_latency::cpu1.inst       125845                       # average ReadCleanReq miss latency
system.l20.ReadCleanReq_avg_miss_latency::total 113458.109147                       # average ReadCleanReq miss latency
system.l20.ReadSharedReq_avg_miss_latency::cpu0.data 65356.492490                       # average ReadSharedReq miss latency
system.l20.ReadSharedReq_avg_miss_latency::cpu1.data 69664.151255                       # average ReadSharedReq miss latency
system.l20.ReadSharedReq_avg_miss_latency::total 67494.846680                       # average ReadSharedReq miss latency
system.l20.demand_avg_miss_latency::cpu0.inst 112426.727727                       # average overall miss latency
system.l20.demand_avg_miss_latency::cpu0.data 150757.087263                       # average overall miss latency
system.l20.demand_avg_miss_latency::cpu1.inst       125845                       # average overall miss latency
system.l20.demand_avg_miss_latency::cpu1.data 80072.927032                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 122010.449106                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu0.inst 112426.727727                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu0.data 150757.087263                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu1.inst       125845                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu1.data 80072.927032                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 122010.449106                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.writebacks::writebacks              138309                       # number of writebacks
system.l20.writebacks::total                   138309                       # number of writebacks
system.l20.ReadCleanReq_mshr_hits::cpu0.inst            2                       # number of ReadCleanReq MSHR hits
system.l20.ReadCleanReq_mshr_hits::cpu1.inst            2                       # number of ReadCleanReq MSHR hits
system.l20.ReadCleanReq_mshr_hits::total            4                       # number of ReadCleanReq MSHR hits
system.l20.ReadSharedReq_mshr_hits::cpu0.data            3                       # number of ReadSharedReq MSHR hits
system.l20.ReadSharedReq_mshr_hits::cpu1.data            3                       # number of ReadSharedReq MSHR hits
system.l20.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l20.demand_mshr_hits::cpu0.inst              2                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::cpu0.data              3                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::cpu1.inst              2                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::cpu1.data              3                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                 10                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::cpu0.inst             2                       # number of overall MSHR hits
system.l20.overall_mshr_hits::cpu0.data             3                       # number of overall MSHR hits
system.l20.overall_mshr_hits::cpu1.inst             2                       # number of overall MSHR hits
system.l20.overall_mshr_hits::cpu1.data             3                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                10                       # number of overall MSHR hits
system.l20.CleanEvict_mshr_misses::writebacks          348                       # number of CleanEvict MSHR misses
system.l20.CleanEvict_mshr_misses::total          348                       # number of CleanEvict MSHR misses
system.l20.ReadExReq_mshr_misses::cpu0.data        58208                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::cpu1.data        24860                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total         83068                       # number of ReadExReq MSHR misses
system.l20.ReadCleanReq_mshr_misses::cpu0.inst         1199                       # number of ReadCleanReq MSHR misses
system.l20.ReadCleanReq_mshr_misses::cpu1.inst           98                       # number of ReadCleanReq MSHR misses
system.l20.ReadCleanReq_mshr_misses::total         1297                       # number of ReadCleanReq MSHR misses
system.l20.ReadSharedReq_mshr_misses::cpu0.data        49200                       # number of ReadSharedReq MSHR misses
system.l20.ReadSharedReq_mshr_misses::cpu1.data        48498                       # number of ReadSharedReq MSHR misses
system.l20.ReadSharedReq_mshr_misses::total        97698                       # number of ReadSharedReq MSHR misses
system.l20.demand_mshr_misses::cpu0.inst         1199                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::cpu0.data       107408                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::cpu1.inst           98                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::cpu1.data        73358                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total           182063                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::cpu0.inst         1199                       # number of overall MSHR misses
system.l20.overall_mshr_misses::cpu0.data       107408                       # number of overall MSHR misses
system.l20.overall_mshr_misses::cpu1.inst           98                       # number of overall MSHR misses
system.l20.overall_mshr_misses::cpu1.data        73358                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total          182063                       # number of overall MSHR misses
system.l20.ReadExReq_mshr_miss_latency::cpu0.data  12395154000                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::cpu1.data   2246849000                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total  14642003000                       # number of ReadExReq MSHR miss cycles
system.l20.ReadCleanReq_mshr_miss_latency::cpu0.inst    122840000                       # number of ReadCleanReq MSHR miss cycles
system.l20.ReadCleanReq_mshr_miss_latency::cpu1.inst     11489000                       # number of ReadCleanReq MSHR miss cycles
system.l20.ReadCleanReq_mshr_miss_latency::total    134329000                       # number of ReadCleanReq MSHR miss cycles
system.l20.ReadSharedReq_mshr_miss_latency::cpu0.data   2723500000                       # number of ReadSharedReq MSHR miss cycles
system.l20.ReadSharedReq_mshr_miss_latency::cpu1.data   2893650000                       # number of ReadSharedReq MSHR miss cycles
system.l20.ReadSharedReq_mshr_miss_latency::total   5617150000                       # number of ReadSharedReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu0.inst    122840000                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu0.data  15118654000                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu1.inst     11489000                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu1.data   5140499000                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  20393482000                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu0.inst    122840000                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu0.data  15118654000                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu1.inst     11489000                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu1.data   5140499000                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  20393482000                       # number of overall MSHR miss cycles
system.l20.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l20.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l20.ReadExReq_mshr_miss_rate::cpu0.data     0.998559                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::cpu1.data     0.999839                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.998942                       # mshr miss rate for ReadExReq accesses
system.l20.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.017799                       # mshr miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.604938                       # mshr miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_mshr_miss_rate::total     0.019208                       # mshr miss rate for ReadCleanReq accesses
system.l20.ReadSharedReq_mshr_miss_rate::cpu0.data     0.973737                       # mshr miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_mshr_miss_rate::cpu1.data     0.972196                       # mshr miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_mshr_miss_rate::total     0.972971                       # mshr miss rate for ReadSharedReq accesses
system.l20.demand_mshr_miss_rate::cpu0.inst     0.017799                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::cpu0.data     0.987034                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::cpu1.inst     0.604938                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::cpu1.data     0.981391                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.725085                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::cpu0.inst     0.017799                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::cpu0.data     0.987034                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::cpu1.inst     0.604938                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::cpu1.data     0.981391                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.725085                       # mshr miss rate for overall accesses
system.l20.ReadExReq_avg_mshr_miss_latency::cpu0.data 212945.883727                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::cpu1.data 90380.088496                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 176265.264602                       # average ReadExReq mshr miss latency
system.l20.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 102452.043369                       # average ReadCleanReq mshr miss latency
system.l20.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 117234.693878                       # average ReadCleanReq mshr miss latency
system.l20.ReadCleanReq_avg_mshr_miss_latency::total 103569.005397                       # average ReadCleanReq mshr miss latency
system.l20.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 55355.691057                       # average ReadSharedReq mshr miss latency
system.l20.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 59665.347025                       # average ReadSharedReq mshr miss latency
system.l20.ReadSharedReq_avg_mshr_miss_latency::total 57495.035722                       # average ReadSharedReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu0.inst 102452.043369                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu0.data 140759.105467                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu1.inst 117234.693878                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu1.data 70074.143243                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 112013.325058                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu0.inst 102452.043369                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu0.data 140759.105467                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu1.inst 117234.693878                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu1.data 70074.143243                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 112013.325058                       # average overall mshr miss latency
system.l21.tags.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.l21.tags.replacements                        0                       # number of replacements
system.l21.tags.tagsinuse                           0                       # Cycle average of tags in use
system.l21.tags.total_refs                          0                       # Total number of references to valid blocks.
system.l21.tags.sampled_refs                        0                       # Sample count of references to valid blocks.
system.l21.tags.avg_refs                          nan                       # Average number of references to valid blocks.
system.l21.tags.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
system.l21.tags.tag_accesses                        0                       # Number of tag accesses
system.l21.tags.data_accesses                       0                       # Number of data accesses
system.l21.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                     79550                       # number of replacements
system.l3.tags.tagsinuse                 27999.161591                       # Cycle average of tags in use
system.l3.tags.total_refs                      243058                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    112318                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.164016                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle              317911534000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        1.089697                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.inst       475.470961                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data     21056.675785                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst         3.294738                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data      6462.630410                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000033                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.inst        0.014510                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.642599                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.000101                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.197224                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.854467                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          451                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         1838                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        30294                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   5801758                       # Number of tag accesses
system.l3.tags.data_accesses                  5801758                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       138308                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           138308                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu0.data              7697                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data              7158                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 14855                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst            18                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data         28891                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst             4                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data         25987                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             54900                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                   18                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                36588                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                    4                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                33145                       # number of demand (read+write) hits
system.l3.demand_hits::total                    69755                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                  18                       # number of overall hits
system.l3.overall_hits::cpu0.data               36588                       # number of overall hits
system.l3.overall_hits::cpu1.inst                   4                       # number of overall hits
system.l3.overall_hits::cpu1.data               33145                       # number of overall hits
system.l3.overall_hits::total                   69755                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data           50511                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data           17702                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               68213                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         1181                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data        20309                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst           94                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data        22511                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           44095                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               1181                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data              70820                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst                 94                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data              40213                       # number of demand (read+write) misses
system.l3.demand_misses::total                 112308                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              1181                       # number of overall misses
system.l3.overall_misses::cpu0.data             70820                       # number of overall misses
system.l3.overall_misses::cpu1.inst                94                       # number of overall misses
system.l3.overall_misses::cpu1.data             40213                       # number of overall misses
system.l3.overall_misses::total                112308                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data  11673821500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data   1897975500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   13571797000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst    109454500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data   1878711500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     10339000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data   2087086500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   4085591500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst    109454500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data  13552533000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     10339000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data   3985062000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      17657388500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst    109454500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data  13552533000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     10339000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data   3985062000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     17657388500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       138308                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       138308                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data         58208                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data         24860                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             83068                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         1199                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data        49200                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst           98                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data        48498                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         98995                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             1199                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data           107408                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst               98                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data            73358                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               182063                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            1199                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data          107408                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst              98                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data           73358                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              182063                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.867767                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.712068                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.821171                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.984987                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.412785                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.959184                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.464163                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.445427                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.984987                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.659355                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.959184                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.548175                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.616863                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.984987                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.659355                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.959184                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.548175                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.616863                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 231114.440419                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 107218.139193                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 198962.030698                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 92679.508891                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 92506.351864                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 109989.361702                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 92714.073120                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 92654.303209                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 92679.508891                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 191365.899463                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 109989.361702                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 99098.848631                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 157222.891513                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 92679.508891                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 191365.899463                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 109989.361702                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 99098.848631                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 157222.891513                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                48574                       # number of writebacks
system.l3.writebacks::total                     48574                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          214                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           214                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu0.data        50511                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data        17702                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          68213                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         1181                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data        20309                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst           94                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data        22511                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        44095                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          1181                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data         70820                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst            94                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data         40213                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            112308                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         1181                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data        70820                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst           94                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data        40213                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           112308                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data  11168711500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data   1720955500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  12889667000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     97644500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data   1675621500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst      9399000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data   1861976500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   3644641500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     97644500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data  12844333000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst      9399000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data   3582932000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  16534308500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     97644500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data  12844333000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst      9399000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data   3582932000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  16534308500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.867767                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.712068                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.821171                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.984987                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.412785                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.959184                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.464163                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.445427                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.984987                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.659355                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.959184                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.548175                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.616863                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.984987                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.659355                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.959184                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.548175                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.616863                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 221114.440419                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 97218.139193                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 188962.030698                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 82679.508891                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 82506.351864                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 99989.361702                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 82714.073120                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 82654.303209                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 82679.508891                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 181365.899463                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 99989.361702                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 89098.848631                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 147222.891513                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 82679.508891                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 181365.899463                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 99989.361702                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 89098.848631                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 147222.891513                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        191347                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        79075                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              44095                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48574                       # Transaction distribution
system.membus.trans_dist::CleanEvict            30430                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             23                       # Transaction distribution
system.membus.trans_dist::ReadExReq             68213                       # Transaction distribution
system.membus.trans_dist::ReadExResp            68213                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44095                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       303655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 303655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     10296448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10296448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               35                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            112343                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  112343    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              112343                       # Request fanout histogram
system.membus.reqLayer0.occupancy           387050500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          610791500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus0.snoop_filter.tot_requests       522374                       # Total number of requests made to the snoop filter.
system.tol2bus0.snoop_filter.hit_single_requests       271311                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus0.snoop_filter.hit_multi_requests          353                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus0.snoop_filter.tot_snoops          2386                       # Total number of snoops made to the snoop filter.
system.tol2bus0.snoop_filter.hit_single_snoops         2171                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus0.snoop_filter.hit_multi_snoops          215                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus0.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.tol2bus0.trans_dist::ReadResp           167985                       # Transaction distribution
system.tol2bus0.trans_dist::WritebackDirty       253064                       # Transaction distribution
system.tol2bus0.trans_dist::WritebackClean        66851                       # Transaction distribution
system.tol2bus0.trans_dist::CleanEvict         104019                       # Transaction distribution
system.tol2bus0.trans_dist::UpgradeReq          22820                       # Transaction distribution
system.tol2bus0.trans_dist::SCUpgradeReq           27                       # Transaction distribution
system.tol2bus0.trans_dist::UpgradeResp         22847                       # Transaction distribution
system.tol2bus0.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus0.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus0.trans_dist::ReadExReq           83165                       # Transaction distribution
system.tol2bus0.trans_dist::ReadExResp          83165                       # Transaction distribution
system.tol2bus0.trans_dist::ReadCleanReq        67524                       # Transaction distribution
system.tol2bus0.trans_dist::ReadSharedReq       100461                       # Transaction distribution
system.tol2bus0.pkt_count_system.cpu0.icache.mem_side::system.l20.cpu_side       201575                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l20.cpu_side       347531                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu1.icache.mem_side::system.l20.cpu_side          324                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l20.cpu_side       246848                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count::total               796278                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu0.icache.mem_side::system.l20.cpu_side      8589632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l20.cpu_side     11706304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu1.icache.mem_side::system.l20.cpu_side        10368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l20.cpu_side      7383744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size::total              27690048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.snoops                         175652                       # Total snoops (count)
system.tol2bus0.snoopTraffic                  8858176                       # Total snoop traffic (bytes)
system.tol2bus0.snoop_fanout::samples          449556                       # Request fanout histogram
system.tol2bus0.snoop_fanout::mean           0.006873                       # Request fanout histogram
system.tol2bus0.snoop_fanout::stdev          0.088245                       # Request fanout histogram
system.tol2bus0.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::0                446682     99.36%     99.36% # Request fanout histogram
system.tol2bus0.snoop_fanout::1                  2658      0.59%     99.95% # Request fanout histogram
system.tol2bus0.snoop_fanout::2                   216      0.05%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::3                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::4                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::5                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::6                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::7                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::8                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::min_value             0                       # Request fanout histogram
system.tol2bus0.snoop_fanout::max_value             2                       # Request fanout histogram
system.tol2bus0.snoop_fanout::total            449556                       # Request fanout histogram
system.tol2bus0.reqLayer0.occupancy         442752499                       # Layer occupancy (ticks)
system.tol2bus0.reqLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus0.respLayer0.occupancy        101043998                       # Layer occupancy (ticks)
system.tol2bus0.respLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus0.respLayer1.occupancy        168796997                       # Layer occupancy (ticks)
system.tol2bus0.respLayer1.utilization            0.0                       # Layer utilization (%)
system.tol2bus0.respLayer4.occupancy           244497                       # Layer occupancy (ticks)
system.tol2bus0.respLayer4.utilization            0.0                       # Layer utilization (%)
system.tol2bus0.respLayer5.occupancy        118070996                       # Layer occupancy (ticks)
system.tol2bus0.respLayer5.utilization            0.0                       # Layer utilization (%)
system.tol2bus1.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus1.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus1.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus1.snoop_filter.tot_snoops             0                       # Total number of snoops made to the snoop filter.
system.tol2bus1.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus1.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus1.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.tol2bus1.snoops                              0                       # Total snoops (count)
system.tol2bus1.snoopTraffic                        0                       # Total snoop traffic (bytes)
system.tol2bus1.snoop_fanout::samples               0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::mean                nan                       # Request fanout histogram
system.tol2bus1.snoop_fanout::stdev               nan                       # Request fanout histogram
system.tol2bus1.snoop_fanout::underflows            0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::0                     0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::1                     0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::2                     0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::3                     0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::4                     0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::5                     0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::6                     0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::7                     0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::8                     0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::overflows             0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::min_value             0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::max_value             0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::total                 0                       # Request fanout histogram
system.tol3bus.snoop_filter.tot_requests       355625                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       173601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            801                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          801                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 529262473000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             98995                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       186882                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           66195                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol3bus.trans_dist::SCUpgradeReq            23                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            83068                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           83068                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        98995                       # Transaction distribution
system.tol3bus.pkt_count_system.l20.mem_side::system.l3.cpu_side       537688                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                537688                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l20.mem_side::system.l3.cpu_side     20503744                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total               20503744                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           79585                       # Total snoops (count)
system.tol3bus.snoopTraffic                   3108736                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           261648                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.003061                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.055245                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 260847     99.69%     99.69% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    801      0.31%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             261648                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          316103000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         273094500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
