<!DOCTYPE html>
<html lang="en-US">
<head>

	<title>OpenWrt Forum Archive</title>

	<meta charset="UTF-8">

	<meta http-equiv="X-UA-Compatible" content="IE=edge">

	<meta name="viewport" content="width=device-width, initial-scale=1.0">
	<link rel="stylesheet" href="assets/css/common.css">

</head>
<body>

<div class="container">

<header class="main-header">
	<h1 class="logo"><a href="index.html"><img src="assets/img/logo.png" width="376" height="88" alt="OpenWrt Forum Archive"></a></h1>
</header>

<aside>
	<p>This is a read-only archive of the old OpenWrt forum. The current OpenWrt forum resides at <a href="https://forum.openwrt.org/">https://forum.openwrt.org/</a>.</p>
	<p class="minor">In May 2018, the OpenWrt forum suffered a total data loss. This archive is an effort to restore and make available as much content as possible. Content may be missing or not representing the latest edited version.</p>
</aside>

<main>
	<header>
		<h1><span class="minor">Topic:</span> Need help with identifying boot_sel pins of Infineon PSB 50712 SoC</h1>
	</header>
	<div class="notice minor">
		<p>
			The content of this topic has been archived
							on 28 Mar 2018.
										There are no obvious gaps in this topic, but there may still be some posts missing at the end.
					</p>
	</div>

	<div class="pagination"><div class="pagination-number">Page 1 of 1</div><nav><ul><li class="pagination-current"><span>1</span></li></ul></nav></div>
			
		
		
			<article class="post" id="p193831">
				<div class="post-metadata">
					<div class="post-num">Post #1</div>
					<div class="post-author">hph_</div>
					<div class="post-datetime">
						5 Mar 2013, 01:43					</div>
				</div>
				<div class="post-content content">
					<p>Hello,</p><p>I have PSB 50712 SoC and I need your help to identify the pins which control the boot source of the SoC. Similar work has been documented here <a href="http://wiki.openwrt.org/toh/arcadyan/arv752dpw#uart">http://wiki.openwrt.org/toh/arcadyan/arv752dpw#uart</a>. But I have no clue how the author (lutz.willek) has identified the pins. Can anyone give me instructions how to do it?<br />The large scale problem is to rewrite the bootloader residing in flash memory thru the hw UART interface of the SoC.<br />Datasheets for the Lantiq/Infineon SoCs are not publicly available.</p><p>Many thanks,<br />hph</p><p><span class="postimg"><img src="http://i.imgur.com/w9GrOWz.jpg?1" alt="http://i.imgur.com/w9GrOWz.jpg?1" /></span></p>											<p class="post-edited">(Last edited by <strong>hph_</strong> on 5 Mar 2013, 01:44)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p193986">
				<div class="post-metadata">
					<div class="post-num">Post #2</div>
					<div class="post-author">snk</div>
					<div class="post-datetime">
						6 Mar 2013, 11:22					</div>
				</div>
				<div class="post-content content">
					<p>Try to ask in this thread:</p><p><a href="http://forum.openwrt.org/viewtopic.php?id=15934&amp;p=34">http://forum.openwrt.org/viewtopic.php? â€¦ 4&amp;p=34</a></p><p>Also, post a picture there from the back side of the board around the SoC.</p>									</div>
			</article>

			
		
	
			<div class="notice minor">
			<p>The discussion might have continued from here.</p>
		</div>
	
	<div class="pagination"><div class="pagination-number">Page 1 of 1</div><nav><ul><li class="pagination-current"><span>1</span></li></ul></nav></div>
</main>

</div>


<!-- Created in a hurry and not indicative of usual code quality. Here's a number: 0 -->

</body>
</html>