###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-05.ucsd.edu)
#  Generated on:      Fri Mar 21 14:45:27 2025
#  Design:            sram_w16_out
#  Command:           report_timing -max_paths 5 > ./summaryReport/${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin memory_reg_29__14_/CP 
Endpoint:   memory_reg_29__14_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[3]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.203
- Setup                         0.125
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.578
- Arrival Time                  2.123
= Slack Time                    1.455
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | A[3] v       |         |       |   0.200 |    1.655 | 
     | U2448              | I v -> ZN ^  | CKND0   | 0.034 |   0.234 |    1.689 | 
     | U2486              | A2 ^ -> ZN v | CKND2D0 | 0.106 |   0.340 |    1.796 | 
     | U2490              | A2 v -> ZN ^ | NR2XD0  | 0.265 |   0.606 |    2.061 | 
     | FE_OFC11_n2920     | I ^ -> Z ^   | CKBD3   | 0.274 |   0.880 |    2.335 | 
     | U2491              | A1 ^ -> ZN ^ | INR2XD1 | 0.286 |   1.166 |    2.621 | 
     | FE_OFC74_N247      | I ^ -> Z ^   | CKBD4   | 0.268 |   1.435 |    2.890 | 
     | FE_OFC75_N247      | I ^ -> Z ^   | CKBD3   | 0.357 |   1.791 |    3.247 | 
     | FE_OFC76_N247      | I ^ -> Z ^   | CKBD6   | 0.280 |   2.072 |    3.527 | 
     | memory_reg_29__14_ | E ^          | EDFQD1  | 0.051 |   2.123 |    3.578 | 
     +--------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin memory_reg_29__13_/CP 
Endpoint:   memory_reg_29__13_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[3]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.203
- Setup                         0.125
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.578
- Arrival Time                  2.123
= Slack Time                    1.455
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | A[3] v       |         |       |   0.200 |    1.655 | 
     | U2448              | I v -> ZN ^  | CKND0   | 0.034 |   0.234 |    1.689 | 
     | U2486              | A2 ^ -> ZN v | CKND2D0 | 0.106 |   0.340 |    1.796 | 
     | U2490              | A2 v -> ZN ^ | NR2XD0  | 0.265 |   0.606 |    2.061 | 
     | FE_OFC11_n2920     | I ^ -> Z ^   | CKBD3   | 0.274 |   0.880 |    2.335 | 
     | U2491              | A1 ^ -> ZN ^ | INR2XD1 | 0.286 |   1.166 |    2.621 | 
     | FE_OFC74_N247      | I ^ -> Z ^   | CKBD4   | 0.268 |   1.435 |    2.890 | 
     | FE_OFC75_N247      | I ^ -> Z ^   | CKBD3   | 0.357 |   1.791 |    3.247 | 
     | FE_OFC76_N247      | I ^ -> Z ^   | CKBD6   | 0.280 |   2.072 |    3.527 | 
     | memory_reg_29__13_ | E ^          | EDFQD1  | 0.051 |   2.123 |    3.578 | 
     +--------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin memory_reg_29__9_/CP 
Endpoint:   memory_reg_29__9_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[3]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.203
- Setup                         0.125
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.578
- Arrival Time                  2.122
= Slack Time                    1.456
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                   |              |         |       |  Time   |   Time   | 
     |-------------------+--------------+---------+-------+---------+----------| 
     |                   | A[3] v       |         |       |   0.200 |    1.656 | 
     | U2448             | I v -> ZN ^  | CKND0   | 0.034 |   0.234 |    1.689 | 
     | U2486             | A2 ^ -> ZN v | CKND2D0 | 0.106 |   0.340 |    1.796 | 
     | U2490             | A2 v -> ZN ^ | NR2XD0  | 0.265 |   0.606 |    2.061 | 
     | FE_OFC11_n2920    | I ^ -> Z ^   | CKBD3   | 0.274 |   0.880 |    2.335 | 
     | U2491             | A1 ^ -> ZN ^ | INR2XD1 | 0.286 |   1.166 |    2.622 | 
     | FE_OFC74_N247     | I ^ -> Z ^   | CKBD4   | 0.268 |   1.435 |    2.890 | 
     | FE_OFC75_N247     | I ^ -> Z ^   | CKBD3   | 0.357 |   1.791 |    3.247 | 
     | FE_OFC76_N247     | I ^ -> Z ^   | CKBD6   | 0.280 |   2.072 |    3.527 | 
     | memory_reg_29__9_ | E ^          | EDFQD1  | 0.051 |   2.122 |    3.578 | 
     +-------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory_reg_29__18_/CP 
Endpoint:   memory_reg_29__18_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[3]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.203
- Setup                         0.125
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.578
- Arrival Time                  2.123
= Slack Time                    1.456
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | A[3] v       |         |       |   0.200 |    1.656 | 
     | U2448              | I v -> ZN ^  | CKND0   | 0.034 |   0.234 |    1.690 | 
     | U2486              | A2 ^ -> ZN v | CKND2D0 | 0.106 |   0.340 |    1.796 | 
     | U2490              | A2 v -> ZN ^ | NR2XD0  | 0.265 |   0.606 |    2.061 | 
     | FE_OFC11_n2920     | I ^ -> Z ^   | CKBD3   | 0.274 |   0.880 |    2.336 | 
     | U2491              | A1 ^ -> ZN ^ | INR2XD1 | 0.286 |   1.166 |    2.622 | 
     | FE_OFC74_N247      | I ^ -> Z ^   | CKBD4   | 0.268 |   1.435 |    2.890 | 
     | FE_OFC75_N247      | I ^ -> Z ^   | CKBD3   | 0.357 |   1.791 |    3.247 | 
     | FE_OFC76_N247      | I ^ -> Z ^   | CKBD6   | 0.280 |   2.072 |    3.527 | 
     | memory_reg_29__18_ | E ^          | EDFQD1  | 0.051 |   2.123 |    3.578 | 
     +--------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory_reg_28__17_/CP 
Endpoint:   memory_reg_28__17_/E (^) checked with  leading edge of 'clk'
Beginpoint: A[3]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.220
- Setup                         0.127
+ Phase Shift                   3.500
+ CPPR Adjustment               0.000
= Required Time                 3.593
- Arrival Time                  2.133
= Slack Time                    1.460
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | A[3] v       |         |       |   0.200 |    1.660 | 
     | U2448              | I v -> ZN ^  | CKND0   | 0.034 |   0.234 |    1.694 | 
     | U2486              | A2 ^ -> ZN v | CKND2D0 | 0.106 |   0.340 |    1.800 | 
     | U2490              | A2 v -> ZN ^ | NR2XD0  | 0.265 |   0.606 |    2.066 | 
     | FE_OFC11_n2920     | I ^ -> Z ^   | CKBD3   | 0.274 |   0.880 |    2.340 | 
     | U2491              | A1 ^ -> ZN ^ | INR2XD1 | 0.286 |   1.166 |    2.626 | 
     | FE_OFC74_N247      | I ^ -> Z ^   | CKBD4   | 0.268 |   1.435 |    2.895 | 
     | FE_OFC75_N247      | I ^ -> Z ^   | CKBD3   | 0.357 |   1.791 |    3.251 | 
     | FE_OFC76_N247      | I ^ -> Z ^   | CKBD6   | 0.280 |   2.072 |    3.532 | 
     | memory_reg_28__17_ | E ^          | EDFQD1  | 0.061 |   2.133 |    3.593 | 
     +--------------------------------------------------------------------------+ 

