\hypertarget{classOutputWireVectorDeclaration}{}\doxysection{Output\+Wire\+Vector\+Declaration Class Reference}
\label{classOutputWireVectorDeclaration}\index{OutputWireVectorDeclaration@{OutputWireVectorDeclaration}}
Inheritance diagram for Output\+Wire\+Vector\+Declaration\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{d4/dbe/classOutputWireVectorDeclaration}
\end{center}
\end{figure}
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classOutputWireVectorDeclaration_ac4cb53151e8082b6fd70a19d2b9a6913}\label{classOutputWireVectorDeclaration_ac4cb53151e8082b6fd70a19d2b9a6913}} 
{\bfseries Output\+Wire\+Vector\+Declaration} (const \mbox{\hyperlink{classPosition}{Position}} \&position, \mbox{\hyperlink{classExpression}{Expression}} $\ast$const start, \mbox{\hyperlink{classExpression}{Expression}} $\ast$const end, std\+::list$<$ \mbox{\hyperlink{classIdentifier}{Identifier}} $\ast$const $>$ \&ident\+\_\+list)
\item 
\mbox{\Hypertarget{classOutputWireVectorDeclaration_ac6160e32c3ba9cb6771d7ae0dbcc6565}\label{classOutputWireVectorDeclaration_ac6160e32c3ba9cb6771d7ae0dbcc6565}} 
{\bfseries Output\+Wire\+Vector\+Declaration} (const \mbox{\hyperlink{classOutputWireVectorDeclaration}{Output\+Wire\+Vector\+Declaration}} \&declaration)
\item 
\mbox{\Hypertarget{classOutputWireVectorDeclaration_a42714126048ee7431e03dd1691b9ed34}\label{classOutputWireVectorDeclaration_a42714126048ee7431e03dd1691b9ed34}} 
void {\bfseries code\+\_\+gen} () const
\item 
\mbox{\Hypertarget{classOutputWireVectorDeclaration_a05eb92e8cd17d11130e22e8174cf8763}\label{classOutputWireVectorDeclaration_a05eb92e8cd17d11130e22e8174cf8763}} 
void {\bfseries perform} () const
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 16 of file Output\+Wire\+Vector\+Declaration.\+h.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
include/ast/mod\+\_\+item/declaration/net/wire/Output\+Wire\+Vector\+Declaration.\+h\item 
src/ast/mod\+\_\+item/declaration/net/wire/Output\+Wire\+Vector\+Declaration.\+cpp\end{DoxyCompactItemize}
