###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        69924   # Number of WRITE/WRITEP commands
num_reads_done                 =       450592   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       351879   # Number of read row buffer hits
num_read_cmds                  =       450592   # Number of READ/READP commands
num_writes_done                =        69930   # Number of read requests issued
num_write_row_hits             =        50747   # Number of write row buffer hits
num_act_cmds                   =       118292   # Number of ACT commands
num_pre_cmds                   =       118260   # Number of PRE commands
num_ondemand_pres              =        97648   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9167609   # Cyles of rank active rank.0
rank_active_cycles.1           =      8831386   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       832391   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1168614   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       488683   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4724   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1461   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1800   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1794   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          327   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          245   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          302   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          406   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          536   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20244   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =          106   # Write cmd latency (cycles)
write_latency[40-59]           =          183   # Write cmd latency (cycles)
write_latency[60-79]           =          356   # Write cmd latency (cycles)
write_latency[80-99]           =          721   # Write cmd latency (cycles)
write_latency[100-119]         =         1361   # Write cmd latency (cycles)
write_latency[120-139]         =         2457   # Write cmd latency (cycles)
write_latency[140-159]         =         3329   # Write cmd latency (cycles)
write_latency[160-179]         =         3851   # Write cmd latency (cycles)
write_latency[180-199]         =         3996   # Write cmd latency (cycles)
write_latency[200-]            =        53562   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       188400   # Read request latency (cycles)
read_latency[40-59]            =        62226   # Read request latency (cycles)
read_latency[60-79]            =        68539   # Read request latency (cycles)
read_latency[80-99]            =        26238   # Read request latency (cycles)
read_latency[100-119]          =        19159   # Read request latency (cycles)
read_latency[120-139]          =        14140   # Read request latency (cycles)
read_latency[140-159]          =         8098   # Read request latency (cycles)
read_latency[160-179]          =         5883   # Read request latency (cycles)
read_latency[180-199]          =         4764   # Read request latency (cycles)
read_latency[200-]             =        53145   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.49061e+08   # Write energy
read_energy                    =  1.81679e+09   # Read energy
act_energy                     =  3.23647e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.99548e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.60935e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.72059e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.51078e+09   # Active standby energy rank.1
average_read_latency           =      106.843   # Average read request latency (cycles)
average_interarrival           =      19.2112   # Average request interarrival latency (cycles)
total_energy                   =   1.5386e+10   # Total energy (pJ)
average_power                  =       1538.6   # Average power (mW)
average_bandwidth              =      4.44179   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        76218   # Number of WRITE/WRITEP commands
num_reads_done                 =       467696   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       350387   # Number of read row buffer hits
num_read_cmds                  =       467697   # Number of READ/READP commands
num_writes_done                =        76236   # Number of read requests issued
num_write_row_hits             =        52929   # Number of write row buffer hits
num_act_cmds                   =       141053   # Number of ACT commands
num_pre_cmds                   =       141031   # Number of PRE commands
num_ondemand_pres              =       120668   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8966529   # Cyles of rank active rank.0
rank_active_cycles.1           =      8967354   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1033471   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1032646   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       512477   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4465   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1491   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1821   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1710   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          311   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          245   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          286   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          422   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          530   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20175   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            8   # Write cmd latency (cycles)
write_latency[20-39]           =          128   # Write cmd latency (cycles)
write_latency[40-59]           =          141   # Write cmd latency (cycles)
write_latency[60-79]           =          311   # Write cmd latency (cycles)
write_latency[80-99]           =          622   # Write cmd latency (cycles)
write_latency[100-119]         =         1162   # Write cmd latency (cycles)
write_latency[120-139]         =         2116   # Write cmd latency (cycles)
write_latency[140-159]         =         3293   # Write cmd latency (cycles)
write_latency[160-179]         =         4063   # Write cmd latency (cycles)
write_latency[180-199]         =         4510   # Write cmd latency (cycles)
write_latency[200-]            =        59864   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       181732   # Read request latency (cycles)
read_latency[40-59]            =        60628   # Read request latency (cycles)
read_latency[60-79]            =        77215   # Read request latency (cycles)
read_latency[80-99]            =        28695   # Read request latency (cycles)
read_latency[100-119]          =        22349   # Read request latency (cycles)
read_latency[120-139]          =        16961   # Read request latency (cycles)
read_latency[140-159]          =         9115   # Read request latency (cycles)
read_latency[160-179]          =         6799   # Read request latency (cycles)
read_latency[180-199]          =         5478   # Read request latency (cycles)
read_latency[200-]             =        58724   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   3.8048e+08   # Write energy
read_energy                    =  1.88575e+09   # Read energy
act_energy                     =  3.85921e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.96066e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.9567e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.59511e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.59563e+09   # Active standby energy rank.1
average_read_latency           =        110.4   # Average read request latency (cycles)
average_interarrival           =      18.3844   # Average request interarrival latency (cycles)
total_energy                   =  1.55393e+10   # Total energy (pJ)
average_power                  =      1553.93   # Average power (mW)
average_bandwidth              =      4.64155   # Average bandwidth
