{
  "topModuleName": "WaveformGenerator",
  "exportedPorts": [
    {
      "type": "mux_cond",
      "signals": [
      {
        "name": "_mux_cond_WaveformGenerator__M__WaveformGenerator__S___io_output_T_4",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\WaveformGenerator.scala 53:23]"
      }
      ]
    },
    {
      "type": "cond_pred",
      "signals": [
      {
        "name": "_cond_pred_WaveformGenerator__M__WaveformGenerator__S___T",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\WaveformGenerator.scala 42:23]"
      },
      {
        "name": "_cond_pred_WaveformGenerator__M__WaveformGenerator__S___T_1",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\WaveformGenerator.scala 42:23]"
      },
      {
        "name": "_cond_pred_WaveformGenerator__M__WaveformGenerator__S___T_2",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\WaveformGenerator.scala 42:23]"
      },
      {
        "name": "_cond_pred_WaveformGenerator__M__WaveformGenerator__S___T_3",
        "type": "UInt<1>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\WaveformGenerator.scala 42:23]"
      }
      ]
    },
    {
      "type": "register",
      "signals": [
      {
        "name": "_reg_signals_WaveformGenerator__M__WaveformGenerator__S__phaseAcc",
        "type": "UInt<16>",
        "info": " @[\\\\chisel_coverage_tool\\\\src\\\\modules\\\\WaveformGenerator.scala 17:25]"
      }
      ]
    }
  ]
}