/********************************************************
 *          Copyright(c) 2019   Semidrive               *
 ********************************************************/

/* Generated by tool. Do not modify manually. */

#ifndef __CRYPTOENGINE_REG_H__
#define __CRYPTOENGINE_REG_H__

#define CE0_STAT_OFF    (0x0U)

#define BM_CE0_STAT_PKE_BUSY    (0x01U << 5U)

#define BM_CE0_STAT_GENKEY_BUSY (0x01U << 4U)

#define BM_CE0_STAT_HASH_BUSY   (0x01U << 3U)

#define BM_CE0_STAT_CIPHER_BUSY (0x01U << 2U)

#define BM_CE0_STAT_GETRNDNUM_BUSY  (0x01U << 1U)

#define BM_CE0_STAT_DMA_BUSY    (0x01U << 0U)

#define CE0_ERRSTAT_OFF (0x4U)

#define FM_CE0_ERRSTAT_SKC_ERR_STAT (0xfU << 24U)
#define FV_CE0_ERRSTAT_SKC_ERR_STAT(v) \
    (((v) << 24U) & FM_CE0_ERRSTAT_SKC_ERR_STAT)
#define GFV_CE0_ERRSTAT_SKC_ERR_STAT(v) \
    (((v) & FM_CE0_ERRSTAT_SKC_ERR_STAT) >> 24U)

#define BM_CE0_ERRSTAT_SSRAM_ERR_STAT   (0x01U << 19U)

#define FM_CE0_ERRSTAT_DMA_ERR_STAT (0x7U << 16U)
#define FV_CE0_ERRSTAT_DMA_ERR_STAT(v) \
    (((v) << 16U) & FM_CE0_ERRSTAT_DMA_ERR_STAT)
#define GFV_CE0_ERRSTAT_DMA_ERR_STAT(v) \
    (((v) & FM_CE0_ERRSTAT_DMA_ERR_STAT) >> 16U)

#define FM_CE0_ERRSTAT_CIPHER_ERR_STAT  (0x3fU << 8U)
#define FV_CE0_ERRSTAT_CIPHER_ERR_STAT(v) \
    (((v) << 8U) & FM_CE0_ERRSTAT_CIPHER_ERR_STAT)
#define GFV_CE0_ERRSTAT_CIPHER_ERR_STAT(v) \
    (((v) & FM_CE0_ERRSTAT_CIPHER_ERR_STAT) >> 8U)

#define FM_CE0_ERRSTAT_HASH_ERR_STAT    (0xfU << 0U)
#define FV_CE0_ERRSTAT_HASH_ERR_STAT(v) \
    (((v) << 0U) & FM_CE0_ERRSTAT_HASH_ERR_STAT)
#define GFV_CE0_ERRSTAT_HASH_ERR_STAT(v) \
    (((v) & FM_CE0_ERRSTAT_HASH_ERR_STAT) >> 0U)

#define CE0_CIPHER_CTRL_OFF (0xcU)

#define BM_CE0_CIPHER_CTRL_CIPHER_HEADER_SAVE   (0x01U << 31U)

#define FM_CE0_CIPHER_CTRL_CIPHER_KEY2TYPE  (0x3U << 28U)
#define FV_CE0_CIPHER_CTRL_CIPHER_KEY2TYPE(v) \
    (((v) << 28U) & FM_CE0_CIPHER_CTRL_CIPHER_KEY2TYPE)
#define GFV_CE0_CIPHER_CTRL_CIPHER_KEY2TYPE(v) \
    (((v) & FM_CE0_CIPHER_CTRL_CIPHER_KEY2TYPE) >> 28U)

#define FM_CE0_CIPHER_CTRL_CIPHER_KEYTYPE   (0x3U << 25U)
#define FV_CE0_CIPHER_CTRL_CIPHER_KEYTYPE(v) \
    (((v) << 25U) & FM_CE0_CIPHER_CTRL_CIPHER_KEYTYPE)
#define GFV_CE0_CIPHER_CTRL_CIPHER_KEYTYPE(v) \
    (((v) & FM_CE0_CIPHER_CTRL_CIPHER_KEYTYPE) >> 25U)

#define FM_CE0_CIPHER_CTRL_AESMODE  (0x1ffU << 16U)
#define FV_CE0_CIPHER_CTRL_AESMODE(v) \
    (((v) << 16U) & FM_CE0_CIPHER_CTRL_AESMODE)
#define GFV_CE0_CIPHER_CTRL_AESMODE(v) \
    (((v) & FM_CE0_CIPHER_CTRL_AESMODE) >> 16U)

#define BM_CE0_CIPHER_CTRL_CIPHER_SAVE  (0x01U << 13U)

#define BM_CE0_CIPHER_CTRL_CIPHER_LOAD  (0x01U << 12U)

#define BM_CE0_CIPHER_CTRL_CIPHER_DECKEYCAL (0x01U << 11U)

#define FM_CE0_CIPHER_CTRL_CIPHER_KEYSIZE   (0x3U << 9U)
#define FV_CE0_CIPHER_CTRL_CIPHER_KEYSIZE(v) \
    (((v) << 9U) & FM_CE0_CIPHER_CTRL_CIPHER_KEYSIZE)
#define GFV_CE0_CIPHER_CTRL_CIPHER_KEYSIZE(v) \
    (((v) & FM_CE0_CIPHER_CTRL_CIPHER_KEYSIZE) >> 9U)

#define BM_CE0_CIPHER_CTRL_CIPHERMODE   (0x01U << 8U)

#define BM_CE0_CIPHER_CTRL_CIPHER_GO    (0x01U << 0U)

#define CE0_CIPHER_HEADER_LEN_OFF   (0x10U)

#define FM_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN  (0xffffffffU << 0U)
#define FV_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN(v) \
    (((v) << 0U) & FM_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN)
#define GFV_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN(v) \
    (((v) & FM_CE0_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN) >> 0U)

#define CE0_CIPHER_KEY_ADDR_OFF (0x14U)

#define FM_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR (0xffffU << 16U)
#define FV_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR(v) \
    (((v) << 16U) & FM_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR)
#define GFV_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR(v) \
    (((v) & FM_CE0_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR) >> 16U)

#define FM_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR  (0xffffU << 0U)
#define FV_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR(v) \
    (((v) << 0U) & FM_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR)
#define GFV_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR(v) \
    (((v) & FM_CE0_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR) >> 0U)

#define CE0_CIPHER_SRC_ADDR_OFF (0x18U)

#define FM_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR  (0xffffffffU << 0U)
#define FV_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR)
#define GFV_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR(v) \
    (((v) & FM_CE0_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR) >> 0U)

#define CE0_CIPHER_SRC_ADDR_H_OFF   (0x1cU)

#define FM_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE    (0x7U << 8U)
#define FV_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE)
#define GFV_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE(v) \
    (((v) & FM_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE) >> 8U)

#define FM_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H  (0xffU << 0U)
#define FV_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H)
#define GFV_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H(v) \
    (((v) & FM_CE0_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H) >> 0U)

#define CE0_CIPHER_DST_ADDR_OFF (0x20U)

#define FM_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR  (0xffffffffU << 0U)
#define FV_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR(v) \
    (((v) << 0U) & FM_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR)
#define GFV_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR(v) \
    (((v) & FM_CE0_CIPHER_DST_ADDR_CIPHER_DST_ADDR) >> 0U)

#define CE0_CIPHER_DST_ADDR_H_OFF   (0x24U)

#define FM_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE    (0x7U << 8U)
#define FV_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE(v) \
    (((v) << 8U) & FM_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE)
#define GFV_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE(v) \
    (((v) & FM_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE) >> 8U)

#define FM_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H  (0xffU << 0U)
#define FV_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H(v) \
    (((v) << 0U) & FM_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H)
#define GFV_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H(v) \
    (((v) & FM_CE0_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H) >> 0U)

#define CE0_CIPHER_IV_CONTEXT_ADDR_OFF  (0x28U)

#define FM_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR   (0xffffU << 16U)
#define FV_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR(v) \
    (((v) << 16U) & FM_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR)
#define GFV_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR(v) \
    (((v) & FM_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR) >> 16U)

#define FM_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR    (0xffffU << 0U)
#define FV_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR(v) \
    (((v) << 0U) & FM_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR)
#define GFV_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR(v) \
    (((v) & FM_CE0_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR) >> 0U)

#define CE0_CIPHER_PAYLOAD_LEN_OFF  (0x2cU)

#define FM_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN    (0xffffffffU << 0U)
#define FV_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN(v) \
    (((v) << 0U) & FM_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN)
#define GFV_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN(v) \
    (((v) & FM_CE0_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN) >> 0U)

#define CE0_HASH_CTRL_OFF   (0x30U)

#define BM_CE0_HASH_CTRL_HASH_HMAC_EN   (0x01U << 24U)

#define BM_CE0_HASH_CTRL_HASH_KEY   (0x01U << 19U)

#define BM_CE0_HASH_CTRL_HASH_INIT_SECURE   (0x01U << 18U)

#define BM_CE0_HASH_CTRL_HASH_INIT  (0x01U << 17U)

#define BM_CE0_HASH_CTRL_HASH_SHAUPDATE (0x01U << 16U)

#define BM_CE0_HASH_CTRL_HASH_PADDINGEN (0x01U << 15U)

#define FM_CE0_HASH_CTRL_HASH_MODE  (0x7fU << 8U)
#define FV_CE0_HASH_CTRL_HASH_MODE(v) \
    (((v) << 8U) & FM_CE0_HASH_CTRL_HASH_MODE)
#define GFV_CE0_HASH_CTRL_HASH_MODE(v) \
    (((v) & FM_CE0_HASH_CTRL_HASH_MODE) >> 8U)

#define BM_CE0_HASH_CTRL_HASH_GO    (0x01U << 0U)

#define CE0_HASH_KEYIV_ADDR_OFF (0x34U)

#define FM_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR    (0xffffU << 16U)
#define FV_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR(v) \
    (((v) << 16U) & FM_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR)
#define GFV_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR(v) \
    (((v) & FM_CE0_HASH_KEYIV_ADDR_HASH_KEY_ADDR) >> 16U)

#define FM_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR (0xffffU << 0U)
#define FV_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR(v) \
    (((v) << 0U) & FM_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR)
#define GFV_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR(v) \
    (((v) & FM_CE0_HASH_KEYIV_ADDR_HASH_IV_ADDR) >> 0U)

#define CE0_HMAC_KEY_CTRL_OFF   (0x38U)

#define FM_CE0_HMAC_KEY_CTRL_HMAC_KEY_TYPE  (0x3U << 16U)
#define FV_CE0_HMAC_KEY_CTRL_HMAC_KEY_TYPE(v) \
    (((v) << 16U) & FM_CE0_HMAC_KEY_CTRL_HMAC_KEY_TYPE)
#define GFV_CE0_HMAC_KEY_CTRL_HMAC_KEY_TYPE(v) \
    (((v) & FM_CE0_HMAC_KEY_CTRL_HMAC_KEY_TYPE) >> 16U)

#define FM_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN   (0xffffU << 0U)
#define FV_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN(v) \
    (((v) << 0U) & FM_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN)
#define GFV_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN(v) \
    (((v) & FM_CE0_HMAC_KEY_CTRL_HMAC_KEY_LEN) >> 0U)

#define CE0_HASH_CALC_LEN_OFF   (0x3cU)

#define FM_CE0_HASH_CALC_LEN_HASH_CALC_LEN  (0xffffffffU << 0U)
#define FV_CE0_HASH_CALC_LEN_HASH_CALC_LEN(v) \
    (((v) << 0U) & FM_CE0_HASH_CALC_LEN_HASH_CALC_LEN)
#define GFV_CE0_HASH_CALC_LEN_HASH_CALC_LEN(v) \
    (((v) & FM_CE0_HASH_CALC_LEN_HASH_CALC_LEN) >> 0U)

#define CE0_HASH_SRC_ADDR_OFF   (0x40U)

#define FM_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR  (0xffffffffU << 0U)
#define FV_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR)
#define GFV_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR(v) \
    (((v) & FM_CE0_HASH_SRC_ADDR_HASH_SRC_ADDR) >> 0U)

#define CE0_HASH_SRC_ADDR_H_OFF (0x44U)

#define FM_CE0_HASH_SRC_ADDR_H_HASH_SRC_TYPE    (0x7U << 8U)
#define FV_CE0_HASH_SRC_ADDR_H_HASH_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE0_HASH_SRC_ADDR_H_HASH_SRC_TYPE)
#define GFV_CE0_HASH_SRC_ADDR_H_HASH_SRC_TYPE(v) \
    (((v) & FM_CE0_HASH_SRC_ADDR_H_HASH_SRC_TYPE) >> 8U)

#define FM_CE0_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H  (0xffU << 0U)
#define FV_CE0_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE0_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H)
#define GFV_CE0_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H(v) \
    (((v) & FM_CE0_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H) >> 0U)

#define CE0_HASH_DST_ADDR_OFF   (0x48U)

#define FM_CE0_HASH_DST_ADDR_HASH_DST_TYPE  (0x7U << 16U)
#define FV_CE0_HASH_DST_ADDR_HASH_DST_TYPE(v) \
    (((v) << 16U) & FM_CE0_HASH_DST_ADDR_HASH_DST_TYPE)
#define GFV_CE0_HASH_DST_ADDR_HASH_DST_TYPE(v) \
    (((v) & FM_CE0_HASH_DST_ADDR_HASH_DST_TYPE) >> 16U)

#define FM_CE0_HASH_DST_ADDR_HASH_DST_ADDR  (0xffffU << 0U)
#define FV_CE0_HASH_DST_ADDR_HASH_DST_ADDR(v) \
    (((v) << 0U) & FM_CE0_HASH_DST_ADDR_HASH_DST_ADDR)
#define GFV_CE0_HASH_DST_ADDR_HASH_DST_ADDR(v) \
    (((v) & FM_CE0_HASH_DST_ADDR_HASH_DST_ADDR) >> 0U)

#define CE0_DMA_CTRL_OFF    (0x50U)

#define BM_CE0_DMA_CTRL_DMA_DONEINTEN   (0x01U << 10U)

#define BM_CE0_DMA_CTRL_DMA_CMDFIFO_FULL    (0x01U << 9U)

#define BM_CE0_DMA_CTRL_DMA_CMDFIFO_EMPTY   (0x01U << 8U)

#define BM_CE0_DMA_CTRL_DMA_GO  (0x01U << 0U)

#define CE0_DMA_SRC_ADDR_OFF    (0x54U)

#define FM_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR    (0xffffffffU << 0U)
#define FV_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR)
#define GFV_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR(v) \
    (((v) & FM_CE0_DMA_SRC_ADDR_DMA_SRC_ADDR) >> 0U)

#define CE0_DMA_SRC_ADDR_H_OFF  (0x58U)

#define FM_CE0_DMA_SRC_ADDR_H_DMA_SRC_TYPE  (0x7U << 8U)
#define FV_CE0_DMA_SRC_ADDR_H_DMA_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE0_DMA_SRC_ADDR_H_DMA_SRC_TYPE)
#define GFV_CE0_DMA_SRC_ADDR_H_DMA_SRC_TYPE(v) \
    (((v) & FM_CE0_DMA_SRC_ADDR_H_DMA_SRC_TYPE) >> 8U)

#define FM_CE0_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H    (0xffU << 0U)
#define FV_CE0_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE0_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H)
#define GFV_CE0_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H(v) \
    (((v) & FM_CE0_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H) >> 0U)

#define CE0_DMA_DST_ADDR_OFF    (0x5cU)

#define FM_CE0_DMA_DST_ADDR_DMA_DST_ADDR    (0xffffffffU << 0U)
#define FV_CE0_DMA_DST_ADDR_DMA_DST_ADDR(v) \
    (((v) << 0U) & FM_CE0_DMA_DST_ADDR_DMA_DST_ADDR)
#define GFV_CE0_DMA_DST_ADDR_DMA_DST_ADDR(v) \
    (((v) & FM_CE0_DMA_DST_ADDR_DMA_DST_ADDR) >> 0U)

#define CE0_DMA_DST_ADDR_H_OFF  (0x60U)

#define FM_CE0_DMA_DST_ADDR_H_DMA_DST_TYPE  (0x7U << 8U)
#define FV_CE0_DMA_DST_ADDR_H_DMA_DST_TYPE(v) \
    (((v) << 8U) & FM_CE0_DMA_DST_ADDR_H_DMA_DST_TYPE)
#define GFV_CE0_DMA_DST_ADDR_H_DMA_DST_TYPE(v) \
    (((v) & FM_CE0_DMA_DST_ADDR_H_DMA_DST_TYPE) >> 8U)

#define FM_CE0_DMA_DST_ADDR_H_DMA_DST_ADDR_H    (0xffU << 0U)
#define FV_CE0_DMA_DST_ADDR_H_DMA_DST_ADDR_H(v) \
    (((v) << 0U) & FM_CE0_DMA_DST_ADDR_H_DMA_DST_ADDR_H)
#define GFV_CE0_DMA_DST_ADDR_H_DMA_DST_ADDR_H(v) \
    (((v) & FM_CE0_DMA_DST_ADDR_H_DMA_DST_ADDR_H) >> 0U)

#define CE0_DMA_LEN_OFF (0x64U)

#define FM_CE0_DMA_LEN_DMA_LEN  (0xffffU << 0U)
#define FV_CE0_DMA_LEN_DMA_LEN(v) \
    (((v) << 0U) & FM_CE0_DMA_LEN_DMA_LEN)
#define GFV_CE0_DMA_LEN_DMA_LEN(v) \
    (((v) & FM_CE0_DMA_LEN_DMA_LEN) >> 0U)

#define CE0_PK_POINTERREG_OFF   (0x80U)

#define FM_CE0_PK_POINTERREG_PK_OPPTRN  (0xfU << 24U)
#define FV_CE0_PK_POINTERREG_PK_OPPTRN(v) \
    (((v) << 24U) & FM_CE0_PK_POINTERREG_PK_OPPTRN)
#define GFV_CE0_PK_POINTERREG_PK_OPPTRN(v) \
    (((v) & FM_CE0_PK_POINTERREG_PK_OPPTRN) >> 24U)

#define FM_CE0_PK_POINTERREG_PK_OPPTRC  (0xfU << 16U)
#define FV_CE0_PK_POINTERREG_PK_OPPTRC(v) \
    (((v) << 16U) & FM_CE0_PK_POINTERREG_PK_OPPTRC)
#define GFV_CE0_PK_POINTERREG_PK_OPPTRC(v) \
    (((v) & FM_CE0_PK_POINTERREG_PK_OPPTRC) >> 16U)

#define FM_CE0_PK_POINTERREG_PK_OPPTRB  (0xfU << 8U)
#define FV_CE0_PK_POINTERREG_PK_OPPTRB(v) \
    (((v) << 8U) & FM_CE0_PK_POINTERREG_PK_OPPTRB)
#define GFV_CE0_PK_POINTERREG_PK_OPPTRB(v) \
    (((v) & FM_CE0_PK_POINTERREG_PK_OPPTRB) >> 8U)

#define FM_CE0_PK_POINTERREG_PK_OPPTRA  (0xfU << 0U)
#define FV_CE0_PK_POINTERREG_PK_OPPTRA(v) \
    (((v) << 0U) & FM_CE0_PK_POINTERREG_PK_OPPTRA)
#define GFV_CE0_PK_POINTERREG_PK_OPPTRA(v) \
    (((v) & FM_CE0_PK_POINTERREG_PK_OPPTRA) >> 0U)

#define CE0_PK_COMMANDREG_OFF   (0x84U)

#define BM_CE0_PK_COMMANDREG_PK_CALCR2  (0x01U << 31U)

#define BM_CE0_PK_COMMANDREG_PK_FLAGB   (0x01U << 30U)

#define BM_CE0_PK_COMMANDREG_PK_FLAGA   (0x01U << 29U)

#define BM_CE0_PK_COMMANDREG_PK_SWAP    (0x01U << 28U)

#define BM_CE0_PK_COMMANDREG_PK_BUFFER  (0x01U << 27U)

#define BM_CE0_PK_COMMANDREG_PK_EDWARDS (0x01U << 26U)

#define BM_CE0_PK_COMMANDREG_PK_RANDPROJ    (0x01U << 25U)

#define BM_CE0_PK_COMMANDREG_PK_RANDKE  (0x01U << 24U)

#define FM_CE0_PK_COMMANDREG_PK_SELCURVE    (0xfU << 20U)
#define FV_CE0_PK_COMMANDREG_PK_SELCURVE(v) \
    (((v) << 20U) & FM_CE0_PK_COMMANDREG_PK_SELCURVE)
#define GFV_CE0_PK_COMMANDREG_PK_SELCURVE(v) \
    (((v) & FM_CE0_PK_COMMANDREG_PK_SELCURVE) >> 20U)

#define FM_CE0_PK_COMMANDREG_PK_SIZE    (0x7ffU << 8U)
#define FV_CE0_PK_COMMANDREG_PK_SIZE(v) \
    (((v) << 8U) & FM_CE0_PK_COMMANDREG_PK_SIZE)
#define GFV_CE0_PK_COMMANDREG_PK_SIZE(v) \
    (((v) & FM_CE0_PK_COMMANDREG_PK_SIZE) >> 8U)

#define BM_CE0_PK_COMMANDREG_PK_FIELD   (0x01U << 7U)

#define FM_CE0_PK_COMMANDREG_PK_TYPE    (0x7fU << 0U)
#define FV_CE0_PK_COMMANDREG_PK_TYPE(v) \
    (((v) << 0U) & FM_CE0_PK_COMMANDREG_PK_TYPE)
#define GFV_CE0_PK_COMMANDREG_PK_TYPE(v) \
    (((v) & FM_CE0_PK_COMMANDREG_PK_TYPE) >> 0U)

#define CE0_PKE_CTRL_OFF    (0x88U)

#define BM_CE0_PKE_CTRL_PKE_SOFT_RST    (0x01U << 2U)

#define BM_CE0_PKE_CTRL_PK_CLRMEMAFTEROP    (0x01U << 1U)

#define BM_CE0_PKE_CTRL_PKE_GO  (0x01U << 0U)

#define CE0_PK_STATUSREG_OFF    (0x8cU)

#define BM_CE0_PK_STATUSREG_PK_INTERRUPT    (0x01U << 17U)

#define BM_CE0_PK_STATUSREG_PK_BUSY (0x01U << 16U)

#define BM_CE0_PK_STATUSREG_PK_NOTQUADRATICRESIDUE  (0x01U << 13U)

#define BM_CE0_PK_STATUSREG_PK_COMPOSITE    (0x01U << 12U)

#define BM_CE0_PK_STATUSREG_PK_NOTINVERTIBLE    (0x01U << 11U)

#define BM_CE0_PK_STATUSREG_PK_PARAM_AB_NOTVALID    (0x01U << 10U)

#define BM_CE0_PK_STATUSREG_PK_SIGNATURE_NOTVALID   (0x01U << 9U)

#define BM_CE0_PK_STATUSREG_PK_NOTIMPLEMENTED   (0x01U << 8U)

#define BM_CE0_PK_STATUSREG_PK_PARAM_N_NOTVALID (0x01U << 7U)

#define BM_CE0_PK_STATUSREG_PK_COUPLE_NOTVALID  (0x01U << 6U)

#define BM_CE0_PK_STATUSREG_PK_POINT_PX_ATINFINITY  (0x01U << 5U)

#define BM_CE0_PK_STATUSREG_PK_POINT_PX_NOTONCURVE  (0x01U << 4U)

#define FM_CE0_PK_STATUSREG_PK_FAIL_ADDRESS (0xfU << 0U)
#define FV_CE0_PK_STATUSREG_PK_FAIL_ADDRESS(v) \
    (((v) << 0U) & FM_CE0_PK_STATUSREG_PK_FAIL_ADDRESS)
#define GFV_CE0_PK_STATUSREG_PK_FAIL_ADDRESS(v) \
    (((v) & FM_CE0_PK_STATUSREG_PK_FAIL_ADDRESS) >> 0U)

#define CE0_PK_TIMER_OFF    (0x94U)

#define FM_CE0_PK_TIMER_PK_TIMER    (0xffffffffU << 0U)
#define FV_CE0_PK_TIMER_PK_TIMER(v) \
    (((v) << 0U) & FM_CE0_PK_TIMER_PK_TIMER)
#define GFV_CE0_PK_TIMER_PK_TIMER(v) \
    (((v) & FM_CE0_PK_TIMER_PK_TIMER) >> 0U)

#define CE0_PK_HWCONFIGREG_OFF  (0x98U)

#define BM_CE0_PK_HWCONFIGREG_PK_DISABLECM  (0x01U << 31U)

#define BM_CE0_PK_HWCONFIGREG_PK_25519  (0x01U << 24U)

#define BM_CE0_PK_HWCONFIGREG_PK_P192   (0x01U << 23U)

#define BM_CE0_PK_HWCONFIGREG_PK_P521   (0x01U << 22U)

#define BM_CE0_PK_HWCONFIGREG_PK_P384   (0x01U << 21U)

#define BM_CE0_PK_HWCONFIGREG_PK_P256   (0x01U << 20U)

#define BM_CE0_PK_HWCONFIGREG_PK_BINARYFIELD    (0x01U << 17U)

#define BM_CE0_PK_HWCONFIGREG_PK_PRIMEFIELD (0x01U << 16U)

#define FM_CE0_PK_HWCONFIGREG_PK_NBMULT (0xfU << 12U)
#define FV_CE0_PK_HWCONFIGREG_PK_NBMULT(v) \
    (((v) << 12U) & FM_CE0_PK_HWCONFIGREG_PK_NBMULT)
#define GFV_CE0_PK_HWCONFIGREG_PK_NBMULT(v) \
    (((v) & FM_CE0_PK_HWCONFIGREG_PK_NBMULT) >> 12U)

#define FM_CE0_PK_HWCONFIGREG_PK_MAXOPSIZE  (0xfffU << 0U)
#define FV_CE0_PK_HWCONFIGREG_PK_MAXOPSIZE(v) \
    (((v) << 0U) & FM_CE0_PK_HWCONFIGREG_PK_MAXOPSIZE)
#define GFV_CE0_PK_HWCONFIGREG_PK_MAXOPSIZE(v) \
    (((v) & FM_CE0_PK_HWCONFIGREG_PK_MAXOPSIZE) >> 0U)

#define CE0_PK_RESULTS_CTRL_OFF (0x9cU)

#define FM_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN   (0xffffU << 16U)
#define FV_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN(v) \
    (((v) << 16U) & FM_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN)
#define GFV_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN(v) \
    (((v) & FM_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN) >> 16U)

#define FM_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT    (0xffffU << 0U)
#define FV_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT(v) \
    (((v) << 0U) & FM_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT)
#define GFV_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT(v) \
    (((v) & FM_CE0_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT) >> 0U)

#define CE0_PK_RESULTS_DST_ADDR_OFF (0xa0U)

#define FM_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR (0xffffffffU << 0U)
#define FV_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR(v) \
    (((v) << 0U) & FM_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR)
#define GFV_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR(v) \
    (((v) & FM_CE0_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR) >> 0U)

#define CE0_PK_RESULTS_DST_ADDR_H_OFF   (0xa4U)

#define FM_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE   (0x7U << 8U)
#define FV_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE(v) \
    (((v) << 8U) & FM_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE)
#define GFV_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE(v) \
    (((v) & FM_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE) >> 8U)

#define FM_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H (0xffU << 0U)
#define FV_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H(v) \
    (((v) << 0U) & FM_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H)
#define GFV_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H(v) \
    (((v) & FM_CE0_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H) >> 0U)

#define CE0_TRNG_STATUS_OFF (0x100U)

#define BM_CE0_TRNG_STATUS_RNG_SEQ_RUNNING  (0x01U << 1U)

#define BM_CE0_TRNG_STATUS_RNG_READY    (0x01U << 0U)

#define CE0_TRNG_NUM0_OFF   (0x104U)

#define FM_CE0_TRNG_NUM0_TRNG_NUM0  (0xffffffffU << 0U)
#define FV_CE0_TRNG_NUM0_TRNG_NUM0(v) \
    (((v) << 0U) & FM_CE0_TRNG_NUM0_TRNG_NUM0)
#define GFV_CE0_TRNG_NUM0_TRNG_NUM0(v) \
    (((v) & FM_CE0_TRNG_NUM0_TRNG_NUM0) >> 0U)

#define CE0_TRNG_NUM1_OFF   (0x108U)

#define FM_CE0_TRNG_NUM1_TRNG_NUM1  (0xffffffffU << 0U)
#define FV_CE0_TRNG_NUM1_TRNG_NUM1(v) \
    (((v) << 0U) & FM_CE0_TRNG_NUM1_TRNG_NUM1)
#define GFV_CE0_TRNG_NUM1_TRNG_NUM1(v) \
    (((v) & FM_CE0_TRNG_NUM1_TRNG_NUM1) >> 0U)

#define CE0_HRNG_NUM_OFF    (0x114U)

#define FM_CE0_HRNG_NUM_HRNG_NUM    (0xffffffffU << 0U)
#define FV_CE0_HRNG_NUM_HRNG_NUM(v) \
    (((v) << 0U) & FM_CE0_HRNG_NUM_HRNG_NUM)
#define GFV_CE0_HRNG_NUM_HRNG_NUM(v) \
    (((v) & FM_CE0_HRNG_NUM_HRNG_NUM) >> 0U)

#define CE0_SKC_CTRL_OFF    (0x120U)

#define FM_CE0_SKC_CTRL_SKC_CMD (0x7U << 8U)
#define FV_CE0_SKC_CTRL_SKC_CMD(v) \
    (((v) << 8U) & FM_CE0_SKC_CTRL_SKC_CMD)
#define GFV_CE0_SKC_CTRL_SKC_CMD(v) \
    (((v) & FM_CE0_SKC_CTRL_SKC_CMD) >> 8U)

#define BM_CE0_SKC_CTRL_SKC_GO  (0x01U << 0U)

#define CE0_SKC_RNG_ADDR_OFF    (0x124U)

#define BM_CE0_SKC_RNG_ADDR_SKC_RNG_SECURE  (0x01U << 24U)

#define FM_CE0_SKC_RNG_ADDR_SKC_RNG_LEN (0x7fU << 16U)
#define FV_CE0_SKC_RNG_ADDR_SKC_RNG_LEN(v) \
    (((v) << 16U) & FM_CE0_SKC_RNG_ADDR_SKC_RNG_LEN)
#define GFV_CE0_SKC_RNG_ADDR_SKC_RNG_LEN(v) \
    (((v) & FM_CE0_SKC_RNG_ADDR_SKC_RNG_LEN) >> 16U)

#define FM_CE0_SKC_RNG_ADDR_SKC_RNG_ADDR    (0x1fffU << 0U)
#define FV_CE0_SKC_RNG_ADDR_SKC_RNG_ADDR(v) \
    (((v) << 0U) & FM_CE0_SKC_RNG_ADDR_SKC_RNG_ADDR)
#define GFV_CE0_SKC_RNG_ADDR_SKC_RNG_ADDR(v) \
    (((v) & FM_CE0_SKC_RNG_ADDR_SKC_RNG_ADDR) >> 0U)

#define CE0_SKC_KEYBLOB_CTRL_OFF    (0x128U)

#define BM_CE0_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL    (0x01U << 0U)

#define CE0_INTEN_OFF   (0x140U)

#define BM_CE0_INTEN_DMA_FIFOERROR_INTEN    (0x01U << 13U)

#define BM_CE0_INTEN_PKE_INTEGRITY_ERROR_INTEN  (0x01U << 12U)

#define BM_CE0_INTEN_HASH_INTEGRITY_ERROR_INTEN (0x01U << 11U)

#define BM_CE0_INTEN_CIPHER_INTEGRITY_ERROR_INTEN   (0x01U << 10U)

#define BM_CE0_INTEN_SKC_INTEGRITY_ERROR_INTEN  (0x01U << 9U)

#define BM_CE0_INTEN_DMA_INTEGRITY_ERROR_INTEN  (0x01U << 8U)

#define BM_CE0_INTEN_PKE_DONE_INTEN (0x01U << 4U)

#define BM_CE0_INTEN_HASH_DONE_INTEN    (0x01U << 3U)

#define BM_CE0_INTEN_CIPHER_DONE_INTEN  (0x01U << 2U)

#define BM_CE0_INTEN_SKC_DONE_INTEN (0x01U << 1U)

#define BM_CE0_INTEN_DMA_DONE_INTEN (0x01U << 0U)

#define CE0_INTSTAT_OFF (0x144U)

#define BM_CE0_INTSTAT_DMA_FIFOERROR_INTSTAT    (0x01U << 13U)

#define BM_CE0_INTSTAT_PKE_INTEGRITY_ERROR_INTSTAT  (0x01U << 12U)

#define BM_CE0_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT (0x01U << 11U)

#define BM_CE0_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT   (0x01U << 10U)

#define BM_CE0_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT  (0x01U << 9U)

#define BM_CE0_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT  (0x01U << 8U)

#define BM_CE0_INTSTAT_PKE_DONE_INTSTAT (0x01U << 4U)

#define BM_CE0_INTSTAT_HASH_DONE_INTSTAT    (0x01U << 3U)

#define BM_CE0_INTSTAT_CIPHER_DONE_INTSTAT  (0x01U << 2U)

#define BM_CE0_INTSTAT_SKC_DONE_INTSTAT (0x01U << 1U)

#define BM_CE0_INTSTAT_DMA_DONE_INTSTAT (0x01U << 0U)

#define CE0_INTCLR_OFF  (0x148U)

#define BM_CE0_INTCLR_DMA_FIFOERROR_INTCLR  (0x01U << 13U)

#define BM_CE0_INTCLR_PKE_INTEGRITY_ERROR_INTCLR    (0x01U << 12U)

#define BM_CE0_INTCLR_HASH_INTEGRITY_ERROR_INTCLR   (0x01U << 11U)

#define BM_CE0_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR (0x01U << 10U)

#define BM_CE0_INTCLR_SKC_INTEGRITY_ERROR_INTCLR    (0x01U << 9U)

#define BM_CE0_INTCLR_DMA_INTEGRITY_ERROR_INTCLR    (0x01U << 8U)

#define BM_CE0_INTCLR_PKE_DONE_INTCLR   (0x01U << 4U)

#define BM_CE0_INTCLR_HASH_DONE_INTCLR  (0x01U << 3U)

#define BM_CE0_INTCLR_CIPHER_DONE_INTCLR    (0x01U << 2U)

#define BM_CE0_INTCLR_SKC_DONE_INTCLR   (0x01U << 1U)

#define BM_CE0_INTCLR_DMA_DONE_INTCLR   (0x01U << 0U)

#define CE1_STAT_OFF    (0x1000U)

#define BM_CE1_STAT_PKE_BUSY    (0x01U << 5U)

#define BM_CE1_STAT_GENKEY_BUSY (0x01U << 4U)

#define BM_CE1_STAT_HASH_BUSY   (0x01U << 3U)

#define BM_CE1_STAT_CIPHER_BUSY (0x01U << 2U)

#define BM_CE1_STAT_GETRNDNUM_BUSY  (0x01U << 1U)

#define BM_CE1_STAT_DMA_BUSY    (0x01U << 0U)

#define CE1_ERRSTAT_OFF (0x1004U)

#define FM_CE1_ERRSTAT_SKC_ERR_STAT (0xfU << 24U)
#define FV_CE1_ERRSTAT_SKC_ERR_STAT(v) \
    (((v) << 24U) & FM_CE1_ERRSTAT_SKC_ERR_STAT)
#define GFV_CE1_ERRSTAT_SKC_ERR_STAT(v) \
    (((v) & FM_CE1_ERRSTAT_SKC_ERR_STAT) >> 24U)

#define BM_CE1_ERRSTAT_SSRAM_ERR_STAT   (0x01U << 19U)

#define FM_CE1_ERRSTAT_DMA_ERR_STAT (0x7U << 16U)
#define FV_CE1_ERRSTAT_DMA_ERR_STAT(v) \
    (((v) << 16U) & FM_CE1_ERRSTAT_DMA_ERR_STAT)
#define GFV_CE1_ERRSTAT_DMA_ERR_STAT(v) \
    (((v) & FM_CE1_ERRSTAT_DMA_ERR_STAT) >> 16U)

#define FM_CE1_ERRSTAT_CIPHER_ERR_STAT  (0x3fU << 8U)
#define FV_CE1_ERRSTAT_CIPHER_ERR_STAT(v) \
    (((v) << 8U) & FM_CE1_ERRSTAT_CIPHER_ERR_STAT)
#define GFV_CE1_ERRSTAT_CIPHER_ERR_STAT(v) \
    (((v) & FM_CE1_ERRSTAT_CIPHER_ERR_STAT) >> 8U)

#define FM_CE1_ERRSTAT_HASH_ERR_STAT    (0xfU << 0U)
#define FV_CE1_ERRSTAT_HASH_ERR_STAT(v) \
    (((v) << 0U) & FM_CE1_ERRSTAT_HASH_ERR_STAT)
#define GFV_CE1_ERRSTAT_HASH_ERR_STAT(v) \
    (((v) & FM_CE1_ERRSTAT_HASH_ERR_STAT) >> 0U)

#define CE1_CIPHER_CTRL_OFF (0x100cU)

#define BM_CE1_CIPHER_CTRL_CIPHER_HEADER_SAVE   (0x01U << 31U)

#define FM_CE1_CIPHER_CTRL_CIPHER_KEY2TYPE  (0x3U << 28U)
#define FV_CE1_CIPHER_CTRL_CIPHER_KEY2TYPE(v) \
    (((v) << 28U) & FM_CE1_CIPHER_CTRL_CIPHER_KEY2TYPE)
#define GFV_CE1_CIPHER_CTRL_CIPHER_KEY2TYPE(v) \
    (((v) & FM_CE1_CIPHER_CTRL_CIPHER_KEY2TYPE) >> 28U)

#define FM_CE1_CIPHER_CTRL_CIPHER_KEYTYPE   (0x3U << 25U)
#define FV_CE1_CIPHER_CTRL_CIPHER_KEYTYPE(v) \
    (((v) << 25U) & FM_CE1_CIPHER_CTRL_CIPHER_KEYTYPE)
#define GFV_CE1_CIPHER_CTRL_CIPHER_KEYTYPE(v) \
    (((v) & FM_CE1_CIPHER_CTRL_CIPHER_KEYTYPE) >> 25U)

#define FM_CE1_CIPHER_CTRL_AESMODE  (0x1ffU << 16U)
#define FV_CE1_CIPHER_CTRL_AESMODE(v) \
    (((v) << 16U) & FM_CE1_CIPHER_CTRL_AESMODE)
#define GFV_CE1_CIPHER_CTRL_AESMODE(v) \
    (((v) & FM_CE1_CIPHER_CTRL_AESMODE) >> 16U)

#define BM_CE1_CIPHER_CTRL_CIPHER_SAVE  (0x01U << 13U)

#define BM_CE1_CIPHER_CTRL_CIPHER_LOAD  (0x01U << 12U)

#define BM_CE1_CIPHER_CTRL_CIPHER_DECKEYCAL (0x01U << 11U)

#define FM_CE1_CIPHER_CTRL_CIPHER_KEYSIZE   (0x3U << 9U)
#define FV_CE1_CIPHER_CTRL_CIPHER_KEYSIZE(v) \
    (((v) << 9U) & FM_CE1_CIPHER_CTRL_CIPHER_KEYSIZE)
#define GFV_CE1_CIPHER_CTRL_CIPHER_KEYSIZE(v) \
    (((v) & FM_CE1_CIPHER_CTRL_CIPHER_KEYSIZE) >> 9U)

#define BM_CE1_CIPHER_CTRL_CIPHERMODE   (0x01U << 8U)

#define BM_CE1_CIPHER_CTRL_CIPHER_GO    (0x01U << 0U)

#define CE1_CIPHER_HEADER_LEN_OFF   (0x1010U)

#define FM_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN  (0xffffffffU << 0U)
#define FV_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN(v) \
    (((v) << 0U) & FM_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN)
#define GFV_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN(v) \
    (((v) & FM_CE1_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN) >> 0U)

#define CE1_CIPHER_KEY_ADDR_OFF (0x1014U)

#define FM_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR (0xffffU << 16U)
#define FV_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR(v) \
    (((v) << 16U) & FM_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR)
#define GFV_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR(v) \
    (((v) & FM_CE1_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR) >> 16U)

#define FM_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR  (0xffffU << 0U)
#define FV_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR(v) \
    (((v) << 0U) & FM_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR)
#define GFV_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR(v) \
    (((v) & FM_CE1_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR) >> 0U)

#define CE1_CIPHER_SRC_ADDR_OFF (0x1018U)

#define FM_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR  (0xffffffffU << 0U)
#define FV_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR)
#define GFV_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR(v) \
    (((v) & FM_CE1_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR) >> 0U)

#define CE1_CIPHER_SRC_ADDR_H_OFF   (0x101cU)

#define FM_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE    (0x7U << 8U)
#define FV_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE)
#define GFV_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE(v) \
    (((v) & FM_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE) >> 8U)

#define FM_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H  (0xffU << 0U)
#define FV_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H)
#define GFV_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H(v) \
    (((v) & FM_CE1_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H) >> 0U)

#define CE1_CIPHER_DST_ADDR_OFF (0x1020U)

#define FM_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR  (0xffffffffU << 0U)
#define FV_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR(v) \
    (((v) << 0U) & FM_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR)
#define GFV_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR(v) \
    (((v) & FM_CE1_CIPHER_DST_ADDR_CIPHER_DST_ADDR) >> 0U)

#define CE1_CIPHER_DST_ADDR_H_OFF   (0x1024U)

#define FM_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE    (0x7U << 8U)
#define FV_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE(v) \
    (((v) << 8U) & FM_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE)
#define GFV_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE(v) \
    (((v) & FM_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE) >> 8U)

#define FM_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H  (0xffU << 0U)
#define FV_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H(v) \
    (((v) << 0U) & FM_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H)
#define GFV_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H(v) \
    (((v) & FM_CE1_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H) >> 0U)

#define CE1_CIPHER_IV_CONTEXT_ADDR_OFF  (0x1028U)

#define FM_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR   (0xffffU << 16U)
#define FV_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR(v) \
    (((v) << 16U) & FM_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR)
#define GFV_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR(v) \
    (((v) & FM_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR) >> 16U)

#define FM_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR    (0xffffU << 0U)
#define FV_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR(v) \
    (((v) << 0U) & FM_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR)
#define GFV_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR(v) \
    (((v) & FM_CE1_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR) >> 0U)

#define CE1_CIPHER_PAYLOAD_LEN_OFF  (0x102cU)

#define FM_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN    (0xffffffffU << 0U)
#define FV_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN(v) \
    (((v) << 0U) & FM_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN)
#define GFV_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN(v) \
    (((v) & FM_CE1_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN) >> 0U)

#define CE1_HASH_CTRL_OFF   (0x1030U)

#define BM_CE1_HASH_CTRL_HASH_HMAC_EN   (0x01U << 24U)

#define BM_CE1_HASH_CTRL_HASH_KEY   (0x01U << 19U)

#define BM_CE1_HASH_CTRL_HASH_INIT_SECURE   (0x01U << 18U)

#define BM_CE1_HASH_CTRL_HASH_INIT  (0x01U << 17U)

#define BM_CE1_HASH_CTRL_HASH_SHAUPDATE (0x01U << 16U)

#define BM_CE1_HASH_CTRL_HASH_PADDINGEN (0x01U << 15U)

#define FM_CE1_HASH_CTRL_HASH_MODE  (0x7fU << 8U)
#define FV_CE1_HASH_CTRL_HASH_MODE(v) \
    (((v) << 8U) & FM_CE1_HASH_CTRL_HASH_MODE)
#define GFV_CE1_HASH_CTRL_HASH_MODE(v) \
    (((v) & FM_CE1_HASH_CTRL_HASH_MODE) >> 8U)

#define BM_CE1_HASH_CTRL_HASH_GO    (0x01U << 0U)

#define CE1_HASH_KEYIV_ADDR_OFF (0x1034U)

#define FM_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR    (0xffffU << 16U)
#define FV_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR(v) \
    (((v) << 16U) & FM_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR)
#define GFV_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR(v) \
    (((v) & FM_CE1_HASH_KEYIV_ADDR_HASH_KEY_ADDR) >> 16U)

#define FM_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR (0xffffU << 0U)
#define FV_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR(v) \
    (((v) << 0U) & FM_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR)
#define GFV_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR(v) \
    (((v) & FM_CE1_HASH_KEYIV_ADDR_HASH_IV_ADDR) >> 0U)

#define CE1_HMAC_KEY_CTRL_OFF   (0x1038U)

#define FM_CE1_HMAC_KEY_CTRL_HMAC_KEY_TYPE  (0x3U << 16U)
#define FV_CE1_HMAC_KEY_CTRL_HMAC_KEY_TYPE(v) \
    (((v) << 16U) & FM_CE1_HMAC_KEY_CTRL_HMAC_KEY_TYPE)
#define GFV_CE1_HMAC_KEY_CTRL_HMAC_KEY_TYPE(v) \
    (((v) & FM_CE1_HMAC_KEY_CTRL_HMAC_KEY_TYPE) >> 16U)

#define FM_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN   (0xffffU << 0U)
#define FV_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN(v) \
    (((v) << 0U) & FM_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN)
#define GFV_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN(v) \
    (((v) & FM_CE1_HMAC_KEY_CTRL_HMAC_KEY_LEN) >> 0U)

#define CE1_HASH_CALC_LEN_OFF   (0x103cU)

#define FM_CE1_HASH_CALC_LEN_HASH_CALC_LEN  (0xffffffffU << 0U)
#define FV_CE1_HASH_CALC_LEN_HASH_CALC_LEN(v) \
    (((v) << 0U) & FM_CE1_HASH_CALC_LEN_HASH_CALC_LEN)
#define GFV_CE1_HASH_CALC_LEN_HASH_CALC_LEN(v) \
    (((v) & FM_CE1_HASH_CALC_LEN_HASH_CALC_LEN) >> 0U)

#define CE1_HASH_SRC_ADDR_OFF   (0x1040U)

#define FM_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR  (0xffffffffU << 0U)
#define FV_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR)
#define GFV_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR(v) \
    (((v) & FM_CE1_HASH_SRC_ADDR_HASH_SRC_ADDR) >> 0U)

#define CE1_HASH_SRC_ADDR_H_OFF (0x1044U)

#define FM_CE1_HASH_SRC_ADDR_H_HASH_SRC_TYPE    (0x7U << 8U)
#define FV_CE1_HASH_SRC_ADDR_H_HASH_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE1_HASH_SRC_ADDR_H_HASH_SRC_TYPE)
#define GFV_CE1_HASH_SRC_ADDR_H_HASH_SRC_TYPE(v) \
    (((v) & FM_CE1_HASH_SRC_ADDR_H_HASH_SRC_TYPE) >> 8U)

#define FM_CE1_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H  (0xffU << 0U)
#define FV_CE1_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE1_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H)
#define GFV_CE1_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H(v) \
    (((v) & FM_CE1_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H) >> 0U)

#define CE1_HASH_DST_ADDR_OFF   (0x1048U)

#define FM_CE1_HASH_DST_ADDR_HASH_DST_TYPE  (0x7U << 16U)
#define FV_CE1_HASH_DST_ADDR_HASH_DST_TYPE(v) \
    (((v) << 16U) & FM_CE1_HASH_DST_ADDR_HASH_DST_TYPE)
#define GFV_CE1_HASH_DST_ADDR_HASH_DST_TYPE(v) \
    (((v) & FM_CE1_HASH_DST_ADDR_HASH_DST_TYPE) >> 16U)

#define FM_CE1_HASH_DST_ADDR_HASH_DST_ADDR  (0xffffU << 0U)
#define FV_CE1_HASH_DST_ADDR_HASH_DST_ADDR(v) \
    (((v) << 0U) & FM_CE1_HASH_DST_ADDR_HASH_DST_ADDR)
#define GFV_CE1_HASH_DST_ADDR_HASH_DST_ADDR(v) \
    (((v) & FM_CE1_HASH_DST_ADDR_HASH_DST_ADDR) >> 0U)

#define CE1_DMA_CTRL_OFF    (0x1050U)

#define BM_CE1_DMA_CTRL_DMA_DONEINTEN   (0x01U << 10U)

#define BM_CE1_DMA_CTRL_DMA_CMDFIFO_FULL    (0x01U << 9U)

#define BM_CE1_DMA_CTRL_DMA_CMDFIFO_EMPTY   (0x01U << 8U)

#define BM_CE1_DMA_CTRL_DMA_GO  (0x01U << 0U)

#define CE1_DMA_SRC_ADDR_OFF    (0x1054U)

#define FM_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR    (0xffffffffU << 0U)
#define FV_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR)
#define GFV_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR(v) \
    (((v) & FM_CE1_DMA_SRC_ADDR_DMA_SRC_ADDR) >> 0U)

#define CE1_DMA_SRC_ADDR_H_OFF  (0x1058U)

#define FM_CE1_DMA_SRC_ADDR_H_DMA_SRC_TYPE  (0x7U << 8U)
#define FV_CE1_DMA_SRC_ADDR_H_DMA_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE1_DMA_SRC_ADDR_H_DMA_SRC_TYPE)
#define GFV_CE1_DMA_SRC_ADDR_H_DMA_SRC_TYPE(v) \
    (((v) & FM_CE1_DMA_SRC_ADDR_H_DMA_SRC_TYPE) >> 8U)

#define FM_CE1_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H    (0xffU << 0U)
#define FV_CE1_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE1_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H)
#define GFV_CE1_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H(v) \
    (((v) & FM_CE1_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H) >> 0U)

#define CE1_DMA_DST_ADDR_OFF    (0x105cU)

#define FM_CE1_DMA_DST_ADDR_DMA_DST_ADDR    (0xffffffffU << 0U)
#define FV_CE1_DMA_DST_ADDR_DMA_DST_ADDR(v) \
    (((v) << 0U) & FM_CE1_DMA_DST_ADDR_DMA_DST_ADDR)
#define GFV_CE1_DMA_DST_ADDR_DMA_DST_ADDR(v) \
    (((v) & FM_CE1_DMA_DST_ADDR_DMA_DST_ADDR) >> 0U)

#define CE1_DMA_DST_ADDR_H_OFF  (0x1060U)

#define FM_CE1_DMA_DST_ADDR_H_DMA_DST_TYPE  (0x7U << 8U)
#define FV_CE1_DMA_DST_ADDR_H_DMA_DST_TYPE(v) \
    (((v) << 8U) & FM_CE1_DMA_DST_ADDR_H_DMA_DST_TYPE)
#define GFV_CE1_DMA_DST_ADDR_H_DMA_DST_TYPE(v) \
    (((v) & FM_CE1_DMA_DST_ADDR_H_DMA_DST_TYPE) >> 8U)

#define FM_CE1_DMA_DST_ADDR_H_DMA_DST_ADDR_H    (0xffU << 0U)
#define FV_CE1_DMA_DST_ADDR_H_DMA_DST_ADDR_H(v) \
    (((v) << 0U) & FM_CE1_DMA_DST_ADDR_H_DMA_DST_ADDR_H)
#define GFV_CE1_DMA_DST_ADDR_H_DMA_DST_ADDR_H(v) \
    (((v) & FM_CE1_DMA_DST_ADDR_H_DMA_DST_ADDR_H) >> 0U)

#define CE1_DMA_LEN_OFF (0x1064U)

#define FM_CE1_DMA_LEN_DMA_LEN  (0xffffU << 0U)
#define FV_CE1_DMA_LEN_DMA_LEN(v) \
    (((v) << 0U) & FM_CE1_DMA_LEN_DMA_LEN)
#define GFV_CE1_DMA_LEN_DMA_LEN(v) \
    (((v) & FM_CE1_DMA_LEN_DMA_LEN) >> 0U)

#define CE1_PK_POINTERREG_OFF   (0x1080U)

#define FM_CE1_PK_POINTERREG_PK_OPPTRN  (0xfU << 24U)
#define FV_CE1_PK_POINTERREG_PK_OPPTRN(v) \
    (((v) << 24U) & FM_CE1_PK_POINTERREG_PK_OPPTRN)
#define GFV_CE1_PK_POINTERREG_PK_OPPTRN(v) \
    (((v) & FM_CE1_PK_POINTERREG_PK_OPPTRN) >> 24U)

#define FM_CE1_PK_POINTERREG_PK_OPPTRC  (0xfU << 16U)
#define FV_CE1_PK_POINTERREG_PK_OPPTRC(v) \
    (((v) << 16U) & FM_CE1_PK_POINTERREG_PK_OPPTRC)
#define GFV_CE1_PK_POINTERREG_PK_OPPTRC(v) \
    (((v) & FM_CE1_PK_POINTERREG_PK_OPPTRC) >> 16U)

#define FM_CE1_PK_POINTERREG_PK_OPPTRB  (0xfU << 8U)
#define FV_CE1_PK_POINTERREG_PK_OPPTRB(v) \
    (((v) << 8U) & FM_CE1_PK_POINTERREG_PK_OPPTRB)
#define GFV_CE1_PK_POINTERREG_PK_OPPTRB(v) \
    (((v) & FM_CE1_PK_POINTERREG_PK_OPPTRB) >> 8U)

#define FM_CE1_PK_POINTERREG_PK_OPPTRA  (0xfU << 0U)
#define FV_CE1_PK_POINTERREG_PK_OPPTRA(v) \
    (((v) << 0U) & FM_CE1_PK_POINTERREG_PK_OPPTRA)
#define GFV_CE1_PK_POINTERREG_PK_OPPTRA(v) \
    (((v) & FM_CE1_PK_POINTERREG_PK_OPPTRA) >> 0U)

#define CE1_PK_COMMANDREG_OFF   (0x1084U)

#define BM_CE1_PK_COMMANDREG_PK_CALCR2  (0x01U << 31U)

#define BM_CE1_PK_COMMANDREG_PK_FLAGB   (0x01U << 30U)

#define BM_CE1_PK_COMMANDREG_PK_FLAGA   (0x01U << 29U)

#define BM_CE1_PK_COMMANDREG_PK_SWAP    (0x01U << 28U)

#define BM_CE1_PK_COMMANDREG_PK_BUFFER  (0x01U << 27U)

#define BM_CE1_PK_COMMANDREG_PK_EDWARDS (0x01U << 26U)

#define BM_CE1_PK_COMMANDREG_PK_RANDPROJ    (0x01U << 25U)

#define BM_CE1_PK_COMMANDREG_PK_RANDKE  (0x01U << 24U)

#define FM_CE1_PK_COMMANDREG_PK_SELCURVE    (0xfU << 20U)
#define FV_CE1_PK_COMMANDREG_PK_SELCURVE(v) \
    (((v) << 20U) & FM_CE1_PK_COMMANDREG_PK_SELCURVE)
#define GFV_CE1_PK_COMMANDREG_PK_SELCURVE(v) \
    (((v) & FM_CE1_PK_COMMANDREG_PK_SELCURVE) >> 20U)

#define FM_CE1_PK_COMMANDREG_PK_SIZE    (0x7ffU << 8U)
#define FV_CE1_PK_COMMANDREG_PK_SIZE(v) \
    (((v) << 8U) & FM_CE1_PK_COMMANDREG_PK_SIZE)
#define GFV_CE1_PK_COMMANDREG_PK_SIZE(v) \
    (((v) & FM_CE1_PK_COMMANDREG_PK_SIZE) >> 8U)

#define BM_CE1_PK_COMMANDREG_PK_FIELD   (0x01U << 7U)

#define FM_CE1_PK_COMMANDREG_PK_TYPE    (0x7fU << 0U)
#define FV_CE1_PK_COMMANDREG_PK_TYPE(v) \
    (((v) << 0U) & FM_CE1_PK_COMMANDREG_PK_TYPE)
#define GFV_CE1_PK_COMMANDREG_PK_TYPE(v) \
    (((v) & FM_CE1_PK_COMMANDREG_PK_TYPE) >> 0U)

#define CE1_PKE_CTRL_OFF    (0x1088U)

#define BM_CE1_PKE_CTRL_PKE_SOFT_RST    (0x01U << 2U)

#define BM_CE1_PKE_CTRL_PK_CLRMEMAFTEROP    (0x01U << 1U)

#define BM_CE1_PKE_CTRL_PKE_GO  (0x01U << 0U)

#define CE1_PK_STATUSREG_OFF    (0x108cU)

#define BM_CE1_PK_STATUSREG_PK_INTERRUPT    (0x01U << 17U)

#define BM_CE1_PK_STATUSREG_PK_BUSY (0x01U << 16U)

#define BM_CE1_PK_STATUSREG_PK_NOTQUADRATICRESIDUE  (0x01U << 13U)

#define BM_CE1_PK_STATUSREG_PK_COMPOSITE    (0x01U << 12U)

#define BM_CE1_PK_STATUSREG_PK_NOTINVERTIBLE    (0x01U << 11U)

#define BM_CE1_PK_STATUSREG_PK_PARAM_AB_NOTVALID    (0x01U << 10U)

#define BM_CE1_PK_STATUSREG_PK_SIGNATURE_NOTVALID   (0x01U << 9U)

#define BM_CE1_PK_STATUSREG_PK_NOTIMPLEMENTED   (0x01U << 8U)

#define BM_CE1_PK_STATUSREG_PK_PARAM_N_NOTVALID (0x01U << 7U)

#define BM_CE1_PK_STATUSREG_PK_COUPLE_NOTVALID  (0x01U << 6U)

#define BM_CE1_PK_STATUSREG_PK_POINT_PX_ATINFINITY  (0x01U << 5U)

#define BM_CE1_PK_STATUSREG_PK_POINT_PX_NOTONCURVE  (0x01U << 4U)

#define FM_CE1_PK_STATUSREG_PK_FAIL_ADDRESS (0xfU << 0U)
#define FV_CE1_PK_STATUSREG_PK_FAIL_ADDRESS(v) \
    (((v) << 0U) & FM_CE1_PK_STATUSREG_PK_FAIL_ADDRESS)
#define GFV_CE1_PK_STATUSREG_PK_FAIL_ADDRESS(v) \
    (((v) & FM_CE1_PK_STATUSREG_PK_FAIL_ADDRESS) >> 0U)

#define CE1_PK_TIMER_OFF    (0x1094U)

#define FM_CE1_PK_TIMER_PK_TIMER    (0xffffffffU << 0U)
#define FV_CE1_PK_TIMER_PK_TIMER(v) \
    (((v) << 0U) & FM_CE1_PK_TIMER_PK_TIMER)
#define GFV_CE1_PK_TIMER_PK_TIMER(v) \
    (((v) & FM_CE1_PK_TIMER_PK_TIMER) >> 0U)

#define CE1_PK_HWCONFIGREG_OFF  (0x1098U)

#define BM_CE1_PK_HWCONFIGREG_PK_DISABLECM  (0x01U << 31U)

#define BM_CE1_PK_HWCONFIGREG_PK_25519  (0x01U << 24U)

#define BM_CE1_PK_HWCONFIGREG_PK_P192   (0x01U << 23U)

#define BM_CE1_PK_HWCONFIGREG_PK_P521   (0x01U << 22U)

#define BM_CE1_PK_HWCONFIGREG_PK_P384   (0x01U << 21U)

#define BM_CE1_PK_HWCONFIGREG_PK_P256   (0x01U << 20U)

#define BM_CE1_PK_HWCONFIGREG_PK_BINARYFIELD    (0x01U << 17U)

#define BM_CE1_PK_HWCONFIGREG_PK_PRIMEFIELD (0x01U << 16U)

#define FM_CE1_PK_HWCONFIGREG_PK_NBMULT (0xfU << 12U)
#define FV_CE1_PK_HWCONFIGREG_PK_NBMULT(v) \
    (((v) << 12U) & FM_CE1_PK_HWCONFIGREG_PK_NBMULT)
#define GFV_CE1_PK_HWCONFIGREG_PK_NBMULT(v) \
    (((v) & FM_CE1_PK_HWCONFIGREG_PK_NBMULT) >> 12U)

#define FM_CE1_PK_HWCONFIGREG_PK_MAXOPSIZE  (0xfffU << 0U)
#define FV_CE1_PK_HWCONFIGREG_PK_MAXOPSIZE(v) \
    (((v) << 0U) & FM_CE1_PK_HWCONFIGREG_PK_MAXOPSIZE)
#define GFV_CE1_PK_HWCONFIGREG_PK_MAXOPSIZE(v) \
    (((v) & FM_CE1_PK_HWCONFIGREG_PK_MAXOPSIZE) >> 0U)

#define CE1_PK_RESULTS_CTRL_OFF (0x109cU)

#define FM_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN   (0xffffU << 16U)
#define FV_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN(v) \
    (((v) << 16U) & FM_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN)
#define GFV_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN(v) \
    (((v) & FM_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN) >> 16U)

#define FM_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT    (0xffffU << 0U)
#define FV_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT(v) \
    (((v) << 0U) & FM_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT)
#define GFV_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT(v) \
    (((v) & FM_CE1_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT) >> 0U)

#define CE1_PK_RESULTS_DST_ADDR_OFF (0x10a0U)

#define FM_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR (0xffffffffU << 0U)
#define FV_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR(v) \
    (((v) << 0U) & FM_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR)
#define GFV_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR(v) \
    (((v) & FM_CE1_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR) >> 0U)

#define CE1_PK_RESULTS_DST_ADDR_H_OFF   (0x10a4U)

#define FM_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE   (0x7U << 8U)
#define FV_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE(v) \
    (((v) << 8U) & FM_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE)
#define GFV_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE(v) \
    (((v) & FM_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE) >> 8U)

#define FM_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H (0xffU << 0U)
#define FV_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H(v) \
    (((v) << 0U) & FM_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H)
#define GFV_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H(v) \
    (((v) & FM_CE1_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H) >> 0U)

#define CE1_TRNG_STATUS_OFF (0x1100U)

#define BM_CE1_TRNG_STATUS_RNG_SEQ_RUNNING  (0x01U << 1U)

#define BM_CE1_TRNG_STATUS_RNG_READY    (0x01U << 0U)

#define CE1_TRNG_NUM0_OFF   (0x1104U)

#define FM_CE1_TRNG_NUM0_TRNG_NUM0  (0xffffffffU << 0U)
#define FV_CE1_TRNG_NUM0_TRNG_NUM0(v) \
    (((v) << 0U) & FM_CE1_TRNG_NUM0_TRNG_NUM0)
#define GFV_CE1_TRNG_NUM0_TRNG_NUM0(v) \
    (((v) & FM_CE1_TRNG_NUM0_TRNG_NUM0) >> 0U)

#define CE1_TRNG_NUM1_OFF   (0x1108U)

#define FM_CE1_TRNG_NUM1_TRNG_NUM1  (0xffffffffU << 0U)
#define FV_CE1_TRNG_NUM1_TRNG_NUM1(v) \
    (((v) << 0U) & FM_CE1_TRNG_NUM1_TRNG_NUM1)
#define GFV_CE1_TRNG_NUM1_TRNG_NUM1(v) \
    (((v) & FM_CE1_TRNG_NUM1_TRNG_NUM1) >> 0U)

#define CE1_HRNG_NUM_OFF    (0x1114U)

#define FM_CE1_HRNG_NUM_HRNG_NUM    (0xffffffffU << 0U)
#define FV_CE1_HRNG_NUM_HRNG_NUM(v) \
    (((v) << 0U) & FM_CE1_HRNG_NUM_HRNG_NUM)
#define GFV_CE1_HRNG_NUM_HRNG_NUM(v) \
    (((v) & FM_CE1_HRNG_NUM_HRNG_NUM) >> 0U)

#define CE1_SKC_CTRL_OFF    (0x1120U)

#define FM_CE1_SKC_CTRL_SKC_CMD (0x7U << 8U)
#define FV_CE1_SKC_CTRL_SKC_CMD(v) \
    (((v) << 8U) & FM_CE1_SKC_CTRL_SKC_CMD)
#define GFV_CE1_SKC_CTRL_SKC_CMD(v) \
    (((v) & FM_CE1_SKC_CTRL_SKC_CMD) >> 8U)

#define BM_CE1_SKC_CTRL_SKC_GO  (0x01U << 0U)

#define CE1_SKC_RNG_ADDR_OFF    (0x1124U)

#define BM_CE1_SKC_RNG_ADDR_SKC_RNG_SECURE  (0x01U << 24U)

#define FM_CE1_SKC_RNG_ADDR_SKC_RNG_LEN (0x7fU << 16U)
#define FV_CE1_SKC_RNG_ADDR_SKC_RNG_LEN(v) \
    (((v) << 16U) & FM_CE1_SKC_RNG_ADDR_SKC_RNG_LEN)
#define GFV_CE1_SKC_RNG_ADDR_SKC_RNG_LEN(v) \
    (((v) & FM_CE1_SKC_RNG_ADDR_SKC_RNG_LEN) >> 16U)

#define FM_CE1_SKC_RNG_ADDR_SKC_RNG_ADDR    (0x1fffU << 0U)
#define FV_CE1_SKC_RNG_ADDR_SKC_RNG_ADDR(v) \
    (((v) << 0U) & FM_CE1_SKC_RNG_ADDR_SKC_RNG_ADDR)
#define GFV_CE1_SKC_RNG_ADDR_SKC_RNG_ADDR(v) \
    (((v) & FM_CE1_SKC_RNG_ADDR_SKC_RNG_ADDR) >> 0U)

#define CE1_SKC_KEYBLOB_CTRL_OFF    (0x1128U)

#define BM_CE1_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL    (0x01U << 0U)

#define CE1_INTEN_OFF   (0x1140U)

#define BM_CE1_INTEN_DMA_FIFOERROR_INTEN    (0x01U << 13U)

#define BM_CE1_INTEN_PKE_INTEGRITY_ERROR_INTEN  (0x01U << 12U)

#define BM_CE1_INTEN_HASH_INTEGRITY_ERROR_INTEN (0x01U << 11U)

#define BM_CE1_INTEN_CIPHER_INTEGRITY_ERROR_INTEN   (0x01U << 10U)

#define BM_CE1_INTEN_SKC_INTEGRITY_ERROR_INTEN  (0x01U << 9U)

#define BM_CE1_INTEN_DMA_INTEGRITY_ERROR_INTEN  (0x01U << 8U)

#define BM_CE1_INTEN_PKE_DONE_INTEN (0x01U << 4U)

#define BM_CE1_INTEN_HASH_DONE_INTEN    (0x01U << 3U)

#define BM_CE1_INTEN_CIPHER_DONE_INTEN  (0x01U << 2U)

#define BM_CE1_INTEN_SKC_DONE_INTEN (0x01U << 1U)

#define BM_CE1_INTEN_DMA_DONE_INTEN (0x01U << 0U)

#define CE1_INTSTAT_OFF (0x1144U)

#define BM_CE1_INTSTAT_DMA_FIFOERROR_INTSTAT    (0x01U << 13U)

#define BM_CE1_INTSTAT_PKE_INTEGRITY_ERROR_INTSTAT  (0x01U << 12U)

#define BM_CE1_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT (0x01U << 11U)

#define BM_CE1_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT   (0x01U << 10U)

#define BM_CE1_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT  (0x01U << 9U)

#define BM_CE1_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT  (0x01U << 8U)

#define BM_CE1_INTSTAT_PKE_DONE_INTSTAT (0x01U << 4U)

#define BM_CE1_INTSTAT_HASH_DONE_INTSTAT    (0x01U << 3U)

#define BM_CE1_INTSTAT_CIPHER_DONE_INTSTAT  (0x01U << 2U)

#define BM_CE1_INTSTAT_SKC_DONE_INTSTAT (0x01U << 1U)

#define BM_CE1_INTSTAT_DMA_DONE_INTSTAT (0x01U << 0U)

#define CE1_INTCLR_OFF  (0x1148U)

#define BM_CE1_INTCLR_DMA_FIFOERROR_INTCLR  (0x01U << 13U)

#define BM_CE1_INTCLR_PKE_INTEGRITY_ERROR_INTCLR    (0x01U << 12U)

#define BM_CE1_INTCLR_HASH_INTEGRITY_ERROR_INTCLR   (0x01U << 11U)

#define BM_CE1_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR (0x01U << 10U)

#define BM_CE1_INTCLR_SKC_INTEGRITY_ERROR_INTCLR    (0x01U << 9U)

#define BM_CE1_INTCLR_DMA_INTEGRITY_ERROR_INTCLR    (0x01U << 8U)

#define BM_CE1_INTCLR_PKE_DONE_INTCLR   (0x01U << 4U)

#define BM_CE1_INTCLR_HASH_DONE_INTCLR  (0x01U << 3U)

#define BM_CE1_INTCLR_CIPHER_DONE_INTCLR    (0x01U << 2U)

#define BM_CE1_INTCLR_SKC_DONE_INTCLR   (0x01U << 1U)

#define BM_CE1_INTCLR_DMA_DONE_INTCLR   (0x01U << 0U)

#define CE2_STAT_OFF    (0x2000U)

#define BM_CE2_STAT_PKE_BUSY    (0x01U << 5U)

#define BM_CE2_STAT_GENKEY_BUSY (0x01U << 4U)

#define BM_CE2_STAT_HASH_BUSY   (0x01U << 3U)

#define BM_CE2_STAT_CIPHER_BUSY (0x01U << 2U)

#define BM_CE2_STAT_GETRNDNUM_BUSY  (0x01U << 1U)

#define BM_CE2_STAT_DMA_BUSY    (0x01U << 0U)

#define CE2_ERRSTAT_OFF (0x2004U)

#define FM_CE2_ERRSTAT_SKC_ERR_STAT (0xfU << 24U)
#define FV_CE2_ERRSTAT_SKC_ERR_STAT(v) \
    (((v) << 24U) & FM_CE2_ERRSTAT_SKC_ERR_STAT)
#define GFV_CE2_ERRSTAT_SKC_ERR_STAT(v) \
    (((v) & FM_CE2_ERRSTAT_SKC_ERR_STAT) >> 24U)

#define BM_CE2_ERRSTAT_SSRAM_ERR_STAT   (0x01U << 19U)

#define FM_CE2_ERRSTAT_DMA_ERR_STAT (0x7U << 16U)
#define FV_CE2_ERRSTAT_DMA_ERR_STAT(v) \
    (((v) << 16U) & FM_CE2_ERRSTAT_DMA_ERR_STAT)
#define GFV_CE2_ERRSTAT_DMA_ERR_STAT(v) \
    (((v) & FM_CE2_ERRSTAT_DMA_ERR_STAT) >> 16U)

#define FM_CE2_ERRSTAT_CIPHER_ERR_STAT  (0x3fU << 8U)
#define FV_CE2_ERRSTAT_CIPHER_ERR_STAT(v) \
    (((v) << 8U) & FM_CE2_ERRSTAT_CIPHER_ERR_STAT)
#define GFV_CE2_ERRSTAT_CIPHER_ERR_STAT(v) \
    (((v) & FM_CE2_ERRSTAT_CIPHER_ERR_STAT) >> 8U)

#define FM_CE2_ERRSTAT_HASH_ERR_STAT    (0xfU << 0U)
#define FV_CE2_ERRSTAT_HASH_ERR_STAT(v) \
    (((v) << 0U) & FM_CE2_ERRSTAT_HASH_ERR_STAT)
#define GFV_CE2_ERRSTAT_HASH_ERR_STAT(v) \
    (((v) & FM_CE2_ERRSTAT_HASH_ERR_STAT) >> 0U)

#define CE2_CIPHER_CTRL_OFF (0x200cU)

#define BM_CE2_CIPHER_CTRL_CIPHER_HEADER_SAVE   (0x01U << 31U)

#define FM_CE2_CIPHER_CTRL_CIPHER_KEY2TYPE  (0x3U << 28U)
#define FV_CE2_CIPHER_CTRL_CIPHER_KEY2TYPE(v) \
    (((v) << 28U) & FM_CE2_CIPHER_CTRL_CIPHER_KEY2TYPE)
#define GFV_CE2_CIPHER_CTRL_CIPHER_KEY2TYPE(v) \
    (((v) & FM_CE2_CIPHER_CTRL_CIPHER_KEY2TYPE) >> 28U)

#define FM_CE2_CIPHER_CTRL_CIPHER_KEYTYPE   (0x3U << 25U)
#define FV_CE2_CIPHER_CTRL_CIPHER_KEYTYPE(v) \
    (((v) << 25U) & FM_CE2_CIPHER_CTRL_CIPHER_KEYTYPE)
#define GFV_CE2_CIPHER_CTRL_CIPHER_KEYTYPE(v) \
    (((v) & FM_CE2_CIPHER_CTRL_CIPHER_KEYTYPE) >> 25U)

#define FM_CE2_CIPHER_CTRL_AESMODE  (0x1ffU << 16U)
#define FV_CE2_CIPHER_CTRL_AESMODE(v) \
    (((v) << 16U) & FM_CE2_CIPHER_CTRL_AESMODE)
#define GFV_CE2_CIPHER_CTRL_AESMODE(v) \
    (((v) & FM_CE2_CIPHER_CTRL_AESMODE) >> 16U)

#define BM_CE2_CIPHER_CTRL_CIPHER_SAVE  (0x01U << 13U)

#define BM_CE2_CIPHER_CTRL_CIPHER_LOAD  (0x01U << 12U)

#define BM_CE2_CIPHER_CTRL_CIPHER_DECKEYCAL (0x01U << 11U)

#define FM_CE2_CIPHER_CTRL_CIPHER_KEYSIZE   (0x3U << 9U)
#define FV_CE2_CIPHER_CTRL_CIPHER_KEYSIZE(v) \
    (((v) << 9U) & FM_CE2_CIPHER_CTRL_CIPHER_KEYSIZE)
#define GFV_CE2_CIPHER_CTRL_CIPHER_KEYSIZE(v) \
    (((v) & FM_CE2_CIPHER_CTRL_CIPHER_KEYSIZE) >> 9U)

#define BM_CE2_CIPHER_CTRL_CIPHERMODE   (0x01U << 8U)

#define BM_CE2_CIPHER_CTRL_CIPHER_GO    (0x01U << 0U)

#define CE2_CIPHER_HEADER_LEN_OFF   (0x2010U)

#define FM_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN  (0xffffffffU << 0U)
#define FV_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN(v) \
    (((v) << 0U) & FM_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN)
#define GFV_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN(v) \
    (((v) & FM_CE2_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN) >> 0U)

#define CE2_CIPHER_KEY_ADDR_OFF (0x2014U)

#define FM_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR (0xffffU << 16U)
#define FV_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR(v) \
    (((v) << 16U) & FM_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR)
#define GFV_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR(v) \
    (((v) & FM_CE2_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR) >> 16U)

#define FM_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR  (0xffffU << 0U)
#define FV_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR(v) \
    (((v) << 0U) & FM_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR)
#define GFV_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR(v) \
    (((v) & FM_CE2_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR) >> 0U)

#define CE2_CIPHER_SRC_ADDR_OFF (0x2018U)

#define FM_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR  (0xffffffffU << 0U)
#define FV_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR)
#define GFV_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR(v) \
    (((v) & FM_CE2_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR) >> 0U)

#define CE2_CIPHER_SRC_ADDR_H_OFF   (0x201cU)

#define FM_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE    (0x7U << 8U)
#define FV_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE)
#define GFV_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE(v) \
    (((v) & FM_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE) >> 8U)

#define FM_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H  (0xffU << 0U)
#define FV_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H)
#define GFV_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H(v) \
    (((v) & FM_CE2_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H) >> 0U)

#define CE2_CIPHER_DST_ADDR_OFF (0x2020U)

#define FM_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR  (0xffffffffU << 0U)
#define FV_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR(v) \
    (((v) << 0U) & FM_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR)
#define GFV_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR(v) \
    (((v) & FM_CE2_CIPHER_DST_ADDR_CIPHER_DST_ADDR) >> 0U)

#define CE2_CIPHER_DST_ADDR_H_OFF   (0x2024U)

#define FM_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE    (0x7U << 8U)
#define FV_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE(v) \
    (((v) << 8U) & FM_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE)
#define GFV_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE(v) \
    (((v) & FM_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE) >> 8U)

#define FM_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H  (0xffU << 0U)
#define FV_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H(v) \
    (((v) << 0U) & FM_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H)
#define GFV_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H(v) \
    (((v) & FM_CE2_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H) >> 0U)

#define CE2_CIPHER_IV_CONTEXT_ADDR_OFF  (0x2028U)

#define FM_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR   (0xffffU << 16U)
#define FV_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR(v) \
    (((v) << 16U) & FM_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR)
#define GFV_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR(v) \
    (((v) & FM_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR) >> 16U)

#define FM_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR    (0xffffU << 0U)
#define FV_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR(v) \
    (((v) << 0U) & FM_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR)
#define GFV_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR(v) \
    (((v) & FM_CE2_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR) >> 0U)

#define CE2_CIPHER_PAYLOAD_LEN_OFF  (0x202cU)

#define FM_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN    (0xffffffffU << 0U)
#define FV_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN(v) \
    (((v) << 0U) & FM_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN)
#define GFV_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN(v) \
    (((v) & FM_CE2_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN) >> 0U)

#define CE2_HASH_CTRL_OFF   (0x2030U)

#define BM_CE2_HASH_CTRL_HASH_HMAC_EN   (0x01U << 24U)

#define BM_CE2_HASH_CTRL_HASH_KEY   (0x01U << 19U)

#define BM_CE2_HASH_CTRL_HASH_INIT_SECURE   (0x01U << 18U)

#define BM_CE2_HASH_CTRL_HASH_INIT  (0x01U << 17U)

#define BM_CE2_HASH_CTRL_HASH_SHAUPDATE (0x01U << 16U)

#define BM_CE2_HASH_CTRL_HASH_PADDINGEN (0x01U << 15U)

#define FM_CE2_HASH_CTRL_HASH_MODE  (0x7fU << 8U)
#define FV_CE2_HASH_CTRL_HASH_MODE(v) \
    (((v) << 8U) & FM_CE2_HASH_CTRL_HASH_MODE)
#define GFV_CE2_HASH_CTRL_HASH_MODE(v) \
    (((v) & FM_CE2_HASH_CTRL_HASH_MODE) >> 8U)

#define BM_CE2_HASH_CTRL_HASH_GO    (0x01U << 0U)

#define CE2_HASH_KEYIV_ADDR_OFF (0x2034U)

#define FM_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR    (0xffffU << 16U)
#define FV_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR(v) \
    (((v) << 16U) & FM_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR)
#define GFV_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR(v) \
    (((v) & FM_CE2_HASH_KEYIV_ADDR_HASH_KEY_ADDR) >> 16U)

#define FM_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR (0xffffU << 0U)
#define FV_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR(v) \
    (((v) << 0U) & FM_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR)
#define GFV_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR(v) \
    (((v) & FM_CE2_HASH_KEYIV_ADDR_HASH_IV_ADDR) >> 0U)

#define CE2_HMAC_KEY_CTRL_OFF   (0x2038U)

#define FM_CE2_HMAC_KEY_CTRL_HMAC_KEY_TYPE  (0x3U << 16U)
#define FV_CE2_HMAC_KEY_CTRL_HMAC_KEY_TYPE(v) \
    (((v) << 16U) & FM_CE2_HMAC_KEY_CTRL_HMAC_KEY_TYPE)
#define GFV_CE2_HMAC_KEY_CTRL_HMAC_KEY_TYPE(v) \
    (((v) & FM_CE2_HMAC_KEY_CTRL_HMAC_KEY_TYPE) >> 16U)

#define FM_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN   (0xffffU << 0U)
#define FV_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN(v) \
    (((v) << 0U) & FM_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN)
#define GFV_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN(v) \
    (((v) & FM_CE2_HMAC_KEY_CTRL_HMAC_KEY_LEN) >> 0U)

#define CE2_HASH_CALC_LEN_OFF   (0x203cU)

#define FM_CE2_HASH_CALC_LEN_HASH_CALC_LEN  (0xffffffffU << 0U)
#define FV_CE2_HASH_CALC_LEN_HASH_CALC_LEN(v) \
    (((v) << 0U) & FM_CE2_HASH_CALC_LEN_HASH_CALC_LEN)
#define GFV_CE2_HASH_CALC_LEN_HASH_CALC_LEN(v) \
    (((v) & FM_CE2_HASH_CALC_LEN_HASH_CALC_LEN) >> 0U)

#define CE2_HASH_SRC_ADDR_OFF   (0x2040U)

#define FM_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR  (0xffffffffU << 0U)
#define FV_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR)
#define GFV_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR(v) \
    (((v) & FM_CE2_HASH_SRC_ADDR_HASH_SRC_ADDR) >> 0U)

#define CE2_HASH_SRC_ADDR_H_OFF (0x2044U)

#define FM_CE2_HASH_SRC_ADDR_H_HASH_SRC_TYPE    (0x7U << 8U)
#define FV_CE2_HASH_SRC_ADDR_H_HASH_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE2_HASH_SRC_ADDR_H_HASH_SRC_TYPE)
#define GFV_CE2_HASH_SRC_ADDR_H_HASH_SRC_TYPE(v) \
    (((v) & FM_CE2_HASH_SRC_ADDR_H_HASH_SRC_TYPE) >> 8U)

#define FM_CE2_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H  (0xffU << 0U)
#define FV_CE2_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE2_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H)
#define GFV_CE2_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H(v) \
    (((v) & FM_CE2_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H) >> 0U)

#define CE2_HASH_DST_ADDR_OFF   (0x2048U)

#define FM_CE2_HASH_DST_ADDR_HASH_DST_TYPE  (0x7U << 16U)
#define FV_CE2_HASH_DST_ADDR_HASH_DST_TYPE(v) \
    (((v) << 16U) & FM_CE2_HASH_DST_ADDR_HASH_DST_TYPE)
#define GFV_CE2_HASH_DST_ADDR_HASH_DST_TYPE(v) \
    (((v) & FM_CE2_HASH_DST_ADDR_HASH_DST_TYPE) >> 16U)

#define FM_CE2_HASH_DST_ADDR_HASH_DST_ADDR  (0xffffU << 0U)
#define FV_CE2_HASH_DST_ADDR_HASH_DST_ADDR(v) \
    (((v) << 0U) & FM_CE2_HASH_DST_ADDR_HASH_DST_ADDR)
#define GFV_CE2_HASH_DST_ADDR_HASH_DST_ADDR(v) \
    (((v) & FM_CE2_HASH_DST_ADDR_HASH_DST_ADDR) >> 0U)

#define CE2_DMA_CTRL_OFF    (0x2050U)

#define BM_CE2_DMA_CTRL_DMA_DONEINTEN   (0x01U << 10U)

#define BM_CE2_DMA_CTRL_DMA_CMDFIFO_FULL    (0x01U << 9U)

#define BM_CE2_DMA_CTRL_DMA_CMDFIFO_EMPTY   (0x01U << 8U)

#define BM_CE2_DMA_CTRL_DMA_GO  (0x01U << 0U)

#define CE2_DMA_SRC_ADDR_OFF    (0x2054U)

#define FM_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR    (0xffffffffU << 0U)
#define FV_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR)
#define GFV_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR(v) \
    (((v) & FM_CE2_DMA_SRC_ADDR_DMA_SRC_ADDR) >> 0U)

#define CE2_DMA_SRC_ADDR_H_OFF  (0x2058U)

#define FM_CE2_DMA_SRC_ADDR_H_DMA_SRC_TYPE  (0x7U << 8U)
#define FV_CE2_DMA_SRC_ADDR_H_DMA_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE2_DMA_SRC_ADDR_H_DMA_SRC_TYPE)
#define GFV_CE2_DMA_SRC_ADDR_H_DMA_SRC_TYPE(v) \
    (((v) & FM_CE2_DMA_SRC_ADDR_H_DMA_SRC_TYPE) >> 8U)

#define FM_CE2_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H    (0xffU << 0U)
#define FV_CE2_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE2_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H)
#define GFV_CE2_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H(v) \
    (((v) & FM_CE2_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H) >> 0U)

#define CE2_DMA_DST_ADDR_OFF    (0x205cU)

#define FM_CE2_DMA_DST_ADDR_DMA_DST_ADDR    (0xffffffffU << 0U)
#define FV_CE2_DMA_DST_ADDR_DMA_DST_ADDR(v) \
    (((v) << 0U) & FM_CE2_DMA_DST_ADDR_DMA_DST_ADDR)
#define GFV_CE2_DMA_DST_ADDR_DMA_DST_ADDR(v) \
    (((v) & FM_CE2_DMA_DST_ADDR_DMA_DST_ADDR) >> 0U)

#define CE2_DMA_DST_ADDR_H_OFF  (0x2060U)

#define FM_CE2_DMA_DST_ADDR_H_DMA_DST_TYPE  (0x7U << 8U)
#define FV_CE2_DMA_DST_ADDR_H_DMA_DST_TYPE(v) \
    (((v) << 8U) & FM_CE2_DMA_DST_ADDR_H_DMA_DST_TYPE)
#define GFV_CE2_DMA_DST_ADDR_H_DMA_DST_TYPE(v) \
    (((v) & FM_CE2_DMA_DST_ADDR_H_DMA_DST_TYPE) >> 8U)

#define FM_CE2_DMA_DST_ADDR_H_DMA_DST_ADDR_H    (0xffU << 0U)
#define FV_CE2_DMA_DST_ADDR_H_DMA_DST_ADDR_H(v) \
    (((v) << 0U) & FM_CE2_DMA_DST_ADDR_H_DMA_DST_ADDR_H)
#define GFV_CE2_DMA_DST_ADDR_H_DMA_DST_ADDR_H(v) \
    (((v) & FM_CE2_DMA_DST_ADDR_H_DMA_DST_ADDR_H) >> 0U)

#define CE2_DMA_LEN_OFF (0x2064U)

#define FM_CE2_DMA_LEN_DMA_LEN  (0xffffU << 0U)
#define FV_CE2_DMA_LEN_DMA_LEN(v) \
    (((v) << 0U) & FM_CE2_DMA_LEN_DMA_LEN)
#define GFV_CE2_DMA_LEN_DMA_LEN(v) \
    (((v) & FM_CE2_DMA_LEN_DMA_LEN) >> 0U)

#define CE2_PK_POINTERREG_OFF   (0x2080U)

#define FM_CE2_PK_POINTERREG_PK_OPPTRN  (0xfU << 24U)
#define FV_CE2_PK_POINTERREG_PK_OPPTRN(v) \
    (((v) << 24U) & FM_CE2_PK_POINTERREG_PK_OPPTRN)
#define GFV_CE2_PK_POINTERREG_PK_OPPTRN(v) \
    (((v) & FM_CE2_PK_POINTERREG_PK_OPPTRN) >> 24U)

#define FM_CE2_PK_POINTERREG_PK_OPPTRC  (0xfU << 16U)
#define FV_CE2_PK_POINTERREG_PK_OPPTRC(v) \
    (((v) << 16U) & FM_CE2_PK_POINTERREG_PK_OPPTRC)
#define GFV_CE2_PK_POINTERREG_PK_OPPTRC(v) \
    (((v) & FM_CE2_PK_POINTERREG_PK_OPPTRC) >> 16U)

#define FM_CE2_PK_POINTERREG_PK_OPPTRB  (0xfU << 8U)
#define FV_CE2_PK_POINTERREG_PK_OPPTRB(v) \
    (((v) << 8U) & FM_CE2_PK_POINTERREG_PK_OPPTRB)
#define GFV_CE2_PK_POINTERREG_PK_OPPTRB(v) \
    (((v) & FM_CE2_PK_POINTERREG_PK_OPPTRB) >> 8U)

#define FM_CE2_PK_POINTERREG_PK_OPPTRA  (0xfU << 0U)
#define FV_CE2_PK_POINTERREG_PK_OPPTRA(v) \
    (((v) << 0U) & FM_CE2_PK_POINTERREG_PK_OPPTRA)
#define GFV_CE2_PK_POINTERREG_PK_OPPTRA(v) \
    (((v) & FM_CE2_PK_POINTERREG_PK_OPPTRA) >> 0U)

#define CE2_PK_COMMANDREG_OFF   (0x2084U)

#define BM_CE2_PK_COMMANDREG_PK_CALCR2  (0x01U << 31U)

#define BM_CE2_PK_COMMANDREG_PK_FLAGB   (0x01U << 30U)

#define BM_CE2_PK_COMMANDREG_PK_FLAGA   (0x01U << 29U)

#define BM_CE2_PK_COMMANDREG_PK_SWAP    (0x01U << 28U)

#define BM_CE2_PK_COMMANDREG_PK_BUFFER  (0x01U << 27U)

#define BM_CE2_PK_COMMANDREG_PK_EDWARDS (0x01U << 26U)

#define BM_CE2_PK_COMMANDREG_PK_RANDPROJ    (0x01U << 25U)

#define BM_CE2_PK_COMMANDREG_PK_RANDKE  (0x01U << 24U)

#define FM_CE2_PK_COMMANDREG_PK_SELCURVE    (0xfU << 20U)
#define FV_CE2_PK_COMMANDREG_PK_SELCURVE(v) \
    (((v) << 20U) & FM_CE2_PK_COMMANDREG_PK_SELCURVE)
#define GFV_CE2_PK_COMMANDREG_PK_SELCURVE(v) \
    (((v) & FM_CE2_PK_COMMANDREG_PK_SELCURVE) >> 20U)

#define FM_CE2_PK_COMMANDREG_PK_SIZE    (0x7ffU << 8U)
#define FV_CE2_PK_COMMANDREG_PK_SIZE(v) \
    (((v) << 8U) & FM_CE2_PK_COMMANDREG_PK_SIZE)
#define GFV_CE2_PK_COMMANDREG_PK_SIZE(v) \
    (((v) & FM_CE2_PK_COMMANDREG_PK_SIZE) >> 8U)

#define BM_CE2_PK_COMMANDREG_PK_FIELD   (0x01U << 7U)

#define FM_CE2_PK_COMMANDREG_PK_TYPE    (0x7fU << 0U)
#define FV_CE2_PK_COMMANDREG_PK_TYPE(v) \
    (((v) << 0U) & FM_CE2_PK_COMMANDREG_PK_TYPE)
#define GFV_CE2_PK_COMMANDREG_PK_TYPE(v) \
    (((v) & FM_CE2_PK_COMMANDREG_PK_TYPE) >> 0U)

#define CE2_PKE_CTRL_OFF    (0x2088U)

#define BM_CE2_PKE_CTRL_PKE_SOFT_RST    (0x01U << 2U)

#define BM_CE2_PKE_CTRL_PK_CLRMEMAFTEROP    (0x01U << 1U)

#define BM_CE2_PKE_CTRL_PKE_GO  (0x01U << 0U)

#define CE2_PK_STATUSREG_OFF    (0x208cU)

#define BM_CE2_PK_STATUSREG_PK_INTERRUPT    (0x01U << 17U)

#define BM_CE2_PK_STATUSREG_PK_BUSY (0x01U << 16U)

#define BM_CE2_PK_STATUSREG_PK_NOTQUADRATICRESIDUE  (0x01U << 13U)

#define BM_CE2_PK_STATUSREG_PK_COMPOSITE    (0x01U << 12U)

#define BM_CE2_PK_STATUSREG_PK_NOTINVERTIBLE    (0x01U << 11U)

#define BM_CE2_PK_STATUSREG_PK_PARAM_AB_NOTVALID    (0x01U << 10U)

#define BM_CE2_PK_STATUSREG_PK_SIGNATURE_NOTVALID   (0x01U << 9U)

#define BM_CE2_PK_STATUSREG_PK_NOTIMPLEMENTED   (0x01U << 8U)

#define BM_CE2_PK_STATUSREG_PK_PARAM_N_NOTVALID (0x01U << 7U)

#define BM_CE2_PK_STATUSREG_PK_COUPLE_NOTVALID  (0x01U << 6U)

#define BM_CE2_PK_STATUSREG_PK_POINT_PX_ATINFINITY  (0x01U << 5U)

#define BM_CE2_PK_STATUSREG_PK_POINT_PX_NOTONCURVE  (0x01U << 4U)

#define FM_CE2_PK_STATUSREG_PK_FAIL_ADDRESS (0xfU << 0U)
#define FV_CE2_PK_STATUSREG_PK_FAIL_ADDRESS(v) \
    (((v) << 0U) & FM_CE2_PK_STATUSREG_PK_FAIL_ADDRESS)
#define GFV_CE2_PK_STATUSREG_PK_FAIL_ADDRESS(v) \
    (((v) & FM_CE2_PK_STATUSREG_PK_FAIL_ADDRESS) >> 0U)

#define CE2_PK_TIMER_OFF    (0x2094U)

#define FM_CE2_PK_TIMER_PK_TIMER    (0xffffffffU << 0U)
#define FV_CE2_PK_TIMER_PK_TIMER(v) \
    (((v) << 0U) & FM_CE2_PK_TIMER_PK_TIMER)
#define GFV_CE2_PK_TIMER_PK_TIMER(v) \
    (((v) & FM_CE2_PK_TIMER_PK_TIMER) >> 0U)

#define CE2_PK_HWCONFIGREG_OFF  (0x2098U)

#define BM_CE2_PK_HWCONFIGREG_PK_DISABLECM  (0x01U << 31U)

#define BM_CE2_PK_HWCONFIGREG_PK_25519  (0x01U << 24U)

#define BM_CE2_PK_HWCONFIGREG_PK_P192   (0x01U << 23U)

#define BM_CE2_PK_HWCONFIGREG_PK_P521   (0x01U << 22U)

#define BM_CE2_PK_HWCONFIGREG_PK_P384   (0x01U << 21U)

#define BM_CE2_PK_HWCONFIGREG_PK_P256   (0x01U << 20U)

#define BM_CE2_PK_HWCONFIGREG_PK_BINARYFIELD    (0x01U << 17U)

#define BM_CE2_PK_HWCONFIGREG_PK_PRIMEFIELD (0x01U << 16U)

#define FM_CE2_PK_HWCONFIGREG_PK_NBMULT (0xfU << 12U)
#define FV_CE2_PK_HWCONFIGREG_PK_NBMULT(v) \
    (((v) << 12U) & FM_CE2_PK_HWCONFIGREG_PK_NBMULT)
#define GFV_CE2_PK_HWCONFIGREG_PK_NBMULT(v) \
    (((v) & FM_CE2_PK_HWCONFIGREG_PK_NBMULT) >> 12U)

#define FM_CE2_PK_HWCONFIGREG_PK_MAXOPSIZE  (0xfffU << 0U)
#define FV_CE2_PK_HWCONFIGREG_PK_MAXOPSIZE(v) \
    (((v) << 0U) & FM_CE2_PK_HWCONFIGREG_PK_MAXOPSIZE)
#define GFV_CE2_PK_HWCONFIGREG_PK_MAXOPSIZE(v) \
    (((v) & FM_CE2_PK_HWCONFIGREG_PK_MAXOPSIZE) >> 0U)

#define CE2_PK_RESULTS_CTRL_OFF (0x209cU)

#define FM_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN   (0xffffU << 16U)
#define FV_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN(v) \
    (((v) << 16U) & FM_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN)
#define GFV_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN(v) \
    (((v) & FM_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN) >> 16U)

#define FM_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT    (0xffffU << 0U)
#define FV_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT(v) \
    (((v) << 0U) & FM_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT)
#define GFV_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT(v) \
    (((v) & FM_CE2_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT) >> 0U)

#define CE2_PK_RESULTS_DST_ADDR_OFF (0x20a0U)

#define FM_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR (0xffffffffU << 0U)
#define FV_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR(v) \
    (((v) << 0U) & FM_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR)
#define GFV_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR(v) \
    (((v) & FM_CE2_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR) >> 0U)

#define CE2_PK_RESULTS_DST_ADDR_H_OFF   (0x20a4U)

#define FM_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE   (0x7U << 8U)
#define FV_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE(v) \
    (((v) << 8U) & FM_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE)
#define GFV_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE(v) \
    (((v) & FM_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE) >> 8U)

#define FM_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H (0xffU << 0U)
#define FV_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H(v) \
    (((v) << 0U) & FM_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H)
#define GFV_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H(v) \
    (((v) & FM_CE2_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H) >> 0U)

#define CE2_TRNG_STATUS_OFF (0x2100U)

#define BM_CE2_TRNG_STATUS_RNG_SEQ_RUNNING  (0x01U << 1U)

#define BM_CE2_TRNG_STATUS_RNG_READY    (0x01U << 0U)

#define CE2_TRNG_NUM0_OFF   (0x2104U)

#define FM_CE2_TRNG_NUM0_TRNG_NUM0  (0xffffffffU << 0U)
#define FV_CE2_TRNG_NUM0_TRNG_NUM0(v) \
    (((v) << 0U) & FM_CE2_TRNG_NUM0_TRNG_NUM0)
#define GFV_CE2_TRNG_NUM0_TRNG_NUM0(v) \
    (((v) & FM_CE2_TRNG_NUM0_TRNG_NUM0) >> 0U)

#define CE2_TRNG_NUM1_OFF   (0x2108U)

#define FM_CE2_TRNG_NUM1_TRNG_NUM1  (0xffffffffU << 0U)
#define FV_CE2_TRNG_NUM1_TRNG_NUM1(v) \
    (((v) << 0U) & FM_CE2_TRNG_NUM1_TRNG_NUM1)
#define GFV_CE2_TRNG_NUM1_TRNG_NUM1(v) \
    (((v) & FM_CE2_TRNG_NUM1_TRNG_NUM1) >> 0U)

#define CE2_HRNG_NUM_OFF    (0x2114U)

#define FM_CE2_HRNG_NUM_HRNG_NUM    (0xffffffffU << 0U)
#define FV_CE2_HRNG_NUM_HRNG_NUM(v) \
    (((v) << 0U) & FM_CE2_HRNG_NUM_HRNG_NUM)
#define GFV_CE2_HRNG_NUM_HRNG_NUM(v) \
    (((v) & FM_CE2_HRNG_NUM_HRNG_NUM) >> 0U)

#define CE2_SKC_CTRL_OFF    (0x2120U)

#define FM_CE2_SKC_CTRL_SKC_CMD (0x7U << 8U)
#define FV_CE2_SKC_CTRL_SKC_CMD(v) \
    (((v) << 8U) & FM_CE2_SKC_CTRL_SKC_CMD)
#define GFV_CE2_SKC_CTRL_SKC_CMD(v) \
    (((v) & FM_CE2_SKC_CTRL_SKC_CMD) >> 8U)

#define BM_CE2_SKC_CTRL_SKC_GO  (0x01U << 0U)

#define CE2_SKC_RNG_ADDR_OFF    (0x2124U)

#define BM_CE2_SKC_RNG_ADDR_SKC_RNG_SECURE  (0x01U << 24U)

#define FM_CE2_SKC_RNG_ADDR_SKC_RNG_LEN (0x7fU << 16U)
#define FV_CE2_SKC_RNG_ADDR_SKC_RNG_LEN(v) \
    (((v) << 16U) & FM_CE2_SKC_RNG_ADDR_SKC_RNG_LEN)
#define GFV_CE2_SKC_RNG_ADDR_SKC_RNG_LEN(v) \
    (((v) & FM_CE2_SKC_RNG_ADDR_SKC_RNG_LEN) >> 16U)

#define FM_CE2_SKC_RNG_ADDR_SKC_RNG_ADDR    (0x1fffU << 0U)
#define FV_CE2_SKC_RNG_ADDR_SKC_RNG_ADDR(v) \
    (((v) << 0U) & FM_CE2_SKC_RNG_ADDR_SKC_RNG_ADDR)
#define GFV_CE2_SKC_RNG_ADDR_SKC_RNG_ADDR(v) \
    (((v) & FM_CE2_SKC_RNG_ADDR_SKC_RNG_ADDR) >> 0U)

#define CE2_SKC_KEYBLOB_CTRL_OFF    (0x2128U)

#define BM_CE2_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL    (0x01U << 0U)

#define CE2_INTEN_OFF   (0x2140U)

#define BM_CE2_INTEN_DMA_FIFOERROR_INTEN    (0x01U << 13U)

#define BM_CE2_INTEN_PKE_INTEGRITY_ERROR_INTEN  (0x01U << 12U)

#define BM_CE2_INTEN_HASH_INTEGRITY_ERROR_INTEN (0x01U << 11U)

#define BM_CE2_INTEN_CIPHER_INTEGRITY_ERROR_INTEN   (0x01U << 10U)

#define BM_CE2_INTEN_SKC_INTEGRITY_ERROR_INTEN  (0x01U << 9U)

#define BM_CE2_INTEN_DMA_INTEGRITY_ERROR_INTEN  (0x01U << 8U)

#define BM_CE2_INTEN_PKE_DONE_INTEN (0x01U << 4U)

#define BM_CE2_INTEN_HASH_DONE_INTEN    (0x01U << 3U)

#define BM_CE2_INTEN_CIPHER_DONE_INTEN  (0x01U << 2U)

#define BM_CE2_INTEN_SKC_DONE_INTEN (0x01U << 1U)

#define BM_CE2_INTEN_DMA_DONE_INTEN (0x01U << 0U)

#define CE2_INTSTAT_OFF (0x2144U)

#define BM_CE2_INTSTAT_DMA_FIFOERROR_INTSTAT    (0x01U << 13U)

#define BM_CE2_INTSTAT_PKE_INTEGRITY_ERROR_INTSTAT  (0x01U << 12U)

#define BM_CE2_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT (0x01U << 11U)

#define BM_CE2_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT   (0x01U << 10U)

#define BM_CE2_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT  (0x01U << 9U)

#define BM_CE2_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT  (0x01U << 8U)

#define BM_CE2_INTSTAT_PKE_DONE_INTSTAT (0x01U << 4U)

#define BM_CE2_INTSTAT_HASH_DONE_INTSTAT    (0x01U << 3U)

#define BM_CE2_INTSTAT_CIPHER_DONE_INTSTAT  (0x01U << 2U)

#define BM_CE2_INTSTAT_SKC_DONE_INTSTAT (0x01U << 1U)

#define BM_CE2_INTSTAT_DMA_DONE_INTSTAT (0x01U << 0U)

#define CE2_INTCLR_OFF  (0x2148U)

#define BM_CE2_INTCLR_DMA_FIFOERROR_INTCLR  (0x01U << 13U)

#define BM_CE2_INTCLR_PKE_INTEGRITY_ERROR_INTCLR    (0x01U << 12U)

#define BM_CE2_INTCLR_HASH_INTEGRITY_ERROR_INTCLR   (0x01U << 11U)

#define BM_CE2_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR (0x01U << 10U)

#define BM_CE2_INTCLR_SKC_INTEGRITY_ERROR_INTCLR    (0x01U << 9U)

#define BM_CE2_INTCLR_DMA_INTEGRITY_ERROR_INTCLR    (0x01U << 8U)

#define BM_CE2_INTCLR_PKE_DONE_INTCLR   (0x01U << 4U)

#define BM_CE2_INTCLR_HASH_DONE_INTCLR  (0x01U << 3U)

#define BM_CE2_INTCLR_CIPHER_DONE_INTCLR    (0x01U << 2U)

#define BM_CE2_INTCLR_SKC_DONE_INTCLR   (0x01U << 1U)

#define BM_CE2_INTCLR_DMA_DONE_INTCLR   (0x01U << 0U)

#define CE3_STAT_OFF    (0x3000U)

#define BM_CE3_STAT_PKE_BUSY    (0x01U << 5U)

#define BM_CE3_STAT_GENKEY_BUSY (0x01U << 4U)

#define BM_CE3_STAT_HASH_BUSY   (0x01U << 3U)

#define BM_CE3_STAT_CIPHER_BUSY (0x01U << 2U)

#define BM_CE3_STAT_GETRNDNUM_BUSY  (0x01U << 1U)

#define BM_CE3_STAT_DMA_BUSY    (0x01U << 0U)

#define CE3_ERRSTAT_OFF (0x3004U)

#define FM_CE3_ERRSTAT_SKC_ERR_STAT (0xfU << 24U)
#define FV_CE3_ERRSTAT_SKC_ERR_STAT(v) \
    (((v) << 24U) & FM_CE3_ERRSTAT_SKC_ERR_STAT)
#define GFV_CE3_ERRSTAT_SKC_ERR_STAT(v) \
    (((v) & FM_CE3_ERRSTAT_SKC_ERR_STAT) >> 24U)

#define BM_CE3_ERRSTAT_SSRAM_ERR_STAT   (0x01U << 19U)

#define FM_CE3_ERRSTAT_DMA_ERR_STAT (0x7U << 16U)
#define FV_CE3_ERRSTAT_DMA_ERR_STAT(v) \
    (((v) << 16U) & FM_CE3_ERRSTAT_DMA_ERR_STAT)
#define GFV_CE3_ERRSTAT_DMA_ERR_STAT(v) \
    (((v) & FM_CE3_ERRSTAT_DMA_ERR_STAT) >> 16U)

#define FM_CE3_ERRSTAT_CIPHER_ERR_STAT  (0x3fU << 8U)
#define FV_CE3_ERRSTAT_CIPHER_ERR_STAT(v) \
    (((v) << 8U) & FM_CE3_ERRSTAT_CIPHER_ERR_STAT)
#define GFV_CE3_ERRSTAT_CIPHER_ERR_STAT(v) \
    (((v) & FM_CE3_ERRSTAT_CIPHER_ERR_STAT) >> 8U)

#define FM_CE3_ERRSTAT_HASH_ERR_STAT    (0xfU << 0U)
#define FV_CE3_ERRSTAT_HASH_ERR_STAT(v) \
    (((v) << 0U) & FM_CE3_ERRSTAT_HASH_ERR_STAT)
#define GFV_CE3_ERRSTAT_HASH_ERR_STAT(v) \
    (((v) & FM_CE3_ERRSTAT_HASH_ERR_STAT) >> 0U)

#define CE3_CIPHER_CTRL_OFF (0x300cU)

#define BM_CE3_CIPHER_CTRL_CIPHER_HEADER_SAVE   (0x01U << 31U)

#define FM_CE3_CIPHER_CTRL_CIPHER_KEY2TYPE  (0x3U << 28U)
#define FV_CE3_CIPHER_CTRL_CIPHER_KEY2TYPE(v) \
    (((v) << 28U) & FM_CE3_CIPHER_CTRL_CIPHER_KEY2TYPE)
#define GFV_CE3_CIPHER_CTRL_CIPHER_KEY2TYPE(v) \
    (((v) & FM_CE3_CIPHER_CTRL_CIPHER_KEY2TYPE) >> 28U)

#define FM_CE3_CIPHER_CTRL_CIPHER_KEYTYPE   (0x3U << 25U)
#define FV_CE3_CIPHER_CTRL_CIPHER_KEYTYPE(v) \
    (((v) << 25U) & FM_CE3_CIPHER_CTRL_CIPHER_KEYTYPE)
#define GFV_CE3_CIPHER_CTRL_CIPHER_KEYTYPE(v) \
    (((v) & FM_CE3_CIPHER_CTRL_CIPHER_KEYTYPE) >> 25U)

#define FM_CE3_CIPHER_CTRL_AESMODE  (0x1ffU << 16U)
#define FV_CE3_CIPHER_CTRL_AESMODE(v) \
    (((v) << 16U) & FM_CE3_CIPHER_CTRL_AESMODE)
#define GFV_CE3_CIPHER_CTRL_AESMODE(v) \
    (((v) & FM_CE3_CIPHER_CTRL_AESMODE) >> 16U)

#define BM_CE3_CIPHER_CTRL_CIPHER_SAVE  (0x01U << 13U)

#define BM_CE3_CIPHER_CTRL_CIPHER_LOAD  (0x01U << 12U)

#define BM_CE3_CIPHER_CTRL_CIPHER_DECKEYCAL (0x01U << 11U)

#define FM_CE3_CIPHER_CTRL_CIPHER_KEYSIZE   (0x3U << 9U)
#define FV_CE3_CIPHER_CTRL_CIPHER_KEYSIZE(v) \
    (((v) << 9U) & FM_CE3_CIPHER_CTRL_CIPHER_KEYSIZE)
#define GFV_CE3_CIPHER_CTRL_CIPHER_KEYSIZE(v) \
    (((v) & FM_CE3_CIPHER_CTRL_CIPHER_KEYSIZE) >> 9U)

#define BM_CE3_CIPHER_CTRL_CIPHERMODE   (0x01U << 8U)

#define BM_CE3_CIPHER_CTRL_CIPHER_GO    (0x01U << 0U)

#define CE3_CIPHER_HEADER_LEN_OFF   (0x3010U)

#define FM_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN  (0xffffffffU << 0U)
#define FV_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN(v) \
    (((v) << 0U) & FM_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN)
#define GFV_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN(v) \
    (((v) & FM_CE3_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN) >> 0U)

#define CE3_CIPHER_KEY_ADDR_OFF (0x3014U)

#define FM_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR (0xffffU << 16U)
#define FV_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR(v) \
    (((v) << 16U) & FM_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR)
#define GFV_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR(v) \
    (((v) & FM_CE3_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR) >> 16U)

#define FM_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR  (0xffffU << 0U)
#define FV_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR(v) \
    (((v) << 0U) & FM_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR)
#define GFV_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR(v) \
    (((v) & FM_CE3_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR) >> 0U)

#define CE3_CIPHER_SRC_ADDR_OFF (0x3018U)

#define FM_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR  (0xffffffffU << 0U)
#define FV_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR)
#define GFV_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR(v) \
    (((v) & FM_CE3_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR) >> 0U)

#define CE3_CIPHER_SRC_ADDR_H_OFF   (0x301cU)

#define FM_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE    (0x7U << 8U)
#define FV_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE)
#define GFV_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE(v) \
    (((v) & FM_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE) >> 8U)

#define FM_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H  (0xffU << 0U)
#define FV_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H)
#define GFV_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H(v) \
    (((v) & FM_CE3_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H) >> 0U)

#define CE3_CIPHER_DST_ADDR_OFF (0x3020U)

#define FM_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR  (0xffffffffU << 0U)
#define FV_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR(v) \
    (((v) << 0U) & FM_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR)
#define GFV_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR(v) \
    (((v) & FM_CE3_CIPHER_DST_ADDR_CIPHER_DST_ADDR) >> 0U)

#define CE3_CIPHER_DST_ADDR_H_OFF   (0x3024U)

#define FM_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE    (0x7U << 8U)
#define FV_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE(v) \
    (((v) << 8U) & FM_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE)
#define GFV_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE(v) \
    (((v) & FM_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE) >> 8U)

#define FM_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H  (0xffU << 0U)
#define FV_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H(v) \
    (((v) << 0U) & FM_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H)
#define GFV_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H(v) \
    (((v) & FM_CE3_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H) >> 0U)

#define CE3_CIPHER_IV_CONTEXT_ADDR_OFF  (0x3028U)

#define FM_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR   (0xffffU << 16U)
#define FV_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR(v) \
    (((v) << 16U) & FM_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR)
#define GFV_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR(v) \
    (((v) & FM_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR) >> 16U)

#define FM_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR    (0xffffU << 0U)
#define FV_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR(v) \
    (((v) << 0U) & FM_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR)
#define GFV_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR(v) \
    (((v) & FM_CE3_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR) >> 0U)

#define CE3_CIPHER_PAYLOAD_LEN_OFF  (0x302cU)

#define FM_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN    (0xffffffffU << 0U)
#define FV_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN(v) \
    (((v) << 0U) & FM_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN)
#define GFV_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN(v) \
    (((v) & FM_CE3_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN) >> 0U)

#define CE3_HASH_CTRL_OFF   (0x3030U)

#define BM_CE3_HASH_CTRL_HASH_HMAC_EN   (0x01U << 24U)

#define BM_CE3_HASH_CTRL_HASH_KEY   (0x01U << 19U)

#define BM_CE3_HASH_CTRL_HASH_INIT_SECURE   (0x01U << 18U)

#define BM_CE3_HASH_CTRL_HASH_INIT  (0x01U << 17U)

#define BM_CE3_HASH_CTRL_HASH_SHAUPDATE (0x01U << 16U)

#define BM_CE3_HASH_CTRL_HASH_PADDINGEN (0x01U << 15U)

#define FM_CE3_HASH_CTRL_HASH_MODE  (0x7fU << 8U)
#define FV_CE3_HASH_CTRL_HASH_MODE(v) \
    (((v) << 8U) & FM_CE3_HASH_CTRL_HASH_MODE)
#define GFV_CE3_HASH_CTRL_HASH_MODE(v) \
    (((v) & FM_CE3_HASH_CTRL_HASH_MODE) >> 8U)

#define BM_CE3_HASH_CTRL_HASH_GO    (0x01U << 0U)

#define CE3_HASH_KEYIV_ADDR_OFF (0x3034U)

#define FM_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR    (0xffffU << 16U)
#define FV_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR(v) \
    (((v) << 16U) & FM_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR)
#define GFV_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR(v) \
    (((v) & FM_CE3_HASH_KEYIV_ADDR_HASH_KEY_ADDR) >> 16U)

#define FM_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR (0xffffU << 0U)
#define FV_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR(v) \
    (((v) << 0U) & FM_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR)
#define GFV_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR(v) \
    (((v) & FM_CE3_HASH_KEYIV_ADDR_HASH_IV_ADDR) >> 0U)

#define CE3_HMAC_KEY_CTRL_OFF   (0x3038U)

#define FM_CE3_HMAC_KEY_CTRL_HMAC_KEY_TYPE  (0x3U << 16U)
#define FV_CE3_HMAC_KEY_CTRL_HMAC_KEY_TYPE(v) \
    (((v) << 16U) & FM_CE3_HMAC_KEY_CTRL_HMAC_KEY_TYPE)
#define GFV_CE3_HMAC_KEY_CTRL_HMAC_KEY_TYPE(v) \
    (((v) & FM_CE3_HMAC_KEY_CTRL_HMAC_KEY_TYPE) >> 16U)

#define FM_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN   (0xffffU << 0U)
#define FV_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN(v) \
    (((v) << 0U) & FM_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN)
#define GFV_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN(v) \
    (((v) & FM_CE3_HMAC_KEY_CTRL_HMAC_KEY_LEN) >> 0U)

#define CE3_HASH_CALC_LEN_OFF   (0x303cU)

#define FM_CE3_HASH_CALC_LEN_HASH_CALC_LEN  (0xffffffffU << 0U)
#define FV_CE3_HASH_CALC_LEN_HASH_CALC_LEN(v) \
    (((v) << 0U) & FM_CE3_HASH_CALC_LEN_HASH_CALC_LEN)
#define GFV_CE3_HASH_CALC_LEN_HASH_CALC_LEN(v) \
    (((v) & FM_CE3_HASH_CALC_LEN_HASH_CALC_LEN) >> 0U)

#define CE3_HASH_SRC_ADDR_OFF   (0x3040U)

#define FM_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR  (0xffffffffU << 0U)
#define FV_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR)
#define GFV_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR(v) \
    (((v) & FM_CE3_HASH_SRC_ADDR_HASH_SRC_ADDR) >> 0U)

#define CE3_HASH_SRC_ADDR_H_OFF (0x3044U)

#define FM_CE3_HASH_SRC_ADDR_H_HASH_SRC_TYPE    (0x7U << 8U)
#define FV_CE3_HASH_SRC_ADDR_H_HASH_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE3_HASH_SRC_ADDR_H_HASH_SRC_TYPE)
#define GFV_CE3_HASH_SRC_ADDR_H_HASH_SRC_TYPE(v) \
    (((v) & FM_CE3_HASH_SRC_ADDR_H_HASH_SRC_TYPE) >> 8U)

#define FM_CE3_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H  (0xffU << 0U)
#define FV_CE3_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE3_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H)
#define GFV_CE3_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H(v) \
    (((v) & FM_CE3_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H) >> 0U)

#define CE3_HASH_DST_ADDR_OFF   (0x3048U)

#define FM_CE3_HASH_DST_ADDR_HASH_DST_TYPE  (0x7U << 16U)
#define FV_CE3_HASH_DST_ADDR_HASH_DST_TYPE(v) \
    (((v) << 16U) & FM_CE3_HASH_DST_ADDR_HASH_DST_TYPE)
#define GFV_CE3_HASH_DST_ADDR_HASH_DST_TYPE(v) \
    (((v) & FM_CE3_HASH_DST_ADDR_HASH_DST_TYPE) >> 16U)

#define FM_CE3_HASH_DST_ADDR_HASH_DST_ADDR  (0xffffU << 0U)
#define FV_CE3_HASH_DST_ADDR_HASH_DST_ADDR(v) \
    (((v) << 0U) & FM_CE3_HASH_DST_ADDR_HASH_DST_ADDR)
#define GFV_CE3_HASH_DST_ADDR_HASH_DST_ADDR(v) \
    (((v) & FM_CE3_HASH_DST_ADDR_HASH_DST_ADDR) >> 0U)

#define CE3_DMA_CTRL_OFF    (0x3050U)

#define BM_CE3_DMA_CTRL_DMA_DONEINTEN   (0x01U << 10U)

#define BM_CE3_DMA_CTRL_DMA_CMDFIFO_FULL    (0x01U << 9U)

#define BM_CE3_DMA_CTRL_DMA_CMDFIFO_EMPTY   (0x01U << 8U)

#define BM_CE3_DMA_CTRL_DMA_GO  (0x01U << 0U)

#define CE3_DMA_SRC_ADDR_OFF    (0x3054U)

#define FM_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR    (0xffffffffU << 0U)
#define FV_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR)
#define GFV_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR(v) \
    (((v) & FM_CE3_DMA_SRC_ADDR_DMA_SRC_ADDR) >> 0U)

#define CE3_DMA_SRC_ADDR_H_OFF  (0x3058U)

#define FM_CE3_DMA_SRC_ADDR_H_DMA_SRC_TYPE  (0x7U << 8U)
#define FV_CE3_DMA_SRC_ADDR_H_DMA_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE3_DMA_SRC_ADDR_H_DMA_SRC_TYPE)
#define GFV_CE3_DMA_SRC_ADDR_H_DMA_SRC_TYPE(v) \
    (((v) & FM_CE3_DMA_SRC_ADDR_H_DMA_SRC_TYPE) >> 8U)

#define FM_CE3_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H    (0xffU << 0U)
#define FV_CE3_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE3_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H)
#define GFV_CE3_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H(v) \
    (((v) & FM_CE3_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H) >> 0U)

#define CE3_DMA_DST_ADDR_OFF    (0x305cU)

#define FM_CE3_DMA_DST_ADDR_DMA_DST_ADDR    (0xffffffffU << 0U)
#define FV_CE3_DMA_DST_ADDR_DMA_DST_ADDR(v) \
    (((v) << 0U) & FM_CE3_DMA_DST_ADDR_DMA_DST_ADDR)
#define GFV_CE3_DMA_DST_ADDR_DMA_DST_ADDR(v) \
    (((v) & FM_CE3_DMA_DST_ADDR_DMA_DST_ADDR) >> 0U)

#define CE3_DMA_DST_ADDR_H_OFF  (0x3060U)

#define FM_CE3_DMA_DST_ADDR_H_DMA_DST_TYPE  (0x7U << 8U)
#define FV_CE3_DMA_DST_ADDR_H_DMA_DST_TYPE(v) \
    (((v) << 8U) & FM_CE3_DMA_DST_ADDR_H_DMA_DST_TYPE)
#define GFV_CE3_DMA_DST_ADDR_H_DMA_DST_TYPE(v) \
    (((v) & FM_CE3_DMA_DST_ADDR_H_DMA_DST_TYPE) >> 8U)

#define FM_CE3_DMA_DST_ADDR_H_DMA_DST_ADDR_H    (0xffU << 0U)
#define FV_CE3_DMA_DST_ADDR_H_DMA_DST_ADDR_H(v) \
    (((v) << 0U) & FM_CE3_DMA_DST_ADDR_H_DMA_DST_ADDR_H)
#define GFV_CE3_DMA_DST_ADDR_H_DMA_DST_ADDR_H(v) \
    (((v) & FM_CE3_DMA_DST_ADDR_H_DMA_DST_ADDR_H) >> 0U)

#define CE3_DMA_LEN_OFF (0x3064U)

#define FM_CE3_DMA_LEN_DMA_LEN  (0xffffU << 0U)
#define FV_CE3_DMA_LEN_DMA_LEN(v) \
    (((v) << 0U) & FM_CE3_DMA_LEN_DMA_LEN)
#define GFV_CE3_DMA_LEN_DMA_LEN(v) \
    (((v) & FM_CE3_DMA_LEN_DMA_LEN) >> 0U)

#define CE3_PK_POINTERREG_OFF   (0x3080U)

#define FM_CE3_PK_POINTERREG_PK_OPPTRN  (0xfU << 24U)
#define FV_CE3_PK_POINTERREG_PK_OPPTRN(v) \
    (((v) << 24U) & FM_CE3_PK_POINTERREG_PK_OPPTRN)
#define GFV_CE3_PK_POINTERREG_PK_OPPTRN(v) \
    (((v) & FM_CE3_PK_POINTERREG_PK_OPPTRN) >> 24U)

#define FM_CE3_PK_POINTERREG_PK_OPPTRC  (0xfU << 16U)
#define FV_CE3_PK_POINTERREG_PK_OPPTRC(v) \
    (((v) << 16U) & FM_CE3_PK_POINTERREG_PK_OPPTRC)
#define GFV_CE3_PK_POINTERREG_PK_OPPTRC(v) \
    (((v) & FM_CE3_PK_POINTERREG_PK_OPPTRC) >> 16U)

#define FM_CE3_PK_POINTERREG_PK_OPPTRB  (0xfU << 8U)
#define FV_CE3_PK_POINTERREG_PK_OPPTRB(v) \
    (((v) << 8U) & FM_CE3_PK_POINTERREG_PK_OPPTRB)
#define GFV_CE3_PK_POINTERREG_PK_OPPTRB(v) \
    (((v) & FM_CE3_PK_POINTERREG_PK_OPPTRB) >> 8U)

#define FM_CE3_PK_POINTERREG_PK_OPPTRA  (0xfU << 0U)
#define FV_CE3_PK_POINTERREG_PK_OPPTRA(v) \
    (((v) << 0U) & FM_CE3_PK_POINTERREG_PK_OPPTRA)
#define GFV_CE3_PK_POINTERREG_PK_OPPTRA(v) \
    (((v) & FM_CE3_PK_POINTERREG_PK_OPPTRA) >> 0U)

#define CE3_PK_COMMANDREG_OFF   (0x3084U)

#define BM_CE3_PK_COMMANDREG_PK_CALCR2  (0x01U << 31U)

#define BM_CE3_PK_COMMANDREG_PK_FLAGB   (0x01U << 30U)

#define BM_CE3_PK_COMMANDREG_PK_FLAGA   (0x01U << 29U)

#define BM_CE3_PK_COMMANDREG_PK_SWAP    (0x01U << 28U)

#define BM_CE3_PK_COMMANDREG_PK_BUFFER  (0x01U << 27U)

#define BM_CE3_PK_COMMANDREG_PK_EDWARDS (0x01U << 26U)

#define BM_CE3_PK_COMMANDREG_PK_RANDPROJ    (0x01U << 25U)

#define BM_CE3_PK_COMMANDREG_PK_RANDKE  (0x01U << 24U)

#define FM_CE3_PK_COMMANDREG_PK_SELCURVE    (0xfU << 20U)
#define FV_CE3_PK_COMMANDREG_PK_SELCURVE(v) \
    (((v) << 20U) & FM_CE3_PK_COMMANDREG_PK_SELCURVE)
#define GFV_CE3_PK_COMMANDREG_PK_SELCURVE(v) \
    (((v) & FM_CE3_PK_COMMANDREG_PK_SELCURVE) >> 20U)

#define FM_CE3_PK_COMMANDREG_PK_SIZE    (0x7ffU << 8U)
#define FV_CE3_PK_COMMANDREG_PK_SIZE(v) \
    (((v) << 8U) & FM_CE3_PK_COMMANDREG_PK_SIZE)
#define GFV_CE3_PK_COMMANDREG_PK_SIZE(v) \
    (((v) & FM_CE3_PK_COMMANDREG_PK_SIZE) >> 8U)

#define BM_CE3_PK_COMMANDREG_PK_FIELD   (0x01U << 7U)

#define FM_CE3_PK_COMMANDREG_PK_TYPE    (0x7fU << 0U)
#define FV_CE3_PK_COMMANDREG_PK_TYPE(v) \
    (((v) << 0U) & FM_CE3_PK_COMMANDREG_PK_TYPE)
#define GFV_CE3_PK_COMMANDREG_PK_TYPE(v) \
    (((v) & FM_CE3_PK_COMMANDREG_PK_TYPE) >> 0U)

#define CE3_PKE_CTRL_OFF    (0x3088U)

#define BM_CE3_PKE_CTRL_PKE_SOFT_RST    (0x01U << 2U)

#define BM_CE3_PKE_CTRL_PK_CLRMEMAFTEROP    (0x01U << 1U)

#define BM_CE3_PKE_CTRL_PKE_GO  (0x01U << 0U)

#define CE3_PK_STATUSREG_OFF    (0x308cU)

#define BM_CE3_PK_STATUSREG_PK_INTERRUPT    (0x01U << 17U)

#define BM_CE3_PK_STATUSREG_PK_BUSY (0x01U << 16U)

#define BM_CE3_PK_STATUSREG_PK_NOTQUADRATICRESIDUE  (0x01U << 13U)

#define BM_CE3_PK_STATUSREG_PK_COMPOSITE    (0x01U << 12U)

#define BM_CE3_PK_STATUSREG_PK_NOTINVERTIBLE    (0x01U << 11U)

#define BM_CE3_PK_STATUSREG_PK_PARAM_AB_NOTVALID    (0x01U << 10U)

#define BM_CE3_PK_STATUSREG_PK_SIGNATURE_NOTVALID   (0x01U << 9U)

#define BM_CE3_PK_STATUSREG_PK_NOTIMPLEMENTED   (0x01U << 8U)

#define BM_CE3_PK_STATUSREG_PK_PARAM_N_NOTVALID (0x01U << 7U)

#define BM_CE3_PK_STATUSREG_PK_COUPLE_NOTVALID  (0x01U << 6U)

#define BM_CE3_PK_STATUSREG_PK_POINT_PX_ATINFINITY  (0x01U << 5U)

#define BM_CE3_PK_STATUSREG_PK_POINT_PX_NOTONCURVE  (0x01U << 4U)

#define FM_CE3_PK_STATUSREG_PK_FAIL_ADDRESS (0xfU << 0U)
#define FV_CE3_PK_STATUSREG_PK_FAIL_ADDRESS(v) \
    (((v) << 0U) & FM_CE3_PK_STATUSREG_PK_FAIL_ADDRESS)
#define GFV_CE3_PK_STATUSREG_PK_FAIL_ADDRESS(v) \
    (((v) & FM_CE3_PK_STATUSREG_PK_FAIL_ADDRESS) >> 0U)

#define CE3_PK_TIMER_OFF    (0x3094U)

#define FM_CE3_PK_TIMER_PK_TIMER    (0xffffffffU << 0U)
#define FV_CE3_PK_TIMER_PK_TIMER(v) \
    (((v) << 0U) & FM_CE3_PK_TIMER_PK_TIMER)
#define GFV_CE3_PK_TIMER_PK_TIMER(v) \
    (((v) & FM_CE3_PK_TIMER_PK_TIMER) >> 0U)

#define CE3_PK_HWCONFIGREG_OFF  (0x3098U)

#define BM_CE3_PK_HWCONFIGREG_PK_DISABLECM  (0x01U << 31U)

#define BM_CE3_PK_HWCONFIGREG_PK_25519  (0x01U << 24U)

#define BM_CE3_PK_HWCONFIGREG_PK_P192   (0x01U << 23U)

#define BM_CE3_PK_HWCONFIGREG_PK_P521   (0x01U << 22U)

#define BM_CE3_PK_HWCONFIGREG_PK_P384   (0x01U << 21U)

#define BM_CE3_PK_HWCONFIGREG_PK_P256   (0x01U << 20U)

#define BM_CE3_PK_HWCONFIGREG_PK_BINARYFIELD    (0x01U << 17U)

#define BM_CE3_PK_HWCONFIGREG_PK_PRIMEFIELD (0x01U << 16U)

#define FM_CE3_PK_HWCONFIGREG_PK_NBMULT (0xfU << 12U)
#define FV_CE3_PK_HWCONFIGREG_PK_NBMULT(v) \
    (((v) << 12U) & FM_CE3_PK_HWCONFIGREG_PK_NBMULT)
#define GFV_CE3_PK_HWCONFIGREG_PK_NBMULT(v) \
    (((v) & FM_CE3_PK_HWCONFIGREG_PK_NBMULT) >> 12U)

#define FM_CE3_PK_HWCONFIGREG_PK_MAXOPSIZE  (0xfffU << 0U)
#define FV_CE3_PK_HWCONFIGREG_PK_MAXOPSIZE(v) \
    (((v) << 0U) & FM_CE3_PK_HWCONFIGREG_PK_MAXOPSIZE)
#define GFV_CE3_PK_HWCONFIGREG_PK_MAXOPSIZE(v) \
    (((v) & FM_CE3_PK_HWCONFIGREG_PK_MAXOPSIZE) >> 0U)

#define CE3_PK_RESULTS_CTRL_OFF (0x309cU)

#define FM_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN   (0xffffU << 16U)
#define FV_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN(v) \
    (((v) << 16U) & FM_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN)
#define GFV_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN(v) \
    (((v) & FM_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_LEN) >> 16U)

#define FM_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT    (0xffffU << 0U)
#define FV_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT(v) \
    (((v) << 0U) & FM_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT)
#define GFV_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT(v) \
    (((v) & FM_CE3_PK_RESULTS_CTRL_PKE_RESULTS_OP_SELECT) >> 0U)

#define CE3_PK_RESULTS_DST_ADDR_OFF (0x30a0U)

#define FM_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR (0xffffffffU << 0U)
#define FV_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR(v) \
    (((v) << 0U) & FM_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR)
#define GFV_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR(v) \
    (((v) & FM_CE3_PK_RESULTS_DST_ADDR_PKE_RESULTS_DST_ADDR) >> 0U)

#define CE3_PK_RESULTS_DST_ADDR_H_OFF   (0x30a4U)

#define FM_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE   (0x7U << 8U)
#define FV_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE(v) \
    (((v) << 8U) & FM_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE)
#define GFV_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE(v) \
    (((v) & FM_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_TYPE) >> 8U)

#define FM_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H (0xffU << 0U)
#define FV_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H(v) \
    (((v) << 0U) & FM_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H)
#define GFV_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H(v) \
    (((v) & FM_CE3_PK_RESULTS_DST_ADDR_H_PKE_RESULTS_DST_ADDR_H) >> 0U)

#define CE3_TRNG_STATUS_OFF (0x3100U)

#define BM_CE3_TRNG_STATUS_RNG_SEQ_RUNNING  (0x01U << 1U)

#define BM_CE3_TRNG_STATUS_RNG_READY    (0x01U << 0U)

#define CE3_TRNG_NUM0_OFF   (0x3104U)

#define FM_CE3_TRNG_NUM0_TRNG_NUM0  (0xffffffffU << 0U)
#define FV_CE3_TRNG_NUM0_TRNG_NUM0(v) \
    (((v) << 0U) & FM_CE3_TRNG_NUM0_TRNG_NUM0)
#define GFV_CE3_TRNG_NUM0_TRNG_NUM0(v) \
    (((v) & FM_CE3_TRNG_NUM0_TRNG_NUM0) >> 0U)

#define CE3_TRNG_NUM1_OFF   (0x3108U)

#define FM_CE3_TRNG_NUM1_TRNG_NUM1  (0xffffffffU << 0U)
#define FV_CE3_TRNG_NUM1_TRNG_NUM1(v) \
    (((v) << 0U) & FM_CE3_TRNG_NUM1_TRNG_NUM1)
#define GFV_CE3_TRNG_NUM1_TRNG_NUM1(v) \
    (((v) & FM_CE3_TRNG_NUM1_TRNG_NUM1) >> 0U)

#define CE3_HRNG_NUM_OFF    (0x3114U)

#define FM_CE3_HRNG_NUM_HRNG_NUM    (0xffffffffU << 0U)
#define FV_CE3_HRNG_NUM_HRNG_NUM(v) \
    (((v) << 0U) & FM_CE3_HRNG_NUM_HRNG_NUM)
#define GFV_CE3_HRNG_NUM_HRNG_NUM(v) \
    (((v) & FM_CE3_HRNG_NUM_HRNG_NUM) >> 0U)

#define CE3_SKC_CTRL_OFF    (0x3120U)

#define FM_CE3_SKC_CTRL_SKC_CMD (0x7U << 8U)
#define FV_CE3_SKC_CTRL_SKC_CMD(v) \
    (((v) << 8U) & FM_CE3_SKC_CTRL_SKC_CMD)
#define GFV_CE3_SKC_CTRL_SKC_CMD(v) \
    (((v) & FM_CE3_SKC_CTRL_SKC_CMD) >> 8U)

#define BM_CE3_SKC_CTRL_SKC_GO  (0x01U << 0U)

#define CE3_SKC_RNG_ADDR_OFF    (0x3124U)

#define BM_CE3_SKC_RNG_ADDR_SKC_RNG_SECURE  (0x01U << 24U)

#define FM_CE3_SKC_RNG_ADDR_SKC_RNG_LEN (0x7fU << 16U)
#define FV_CE3_SKC_RNG_ADDR_SKC_RNG_LEN(v) \
    (((v) << 16U) & FM_CE3_SKC_RNG_ADDR_SKC_RNG_LEN)
#define GFV_CE3_SKC_RNG_ADDR_SKC_RNG_LEN(v) \
    (((v) & FM_CE3_SKC_RNG_ADDR_SKC_RNG_LEN) >> 16U)

#define FM_CE3_SKC_RNG_ADDR_SKC_RNG_ADDR    (0x1fffU << 0U)
#define FV_CE3_SKC_RNG_ADDR_SKC_RNG_ADDR(v) \
    (((v) << 0U) & FM_CE3_SKC_RNG_ADDR_SKC_RNG_ADDR)
#define GFV_CE3_SKC_RNG_ADDR_SKC_RNG_ADDR(v) \
    (((v) & FM_CE3_SKC_RNG_ADDR_SKC_RNG_ADDR) >> 0U)

#define CE3_SKC_KEYBLOB_CTRL_OFF    (0x3128U)

#define BM_CE3_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL    (0x01U << 0U)

#define CE3_INTEN_OFF   (0x3140U)

#define BM_CE3_INTEN_DMA_FIFOERROR_INTEN    (0x01U << 13U)

#define BM_CE3_INTEN_PKE_INTEGRITY_ERROR_INTEN  (0x01U << 12U)

#define BM_CE3_INTEN_HASH_INTEGRITY_ERROR_INTEN (0x01U << 11U)

#define BM_CE3_INTEN_CIPHER_INTEGRITY_ERROR_INTEN   (0x01U << 10U)

#define BM_CE3_INTEN_SKC_INTEGRITY_ERROR_INTEN  (0x01U << 9U)

#define BM_CE3_INTEN_DMA_INTEGRITY_ERROR_INTEN  (0x01U << 8U)

#define BM_CE3_INTEN_PKE_DONE_INTEN (0x01U << 4U)

#define BM_CE3_INTEN_HASH_DONE_INTEN    (0x01U << 3U)

#define BM_CE3_INTEN_CIPHER_DONE_INTEN  (0x01U << 2U)

#define BM_CE3_INTEN_SKC_DONE_INTEN (0x01U << 1U)

#define BM_CE3_INTEN_DMA_DONE_INTEN (0x01U << 0U)

#define CE3_INTSTAT_OFF (0x3144U)

#define BM_CE3_INTSTAT_DMA_FIFOERROR_INTSTAT    (0x01U << 13U)

#define BM_CE3_INTSTAT_PKE_INTEGRITY_ERROR_INTSTAT  (0x01U << 12U)

#define BM_CE3_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT (0x01U << 11U)

#define BM_CE3_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT   (0x01U << 10U)

#define BM_CE3_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT  (0x01U << 9U)

#define BM_CE3_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT  (0x01U << 8U)

#define BM_CE3_INTSTAT_PKE_DONE_INTSTAT (0x01U << 4U)

#define BM_CE3_INTSTAT_HASH_DONE_INTSTAT    (0x01U << 3U)

#define BM_CE3_INTSTAT_CIPHER_DONE_INTSTAT  (0x01U << 2U)

#define BM_CE3_INTSTAT_SKC_DONE_INTSTAT (0x01U << 1U)

#define BM_CE3_INTSTAT_DMA_DONE_INTSTAT (0x01U << 0U)

#define CE3_INTCLR_OFF  (0x3148U)

#define BM_CE3_INTCLR_DMA_FIFOERROR_INTCLR  (0x01U << 13U)

#define BM_CE3_INTCLR_PKE_INTEGRITY_ERROR_INTCLR    (0x01U << 12U)

#define BM_CE3_INTCLR_HASH_INTEGRITY_ERROR_INTCLR   (0x01U << 11U)

#define BM_CE3_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR (0x01U << 10U)

#define BM_CE3_INTCLR_SKC_INTEGRITY_ERROR_INTCLR    (0x01U << 9U)

#define BM_CE3_INTCLR_DMA_INTEGRITY_ERROR_INTCLR    (0x01U << 8U)

#define BM_CE3_INTCLR_PKE_DONE_INTCLR   (0x01U << 4U)

#define BM_CE3_INTCLR_HASH_DONE_INTCLR  (0x01U << 3U)

#define BM_CE3_INTCLR_CIPHER_DONE_INTCLR    (0x01U << 2U)

#define BM_CE3_INTCLR_SKC_DONE_INTCLR   (0x01U << 1U)

#define BM_CE3_INTCLR_DMA_DONE_INTCLR   (0x01U << 0U)

#define CE4_STAT_OFF    (0x4000U)

#define BM_CE4_STAT_GENKEY_BUSY (0x01U << 4U)

#define BM_CE4_STAT_HASH_BUSY   (0x01U << 3U)

#define BM_CE4_STAT_CIPHER_BUSY (0x01U << 2U)

#define BM_CE4_STAT_GETRNDNUM_BUSY  (0x01U << 1U)

#define BM_CE4_STAT_DMA_BUSY    (0x01U << 0U)

#define CE4_ERRSTAT_OFF (0x4004U)

#define FM_CE4_ERRSTAT_SKC_ERR_STAT (0xfU << 24U)
#define FV_CE4_ERRSTAT_SKC_ERR_STAT(v) \
    (((v) << 24U) & FM_CE4_ERRSTAT_SKC_ERR_STAT)
#define GFV_CE4_ERRSTAT_SKC_ERR_STAT(v) \
    (((v) & FM_CE4_ERRSTAT_SKC_ERR_STAT) >> 24U)

#define BM_CE4_ERRSTAT_SSRAM_ERR_STAT   (0x01U << 19U)

#define FM_CE4_ERRSTAT_DMA_ERR_STAT (0x7U << 16U)
#define FV_CE4_ERRSTAT_DMA_ERR_STAT(v) \
    (((v) << 16U) & FM_CE4_ERRSTAT_DMA_ERR_STAT)
#define GFV_CE4_ERRSTAT_DMA_ERR_STAT(v) \
    (((v) & FM_CE4_ERRSTAT_DMA_ERR_STAT) >> 16U)

#define FM_CE4_ERRSTAT_CIPHER_ERR_STAT  (0x3fU << 8U)
#define FV_CE4_ERRSTAT_CIPHER_ERR_STAT(v) \
    (((v) << 8U) & FM_CE4_ERRSTAT_CIPHER_ERR_STAT)
#define GFV_CE4_ERRSTAT_CIPHER_ERR_STAT(v) \
    (((v) & FM_CE4_ERRSTAT_CIPHER_ERR_STAT) >> 8U)

#define FM_CE4_ERRSTAT_HASH_ERR_STAT    (0xfU << 0U)
#define FV_CE4_ERRSTAT_HASH_ERR_STAT(v) \
    (((v) << 0U) & FM_CE4_ERRSTAT_HASH_ERR_STAT)
#define GFV_CE4_ERRSTAT_HASH_ERR_STAT(v) \
    (((v) & FM_CE4_ERRSTAT_HASH_ERR_STAT) >> 0U)

#define CE4_CIPHER_CTRL_OFF (0x400cU)

#define BM_CE4_CIPHER_CTRL_CIPHER_HEADER_SAVE   (0x01U << 31U)

#define FM_CE4_CIPHER_CTRL_CIPHER_KEY2TYPE  (0x3U << 28U)
#define FV_CE4_CIPHER_CTRL_CIPHER_KEY2TYPE(v) \
    (((v) << 28U) & FM_CE4_CIPHER_CTRL_CIPHER_KEY2TYPE)
#define GFV_CE4_CIPHER_CTRL_CIPHER_KEY2TYPE(v) \
    (((v) & FM_CE4_CIPHER_CTRL_CIPHER_KEY2TYPE) >> 28U)

#define FM_CE4_CIPHER_CTRL_CIPHER_KEYTYPE   (0x3U << 25U)
#define FV_CE4_CIPHER_CTRL_CIPHER_KEYTYPE(v) \
    (((v) << 25U) & FM_CE4_CIPHER_CTRL_CIPHER_KEYTYPE)
#define GFV_CE4_CIPHER_CTRL_CIPHER_KEYTYPE(v) \
    (((v) & FM_CE4_CIPHER_CTRL_CIPHER_KEYTYPE) >> 25U)

#define FM_CE4_CIPHER_CTRL_AESMODE  (0x1ffU << 16U)
#define FV_CE4_CIPHER_CTRL_AESMODE(v) \
    (((v) << 16U) & FM_CE4_CIPHER_CTRL_AESMODE)
#define GFV_CE4_CIPHER_CTRL_AESMODE(v) \
    (((v) & FM_CE4_CIPHER_CTRL_AESMODE) >> 16U)

#define BM_CE4_CIPHER_CTRL_CIPHER_SAVE  (0x01U << 13U)

#define BM_CE4_CIPHER_CTRL_CIPHER_LOAD  (0x01U << 12U)

#define BM_CE4_CIPHER_CTRL_CIPHER_DECKEYCAL (0x01U << 11U)

#define FM_CE4_CIPHER_CTRL_CIPHER_KEYSIZE   (0x3U << 9U)
#define FV_CE4_CIPHER_CTRL_CIPHER_KEYSIZE(v) \
    (((v) << 9U) & FM_CE4_CIPHER_CTRL_CIPHER_KEYSIZE)
#define GFV_CE4_CIPHER_CTRL_CIPHER_KEYSIZE(v) \
    (((v) & FM_CE4_CIPHER_CTRL_CIPHER_KEYSIZE) >> 9U)

#define BM_CE4_CIPHER_CTRL_CIPHERMODE   (0x01U << 8U)

#define BM_CE4_CIPHER_CTRL_CIPHER_GO    (0x01U << 0U)

#define CE4_CIPHER_HEADER_LEN_OFF   (0x4010U)

#define FM_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN  (0xffffffffU << 0U)
#define FV_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN(v) \
    (((v) << 0U) & FM_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN)
#define GFV_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN(v) \
    (((v) & FM_CE4_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN) >> 0U)

#define CE4_CIPHER_KEY_ADDR_OFF (0x4014U)

#define FM_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR (0xffffU << 16U)
#define FV_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR(v) \
    (((v) << 16U) & FM_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR)
#define GFV_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR(v) \
    (((v) & FM_CE4_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR) >> 16U)

#define FM_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR  (0xffffU << 0U)
#define FV_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR(v) \
    (((v) << 0U) & FM_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR)
#define GFV_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR(v) \
    (((v) & FM_CE4_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR) >> 0U)

#define CE4_CIPHER_SRC_ADDR_OFF (0x4018U)

#define FM_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR  (0xffffffffU << 0U)
#define FV_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR)
#define GFV_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR(v) \
    (((v) & FM_CE4_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR) >> 0U)

#define CE4_CIPHER_SRC_ADDR_H_OFF   (0x401cU)

#define FM_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE    (0x7U << 8U)
#define FV_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE)
#define GFV_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE(v) \
    (((v) & FM_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE) >> 8U)

#define FM_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H  (0xffU << 0U)
#define FV_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H)
#define GFV_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H(v) \
    (((v) & FM_CE4_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H) >> 0U)

#define CE4_CIPHER_DST_ADDR_OFF (0x4020U)

#define FM_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR  (0xffffffffU << 0U)
#define FV_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR(v) \
    (((v) << 0U) & FM_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR)
#define GFV_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR(v) \
    (((v) & FM_CE4_CIPHER_DST_ADDR_CIPHER_DST_ADDR) >> 0U)

#define CE4_CIPHER_DST_ADDR_H_OFF   (0x4024U)

#define FM_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE    (0x7U << 8U)
#define FV_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE(v) \
    (((v) << 8U) & FM_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE)
#define GFV_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE(v) \
    (((v) & FM_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE) >> 8U)

#define FM_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H  (0xffU << 0U)
#define FV_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H(v) \
    (((v) << 0U) & FM_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H)
#define GFV_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H(v) \
    (((v) & FM_CE4_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H) >> 0U)

#define CE4_CIPHER_IV_CONTEXT_ADDR_OFF  (0x4028U)

#define FM_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR   (0xffffU << 16U)
#define FV_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR(v) \
    (((v) << 16U) & FM_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR)
#define GFV_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR(v) \
    (((v) & FM_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR) >> 16U)

#define FM_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR    (0xffffU << 0U)
#define FV_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR(v) \
    (((v) << 0U) & FM_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR)
#define GFV_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR(v) \
    (((v) & FM_CE4_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR) >> 0U)

#define CE4_CIPHER_PAYLOAD_LEN_OFF  (0x402cU)

#define FM_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN    (0xffffffffU << 0U)
#define FV_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN(v) \
    (((v) << 0U) & FM_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN)
#define GFV_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN(v) \
    (((v) & FM_CE4_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN) >> 0U)

#define CE4_HASH_CTRL_OFF   (0x4030U)

#define BM_CE4_HASH_CTRL_HASH_HMAC_EN   (0x01U << 24U)

#define BM_CE4_HASH_CTRL_HASH_KEY   (0x01U << 19U)

#define BM_CE4_HASH_CTRL_HASH_INIT_SECURE   (0x01U << 18U)

#define BM_CE4_HASH_CTRL_HASH_INIT  (0x01U << 17U)

#define BM_CE4_HASH_CTRL_HASH_SHAUPDATE (0x01U << 16U)

#define BM_CE4_HASH_CTRL_HASH_PADDINGEN (0x01U << 15U)

#define FM_CE4_HASH_CTRL_HASH_MODE  (0x7fU << 8U)
#define FV_CE4_HASH_CTRL_HASH_MODE(v) \
    (((v) << 8U) & FM_CE4_HASH_CTRL_HASH_MODE)
#define GFV_CE4_HASH_CTRL_HASH_MODE(v) \
    (((v) & FM_CE4_HASH_CTRL_HASH_MODE) >> 8U)

#define BM_CE4_HASH_CTRL_HASH_GO    (0x01U << 0U)

#define CE4_HASH_KEYIV_ADDR_OFF (0x4034U)

#define FM_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR    (0xffffU << 16U)
#define FV_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR(v) \
    (((v) << 16U) & FM_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR)
#define GFV_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR(v) \
    (((v) & FM_CE4_HASH_KEYIV_ADDR_HASH_KEY_ADDR) >> 16U)

#define FM_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR (0xffffU << 0U)
#define FV_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR(v) \
    (((v) << 0U) & FM_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR)
#define GFV_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR(v) \
    (((v) & FM_CE4_HASH_KEYIV_ADDR_HASH_IV_ADDR) >> 0U)

#define CE4_HMAC_KEY_CTRL_OFF   (0x4038U)

#define FM_CE4_HMAC_KEY_CTRL_HMAC_KEY_TYPE  (0x3U << 16U)
#define FV_CE4_HMAC_KEY_CTRL_HMAC_KEY_TYPE(v) \
    (((v) << 16U) & FM_CE4_HMAC_KEY_CTRL_HMAC_KEY_TYPE)
#define GFV_CE4_HMAC_KEY_CTRL_HMAC_KEY_TYPE(v) \
    (((v) & FM_CE4_HMAC_KEY_CTRL_HMAC_KEY_TYPE) >> 16U)

#define FM_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN   (0xffffU << 0U)
#define FV_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN(v) \
    (((v) << 0U) & FM_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN)
#define GFV_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN(v) \
    (((v) & FM_CE4_HMAC_KEY_CTRL_HMAC_KEY_LEN) >> 0U)

#define CE4_HASH_CALC_LEN_OFF   (0x403cU)

#define FM_CE4_HASH_CALC_LEN_HASH_CALC_LEN  (0xffffffffU << 0U)
#define FV_CE4_HASH_CALC_LEN_HASH_CALC_LEN(v) \
    (((v) << 0U) & FM_CE4_HASH_CALC_LEN_HASH_CALC_LEN)
#define GFV_CE4_HASH_CALC_LEN_HASH_CALC_LEN(v) \
    (((v) & FM_CE4_HASH_CALC_LEN_HASH_CALC_LEN) >> 0U)

#define CE4_HASH_SRC_ADDR_OFF   (0x4040U)

#define FM_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR  (0xffffffffU << 0U)
#define FV_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR)
#define GFV_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR(v) \
    (((v) & FM_CE4_HASH_SRC_ADDR_HASH_SRC_ADDR) >> 0U)

#define CE4_HASH_SRC_ADDR_H_OFF (0x4044U)

#define FM_CE4_HASH_SRC_ADDR_H_HASH_SRC_TYPE    (0x7U << 8U)
#define FV_CE4_HASH_SRC_ADDR_H_HASH_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE4_HASH_SRC_ADDR_H_HASH_SRC_TYPE)
#define GFV_CE4_HASH_SRC_ADDR_H_HASH_SRC_TYPE(v) \
    (((v) & FM_CE4_HASH_SRC_ADDR_H_HASH_SRC_TYPE) >> 8U)

#define FM_CE4_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H  (0xffU << 0U)
#define FV_CE4_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE4_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H)
#define GFV_CE4_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H(v) \
    (((v) & FM_CE4_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H) >> 0U)

#define CE4_HASH_DST_ADDR_OFF   (0x4048U)

#define FM_CE4_HASH_DST_ADDR_HASH_DST_TYPE  (0x7U << 16U)
#define FV_CE4_HASH_DST_ADDR_HASH_DST_TYPE(v) \
    (((v) << 16U) & FM_CE4_HASH_DST_ADDR_HASH_DST_TYPE)
#define GFV_CE4_HASH_DST_ADDR_HASH_DST_TYPE(v) \
    (((v) & FM_CE4_HASH_DST_ADDR_HASH_DST_TYPE) >> 16U)

#define FM_CE4_HASH_DST_ADDR_HASH_DST_ADDR  (0xffffU << 0U)
#define FV_CE4_HASH_DST_ADDR_HASH_DST_ADDR(v) \
    (((v) << 0U) & FM_CE4_HASH_DST_ADDR_HASH_DST_ADDR)
#define GFV_CE4_HASH_DST_ADDR_HASH_DST_ADDR(v) \
    (((v) & FM_CE4_HASH_DST_ADDR_HASH_DST_ADDR) >> 0U)

#define CE4_DMA_CTRL_OFF    (0x4050U)

#define BM_CE4_DMA_CTRL_DMA_DONEINTEN   (0x01U << 10U)

#define BM_CE4_DMA_CTRL_DMA_GO  (0x01U << 0U)

#define CE4_DMA_SRC_ADDR_OFF    (0x4054U)

#define FM_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR    (0xffffffffU << 0U)
#define FV_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR)
#define GFV_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR(v) \
    (((v) & FM_CE4_DMA_SRC_ADDR_DMA_SRC_ADDR) >> 0U)

#define CE4_DMA_SRC_ADDR_H_OFF  (0x4058U)

#define FM_CE4_DMA_SRC_ADDR_H_DMA_SRC_TYPE  (0x7U << 8U)
#define FV_CE4_DMA_SRC_ADDR_H_DMA_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE4_DMA_SRC_ADDR_H_DMA_SRC_TYPE)
#define GFV_CE4_DMA_SRC_ADDR_H_DMA_SRC_TYPE(v) \
    (((v) & FM_CE4_DMA_SRC_ADDR_H_DMA_SRC_TYPE) >> 8U)

#define FM_CE4_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H    (0xffU << 0U)
#define FV_CE4_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE4_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H)
#define GFV_CE4_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H(v) \
    (((v) & FM_CE4_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H) >> 0U)

#define CE4_DMA_DST_ADDR_OFF    (0x405cU)

#define FM_CE4_DMA_DST_ADDR_DMA_DST_ADDR    (0xffffffffU << 0U)
#define FV_CE4_DMA_DST_ADDR_DMA_DST_ADDR(v) \
    (((v) << 0U) & FM_CE4_DMA_DST_ADDR_DMA_DST_ADDR)
#define GFV_CE4_DMA_DST_ADDR_DMA_DST_ADDR(v) \
    (((v) & FM_CE4_DMA_DST_ADDR_DMA_DST_ADDR) >> 0U)

#define CE4_DMA_DST_ADDR_H_OFF  (0x4060U)

#define FM_CE4_DMA_DST_ADDR_H_DMA_DST_TYPE  (0x7U << 8U)
#define FV_CE4_DMA_DST_ADDR_H_DMA_DST_TYPE(v) \
    (((v) << 8U) & FM_CE4_DMA_DST_ADDR_H_DMA_DST_TYPE)
#define GFV_CE4_DMA_DST_ADDR_H_DMA_DST_TYPE(v) \
    (((v) & FM_CE4_DMA_DST_ADDR_H_DMA_DST_TYPE) >> 8U)

#define FM_CE4_DMA_DST_ADDR_H_DMA_DST_ADDR_H    (0xffU << 0U)
#define FV_CE4_DMA_DST_ADDR_H_DMA_DST_ADDR_H(v) \
    (((v) << 0U) & FM_CE4_DMA_DST_ADDR_H_DMA_DST_ADDR_H)
#define GFV_CE4_DMA_DST_ADDR_H_DMA_DST_ADDR_H(v) \
    (((v) & FM_CE4_DMA_DST_ADDR_H_DMA_DST_ADDR_H) >> 0U)

#define CE4_DMA_LEN_OFF (0x4064U)

#define FM_CE4_DMA_LEN_DMA_LEN  (0xffffU << 0U)
#define FV_CE4_DMA_LEN_DMA_LEN(v) \
    (((v) << 0U) & FM_CE4_DMA_LEN_DMA_LEN)
#define GFV_CE4_DMA_LEN_DMA_LEN(v) \
    (((v) & FM_CE4_DMA_LEN_DMA_LEN) >> 0U)

#define CE4_TRNG_STATUS_OFF (0x4100U)

#define BM_CE4_TRNG_STATUS_RNG_SEQ_RUNNING  (0x01U << 1U)

#define BM_CE4_TRNG_STATUS_RNG_READY    (0x01U << 0U)

#define CE4_TRNG_NUM0_OFF   (0x4104U)

#define FM_CE4_TRNG_NUM0_TRNG_NUM0  (0xffffffffU << 0U)
#define FV_CE4_TRNG_NUM0_TRNG_NUM0(v) \
    (((v) << 0U) & FM_CE4_TRNG_NUM0_TRNG_NUM0)
#define GFV_CE4_TRNG_NUM0_TRNG_NUM0(v) \
    (((v) & FM_CE4_TRNG_NUM0_TRNG_NUM0) >> 0U)

#define CE4_TRNG_NUM1_OFF   (0x4108U)

#define FM_CE4_TRNG_NUM1_TRNG_NUM1  (0xffffffffU << 0U)
#define FV_CE4_TRNG_NUM1_TRNG_NUM1(v) \
    (((v) << 0U) & FM_CE4_TRNG_NUM1_TRNG_NUM1)
#define GFV_CE4_TRNG_NUM1_TRNG_NUM1(v) \
    (((v) & FM_CE4_TRNG_NUM1_TRNG_NUM1) >> 0U)

#define CE4_HRNG_NUM_OFF    (0x4114U)

#define FM_CE4_HRNG_NUM_HRNG_NUM    (0xffffffffU << 0U)
#define FV_CE4_HRNG_NUM_HRNG_NUM(v) \
    (((v) << 0U) & FM_CE4_HRNG_NUM_HRNG_NUM)
#define GFV_CE4_HRNG_NUM_HRNG_NUM(v) \
    (((v) & FM_CE4_HRNG_NUM_HRNG_NUM) >> 0U)

#define CE4_SKC_CTRL_OFF    (0x4120U)

#define FM_CE4_SKC_CTRL_SKC_CMD (0x7U << 8U)
#define FV_CE4_SKC_CTRL_SKC_CMD(v) \
    (((v) << 8U) & FM_CE4_SKC_CTRL_SKC_CMD)
#define GFV_CE4_SKC_CTRL_SKC_CMD(v) \
    (((v) & FM_CE4_SKC_CTRL_SKC_CMD) >> 8U)

#define BM_CE4_SKC_CTRL_SKC_GO  (0x01U << 0U)

#define CE4_SKC_RNG_ADDR_OFF    (0x4124U)

#define BM_CE4_SKC_RNG_ADDR_SKC_RNG_SECURE  (0x01U << 24U)

#define FM_CE4_SKC_RNG_ADDR_SKC_RNG_LEN (0x7fU << 16U)
#define FV_CE4_SKC_RNG_ADDR_SKC_RNG_LEN(v) \
    (((v) << 16U) & FM_CE4_SKC_RNG_ADDR_SKC_RNG_LEN)
#define GFV_CE4_SKC_RNG_ADDR_SKC_RNG_LEN(v) \
    (((v) & FM_CE4_SKC_RNG_ADDR_SKC_RNG_LEN) >> 16U)

#define FM_CE4_SKC_RNG_ADDR_SKC_RNG_ADDR    (0x1fffU << 0U)
#define FV_CE4_SKC_RNG_ADDR_SKC_RNG_ADDR(v) \
    (((v) << 0U) & FM_CE4_SKC_RNG_ADDR_SKC_RNG_ADDR)
#define GFV_CE4_SKC_RNG_ADDR_SKC_RNG_ADDR(v) \
    (((v) & FM_CE4_SKC_RNG_ADDR_SKC_RNG_ADDR) >> 0U)

#define CE4_SKC_KEYBLOB_CTRL_OFF    (0x4128U)

#define BM_CE4_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL    (0x01U << 0U)

#define CE4_INTEN_OFF   (0x4140U)

#define BM_CE4_INTEN_HASH_INTEGRITY_ERROR_INTEN (0x01U << 11U)

#define BM_CE4_INTEN_CIPHER_INTEGRITY_ERROR_INTEN   (0x01U << 10U)

#define BM_CE4_INTEN_SKC_INTEGRITY_ERROR_INTEN  (0x01U << 9U)

#define BM_CE4_INTEN_DMA_INTEGRITY_ERROR_INTEN  (0x01U << 8U)

#define BM_CE4_INTEN_HASH_DONE_INTEN    (0x01U << 3U)

#define BM_CE4_INTEN_CIPHER_DONE_INTEN  (0x01U << 2U)

#define BM_CE4_INTEN_SKC_DONE_INTEN (0x01U << 1U)

#define BM_CE4_INTEN_DMA_DONE_INTEN (0x01U << 0U)

#define CE4_INTSTAT_OFF (0x4144U)

#define BM_CE4_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT (0x01U << 11U)

#define BM_CE4_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT   (0x01U << 10U)

#define BM_CE4_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT  (0x01U << 9U)

#define BM_CE4_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT  (0x01U << 8U)

#define BM_CE4_INTSTAT_HASH_DONE_INTSTAT    (0x01U << 3U)

#define BM_CE4_INTSTAT_CIPHER_DONE_INTSTAT  (0x01U << 2U)

#define BM_CE4_INTSTAT_SKC_DONE_INTSTAT (0x01U << 1U)

#define BM_CE4_INTSTAT_DMA_DONE_INTSTAT (0x01U << 0U)

#define CE4_INTCLR_OFF  (0x4148U)

#define BM_CE4_INTCLR_HASH_INTEGRITY_ERROR_INTCLR   (0x01U << 11U)

#define BM_CE4_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR (0x01U << 10U)

#define BM_CE4_INTCLR_SKC_INTEGRITY_ERROR_INTCLR    (0x01U << 9U)

#define BM_CE4_INTCLR_DMA_INTEGRITY_ERROR_INTCLR    (0x01U << 8U)

#define BM_CE4_INTCLR_HASH_DONE_INTCLR  (0x01U << 3U)

#define BM_CE4_INTCLR_CIPHER_DONE_INTCLR    (0x01U << 2U)

#define BM_CE4_INTCLR_SKC_DONE_INTCLR   (0x01U << 1U)

#define BM_CE4_INTCLR_DMA_DONE_INTCLR   (0x01U << 0U)

#define CE5_STAT_OFF    (0x5000U)

#define BM_CE5_STAT_GENKEY_BUSY (0x01U << 4U)

#define BM_CE5_STAT_HASH_BUSY   (0x01U << 3U)

#define BM_CE5_STAT_CIPHER_BUSY (0x01U << 2U)

#define BM_CE5_STAT_GETRNDNUM_BUSY  (0x01U << 1U)

#define BM_CE5_STAT_DMA_BUSY    (0x01U << 0U)

#define CE5_ERRSTAT_OFF (0x5004U)

#define FM_CE5_ERRSTAT_SKC_ERR_STAT (0xfU << 24U)
#define FV_CE5_ERRSTAT_SKC_ERR_STAT(v) \
    (((v) << 24U) & FM_CE5_ERRSTAT_SKC_ERR_STAT)
#define GFV_CE5_ERRSTAT_SKC_ERR_STAT(v) \
    (((v) & FM_CE5_ERRSTAT_SKC_ERR_STAT) >> 24U)

#define BM_CE5_ERRSTAT_SSRAM_ERR_STAT   (0x01U << 19U)

#define FM_CE5_ERRSTAT_DMA_ERR_STAT (0x7U << 16U)
#define FV_CE5_ERRSTAT_DMA_ERR_STAT(v) \
    (((v) << 16U) & FM_CE5_ERRSTAT_DMA_ERR_STAT)
#define GFV_CE5_ERRSTAT_DMA_ERR_STAT(v) \
    (((v) & FM_CE5_ERRSTAT_DMA_ERR_STAT) >> 16U)

#define FM_CE5_ERRSTAT_CIPHER_ERR_STAT  (0x3fU << 8U)
#define FV_CE5_ERRSTAT_CIPHER_ERR_STAT(v) \
    (((v) << 8U) & FM_CE5_ERRSTAT_CIPHER_ERR_STAT)
#define GFV_CE5_ERRSTAT_CIPHER_ERR_STAT(v) \
    (((v) & FM_CE5_ERRSTAT_CIPHER_ERR_STAT) >> 8U)

#define FM_CE5_ERRSTAT_HASH_ERR_STAT    (0xfU << 0U)
#define FV_CE5_ERRSTAT_HASH_ERR_STAT(v) \
    (((v) << 0U) & FM_CE5_ERRSTAT_HASH_ERR_STAT)
#define GFV_CE5_ERRSTAT_HASH_ERR_STAT(v) \
    (((v) & FM_CE5_ERRSTAT_HASH_ERR_STAT) >> 0U)

#define CE5_CIPHER_CTRL_OFF (0x500cU)

#define BM_CE5_CIPHER_CTRL_CIPHER_HEADER_SAVE   (0x01U << 31U)

#define FM_CE5_CIPHER_CTRL_CIPHER_KEY2TYPE  (0x3U << 28U)
#define FV_CE5_CIPHER_CTRL_CIPHER_KEY2TYPE(v) \
    (((v) << 28U) & FM_CE5_CIPHER_CTRL_CIPHER_KEY2TYPE)
#define GFV_CE5_CIPHER_CTRL_CIPHER_KEY2TYPE(v) \
    (((v) & FM_CE5_CIPHER_CTRL_CIPHER_KEY2TYPE) >> 28U)

#define FM_CE5_CIPHER_CTRL_CIPHER_KEYTYPE   (0x3U << 25U)
#define FV_CE5_CIPHER_CTRL_CIPHER_KEYTYPE(v) \
    (((v) << 25U) & FM_CE5_CIPHER_CTRL_CIPHER_KEYTYPE)
#define GFV_CE5_CIPHER_CTRL_CIPHER_KEYTYPE(v) \
    (((v) & FM_CE5_CIPHER_CTRL_CIPHER_KEYTYPE) >> 25U)

#define FM_CE5_CIPHER_CTRL_AESMODE  (0x1ffU << 16U)
#define FV_CE5_CIPHER_CTRL_AESMODE(v) \
    (((v) << 16U) & FM_CE5_CIPHER_CTRL_AESMODE)
#define GFV_CE5_CIPHER_CTRL_AESMODE(v) \
    (((v) & FM_CE5_CIPHER_CTRL_AESMODE) >> 16U)

#define BM_CE5_CIPHER_CTRL_CIPHER_SAVE  (0x01U << 13U)

#define BM_CE5_CIPHER_CTRL_CIPHER_LOAD  (0x01U << 12U)

#define BM_CE5_CIPHER_CTRL_CIPHER_DECKEYCAL (0x01U << 11U)

#define FM_CE5_CIPHER_CTRL_CIPHER_KEYSIZE   (0x3U << 9U)
#define FV_CE5_CIPHER_CTRL_CIPHER_KEYSIZE(v) \
    (((v) << 9U) & FM_CE5_CIPHER_CTRL_CIPHER_KEYSIZE)
#define GFV_CE5_CIPHER_CTRL_CIPHER_KEYSIZE(v) \
    (((v) & FM_CE5_CIPHER_CTRL_CIPHER_KEYSIZE) >> 9U)

#define BM_CE5_CIPHER_CTRL_CIPHERMODE   (0x01U << 8U)

#define BM_CE5_CIPHER_CTRL_CIPHER_GO    (0x01U << 0U)

#define CE5_CIPHER_HEADER_LEN_OFF   (0x5010U)

#define FM_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN  (0xffffffffU << 0U)
#define FV_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN(v) \
    (((v) << 0U) & FM_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN)
#define GFV_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN(v) \
    (((v) & FM_CE5_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN) >> 0U)

#define CE5_CIPHER_KEY_ADDR_OFF (0x5014U)

#define FM_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR (0xffffU << 16U)
#define FV_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR(v) \
    (((v) << 16U) & FM_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR)
#define GFV_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR(v) \
    (((v) & FM_CE5_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR) >> 16U)

#define FM_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR  (0xffffU << 0U)
#define FV_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR(v) \
    (((v) << 0U) & FM_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR)
#define GFV_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR(v) \
    (((v) & FM_CE5_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR) >> 0U)

#define CE5_CIPHER_SRC_ADDR_OFF (0x5018U)

#define FM_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR  (0xffffffffU << 0U)
#define FV_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR)
#define GFV_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR(v) \
    (((v) & FM_CE5_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR) >> 0U)

#define CE5_CIPHER_SRC_ADDR_H_OFF   (0x501cU)

#define FM_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE    (0x7U << 8U)
#define FV_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE)
#define GFV_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE(v) \
    (((v) & FM_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE) >> 8U)

#define FM_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H  (0xffU << 0U)
#define FV_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H)
#define GFV_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H(v) \
    (((v) & FM_CE5_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H) >> 0U)

#define CE5_CIPHER_DST_ADDR_OFF (0x5020U)

#define FM_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR  (0xffffffffU << 0U)
#define FV_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR(v) \
    (((v) << 0U) & FM_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR)
#define GFV_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR(v) \
    (((v) & FM_CE5_CIPHER_DST_ADDR_CIPHER_DST_ADDR) >> 0U)

#define CE5_CIPHER_DST_ADDR_H_OFF   (0x5024U)

#define FM_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE    (0x7U << 8U)
#define FV_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE(v) \
    (((v) << 8U) & FM_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE)
#define GFV_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE(v) \
    (((v) & FM_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE) >> 8U)

#define FM_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H  (0xffU << 0U)
#define FV_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H(v) \
    (((v) << 0U) & FM_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H)
#define GFV_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H(v) \
    (((v) & FM_CE5_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H) >> 0U)

#define CE5_CIPHER_IV_CONTEXT_ADDR_OFF  (0x5028U)

#define FM_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR   (0xffffU << 16U)
#define FV_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR(v) \
    (((v) << 16U) & FM_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR)
#define GFV_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR(v) \
    (((v) & FM_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR) >> 16U)

#define FM_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR    (0xffffU << 0U)
#define FV_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR(v) \
    (((v) << 0U) & FM_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR)
#define GFV_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR(v) \
    (((v) & FM_CE5_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR) >> 0U)

#define CE5_CIPHER_PAYLOAD_LEN_OFF  (0x502cU)

#define FM_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN    (0xffffffffU << 0U)
#define FV_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN(v) \
    (((v) << 0U) & FM_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN)
#define GFV_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN(v) \
    (((v) & FM_CE5_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN) >> 0U)

#define CE5_HASH_CTRL_OFF   (0x5030U)

#define BM_CE5_HASH_CTRL_HASH_HMAC_EN   (0x01U << 24U)

#define BM_CE5_HASH_CTRL_HASH_KEY   (0x01U << 19U)

#define BM_CE5_HASH_CTRL_HASH_INIT_SECURE   (0x01U << 18U)

#define BM_CE5_HASH_CTRL_HASH_INIT  (0x01U << 17U)

#define BM_CE5_HASH_CTRL_HASH_SHAUPDATE (0x01U << 16U)

#define BM_CE5_HASH_CTRL_HASH_PADDINGEN (0x01U << 15U)

#define FM_CE5_HASH_CTRL_HASH_MODE  (0x7fU << 8U)
#define FV_CE5_HASH_CTRL_HASH_MODE(v) \
    (((v) << 8U) & FM_CE5_HASH_CTRL_HASH_MODE)
#define GFV_CE5_HASH_CTRL_HASH_MODE(v) \
    (((v) & FM_CE5_HASH_CTRL_HASH_MODE) >> 8U)

#define BM_CE5_HASH_CTRL_HASH_GO    (0x01U << 0U)

#define CE5_HASH_KEYIV_ADDR_OFF (0x5034U)

#define FM_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR    (0xffffU << 16U)
#define FV_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR(v) \
    (((v) << 16U) & FM_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR)
#define GFV_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR(v) \
    (((v) & FM_CE5_HASH_KEYIV_ADDR_HASH_KEY_ADDR) >> 16U)

#define FM_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR (0xffffU << 0U)
#define FV_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR(v) \
    (((v) << 0U) & FM_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR)
#define GFV_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR(v) \
    (((v) & FM_CE5_HASH_KEYIV_ADDR_HASH_IV_ADDR) >> 0U)

#define CE5_HMAC_KEY_CTRL_OFF   (0x5038U)

#define FM_CE5_HMAC_KEY_CTRL_HMAC_KEY_TYPE  (0x3U << 16U)
#define FV_CE5_HMAC_KEY_CTRL_HMAC_KEY_TYPE(v) \
    (((v) << 16U) & FM_CE5_HMAC_KEY_CTRL_HMAC_KEY_TYPE)
#define GFV_CE5_HMAC_KEY_CTRL_HMAC_KEY_TYPE(v) \
    (((v) & FM_CE5_HMAC_KEY_CTRL_HMAC_KEY_TYPE) >> 16U)

#define FM_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN   (0xffffU << 0U)
#define FV_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN(v) \
    (((v) << 0U) & FM_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN)
#define GFV_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN(v) \
    (((v) & FM_CE5_HMAC_KEY_CTRL_HMAC_KEY_LEN) >> 0U)

#define CE5_HASH_CALC_LEN_OFF   (0x503cU)

#define FM_CE5_HASH_CALC_LEN_HASH_CALC_LEN  (0xffffffffU << 0U)
#define FV_CE5_HASH_CALC_LEN_HASH_CALC_LEN(v) \
    (((v) << 0U) & FM_CE5_HASH_CALC_LEN_HASH_CALC_LEN)
#define GFV_CE5_HASH_CALC_LEN_HASH_CALC_LEN(v) \
    (((v) & FM_CE5_HASH_CALC_LEN_HASH_CALC_LEN) >> 0U)

#define CE5_HASH_SRC_ADDR_OFF   (0x5040U)

#define FM_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR  (0xffffffffU << 0U)
#define FV_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR)
#define GFV_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR(v) \
    (((v) & FM_CE5_HASH_SRC_ADDR_HASH_SRC_ADDR) >> 0U)

#define CE5_HASH_SRC_ADDR_H_OFF (0x5044U)

#define FM_CE5_HASH_SRC_ADDR_H_HASH_SRC_TYPE    (0x7U << 8U)
#define FV_CE5_HASH_SRC_ADDR_H_HASH_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE5_HASH_SRC_ADDR_H_HASH_SRC_TYPE)
#define GFV_CE5_HASH_SRC_ADDR_H_HASH_SRC_TYPE(v) \
    (((v) & FM_CE5_HASH_SRC_ADDR_H_HASH_SRC_TYPE) >> 8U)

#define FM_CE5_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H  (0xffU << 0U)
#define FV_CE5_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE5_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H)
#define GFV_CE5_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H(v) \
    (((v) & FM_CE5_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H) >> 0U)

#define CE5_HASH_DST_ADDR_OFF   (0x5048U)

#define FM_CE5_HASH_DST_ADDR_HASH_DST_TYPE  (0x7U << 16U)
#define FV_CE5_HASH_DST_ADDR_HASH_DST_TYPE(v) \
    (((v) << 16U) & FM_CE5_HASH_DST_ADDR_HASH_DST_TYPE)
#define GFV_CE5_HASH_DST_ADDR_HASH_DST_TYPE(v) \
    (((v) & FM_CE5_HASH_DST_ADDR_HASH_DST_TYPE) >> 16U)

#define FM_CE5_HASH_DST_ADDR_HASH_DST_ADDR  (0xffffU << 0U)
#define FV_CE5_HASH_DST_ADDR_HASH_DST_ADDR(v) \
    (((v) << 0U) & FM_CE5_HASH_DST_ADDR_HASH_DST_ADDR)
#define GFV_CE5_HASH_DST_ADDR_HASH_DST_ADDR(v) \
    (((v) & FM_CE5_HASH_DST_ADDR_HASH_DST_ADDR) >> 0U)

#define CE5_DMA_CTRL_OFF    (0x5050U)

#define BM_CE5_DMA_CTRL_DMA_DONEINTEN   (0x01U << 10U)

#define BM_CE5_DMA_CTRL_DMA_GO  (0x01U << 0U)

#define CE5_DMA_SRC_ADDR_OFF    (0x5054U)

#define FM_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR    (0xffffffffU << 0U)
#define FV_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR)
#define GFV_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR(v) \
    (((v) & FM_CE5_DMA_SRC_ADDR_DMA_SRC_ADDR) >> 0U)

#define CE5_DMA_SRC_ADDR_H_OFF  (0x5058U)

#define FM_CE5_DMA_SRC_ADDR_H_DMA_SRC_TYPE  (0x7U << 8U)
#define FV_CE5_DMA_SRC_ADDR_H_DMA_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE5_DMA_SRC_ADDR_H_DMA_SRC_TYPE)
#define GFV_CE5_DMA_SRC_ADDR_H_DMA_SRC_TYPE(v) \
    (((v) & FM_CE5_DMA_SRC_ADDR_H_DMA_SRC_TYPE) >> 8U)

#define FM_CE5_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H    (0xffU << 0U)
#define FV_CE5_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE5_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H)
#define GFV_CE5_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H(v) \
    (((v) & FM_CE5_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H) >> 0U)

#define CE5_DMA_DST_ADDR_OFF    (0x505cU)

#define FM_CE5_DMA_DST_ADDR_DMA_DST_ADDR    (0xffffffffU << 0U)
#define FV_CE5_DMA_DST_ADDR_DMA_DST_ADDR(v) \
    (((v) << 0U) & FM_CE5_DMA_DST_ADDR_DMA_DST_ADDR)
#define GFV_CE5_DMA_DST_ADDR_DMA_DST_ADDR(v) \
    (((v) & FM_CE5_DMA_DST_ADDR_DMA_DST_ADDR) >> 0U)

#define CE5_DMA_DST_ADDR_H_OFF  (0x5060U)

#define FM_CE5_DMA_DST_ADDR_H_DMA_DST_TYPE  (0x7U << 8U)
#define FV_CE5_DMA_DST_ADDR_H_DMA_DST_TYPE(v) \
    (((v) << 8U) & FM_CE5_DMA_DST_ADDR_H_DMA_DST_TYPE)
#define GFV_CE5_DMA_DST_ADDR_H_DMA_DST_TYPE(v) \
    (((v) & FM_CE5_DMA_DST_ADDR_H_DMA_DST_TYPE) >> 8U)

#define FM_CE5_DMA_DST_ADDR_H_DMA_DST_ADDR_H    (0xffU << 0U)
#define FV_CE5_DMA_DST_ADDR_H_DMA_DST_ADDR_H(v) \
    (((v) << 0U) & FM_CE5_DMA_DST_ADDR_H_DMA_DST_ADDR_H)
#define GFV_CE5_DMA_DST_ADDR_H_DMA_DST_ADDR_H(v) \
    (((v) & FM_CE5_DMA_DST_ADDR_H_DMA_DST_ADDR_H) >> 0U)

#define CE5_DMA_LEN_OFF (0x5064U)

#define FM_CE5_DMA_LEN_DMA_LEN  (0xffffU << 0U)
#define FV_CE5_DMA_LEN_DMA_LEN(v) \
    (((v) << 0U) & FM_CE5_DMA_LEN_DMA_LEN)
#define GFV_CE5_DMA_LEN_DMA_LEN(v) \
    (((v) & FM_CE5_DMA_LEN_DMA_LEN) >> 0U)

#define CE5_TRNG_STATUS_OFF (0x5100U)

#define BM_CE5_TRNG_STATUS_RNG_SEQ_RUNNING  (0x01U << 1U)

#define BM_CE5_TRNG_STATUS_RNG_READY    (0x01U << 0U)

#define CE5_TRNG_NUM0_OFF   (0x5104U)

#define FM_CE5_TRNG_NUM0_TRNG_NUM0  (0xffffffffU << 0U)
#define FV_CE5_TRNG_NUM0_TRNG_NUM0(v) \
    (((v) << 0U) & FM_CE5_TRNG_NUM0_TRNG_NUM0)
#define GFV_CE5_TRNG_NUM0_TRNG_NUM0(v) \
    (((v) & FM_CE5_TRNG_NUM0_TRNG_NUM0) >> 0U)

#define CE5_TRNG_NUM1_OFF   (0x5108U)

#define FM_CE5_TRNG_NUM1_TRNG_NUM1  (0xffffffffU << 0U)
#define FV_CE5_TRNG_NUM1_TRNG_NUM1(v) \
    (((v) << 0U) & FM_CE5_TRNG_NUM1_TRNG_NUM1)
#define GFV_CE5_TRNG_NUM1_TRNG_NUM1(v) \
    (((v) & FM_CE5_TRNG_NUM1_TRNG_NUM1) >> 0U)

#define CE5_HRNG_NUM_OFF    (0x5114U)

#define FM_CE5_HRNG_NUM_HRNG_NUM    (0xffffffffU << 0U)
#define FV_CE5_HRNG_NUM_HRNG_NUM(v) \
    (((v) << 0U) & FM_CE5_HRNG_NUM_HRNG_NUM)
#define GFV_CE5_HRNG_NUM_HRNG_NUM(v) \
    (((v) & FM_CE5_HRNG_NUM_HRNG_NUM) >> 0U)

#define CE5_SKC_CTRL_OFF    (0x5120U)

#define FM_CE5_SKC_CTRL_SKC_CMD (0x7U << 8U)
#define FV_CE5_SKC_CTRL_SKC_CMD(v) \
    (((v) << 8U) & FM_CE5_SKC_CTRL_SKC_CMD)
#define GFV_CE5_SKC_CTRL_SKC_CMD(v) \
    (((v) & FM_CE5_SKC_CTRL_SKC_CMD) >> 8U)

#define BM_CE5_SKC_CTRL_SKC_GO  (0x01U << 0U)

#define CE5_SKC_RNG_ADDR_OFF    (0x5124U)

#define BM_CE5_SKC_RNG_ADDR_SKC_RNG_SECURE  (0x01U << 24U)

#define FM_CE5_SKC_RNG_ADDR_SKC_RNG_LEN (0x7fU << 16U)
#define FV_CE5_SKC_RNG_ADDR_SKC_RNG_LEN(v) \
    (((v) << 16U) & FM_CE5_SKC_RNG_ADDR_SKC_RNG_LEN)
#define GFV_CE5_SKC_RNG_ADDR_SKC_RNG_LEN(v) \
    (((v) & FM_CE5_SKC_RNG_ADDR_SKC_RNG_LEN) >> 16U)

#define FM_CE5_SKC_RNG_ADDR_SKC_RNG_ADDR    (0x1fffU << 0U)
#define FV_CE5_SKC_RNG_ADDR_SKC_RNG_ADDR(v) \
    (((v) << 0U) & FM_CE5_SKC_RNG_ADDR_SKC_RNG_ADDR)
#define GFV_CE5_SKC_RNG_ADDR_SKC_RNG_ADDR(v) \
    (((v) & FM_CE5_SKC_RNG_ADDR_SKC_RNG_ADDR) >> 0U)

#define CE5_SKC_KEYBLOB_CTRL_OFF    (0x5128U)

#define BM_CE5_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL    (0x01U << 0U)

#define CE5_INTEN_OFF   (0x5140U)

#define BM_CE5_INTEN_HASH_INTEGRITY_ERROR_INTEN (0x01U << 11U)

#define BM_CE5_INTEN_CIPHER_INTEGRITY_ERROR_INTEN   (0x01U << 10U)

#define BM_CE5_INTEN_SKC_INTEGRITY_ERROR_INTEN  (0x01U << 9U)

#define BM_CE5_INTEN_DMA_INTEGRITY_ERROR_INTEN  (0x01U << 8U)

#define BM_CE5_INTEN_HASH_DONE_INTEN    (0x01U << 3U)

#define BM_CE5_INTEN_CIPHER_DONE_INTEN  (0x01U << 2U)

#define BM_CE5_INTEN_SKC_DONE_INTEN (0x01U << 1U)

#define BM_CE5_INTEN_DMA_DONE_INTEN (0x01U << 0U)

#define CE5_INTSTAT_OFF (0x5144U)

#define BM_CE5_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT (0x01U << 11U)

#define BM_CE5_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT   (0x01U << 10U)

#define BM_CE5_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT  (0x01U << 9U)

#define BM_CE5_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT  (0x01U << 8U)

#define BM_CE5_INTSTAT_HASH_DONE_INTSTAT    (0x01U << 3U)

#define BM_CE5_INTSTAT_CIPHER_DONE_INTSTAT  (0x01U << 2U)

#define BM_CE5_INTSTAT_SKC_DONE_INTSTAT (0x01U << 1U)

#define BM_CE5_INTSTAT_DMA_DONE_INTSTAT (0x01U << 0U)

#define CE5_INTCLR_OFF  (0x5148U)

#define BM_CE5_INTCLR_HASH_INTEGRITY_ERROR_INTCLR   (0x01U << 11U)

#define BM_CE5_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR (0x01U << 10U)

#define BM_CE5_INTCLR_SKC_INTEGRITY_ERROR_INTCLR    (0x01U << 9U)

#define BM_CE5_INTCLR_DMA_INTEGRITY_ERROR_INTCLR    (0x01U << 8U)

#define BM_CE5_INTCLR_HASH_DONE_INTCLR  (0x01U << 3U)

#define BM_CE5_INTCLR_CIPHER_DONE_INTCLR    (0x01U << 2U)

#define BM_CE5_INTCLR_SKC_DONE_INTCLR   (0x01U << 1U)

#define BM_CE5_INTCLR_DMA_DONE_INTCLR   (0x01U << 0U)

#define CE6_STAT_OFF    (0x6000U)

#define BM_CE6_STAT_GENKEY_BUSY (0x01U << 4U)

#define BM_CE6_STAT_HASH_BUSY   (0x01U << 3U)

#define BM_CE6_STAT_CIPHER_BUSY (0x01U << 2U)

#define BM_CE6_STAT_GETRNDNUM_BUSY  (0x01U << 1U)

#define BM_CE6_STAT_DMA_BUSY    (0x01U << 0U)

#define CE6_ERRSTAT_OFF (0x6004U)

#define FM_CE6_ERRSTAT_SKC_ERR_STAT (0xfU << 24U)
#define FV_CE6_ERRSTAT_SKC_ERR_STAT(v) \
    (((v) << 24U) & FM_CE6_ERRSTAT_SKC_ERR_STAT)
#define GFV_CE6_ERRSTAT_SKC_ERR_STAT(v) \
    (((v) & FM_CE6_ERRSTAT_SKC_ERR_STAT) >> 24U)

#define BM_CE6_ERRSTAT_SSRAM_ERR_STAT   (0x01U << 19U)

#define FM_CE6_ERRSTAT_DMA_ERR_STAT (0x7U << 16U)
#define FV_CE6_ERRSTAT_DMA_ERR_STAT(v) \
    (((v) << 16U) & FM_CE6_ERRSTAT_DMA_ERR_STAT)
#define GFV_CE6_ERRSTAT_DMA_ERR_STAT(v) \
    (((v) & FM_CE6_ERRSTAT_DMA_ERR_STAT) >> 16U)

#define FM_CE6_ERRSTAT_CIPHER_ERR_STAT  (0x3fU << 8U)
#define FV_CE6_ERRSTAT_CIPHER_ERR_STAT(v) \
    (((v) << 8U) & FM_CE6_ERRSTAT_CIPHER_ERR_STAT)
#define GFV_CE6_ERRSTAT_CIPHER_ERR_STAT(v) \
    (((v) & FM_CE6_ERRSTAT_CIPHER_ERR_STAT) >> 8U)

#define FM_CE6_ERRSTAT_HASH_ERR_STAT    (0xfU << 0U)
#define FV_CE6_ERRSTAT_HASH_ERR_STAT(v) \
    (((v) << 0U) & FM_CE6_ERRSTAT_HASH_ERR_STAT)
#define GFV_CE6_ERRSTAT_HASH_ERR_STAT(v) \
    (((v) & FM_CE6_ERRSTAT_HASH_ERR_STAT) >> 0U)

#define CE6_CIPHER_CTRL_OFF (0x600cU)

#define BM_CE6_CIPHER_CTRL_CIPHER_HEADER_SAVE   (0x01U << 31U)

#define FM_CE6_CIPHER_CTRL_CIPHER_KEY2TYPE  (0x3U << 28U)
#define FV_CE6_CIPHER_CTRL_CIPHER_KEY2TYPE(v) \
    (((v) << 28U) & FM_CE6_CIPHER_CTRL_CIPHER_KEY2TYPE)
#define GFV_CE6_CIPHER_CTRL_CIPHER_KEY2TYPE(v) \
    (((v) & FM_CE6_CIPHER_CTRL_CIPHER_KEY2TYPE) >> 28U)

#define FM_CE6_CIPHER_CTRL_CIPHER_KEYTYPE   (0x3U << 25U)
#define FV_CE6_CIPHER_CTRL_CIPHER_KEYTYPE(v) \
    (((v) << 25U) & FM_CE6_CIPHER_CTRL_CIPHER_KEYTYPE)
#define GFV_CE6_CIPHER_CTRL_CIPHER_KEYTYPE(v) \
    (((v) & FM_CE6_CIPHER_CTRL_CIPHER_KEYTYPE) >> 25U)

#define FM_CE6_CIPHER_CTRL_AESMODE  (0x1ffU << 16U)
#define FV_CE6_CIPHER_CTRL_AESMODE(v) \
    (((v) << 16U) & FM_CE6_CIPHER_CTRL_AESMODE)
#define GFV_CE6_CIPHER_CTRL_AESMODE(v) \
    (((v) & FM_CE6_CIPHER_CTRL_AESMODE) >> 16U)

#define BM_CE6_CIPHER_CTRL_CIPHER_SAVE  (0x01U << 13U)

#define BM_CE6_CIPHER_CTRL_CIPHER_LOAD  (0x01U << 12U)

#define BM_CE6_CIPHER_CTRL_CIPHER_DECKEYCAL (0x01U << 11U)

#define FM_CE6_CIPHER_CTRL_CIPHER_KEYSIZE   (0x3U << 9U)
#define FV_CE6_CIPHER_CTRL_CIPHER_KEYSIZE(v) \
    (((v) << 9U) & FM_CE6_CIPHER_CTRL_CIPHER_KEYSIZE)
#define GFV_CE6_CIPHER_CTRL_CIPHER_KEYSIZE(v) \
    (((v) & FM_CE6_CIPHER_CTRL_CIPHER_KEYSIZE) >> 9U)

#define BM_CE6_CIPHER_CTRL_CIPHERMODE   (0x01U << 8U)

#define BM_CE6_CIPHER_CTRL_CIPHER_GO    (0x01U << 0U)

#define CE6_CIPHER_HEADER_LEN_OFF   (0x6010U)

#define FM_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN  (0xffffffffU << 0U)
#define FV_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN(v) \
    (((v) << 0U) & FM_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN)
#define GFV_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN(v) \
    (((v) & FM_CE6_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN) >> 0U)

#define CE6_CIPHER_KEY_ADDR_OFF (0x6014U)

#define FM_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR (0xffffU << 16U)
#define FV_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR(v) \
    (((v) << 16U) & FM_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR)
#define GFV_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR(v) \
    (((v) & FM_CE6_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR) >> 16U)

#define FM_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR  (0xffffU << 0U)
#define FV_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR(v) \
    (((v) << 0U) & FM_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR)
#define GFV_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR(v) \
    (((v) & FM_CE6_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR) >> 0U)

#define CE6_CIPHER_SRC_ADDR_OFF (0x6018U)

#define FM_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR  (0xffffffffU << 0U)
#define FV_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR)
#define GFV_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR(v) \
    (((v) & FM_CE6_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR) >> 0U)

#define CE6_CIPHER_SRC_ADDR_H_OFF   (0x601cU)

#define FM_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE    (0x7U << 8U)
#define FV_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE)
#define GFV_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE(v) \
    (((v) & FM_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE) >> 8U)

#define FM_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H  (0xffU << 0U)
#define FV_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H)
#define GFV_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H(v) \
    (((v) & FM_CE6_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H) >> 0U)

#define CE6_CIPHER_DST_ADDR_OFF (0x6020U)

#define FM_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR  (0xffffffffU << 0U)
#define FV_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR(v) \
    (((v) << 0U) & FM_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR)
#define GFV_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR(v) \
    (((v) & FM_CE6_CIPHER_DST_ADDR_CIPHER_DST_ADDR) >> 0U)

#define CE6_CIPHER_DST_ADDR_H_OFF   (0x6024U)

#define FM_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE    (0x7U << 8U)
#define FV_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE(v) \
    (((v) << 8U) & FM_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE)
#define GFV_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE(v) \
    (((v) & FM_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE) >> 8U)

#define FM_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H  (0xffU << 0U)
#define FV_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H(v) \
    (((v) << 0U) & FM_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H)
#define GFV_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H(v) \
    (((v) & FM_CE6_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H) >> 0U)

#define CE6_CIPHER_IV_CONTEXT_ADDR_OFF  (0x6028U)

#define FM_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR   (0xffffU << 16U)
#define FV_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR(v) \
    (((v) << 16U) & FM_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR)
#define GFV_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR(v) \
    (((v) & FM_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR) >> 16U)

#define FM_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR    (0xffffU << 0U)
#define FV_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR(v) \
    (((v) << 0U) & FM_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR)
#define GFV_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR(v) \
    (((v) & FM_CE6_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR) >> 0U)

#define CE6_CIPHER_PAYLOAD_LEN_OFF  (0x602cU)

#define FM_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN    (0xffffffffU << 0U)
#define FV_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN(v) \
    (((v) << 0U) & FM_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN)
#define GFV_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN(v) \
    (((v) & FM_CE6_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN) >> 0U)

#define CE6_HASH_CTRL_OFF   (0x6030U)

#define BM_CE6_HASH_CTRL_HASH_HMAC_EN   (0x01U << 24U)

#define BM_CE6_HASH_CTRL_HASH_KEY   (0x01U << 19U)

#define BM_CE6_HASH_CTRL_HASH_INIT_SECURE   (0x01U << 18U)

#define BM_CE6_HASH_CTRL_HASH_INIT  (0x01U << 17U)

#define BM_CE6_HASH_CTRL_HASH_SHAUPDATE (0x01U << 16U)

#define BM_CE6_HASH_CTRL_HASH_PADDINGEN (0x01U << 15U)

#define FM_CE6_HASH_CTRL_HASH_MODE  (0x7fU << 8U)
#define FV_CE6_HASH_CTRL_HASH_MODE(v) \
    (((v) << 8U) & FM_CE6_HASH_CTRL_HASH_MODE)
#define GFV_CE6_HASH_CTRL_HASH_MODE(v) \
    (((v) & FM_CE6_HASH_CTRL_HASH_MODE) >> 8U)

#define BM_CE6_HASH_CTRL_HASH_GO    (0x01U << 0U)

#define CE6_HASH_KEYIV_ADDR_OFF (0x6034U)

#define FM_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR    (0xffffU << 16U)
#define FV_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR(v) \
    (((v) << 16U) & FM_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR)
#define GFV_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR(v) \
    (((v) & FM_CE6_HASH_KEYIV_ADDR_HASH_KEY_ADDR) >> 16U)

#define FM_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR (0xffffU << 0U)
#define FV_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR(v) \
    (((v) << 0U) & FM_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR)
#define GFV_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR(v) \
    (((v) & FM_CE6_HASH_KEYIV_ADDR_HASH_IV_ADDR) >> 0U)

#define CE6_HMAC_KEY_CTRL_OFF   (0x6038U)

#define FM_CE6_HMAC_KEY_CTRL_HMAC_KEY_TYPE  (0x3U << 16U)
#define FV_CE6_HMAC_KEY_CTRL_HMAC_KEY_TYPE(v) \
    (((v) << 16U) & FM_CE6_HMAC_KEY_CTRL_HMAC_KEY_TYPE)
#define GFV_CE6_HMAC_KEY_CTRL_HMAC_KEY_TYPE(v) \
    (((v) & FM_CE6_HMAC_KEY_CTRL_HMAC_KEY_TYPE) >> 16U)

#define FM_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN   (0xffffU << 0U)
#define FV_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN(v) \
    (((v) << 0U) & FM_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN)
#define GFV_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN(v) \
    (((v) & FM_CE6_HMAC_KEY_CTRL_HMAC_KEY_LEN) >> 0U)

#define CE6_HASH_CALC_LEN_OFF   (0x603cU)

#define FM_CE6_HASH_CALC_LEN_HASH_CALC_LEN  (0xffffffffU << 0U)
#define FV_CE6_HASH_CALC_LEN_HASH_CALC_LEN(v) \
    (((v) << 0U) & FM_CE6_HASH_CALC_LEN_HASH_CALC_LEN)
#define GFV_CE6_HASH_CALC_LEN_HASH_CALC_LEN(v) \
    (((v) & FM_CE6_HASH_CALC_LEN_HASH_CALC_LEN) >> 0U)

#define CE6_HASH_SRC_ADDR_OFF   (0x6040U)

#define FM_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR  (0xffffffffU << 0U)
#define FV_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR)
#define GFV_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR(v) \
    (((v) & FM_CE6_HASH_SRC_ADDR_HASH_SRC_ADDR) >> 0U)

#define CE6_HASH_SRC_ADDR_H_OFF (0x6044U)

#define FM_CE6_HASH_SRC_ADDR_H_HASH_SRC_TYPE    (0x7U << 8U)
#define FV_CE6_HASH_SRC_ADDR_H_HASH_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE6_HASH_SRC_ADDR_H_HASH_SRC_TYPE)
#define GFV_CE6_HASH_SRC_ADDR_H_HASH_SRC_TYPE(v) \
    (((v) & FM_CE6_HASH_SRC_ADDR_H_HASH_SRC_TYPE) >> 8U)

#define FM_CE6_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H  (0xffU << 0U)
#define FV_CE6_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE6_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H)
#define GFV_CE6_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H(v) \
    (((v) & FM_CE6_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H) >> 0U)

#define CE6_HASH_DST_ADDR_OFF   (0x6048U)

#define FM_CE6_HASH_DST_ADDR_HASH_DST_TYPE  (0x7U << 16U)
#define FV_CE6_HASH_DST_ADDR_HASH_DST_TYPE(v) \
    (((v) << 16U) & FM_CE6_HASH_DST_ADDR_HASH_DST_TYPE)
#define GFV_CE6_HASH_DST_ADDR_HASH_DST_TYPE(v) \
    (((v) & FM_CE6_HASH_DST_ADDR_HASH_DST_TYPE) >> 16U)

#define FM_CE6_HASH_DST_ADDR_HASH_DST_ADDR  (0xffffU << 0U)
#define FV_CE6_HASH_DST_ADDR_HASH_DST_ADDR(v) \
    (((v) << 0U) & FM_CE6_HASH_DST_ADDR_HASH_DST_ADDR)
#define GFV_CE6_HASH_DST_ADDR_HASH_DST_ADDR(v) \
    (((v) & FM_CE6_HASH_DST_ADDR_HASH_DST_ADDR) >> 0U)

#define CE6_DMA_CTRL_OFF    (0x6050U)

#define BM_CE6_DMA_CTRL_DMA_DONEINTEN   (0x01U << 10U)

#define BM_CE6_DMA_CTRL_DMA_GO  (0x01U << 0U)

#define CE6_DMA_SRC_ADDR_OFF    (0x6054U)

#define FM_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR    (0xffffffffU << 0U)
#define FV_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR)
#define GFV_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR(v) \
    (((v) & FM_CE6_DMA_SRC_ADDR_DMA_SRC_ADDR) >> 0U)

#define CE6_DMA_SRC_ADDR_H_OFF  (0x6058U)

#define FM_CE6_DMA_SRC_ADDR_H_DMA_SRC_TYPE  (0x7U << 8U)
#define FV_CE6_DMA_SRC_ADDR_H_DMA_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE6_DMA_SRC_ADDR_H_DMA_SRC_TYPE)
#define GFV_CE6_DMA_SRC_ADDR_H_DMA_SRC_TYPE(v) \
    (((v) & FM_CE6_DMA_SRC_ADDR_H_DMA_SRC_TYPE) >> 8U)

#define FM_CE6_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H    (0xffU << 0U)
#define FV_CE6_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE6_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H)
#define GFV_CE6_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H(v) \
    (((v) & FM_CE6_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H) >> 0U)

#define CE6_DMA_DST_ADDR_OFF    (0x605cU)

#define FM_CE6_DMA_DST_ADDR_DMA_DST_ADDR    (0xffffffffU << 0U)
#define FV_CE6_DMA_DST_ADDR_DMA_DST_ADDR(v) \
    (((v) << 0U) & FM_CE6_DMA_DST_ADDR_DMA_DST_ADDR)
#define GFV_CE6_DMA_DST_ADDR_DMA_DST_ADDR(v) \
    (((v) & FM_CE6_DMA_DST_ADDR_DMA_DST_ADDR) >> 0U)

#define CE6_DMA_DST_ADDR_H_OFF  (0x6060U)

#define FM_CE6_DMA_DST_ADDR_H_DMA_DST_TYPE  (0x7U << 8U)
#define FV_CE6_DMA_DST_ADDR_H_DMA_DST_TYPE(v) \
    (((v) << 8U) & FM_CE6_DMA_DST_ADDR_H_DMA_DST_TYPE)
#define GFV_CE6_DMA_DST_ADDR_H_DMA_DST_TYPE(v) \
    (((v) & FM_CE6_DMA_DST_ADDR_H_DMA_DST_TYPE) >> 8U)

#define FM_CE6_DMA_DST_ADDR_H_DMA_DST_ADDR_H    (0xffU << 0U)
#define FV_CE6_DMA_DST_ADDR_H_DMA_DST_ADDR_H(v) \
    (((v) << 0U) & FM_CE6_DMA_DST_ADDR_H_DMA_DST_ADDR_H)
#define GFV_CE6_DMA_DST_ADDR_H_DMA_DST_ADDR_H(v) \
    (((v) & FM_CE6_DMA_DST_ADDR_H_DMA_DST_ADDR_H) >> 0U)

#define CE6_DMA_LEN_OFF (0x6064U)

#define FM_CE6_DMA_LEN_DMA_LEN  (0xffffU << 0U)
#define FV_CE6_DMA_LEN_DMA_LEN(v) \
    (((v) << 0U) & FM_CE6_DMA_LEN_DMA_LEN)
#define GFV_CE6_DMA_LEN_DMA_LEN(v) \
    (((v) & FM_CE6_DMA_LEN_DMA_LEN) >> 0U)

#define CE6_TRNG_STATUS_OFF (0x6100U)

#define BM_CE6_TRNG_STATUS_RNG_SEQ_RUNNING  (0x01U << 1U)

#define BM_CE6_TRNG_STATUS_RNG_READY    (0x01U << 0U)

#define CE6_TRNG_NUM0_OFF   (0x6104U)

#define FM_CE6_TRNG_NUM0_TRNG_NUM0  (0xffffffffU << 0U)
#define FV_CE6_TRNG_NUM0_TRNG_NUM0(v) \
    (((v) << 0U) & FM_CE6_TRNG_NUM0_TRNG_NUM0)
#define GFV_CE6_TRNG_NUM0_TRNG_NUM0(v) \
    (((v) & FM_CE6_TRNG_NUM0_TRNG_NUM0) >> 0U)

#define CE6_TRNG_NUM1_OFF   (0x6108U)

#define FM_CE6_TRNG_NUM1_TRNG_NUM1  (0xffffffffU << 0U)
#define FV_CE6_TRNG_NUM1_TRNG_NUM1(v) \
    (((v) << 0U) & FM_CE6_TRNG_NUM1_TRNG_NUM1)
#define GFV_CE6_TRNG_NUM1_TRNG_NUM1(v) \
    (((v) & FM_CE6_TRNG_NUM1_TRNG_NUM1) >> 0U)

#define CE6_HRNG_NUM_OFF    (0x6114U)

#define FM_CE6_HRNG_NUM_HRNG_NUM    (0xffffffffU << 0U)
#define FV_CE6_HRNG_NUM_HRNG_NUM(v) \
    (((v) << 0U) & FM_CE6_HRNG_NUM_HRNG_NUM)
#define GFV_CE6_HRNG_NUM_HRNG_NUM(v) \
    (((v) & FM_CE6_HRNG_NUM_HRNG_NUM) >> 0U)

#define CE6_SKC_CTRL_OFF    (0x6120U)

#define FM_CE6_SKC_CTRL_SKC_CMD (0x7U << 8U)
#define FV_CE6_SKC_CTRL_SKC_CMD(v) \
    (((v) << 8U) & FM_CE6_SKC_CTRL_SKC_CMD)
#define GFV_CE6_SKC_CTRL_SKC_CMD(v) \
    (((v) & FM_CE6_SKC_CTRL_SKC_CMD) >> 8U)

#define BM_CE6_SKC_CTRL_SKC_GO  (0x01U << 0U)

#define CE6_SKC_RNG_ADDR_OFF    (0x6124U)

#define BM_CE6_SKC_RNG_ADDR_SKC_RNG_SECURE  (0x01U << 24U)

#define FM_CE6_SKC_RNG_ADDR_SKC_RNG_LEN (0x7fU << 16U)
#define FV_CE6_SKC_RNG_ADDR_SKC_RNG_LEN(v) \
    (((v) << 16U) & FM_CE6_SKC_RNG_ADDR_SKC_RNG_LEN)
#define GFV_CE6_SKC_RNG_ADDR_SKC_RNG_LEN(v) \
    (((v) & FM_CE6_SKC_RNG_ADDR_SKC_RNG_LEN) >> 16U)

#define FM_CE6_SKC_RNG_ADDR_SKC_RNG_ADDR    (0x1fffU << 0U)
#define FV_CE6_SKC_RNG_ADDR_SKC_RNG_ADDR(v) \
    (((v) << 0U) & FM_CE6_SKC_RNG_ADDR_SKC_RNG_ADDR)
#define GFV_CE6_SKC_RNG_ADDR_SKC_RNG_ADDR(v) \
    (((v) & FM_CE6_SKC_RNG_ADDR_SKC_RNG_ADDR) >> 0U)

#define CE6_SKC_KEYBLOB_CTRL_OFF    (0x6128U)

#define BM_CE6_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL    (0x01U << 0U)

#define CE6_INTEN_OFF   (0x6140U)

#define BM_CE6_INTEN_HASH_INTEGRITY_ERROR_INTEN (0x01U << 11U)

#define BM_CE6_INTEN_CIPHER_INTEGRITY_ERROR_INTEN   (0x01U << 10U)

#define BM_CE6_INTEN_SKC_INTEGRITY_ERROR_INTEN  (0x01U << 9U)

#define BM_CE6_INTEN_DMA_INTEGRITY_ERROR_INTEN  (0x01U << 8U)

#define BM_CE6_INTEN_HASH_DONE_INTEN    (0x01U << 3U)

#define BM_CE6_INTEN_CIPHER_DONE_INTEN  (0x01U << 2U)

#define BM_CE6_INTEN_SKC_DONE_INTEN (0x01U << 1U)

#define BM_CE6_INTEN_DMA_DONE_INTEN (0x01U << 0U)

#define CE6_INTSTAT_OFF (0x6144U)

#define BM_CE6_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT (0x01U << 11U)

#define BM_CE6_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT   (0x01U << 10U)

#define BM_CE6_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT  (0x01U << 9U)

#define BM_CE6_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT  (0x01U << 8U)

#define BM_CE6_INTSTAT_HASH_DONE_INTSTAT    (0x01U << 3U)

#define BM_CE6_INTSTAT_CIPHER_DONE_INTSTAT  (0x01U << 2U)

#define BM_CE6_INTSTAT_SKC_DONE_INTSTAT (0x01U << 1U)

#define BM_CE6_INTSTAT_DMA_DONE_INTSTAT (0x01U << 0U)

#define CE6_INTCLR_OFF  (0x6148U)

#define BM_CE6_INTCLR_HASH_INTEGRITY_ERROR_INTCLR   (0x01U << 11U)

#define BM_CE6_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR (0x01U << 10U)

#define BM_CE6_INTCLR_SKC_INTEGRITY_ERROR_INTCLR    (0x01U << 9U)

#define BM_CE6_INTCLR_DMA_INTEGRITY_ERROR_INTCLR    (0x01U << 8U)

#define BM_CE6_INTCLR_HASH_DONE_INTCLR  (0x01U << 3U)

#define BM_CE6_INTCLR_CIPHER_DONE_INTCLR    (0x01U << 2U)

#define BM_CE6_INTCLR_SKC_DONE_INTCLR   (0x01U << 1U)

#define BM_CE6_INTCLR_DMA_DONE_INTCLR   (0x01U << 0U)

#define CE7_STAT_OFF    (0x7000U)

#define BM_CE7_STAT_GENKEY_BUSY (0x01U << 4U)

#define BM_CE7_STAT_HASH_BUSY   (0x01U << 3U)

#define BM_CE7_STAT_CIPHER_BUSY (0x01U << 2U)

#define BM_CE7_STAT_GETRNDNUM_BUSY  (0x01U << 1U)

#define BM_CE7_STAT_DMA_BUSY    (0x01U << 0U)

#define CE7_ERRSTAT_OFF (0x7004U)

#define FM_CE7_ERRSTAT_SKC_ERR_STAT (0xfU << 24U)
#define FV_CE7_ERRSTAT_SKC_ERR_STAT(v) \
    (((v) << 24U) & FM_CE7_ERRSTAT_SKC_ERR_STAT)
#define GFV_CE7_ERRSTAT_SKC_ERR_STAT(v) \
    (((v) & FM_CE7_ERRSTAT_SKC_ERR_STAT) >> 24U)

#define BM_CE7_ERRSTAT_SSRAM_ERR_STAT   (0x01U << 19U)

#define FM_CE7_ERRSTAT_DMA_ERR_STAT (0x7U << 16U)
#define FV_CE7_ERRSTAT_DMA_ERR_STAT(v) \
    (((v) << 16U) & FM_CE7_ERRSTAT_DMA_ERR_STAT)
#define GFV_CE7_ERRSTAT_DMA_ERR_STAT(v) \
    (((v) & FM_CE7_ERRSTAT_DMA_ERR_STAT) >> 16U)

#define FM_CE7_ERRSTAT_CIPHER_ERR_STAT  (0x3fU << 8U)
#define FV_CE7_ERRSTAT_CIPHER_ERR_STAT(v) \
    (((v) << 8U) & FM_CE7_ERRSTAT_CIPHER_ERR_STAT)
#define GFV_CE7_ERRSTAT_CIPHER_ERR_STAT(v) \
    (((v) & FM_CE7_ERRSTAT_CIPHER_ERR_STAT) >> 8U)

#define FM_CE7_ERRSTAT_HASH_ERR_STAT    (0xfU << 0U)
#define FV_CE7_ERRSTAT_HASH_ERR_STAT(v) \
    (((v) << 0U) & FM_CE7_ERRSTAT_HASH_ERR_STAT)
#define GFV_CE7_ERRSTAT_HASH_ERR_STAT(v) \
    (((v) & FM_CE7_ERRSTAT_HASH_ERR_STAT) >> 0U)

#define CE7_CIPHER_CTRL_OFF (0x700cU)

#define BM_CE7_CIPHER_CTRL_CIPHER_HEADER_SAVE   (0x01U << 31U)

#define FM_CE7_CIPHER_CTRL_CIPHER_KEY2TYPE  (0x3U << 28U)
#define FV_CE7_CIPHER_CTRL_CIPHER_KEY2TYPE(v) \
    (((v) << 28U) & FM_CE7_CIPHER_CTRL_CIPHER_KEY2TYPE)
#define GFV_CE7_CIPHER_CTRL_CIPHER_KEY2TYPE(v) \
    (((v) & FM_CE7_CIPHER_CTRL_CIPHER_KEY2TYPE) >> 28U)

#define FM_CE7_CIPHER_CTRL_CIPHER_KEYTYPE   (0x3U << 25U)
#define FV_CE7_CIPHER_CTRL_CIPHER_KEYTYPE(v) \
    (((v) << 25U) & FM_CE7_CIPHER_CTRL_CIPHER_KEYTYPE)
#define GFV_CE7_CIPHER_CTRL_CIPHER_KEYTYPE(v) \
    (((v) & FM_CE7_CIPHER_CTRL_CIPHER_KEYTYPE) >> 25U)

#define FM_CE7_CIPHER_CTRL_AESMODE  (0x1ffU << 16U)
#define FV_CE7_CIPHER_CTRL_AESMODE(v) \
    (((v) << 16U) & FM_CE7_CIPHER_CTRL_AESMODE)
#define GFV_CE7_CIPHER_CTRL_AESMODE(v) \
    (((v) & FM_CE7_CIPHER_CTRL_AESMODE) >> 16U)

#define BM_CE7_CIPHER_CTRL_CIPHER_SAVE  (0x01U << 13U)

#define BM_CE7_CIPHER_CTRL_CIPHER_LOAD  (0x01U << 12U)

#define BM_CE7_CIPHER_CTRL_CIPHER_DECKEYCAL (0x01U << 11U)

#define FM_CE7_CIPHER_CTRL_CIPHER_KEYSIZE   (0x3U << 9U)
#define FV_CE7_CIPHER_CTRL_CIPHER_KEYSIZE(v) \
    (((v) << 9U) & FM_CE7_CIPHER_CTRL_CIPHER_KEYSIZE)
#define GFV_CE7_CIPHER_CTRL_CIPHER_KEYSIZE(v) \
    (((v) & FM_CE7_CIPHER_CTRL_CIPHER_KEYSIZE) >> 9U)

#define BM_CE7_CIPHER_CTRL_CIPHERMODE   (0x01U << 8U)

#define BM_CE7_CIPHER_CTRL_CIPHER_GO    (0x01U << 0U)

#define CE7_CIPHER_HEADER_LEN_OFF   (0x7010U)

#define FM_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN  (0xffffffffU << 0U)
#define FV_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN(v) \
    (((v) << 0U) & FM_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN)
#define GFV_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN(v) \
    (((v) & FM_CE7_CIPHER_HEADER_LEN_CIPHER_HEADER_LEN) >> 0U)

#define CE7_CIPHER_KEY_ADDR_OFF (0x7014U)

#define FM_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR (0xffffU << 16U)
#define FV_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR(v) \
    (((v) << 16U) & FM_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR)
#define GFV_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR(v) \
    (((v) & FM_CE7_CIPHER_KEY_ADDR_CIPHER_KEY2_ADDR) >> 16U)

#define FM_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR  (0xffffU << 0U)
#define FV_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR(v) \
    (((v) << 0U) & FM_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR)
#define GFV_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR(v) \
    (((v) & FM_CE7_CIPHER_KEY_ADDR_CIPHER_KEY_ADDR) >> 0U)

#define CE7_CIPHER_SRC_ADDR_OFF (0x7018U)

#define FM_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR  (0xffffffffU << 0U)
#define FV_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR)
#define GFV_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR(v) \
    (((v) & FM_CE7_CIPHER_SRC_ADDR_CIPHER_SRC_ADDR) >> 0U)

#define CE7_CIPHER_SRC_ADDR_H_OFF   (0x701cU)

#define FM_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE    (0x7U << 8U)
#define FV_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE)
#define GFV_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE(v) \
    (((v) & FM_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_TYPE) >> 8U)

#define FM_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H  (0xffU << 0U)
#define FV_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H)
#define GFV_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H(v) \
    (((v) & FM_CE7_CIPHER_SRC_ADDR_H_CIPHER_SRC_ADDR_H) >> 0U)

#define CE7_CIPHER_DST_ADDR_OFF (0x7020U)

#define FM_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR  (0xffffffffU << 0U)
#define FV_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR(v) \
    (((v) << 0U) & FM_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR)
#define GFV_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR(v) \
    (((v) & FM_CE7_CIPHER_DST_ADDR_CIPHER_DST_ADDR) >> 0U)

#define CE7_CIPHER_DST_ADDR_H_OFF   (0x7024U)

#define FM_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE    (0x7U << 8U)
#define FV_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE(v) \
    (((v) << 8U) & FM_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE)
#define GFV_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE(v) \
    (((v) & FM_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_TYPE) >> 8U)

#define FM_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H  (0xffU << 0U)
#define FV_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H(v) \
    (((v) << 0U) & FM_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H)
#define GFV_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H(v) \
    (((v) & FM_CE7_CIPHER_DST_ADDR_H_CIPHER_DST_ADDR_H) >> 0U)

#define CE7_CIPHER_IV_CONTEXT_ADDR_OFF  (0x7028U)

#define FM_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR   (0xffffU << 16U)
#define FV_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR(v) \
    (((v) << 16U) & FM_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR)
#define GFV_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR(v) \
    (((v) & FM_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_CONTEXT_ADDR) >> 16U)

#define FM_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR    (0xffffU << 0U)
#define FV_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR(v) \
    (((v) << 0U) & FM_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR)
#define GFV_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR(v) \
    (((v) & FM_CE7_CIPHER_IV_CONTEXT_ADDR_CIPHER_IV_ADDR) >> 0U)

#define CE7_CIPHER_PAYLOAD_LEN_OFF  (0x702cU)

#define FM_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN    (0xffffffffU << 0U)
#define FV_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN(v) \
    (((v) << 0U) & FM_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN)
#define GFV_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN(v) \
    (((v) & FM_CE7_CIPHER_PAYLOAD_LEN_CIPHER_PAYLOAD_LEN) >> 0U)

#define CE7_HASH_CTRL_OFF   (0x7030U)

#define BM_CE7_HASH_CTRL_HASH_HMAC_EN   (0x01U << 24U)

#define BM_CE7_HASH_CTRL_HASH_KEY   (0x01U << 19U)

#define BM_CE7_HASH_CTRL_HASH_INIT_SECURE   (0x01U << 18U)

#define BM_CE7_HASH_CTRL_HASH_INIT  (0x01U << 17U)

#define BM_CE7_HASH_CTRL_HASH_SHAUPDATE (0x01U << 16U)

#define BM_CE7_HASH_CTRL_HASH_PADDINGEN (0x01U << 15U)

#define FM_CE7_HASH_CTRL_HASH_MODE  (0x7fU << 8U)
#define FV_CE7_HASH_CTRL_HASH_MODE(v) \
    (((v) << 8U) & FM_CE7_HASH_CTRL_HASH_MODE)
#define GFV_CE7_HASH_CTRL_HASH_MODE(v) \
    (((v) & FM_CE7_HASH_CTRL_HASH_MODE) >> 8U)

#define BM_CE7_HASH_CTRL_HASH_GO    (0x01U << 0U)

#define CE7_HASH_KEYIV_ADDR_OFF (0x7034U)

#define FM_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR    (0xffffU << 16U)
#define FV_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR(v) \
    (((v) << 16U) & FM_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR)
#define GFV_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR(v) \
    (((v) & FM_CE7_HASH_KEYIV_ADDR_HASH_KEY_ADDR) >> 16U)

#define FM_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR (0xffffU << 0U)
#define FV_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR(v) \
    (((v) << 0U) & FM_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR)
#define GFV_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR(v) \
    (((v) & FM_CE7_HASH_KEYIV_ADDR_HASH_IV_ADDR) >> 0U)

#define CE7_HMAC_KEY_CTRL_OFF   (0x7038U)

#define FM_CE7_HMAC_KEY_CTRL_HMAC_KEY_TYPE  (0x3U << 16U)
#define FV_CE7_HMAC_KEY_CTRL_HMAC_KEY_TYPE(v) \
    (((v) << 16U) & FM_CE7_HMAC_KEY_CTRL_HMAC_KEY_TYPE)
#define GFV_CE7_HMAC_KEY_CTRL_HMAC_KEY_TYPE(v) \
    (((v) & FM_CE7_HMAC_KEY_CTRL_HMAC_KEY_TYPE) >> 16U)

#define FM_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN   (0xffffU << 0U)
#define FV_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN(v) \
    (((v) << 0U) & FM_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN)
#define GFV_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN(v) \
    (((v) & FM_CE7_HMAC_KEY_CTRL_HMAC_KEY_LEN) >> 0U)

#define CE7_HASH_CALC_LEN_OFF   (0x703cU)

#define FM_CE7_HASH_CALC_LEN_HASH_CALC_LEN  (0xffffffffU << 0U)
#define FV_CE7_HASH_CALC_LEN_HASH_CALC_LEN(v) \
    (((v) << 0U) & FM_CE7_HASH_CALC_LEN_HASH_CALC_LEN)
#define GFV_CE7_HASH_CALC_LEN_HASH_CALC_LEN(v) \
    (((v) & FM_CE7_HASH_CALC_LEN_HASH_CALC_LEN) >> 0U)

#define CE7_HASH_SRC_ADDR_OFF   (0x7040U)

#define FM_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR  (0xffffffffU << 0U)
#define FV_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR)
#define GFV_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR(v) \
    (((v) & FM_CE7_HASH_SRC_ADDR_HASH_SRC_ADDR) >> 0U)

#define CE7_HASH_SRC_ADDR_H_OFF (0x7044U)

#define FM_CE7_HASH_SRC_ADDR_H_HASH_SRC_TYPE    (0x7U << 8U)
#define FV_CE7_HASH_SRC_ADDR_H_HASH_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE7_HASH_SRC_ADDR_H_HASH_SRC_TYPE)
#define GFV_CE7_HASH_SRC_ADDR_H_HASH_SRC_TYPE(v) \
    (((v) & FM_CE7_HASH_SRC_ADDR_H_HASH_SRC_TYPE) >> 8U)

#define FM_CE7_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H  (0xffU << 0U)
#define FV_CE7_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE7_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H)
#define GFV_CE7_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H(v) \
    (((v) & FM_CE7_HASH_SRC_ADDR_H_HASH_SRC_ADDR_H) >> 0U)

#define CE7_HASH_DST_ADDR_OFF   (0x7048U)

#define FM_CE7_HASH_DST_ADDR_HASH_DST_TYPE  (0x7U << 16U)
#define FV_CE7_HASH_DST_ADDR_HASH_DST_TYPE(v) \
    (((v) << 16U) & FM_CE7_HASH_DST_ADDR_HASH_DST_TYPE)
#define GFV_CE7_HASH_DST_ADDR_HASH_DST_TYPE(v) \
    (((v) & FM_CE7_HASH_DST_ADDR_HASH_DST_TYPE) >> 16U)

#define FM_CE7_HASH_DST_ADDR_HASH_DST_ADDR  (0xffffU << 0U)
#define FV_CE7_HASH_DST_ADDR_HASH_DST_ADDR(v) \
    (((v) << 0U) & FM_CE7_HASH_DST_ADDR_HASH_DST_ADDR)
#define GFV_CE7_HASH_DST_ADDR_HASH_DST_ADDR(v) \
    (((v) & FM_CE7_HASH_DST_ADDR_HASH_DST_ADDR) >> 0U)

#define CE7_DMA_CTRL_OFF    (0x7050U)

#define BM_CE7_DMA_CTRL_DMA_DONEINTEN   (0x01U << 10U)

#define BM_CE7_DMA_CTRL_DMA_GO  (0x01U << 0U)

#define CE7_DMA_SRC_ADDR_OFF    (0x7054U)

#define FM_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR    (0xffffffffU << 0U)
#define FV_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR(v) \
    (((v) << 0U) & FM_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR)
#define GFV_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR(v) \
    (((v) & FM_CE7_DMA_SRC_ADDR_DMA_SRC_ADDR) >> 0U)

#define CE7_DMA_SRC_ADDR_H_OFF  (0x7058U)

#define FM_CE7_DMA_SRC_ADDR_H_DMA_SRC_TYPE  (0x7U << 8U)
#define FV_CE7_DMA_SRC_ADDR_H_DMA_SRC_TYPE(v) \
    (((v) << 8U) & FM_CE7_DMA_SRC_ADDR_H_DMA_SRC_TYPE)
#define GFV_CE7_DMA_SRC_ADDR_H_DMA_SRC_TYPE(v) \
    (((v) & FM_CE7_DMA_SRC_ADDR_H_DMA_SRC_TYPE) >> 8U)

#define FM_CE7_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H    (0xffU << 0U)
#define FV_CE7_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H(v) \
    (((v) << 0U) & FM_CE7_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H)
#define GFV_CE7_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H(v) \
    (((v) & FM_CE7_DMA_SRC_ADDR_H_DMA_SRC_ADDR_H) >> 0U)

#define CE7_DMA_DST_ADDR_OFF    (0x705cU)

#define FM_CE7_DMA_DST_ADDR_DMA_DST_ADDR    (0xffffffffU << 0U)
#define FV_CE7_DMA_DST_ADDR_DMA_DST_ADDR(v) \
    (((v) << 0U) & FM_CE7_DMA_DST_ADDR_DMA_DST_ADDR)
#define GFV_CE7_DMA_DST_ADDR_DMA_DST_ADDR(v) \
    (((v) & FM_CE7_DMA_DST_ADDR_DMA_DST_ADDR) >> 0U)

#define CE7_DMA_DST_ADDR_H_OFF  (0x7060U)

#define FM_CE7_DMA_DST_ADDR_H_DMA_DST_TYPE  (0x7U << 8U)
#define FV_CE7_DMA_DST_ADDR_H_DMA_DST_TYPE(v) \
    (((v) << 8U) & FM_CE7_DMA_DST_ADDR_H_DMA_DST_TYPE)
#define GFV_CE7_DMA_DST_ADDR_H_DMA_DST_TYPE(v) \
    (((v) & FM_CE7_DMA_DST_ADDR_H_DMA_DST_TYPE) >> 8U)

#define FM_CE7_DMA_DST_ADDR_H_DMA_DST_ADDR_H    (0xffU << 0U)
#define FV_CE7_DMA_DST_ADDR_H_DMA_DST_ADDR_H(v) \
    (((v) << 0U) & FM_CE7_DMA_DST_ADDR_H_DMA_DST_ADDR_H)
#define GFV_CE7_DMA_DST_ADDR_H_DMA_DST_ADDR_H(v) \
    (((v) & FM_CE7_DMA_DST_ADDR_H_DMA_DST_ADDR_H) >> 0U)

#define CE7_DMA_LEN_OFF (0x7064U)

#define FM_CE7_DMA_LEN_DMA_LEN  (0xffffU << 0U)
#define FV_CE7_DMA_LEN_DMA_LEN(v) \
    (((v) << 0U) & FM_CE7_DMA_LEN_DMA_LEN)
#define GFV_CE7_DMA_LEN_DMA_LEN(v) \
    (((v) & FM_CE7_DMA_LEN_DMA_LEN) >> 0U)

#define CE7_TRNG_STATUS_OFF (0x7100U)

#define BM_CE7_TRNG_STATUS_RNG_SEQ_RUNNING  (0x01U << 1U)

#define BM_CE7_TRNG_STATUS_RNG_READY    (0x01U << 0U)

#define CE7_TRNG_NUM0_OFF   (0x7104U)

#define FM_CE7_TRNG_NUM0_TRNG_NUM0  (0xffffffffU << 0U)
#define FV_CE7_TRNG_NUM0_TRNG_NUM0(v) \
    (((v) << 0U) & FM_CE7_TRNG_NUM0_TRNG_NUM0)
#define GFV_CE7_TRNG_NUM0_TRNG_NUM0(v) \
    (((v) & FM_CE7_TRNG_NUM0_TRNG_NUM0) >> 0U)

#define CE7_TRNG_NUM1_OFF   (0x7108U)

#define FM_CE7_TRNG_NUM1_TRNG_NUM1  (0xffffffffU << 0U)
#define FV_CE7_TRNG_NUM1_TRNG_NUM1(v) \
    (((v) << 0U) & FM_CE7_TRNG_NUM1_TRNG_NUM1)
#define GFV_CE7_TRNG_NUM1_TRNG_NUM1(v) \
    (((v) & FM_CE7_TRNG_NUM1_TRNG_NUM1) >> 0U)

#define CE7_HRNG_NUM_OFF    (0x7114U)

#define FM_CE7_HRNG_NUM_HRNG_NUM    (0xffffffffU << 0U)
#define FV_CE7_HRNG_NUM_HRNG_NUM(v) \
    (((v) << 0U) & FM_CE7_HRNG_NUM_HRNG_NUM)
#define GFV_CE7_HRNG_NUM_HRNG_NUM(v) \
    (((v) & FM_CE7_HRNG_NUM_HRNG_NUM) >> 0U)

#define CE7_SKC_CTRL_OFF    (0x7120U)

#define FM_CE7_SKC_CTRL_SKC_CMD (0x7U << 8U)
#define FV_CE7_SKC_CTRL_SKC_CMD(v) \
    (((v) << 8U) & FM_CE7_SKC_CTRL_SKC_CMD)
#define GFV_CE7_SKC_CTRL_SKC_CMD(v) \
    (((v) & FM_CE7_SKC_CTRL_SKC_CMD) >> 8U)

#define BM_CE7_SKC_CTRL_SKC_GO  (0x01U << 0U)

#define CE7_SKC_RNG_ADDR_OFF    (0x7124U)

#define BM_CE7_SKC_RNG_ADDR_SKC_RNG_SECURE  (0x01U << 24U)

#define FM_CE7_SKC_RNG_ADDR_SKC_RNG_LEN (0x7fU << 16U)
#define FV_CE7_SKC_RNG_ADDR_SKC_RNG_LEN(v) \
    (((v) << 16U) & FM_CE7_SKC_RNG_ADDR_SKC_RNG_LEN)
#define GFV_CE7_SKC_RNG_ADDR_SKC_RNG_LEN(v) \
    (((v) & FM_CE7_SKC_RNG_ADDR_SKC_RNG_LEN) >> 16U)

#define FM_CE7_SKC_RNG_ADDR_SKC_RNG_ADDR    (0x1fffU << 0U)
#define FV_CE7_SKC_RNG_ADDR_SKC_RNG_ADDR(v) \
    (((v) << 0U) & FM_CE7_SKC_RNG_ADDR_SKC_RNG_ADDR)
#define GFV_CE7_SKC_RNG_ADDR_SKC_RNG_ADDR(v) \
    (((v) & FM_CE7_SKC_RNG_ADDR_SKC_RNG_ADDR) >> 0U)

#define CE7_SKC_KEYBLOB_CTRL_OFF    (0x7128U)

#define BM_CE7_SKC_KEYBLOB_CTRL_SKC_KEYBLOB_CTRL    (0x01U << 0U)

#define CE7_INTEN_OFF   (0x7140U)

#define BM_CE7_INTEN_HASH_INTEGRITY_ERROR_INTEN (0x01U << 11U)

#define BM_CE7_INTEN_CIPHER_INTEGRITY_ERROR_INTEN   (0x01U << 10U)

#define BM_CE7_INTEN_SKC_INTEGRITY_ERROR_INTEN  (0x01U << 9U)

#define BM_CE7_INTEN_DMA_INTEGRITY_ERROR_INTEN  (0x01U << 8U)

#define BM_CE7_INTEN_HASH_DONE_INTEN    (0x01U << 3U)

#define BM_CE7_INTEN_CIPHER_DONE_INTEN  (0x01U << 2U)

#define BM_CE7_INTEN_SKC_DONE_INTEN (0x01U << 1U)

#define BM_CE7_INTEN_DMA_DONE_INTEN (0x01U << 0U)

#define CE7_INTSTAT_OFF (0x7144U)

#define BM_CE7_INTSTAT_HASH_INTEGRITY_ERROR_INTSTAT (0x01U << 11U)

#define BM_CE7_INTSTAT_CIPHER_INTEGRITY_ERROR_INTSTAT   (0x01U << 10U)

#define BM_CE7_INTSTAT_SKC_INTEGRITY_ERROR_INTSTAT  (0x01U << 9U)

#define BM_CE7_INTSTAT_DMA_INTEGRITY_ERROR_INTSTAT  (0x01U << 8U)

#define BM_CE7_INTSTAT_HASH_DONE_INTSTAT    (0x01U << 3U)

#define BM_CE7_INTSTAT_CIPHER_DONE_INTSTAT  (0x01U << 2U)

#define BM_CE7_INTSTAT_SKC_DONE_INTSTAT (0x01U << 1U)

#define BM_CE7_INTSTAT_DMA_DONE_INTSTAT (0x01U << 0U)

#define CE7_INTCLR_OFF  (0x7148U)

#define BM_CE7_INTCLR_HASH_INTEGRITY_ERROR_INTCLR   (0x01U << 11U)

#define BM_CE7_INTCLR_CIPHER_INTEGRITY_ERROR_INTCLR (0x01U << 10U)

#define BM_CE7_INTCLR_SKC_INTEGRITY_ERROR_INTCLR    (0x01U << 9U)

#define BM_CE7_INTCLR_DMA_INTEGRITY_ERROR_INTCLR    (0x01U << 8U)

#define BM_CE7_INTCLR_HASH_DONE_INTCLR  (0x01U << 3U)

#define BM_CE7_INTCLR_CIPHER_DONE_INTCLR    (0x01U << 2U)

#define BM_CE7_INTCLR_SKC_DONE_INTCLR   (0x01U << 1U)

#define BM_CE7_INTCLR_DMA_DONE_INTCLR   (0x01U << 0U)

#define SECURE_CTRL_OFF (0x8000U)

#define FM_SECURE_CTRL_CE_SRAM_SIZE_VIO (0xffU << 24U)
#define FV_SECURE_CTRL_CE_SRAM_SIZE_VIO(v) \
    (((v) << 24U) & FM_SECURE_CTRL_CE_SRAM_SIZE_VIO)
#define GFV_SECURE_CTRL_CE_SRAM_SIZE_VIO(v) \
    (((v) & FM_SECURE_CTRL_CE_SRAM_SIZE_VIO) >> 24U)

#define BM_SECURE_CTRL_SRAM_SIZE_TOTAL_VIO  (0x01U << 17U)

#define BM_SECURE_CTRL_PKE_CM_DISABLE   (0x01U << 16U)

#define FM_SECURE_CTRL_SECURE_VIOLATION_STATUS  (0xffU << 8U)
#define FV_SECURE_CTRL_SECURE_VIOLATION_STATUS(v) \
    (((v) << 8U) & FM_SECURE_CTRL_SECURE_VIOLATION_STATUS)
#define GFV_SECURE_CTRL_SECURE_VIOLATION_STATUS(v) \
    (((v) & FM_SECURE_CTRL_SECURE_VIOLATION_STATUS) >> 8U)

#define FM_SECURE_CTRL_SECURE_VIOLATION_ENABLE  (0xffU << 0U)
#define FV_SECURE_CTRL_SECURE_VIOLATION_ENABLE(v) \
    (((v) << 0U) & FM_SECURE_CTRL_SECURE_VIOLATION_ENABLE)
#define GFV_SECURE_CTRL_SECURE_VIOLATION_ENABLE(v) \
    (((v) & FM_SECURE_CTRL_SECURE_VIOLATION_ENABLE) >> 0U)

#define SESRAM_SIZE_OFF (0x8004U)

#define FM_SESRAM_SIZE_CE3_RAM_SIZE (0x7fU << 24U)
#define FV_SESRAM_SIZE_CE3_RAM_SIZE(v) \
    (((v) << 24U) & FM_SESRAM_SIZE_CE3_RAM_SIZE)
#define GFV_SESRAM_SIZE_CE3_RAM_SIZE(v) \
    (((v) & FM_SESRAM_SIZE_CE3_RAM_SIZE) >> 24U)

#define FM_SESRAM_SIZE_CE2_RAM_SIZE (0x7fU << 16U)
#define FV_SESRAM_SIZE_CE2_RAM_SIZE(v) \
    (((v) << 16U) & FM_SESRAM_SIZE_CE2_RAM_SIZE)
#define GFV_SESRAM_SIZE_CE2_RAM_SIZE(v) \
    (((v) & FM_SESRAM_SIZE_CE2_RAM_SIZE) >> 16U)

#define FM_SESRAM_SIZE_CE1_RAM_SIZE (0x7fU << 8U)
#define FV_SESRAM_SIZE_CE1_RAM_SIZE(v) \
    (((v) << 8U) & FM_SESRAM_SIZE_CE1_RAM_SIZE)
#define GFV_SESRAM_SIZE_CE1_RAM_SIZE(v) \
    (((v) & FM_SESRAM_SIZE_CE1_RAM_SIZE) >> 8U)

#define FM_SESRAM_SIZE_CE0_RAM_SIZE (0x7fU << 0U)
#define FV_SESRAM_SIZE_CE0_RAM_SIZE(v) \
    (((v) << 0U) & FM_SESRAM_SIZE_CE0_RAM_SIZE)
#define GFV_SESRAM_SIZE_CE0_RAM_SIZE(v) \
    (((v) & FM_SESRAM_SIZE_CE0_RAM_SIZE) >> 0U)

#define SESRAM_SIZE_CONT_OFF    (0x8008U)

#define FM_SESRAM_SIZE_CONT_CE7_RAM_SIZE    (0x7fU << 24U)
#define FV_SESRAM_SIZE_CONT_CE7_RAM_SIZE(v) \
    (((v) << 24U) & FM_SESRAM_SIZE_CONT_CE7_RAM_SIZE)
#define GFV_SESRAM_SIZE_CONT_CE7_RAM_SIZE(v) \
    (((v) & FM_SESRAM_SIZE_CONT_CE7_RAM_SIZE) >> 24U)

#define FM_SESRAM_SIZE_CONT_CE6_RAM_SIZE    (0x7fU << 16U)
#define FV_SESRAM_SIZE_CONT_CE6_RAM_SIZE(v) \
    (((v) << 16U) & FM_SESRAM_SIZE_CONT_CE6_RAM_SIZE)
#define GFV_SESRAM_SIZE_CONT_CE6_RAM_SIZE(v) \
    (((v) & FM_SESRAM_SIZE_CONT_CE6_RAM_SIZE) >> 16U)

#define FM_SESRAM_SIZE_CONT_CE5_RAM_SIZE    (0x7fU << 8U)
#define FV_SESRAM_SIZE_CONT_CE5_RAM_SIZE(v) \
    (((v) << 8U) & FM_SESRAM_SIZE_CONT_CE5_RAM_SIZE)
#define GFV_SESRAM_SIZE_CONT_CE5_RAM_SIZE(v) \
    (((v) & FM_SESRAM_SIZE_CONT_CE5_RAM_SIZE) >> 8U)

#define FM_SESRAM_SIZE_CONT_CE4_RAM_SIZE    (0x7fU << 0U)
#define FV_SESRAM_SIZE_CONT_CE4_RAM_SIZE(v) \
    (((v) << 0U) & FM_SESRAM_SIZE_CONT_CE4_RAM_SIZE)
#define GFV_SESRAM_SIZE_CONT_CE4_RAM_SIZE(v) \
    (((v) & FM_SESRAM_SIZE_CONT_CE4_RAM_SIZE) >> 0U)

#define SESRAM_SASIZE_OFF   (0x800cU)

#define FM_SESRAM_SASIZE_CE3_RAM_SASIZE (0x7fU << 24U)
#define FV_SESRAM_SASIZE_CE3_RAM_SASIZE(v) \
    (((v) << 24U) & FM_SESRAM_SASIZE_CE3_RAM_SASIZE)
#define GFV_SESRAM_SASIZE_CE3_RAM_SASIZE(v) \
    (((v) & FM_SESRAM_SASIZE_CE3_RAM_SASIZE) >> 24U)

#define FM_SESRAM_SASIZE_CE2_RAM_SASIZE (0x7fU << 16U)
#define FV_SESRAM_SASIZE_CE2_RAM_SASIZE(v) \
    (((v) << 16U) & FM_SESRAM_SASIZE_CE2_RAM_SASIZE)
#define GFV_SESRAM_SASIZE_CE2_RAM_SASIZE(v) \
    (((v) & FM_SESRAM_SASIZE_CE2_RAM_SASIZE) >> 16U)

#define FM_SESRAM_SASIZE_CE1_RAM_SASIZE (0x7fU << 8U)
#define FV_SESRAM_SASIZE_CE1_RAM_SASIZE(v) \
    (((v) << 8U) & FM_SESRAM_SASIZE_CE1_RAM_SASIZE)
#define GFV_SESRAM_SASIZE_CE1_RAM_SASIZE(v) \
    (((v) & FM_SESRAM_SASIZE_CE1_RAM_SASIZE) >> 8U)

#define FM_SESRAM_SASIZE_CE0_RAM_SASIZE (0x7fU << 0U)
#define FV_SESRAM_SASIZE_CE0_RAM_SASIZE(v) \
    (((v) << 0U) & FM_SESRAM_SASIZE_CE0_RAM_SASIZE)
#define GFV_SESRAM_SASIZE_CE0_RAM_SASIZE(v) \
    (((v) & FM_SESRAM_SASIZE_CE0_RAM_SASIZE) >> 0U)

#define SESRAM_SASIZE_CONT_OFF  (0x8010U)

#define FM_SESRAM_SASIZE_CONT_CE7_RAM_SASIZE    (0x7fU << 24U)
#define FV_SESRAM_SASIZE_CONT_CE7_RAM_SASIZE(v) \
    (((v) << 24U) & FM_SESRAM_SASIZE_CONT_CE7_RAM_SASIZE)
#define GFV_SESRAM_SASIZE_CONT_CE7_RAM_SASIZE(v) \
    (((v) & FM_SESRAM_SASIZE_CONT_CE7_RAM_SASIZE) >> 24U)

#define FM_SESRAM_SASIZE_CONT_CE6_RAM_SASIZE    (0x7fU << 16U)
#define FV_SESRAM_SASIZE_CONT_CE6_RAM_SASIZE(v) \
    (((v) << 16U) & FM_SESRAM_SASIZE_CONT_CE6_RAM_SASIZE)
#define GFV_SESRAM_SASIZE_CONT_CE6_RAM_SASIZE(v) \
    (((v) & FM_SESRAM_SASIZE_CONT_CE6_RAM_SASIZE) >> 16U)

#define FM_SESRAM_SASIZE_CONT_CE5_RAM_SASIZE    (0x7fU << 8U)
#define FV_SESRAM_SASIZE_CONT_CE5_RAM_SASIZE(v) \
    (((v) << 8U) & FM_SESRAM_SASIZE_CONT_CE5_RAM_SASIZE)
#define GFV_SESRAM_SASIZE_CONT_CE5_RAM_SASIZE(v) \
    (((v) & FM_SESRAM_SASIZE_CONT_CE5_RAM_SASIZE) >> 8U)

#define FM_SESRAM_SASIZE_CONT_CE4_RAM_SASIZE    (0x7fU << 0U)
#define FV_SESRAM_SASIZE_CONT_CE4_RAM_SASIZE(v) \
    (((v) << 0U) & FM_SESRAM_SASIZE_CONT_CE4_RAM_SASIZE)
#define GFV_SESRAM_SASIZE_CONT_CE4_RAM_SASIZE(v) \
    (((v) & FM_SESRAM_SASIZE_CONT_CE4_RAM_SASIZE) >> 0U)

#define VCE_SINATURE_MASK_OFF   (0x8014U)

#define FM_VCE_SINATURE_MASK_VCE_SINATURE_MASK  (0xffffffffU << 0U)
#define FV_VCE_SINATURE_MASK_VCE_SINATURE_MASK(v) \
    (((v) << 0U) & FM_VCE_SINATURE_MASK_VCE_SINATURE_MASK)
#define GFV_VCE_SINATURE_MASK_VCE_SINATURE_MASK(v) \
    (((v) & FM_VCE_SINATURE_MASK_VCE_SINATURE_MASK) >> 0U)

#define VCE_SINATURE_MASK_HIGH_OFF  (0x8018U)

#define FM_VCE_SINATURE_MASK_HIGH_VCE_SINATURE_MASK_HIGH    (0xffU << 0U)
#define FV_VCE_SINATURE_MASK_HIGH_VCE_SINATURE_MASK_HIGH(v) \
    (((v) << 0U) & FM_VCE_SINATURE_MASK_HIGH_VCE_SINATURE_MASK_HIGH)
#define GFV_VCE_SINATURE_MASK_HIGH_VCE_SINATURE_MASK_HIGH(v) \
    (((v) & FM_VCE_SINATURE_MASK_HIGH_VCE_SINATURE_MASK_HIGH) >> 0U)

#define HRNG_CTRL_OFF   (0x8020U)

#define FM_HRNG_CTRL_HRNG_LOAD_CNT  (0xfU << 8U)
#define FV_HRNG_CTRL_HRNG_LOAD_CNT(v) \
    (((v) << 8U) & FM_HRNG_CTRL_HRNG_LOAD_CNT)
#define GFV_HRNG_CTRL_HRNG_LOAD_CNT(v) \
    (((v) & FM_HRNG_CTRL_HRNG_LOAD_CNT) >> 8U)

#define BM_HRNG_CTRL_NOISE_ENABLE   (0x01U << 0U)

#define HRNG_SEED_CTRL_OFF  (0x8024U)

#define BM_HRNG_SEED_CTRL_LOAD_SEED_GO  (0x01U << 31U)

#define FM_HRNG_SEED_CTRL_SEED_NUM  (0x7fffffffU << 0U)
#define FV_HRNG_SEED_CTRL_SEED_NUM(v) \
    (((v) << 0U) & FM_HRNG_SEED_CTRL_SEED_NUM)
#define GFV_HRNG_SEED_CTRL_SEED_NUM(v) \
    (((v) & FM_HRNG_SEED_CTRL_SEED_NUM) >> 0U)

#define TRNG_CTRL_OFF   (0x8030U)

#define BM_TRNG_CTRL_CE_TRNG_SEQ_GO (0x01U << 0U)

#define DEBUG_BUS_SEL_OFF   (0x8050U)

#define FM_DEBUG_BUS_SEL_DEBUG_BUS_SEL  (0xffffU << 0U)
#define FV_DEBUG_BUS_SEL_DEBUG_BUS_SEL(v) \
    (((v) << 0U) & FM_DEBUG_BUS_SEL_DEBUG_BUS_SEL)
#define GFV_DEBUG_BUS_SEL_DEBUG_BUS_SEL(v) \
    (((v) & FM_DEBUG_BUS_SEL_DEBUG_BUS_SEL) >> 0U)

#define DEBUG_BUS_STATUS_OFF    (0x8054U)

#define FM_DEBUG_BUS_STATUS_DEBUG_BUS_STATUS    (0xffffffffU << 0U)
#define FV_DEBUG_BUS_STATUS_DEBUG_BUS_STATUS(v) \
    (((v) << 0U) & FM_DEBUG_BUS_STATUS_DEBUG_BUS_STATUS)
#define GFV_DEBUG_BUS_STATUS_DEBUG_BUS_STATUS(v) \
    (((v) & FM_DEBUG_BUS_STATUS_DEBUG_BUS_STATUS) >> 0U)

#define TRNG_CONTROL_OFF    (0x8100U)

#define BM_TRNG_CONTROL_TRNG_FIFOWRITESTARTUP   (0x01U << 20U)

#define FM_TRNG_CONTROL_TRNG_NB128BITBLOCKS (0xfU << 16U)
#define FV_TRNG_CONTROL_TRNG_NB128BITBLOCKS(v) \
    (((v) << 16U) & FM_TRNG_CONTROL_TRNG_NB128BITBLOCKS)
#define GFV_TRNG_CONTROL_TRNG_NB128BITBLOCKS(v) \
    (((v) & FM_TRNG_CONTROL_TRNG_NB128BITBLOCKS) >> 16U)

#define BM_TRNG_CONTROL_TRNG_AIS31TESTSEL   (0x01U << 15U)

#define BM_TRNG_CONTROL_TRNG_HEALTHTESTSEL  (0x01U << 14U)

#define BM_TRNG_CONTROL_TRNG_AIS31BYPASS    (0x01U << 13U)

#define BM_TRNG_CONTROL_TRNG_HEALTHTESTBYPASS   (0x01U << 12U)

#define BM_TRNG_CONTROL_TRNG_FORCERUN   (0x01U << 11U)

#define BM_TRNG_CONTROL_TRNG_INTENALM   (0x01U << 10U)

#define BM_TRNG_CONTROL_TRNG_INTENPRE   (0x01U << 9U)

#define BM_TRNG_CONTROL_TRNG_SOFTRESET  (0x01U << 8U)

#define BM_TRNG_CONTROL_TRNG_INTENFULL  (0x01U << 7U)

#define BM_TRNG_CONTROL_TRNG_INTENPROP  (0x01U << 5U)

#define BM_TRNG_CONTROL_TRNG_INTENREP   (0x01U << 4U)

#define BM_TRNG_CONTROL_TRNG_CONDBYPASS (0x01U << 3U)

#define BM_TRNG_CONTROL_TRNG_TESTEN (0x01U << 2U)

#define BM_TRNG_CONTROL_TRNG_LFSREN (0x01U << 1U)

#define BM_TRNG_CONTROL_TRNG_ENABLE (0x01U << 0U)

#define TRNG_FIFOLEVEL_OFF  (0x8104U)

#define FM_TRNG_FIFOLEVEL_TRNG_FIFOLEVEL    (0xffffffffU << 0U)
#define FV_TRNG_FIFOLEVEL_TRNG_FIFOLEVEL(v) \
    (((v) << 0U) & FM_TRNG_FIFOLEVEL_TRNG_FIFOLEVEL)
#define GFV_TRNG_FIFOLEVEL_TRNG_FIFOLEVEL(v) \
    (((v) & FM_TRNG_FIFOLEVEL_TRNG_FIFOLEVEL) >> 0U)

#define TRNG_FIFOTHD_OFF    (0x8108U)

#define FM_TRNG_FIFOTHD_TRNG_FIFOTHD    (0xffffffffU << 0U)
#define FV_TRNG_FIFOTHD_TRNG_FIFOTHD(v) \
    (((v) << 0U) & FM_TRNG_FIFOTHD_TRNG_FIFOTHD)
#define GFV_TRNG_FIFOTHD_TRNG_FIFOTHD(v) \
    (((v) & FM_TRNG_FIFOTHD_TRNG_FIFOTHD) >> 0U)

#define TRNG_FIFODEPTH_OFF  (0x810cU)

#define FM_TRNG_FIFODEPTH_TRNG_FIFODEPTH    (0xffffffffU << 0U)
#define FV_TRNG_FIFODEPTH_TRNG_FIFODEPTH(v) \
    (((v) << 0U) & FM_TRNG_FIFODEPTH_TRNG_FIFODEPTH)
#define GFV_TRNG_FIFODEPTH_TRNG_FIFODEPTH(v) \
    (((v) & FM_TRNG_FIFODEPTH_TRNG_FIFODEPTH) >> 0U)

#define TRNG_KEY0REG_OFF    (0x8110U)

#define FM_TRNG_KEY0REG_TRNG_KEY0REG    (0xffffffffU << 0U)
#define FV_TRNG_KEY0REG_TRNG_KEY0REG(v) \
    (((v) << 0U) & FM_TRNG_KEY0REG_TRNG_KEY0REG)
#define GFV_TRNG_KEY0REG_TRNG_KEY0REG(v) \
    (((v) & FM_TRNG_KEY0REG_TRNG_KEY0REG) >> 0U)

#define TRNG_KEY1REG_OFF    (0x8114U)

#define FM_TRNG_KEY1REG_TRNG_KEY1REG    (0xffffffffU << 0U)
#define FV_TRNG_KEY1REG_TRNG_KEY1REG(v) \
    (((v) << 0U) & FM_TRNG_KEY1REG_TRNG_KEY1REG)
#define GFV_TRNG_KEY1REG_TRNG_KEY1REG(v) \
    (((v) & FM_TRNG_KEY1REG_TRNG_KEY1REG) >> 0U)

#define TRNG_KEY2REG_OFF    (0x8118U)

#define FM_TRNG_KEY2REG_TRNG_KEY2REG    (0xffffffffU << 0U)
#define FV_TRNG_KEY2REG_TRNG_KEY2REG(v) \
    (((v) << 0U) & FM_TRNG_KEY2REG_TRNG_KEY2REG)
#define GFV_TRNG_KEY2REG_TRNG_KEY2REG(v) \
    (((v) & FM_TRNG_KEY2REG_TRNG_KEY2REG) >> 0U)

#define TRNG_KEY3REG_OFF    (0x811cU)

#define FM_TRNG_KEY3REG_TRNG_KEY3REG    (0xffffffffU << 0U)
#define FV_TRNG_KEY3REG_TRNG_KEY3REG(v) \
    (((v) << 0U) & FM_TRNG_KEY3REG_TRNG_KEY3REG)
#define GFV_TRNG_KEY3REG_TRNG_KEY3REG(v) \
    (((v) & FM_TRNG_KEY3REG_TRNG_KEY3REG) >> 0U)

#define TRNG_TESTDATA_OFF   (0x8120U)

#define FM_TRNG_TESTDATA_TRNG_TESTDATA  (0xffffffffU << 0U)
#define FV_TRNG_TESTDATA_TRNG_TESTDATA(v) \
    (((v) << 0U) & FM_TRNG_TESTDATA_TRNG_TESTDATA)
#define GFV_TRNG_TESTDATA_TRNG_TESTDATA(v) \
    (((v) & FM_TRNG_TESTDATA_TRNG_TESTDATA) >> 0U)

#define TRNG_REPTHRESREG_OFF    (0x8124U)

#define FM_TRNG_REPTHRESREG_TRNG_REPTHRESREG    (0xffffffffU << 0U)
#define FV_TRNG_REPTHRESREG_TRNG_REPTHRESREG(v) \
    (((v) << 0U) & FM_TRNG_REPTHRESREG_TRNG_REPTHRESREG)
#define GFV_TRNG_REPTHRESREG_TRNG_REPTHRESREG(v) \
    (((v) & FM_TRNG_REPTHRESREG_TRNG_REPTHRESREG) >> 0U)

#define TRNG_PROPTHRESREG_OFF   (0x8128U)

#define FM_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG  (0xffffffffU << 0U)
#define FV_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG(v) \
    (((v) << 0U) & FM_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG)
#define GFV_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG(v) \
    (((v) & FM_TRNG_PROPTHRESREG_TRNG_PROPTHRESREG) >> 0U)

#define TRNG_STATUS_OFF (0x8130U)

#define BM_TRNG_STATUS_TRNG_FIFOACCFAIL (0x01U << 11U)

#define BM_TRNG_STATUS_TRNG_STARTUPFAIL (0x01U << 10U)

#define BM_TRNG_STATUS_TRNG_ALMINT  (0x01U << 9U)

#define BM_TRNG_STATUS_TRNG_PREINT  (0x01U << 8U)

#define BM_TRNG_STATUS_TRNG_FULLINT (0x01U << 7U)

#define BM_TRNG_STATUS_TRNG_PROPFAIL    (0x01U << 5U)

#define BM_TRNG_STATUS_TRNG_REPFAIL (0x01U << 4U)

#define FM_TRNG_STATUS_TRNG_STATE   (0x7U << 1U)
#define FV_TRNG_STATUS_TRNG_STATE(v) \
    (((v) << 1U) & FM_TRNG_STATUS_TRNG_STATE)
#define GFV_TRNG_STATUS_TRNG_STATE(v) \
    (((v) & FM_TRNG_STATUS_TRNG_STATE) >> 1U)

#define BM_TRNG_STATUS_TRNG_TESTDATABUSY    (0x01U << 0U)

#define TRNG_INITWAITVAL_OFF    (0x8134U)

#define FM_TRNG_INITWAITVAL_TRNG_INITWAITVAL    (0xffffU << 0U)
#define FV_TRNG_INITWAITVAL_TRNG_INITWAITVAL(v) \
    (((v) << 0U) & FM_TRNG_INITWAITVAL_TRNG_INITWAITVAL)
#define GFV_TRNG_INITWAITVAL_TRNG_INITWAITVAL(v) \
    (((v) & FM_TRNG_INITWAITVAL_TRNG_INITWAITVAL) >> 0U)

#define TRNG_DISABLEOSC_OFF (0x8138U)

#define FM_TRNG_DISABLEOSC_TRNG_DISABLEOS0  (0xffffffffU << 0U)
#define FV_TRNG_DISABLEOSC_TRNG_DISABLEOS0(v) \
    (((v) << 0U) & FM_TRNG_DISABLEOSC_TRNG_DISABLEOS0)
#define GFV_TRNG_DISABLEOSC_TRNG_DISABLEOS0(v) \
    (((v) & FM_TRNG_DISABLEOSC_TRNG_DISABLEOS0) >> 0U)

#define TRNG_DISABLEOSC1_OFF    (0x813cU)

#define FM_TRNG_DISABLEOSC1_TRNG_DISABLEOS1 (0xffffffffU << 0U)
#define FV_TRNG_DISABLEOSC1_TRNG_DISABLEOS1(v) \
    (((v) << 0U) & FM_TRNG_DISABLEOSC1_TRNG_DISABLEOS1)
#define GFV_TRNG_DISABLEOSC1_TRNG_DISABLEOS1(v) \
    (((v) & FM_TRNG_DISABLEOSC1_TRNG_DISABLEOS1) >> 0U)

#define TRNG_SWOFFTMRVAL_OFF    (0x8140U)

#define FM_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL    (0xffffU << 0U)
#define FV_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL(v) \
    (((v) << 0U) & FM_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL)
#define GFV_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL(v) \
    (((v) & FM_TRNG_SWOFFTMRVAL_TRNG_SWOFFTMRVAL) >> 0U)

#define TRNG_CLKDIV_OFF (0x8144U)

#define FM_TRNG_CLKDIV_TRNG_CLKDIV  (0xffU << 0U)
#define FV_TRNG_CLKDIV_TRNG_CLKDIV(v) \
    (((v) << 0U) & FM_TRNG_CLKDIV_TRNG_CLKDIV)
#define GFV_TRNG_CLKDIV_TRNG_CLKDIV(v) \
    (((v) & FM_TRNG_CLKDIV_TRNG_CLKDIV) >> 0U)

#define TRNG_AIS31CONF0_OFF (0x8148U)

#define FM_TRNG_AIS31CONF0_TRNG_ONLINETHRESH    (0xffffU << 16U)
#define FV_TRNG_AIS31CONF0_TRNG_ONLINETHRESH(v) \
    (((v) << 16U) & FM_TRNG_AIS31CONF0_TRNG_ONLINETHRESH)
#define GFV_TRNG_AIS31CONF0_TRNG_ONLINETHRESH(v) \
    (((v) & FM_TRNG_AIS31CONF0_TRNG_ONLINETHRESH) >> 16U)

#define FM_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH   (0xffffU << 0U)
#define FV_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH(v) \
    (((v) << 0U) & FM_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH)
#define GFV_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH(v) \
    (((v) & FM_TRNG_AIS31CONF0_TRNG_STARTUPTHRESH) >> 0U)

#define TRNG_AIS31CONF1_OFF (0x814cU)

#define FM_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE  (0xffffU << 16U)
#define FV_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE(v) \
    (((v) << 16U) & FM_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE)
#define GFV_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE(v) \
    (((v) & FM_TRNG_AIS31CONF1_TRNG_HEXPECTEDVALUE) >> 16U)

#define FM_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH (0xffffU << 0U)
#define FV_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH(v) \
    (((v) << 0U) & FM_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH)
#define GFV_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH(v) \
    (((v) & FM_TRNG_AIS31CONF1_TRNG_ONLINEREPTHRESH) >> 0U)

#define TRNG_AIS31CONF2_OFF (0x8150U)

#define FM_TRNG_AIS31CONF2_TRNG_HMAX    (0xffffU << 16U)
#define FV_TRNG_AIS31CONF2_TRNG_HMAX(v) \
    (((v) << 16U) & FM_TRNG_AIS31CONF2_TRNG_HMAX)
#define GFV_TRNG_AIS31CONF2_TRNG_HMAX(v) \
    (((v) & FM_TRNG_AIS31CONF2_TRNG_HMAX) >> 16U)

#define FM_TRNG_AIS31CONF2_TRNG_HMIN    (0xffffU << 0U)
#define FV_TRNG_AIS31CONF2_TRNG_HMIN(v) \
    (((v) << 0U) & FM_TRNG_AIS31CONF2_TRNG_HMIN)
#define GFV_TRNG_AIS31CONF2_TRNG_HMIN(v) \
    (((v) & FM_TRNG_AIS31CONF2_TRNG_HMIN) >> 0U)

#define TRNG_AIS31STATUS_OFF    (0x8154U)

#define BM_TRNG_AIS31STATUS_TRNG_PRELIMNOISEALARMREP    (0x01U << 17U)

#define BM_TRNG_AIS31STATUS_TRNG_PRELIMNOISEALARMRNG    (0x01U << 16U)

#define FM_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS    (0xffffU << 0U)
#define FV_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS(v) \
    (((v) << 0U) & FM_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS)
#define GFV_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS(v) \
    (((v) & FM_TRNG_AIS31STATUS_TRNG_NUMPRELIMALARMS) >> 0U)

#define TRNG_HWCONF_OFF (0x8158U)

#define BM_TRNG_HWCONF_TRNG_AIS31FULL   (0x01U << 9U)

#define BM_TRNG_HWCONF_TRNG_AIS31   (0x01U << 8U)

#define FM_TRNG_HWCONF_TRNG_NUMBOFRINGS (0xffU << 0U)
#define FV_TRNG_HWCONF_TRNG_NUMBOFRINGS(v) \
    (((v) << 0U) & FM_TRNG_HWCONF_TRNG_NUMBOFRINGS)
#define GFV_TRNG_HWCONF_TRNG_NUMBOFRINGS(v) \
    (((v) & FM_TRNG_HWCONF_TRNG_NUMBOFRINGS) >> 0U)

typedef struct {
    volatile U32 ce0_stat;  /* offset: 0x0 */
    volatile U32 ce0_errstat;  /* offset: 0x4 */
    U8 rsvd0[4];
    volatile U32 ce0_cipher_ctrl;  /* offset: 0xc */
    volatile U32 ce0_cipher_header_len;  /* offset: 0x10 */
    volatile U32 ce0_cipher_key_addr;  /* offset: 0x14 */
    volatile U32 ce0_cipher_src_addr;  /* offset: 0x18 */
    volatile U32 ce0_cipher_src_addr_h;  /* offset: 0x1c */
    volatile U32 ce0_cipher_dst_addr;  /* offset: 0x20 */
    volatile U32 ce0_cipher_dst_addr_h;  /* offset: 0x24 */
    volatile U32 ce0_cipher_iv_context_addr;  /* offset: 0x28 */
    volatile U32 ce0_cipher_payload_len;  /* offset: 0x2c */
    volatile U32 ce0_hash_ctrl;  /* offset: 0x30 */
    volatile U32 ce0_hash_keyiv_addr;  /* offset: 0x34 */
    volatile U32 ce0_hmac_key_ctrl;  /* offset: 0x38 */
    volatile U32 ce0_hash_calc_len;  /* offset: 0x3c */
    volatile U32 ce0_hash_src_addr;  /* offset: 0x40 */
    volatile U32 ce0_hash_src_addr_h;  /* offset: 0x44 */
    volatile U32 ce0_hash_dst_addr;  /* offset: 0x48 */
    U8 rsvd1[4];
    volatile U32 ce0_dma_ctrl;  /* offset: 0x50 */
    volatile U32 ce0_dma_src_addr;  /* offset: 0x54 */
    volatile U32 ce0_dma_src_addr_h;  /* offset: 0x58 */
    volatile U32 ce0_dma_dst_addr;  /* offset: 0x5c */
    volatile U32 ce0_dma_dst_addr_h;  /* offset: 0x60 */
    volatile U32 ce0_dma_len;  /* offset: 0x64 */
    U8 rsvd2[24];
    volatile U32 ce0_pk_pointerreg;  /* offset: 0x80 */
    volatile U32 ce0_pk_commandreg;  /* offset: 0x84 */
    volatile U32 ce0_pke_ctrl;  /* offset: 0x88 */
    volatile U32 ce0_pk_statusreg;  /* offset: 0x8c */
    U8 rsvd3[4];
    volatile U32 ce0_pk_timer;  /* offset: 0x94 */
    volatile U32 ce0_pk_hwconfigreg;  /* offset: 0x98 */
    volatile U32 ce0_pk_results_ctrl;  /* offset: 0x9c */
    volatile U32 ce0_pk_results_dst_addr;  /* offset: 0xa0 */
    volatile U32 ce0_pk_results_dst_addr_h;  /* offset: 0xa4 */
    U8 rsvd4[88];
    volatile U32 ce0_trng_status;  /* offset: 0x100 */
    volatile U32 ce0_trng_num0;  /* offset: 0x104 */
    volatile U32 ce0_trng_num1;  /* offset: 0x108 */
    U8 rsvd5[8];
    volatile U32 ce0_hrng_num;  /* offset: 0x114 */
    U8 rsvd6[8];
    volatile U32 ce0_skc_ctrl;  /* offset: 0x120 */
    volatile U32 ce0_skc_rng_addr;  /* offset: 0x124 */
    volatile U32 ce0_skc_keyblob_ctrl;  /* offset: 0x128 */
    U8 rsvd7[20];
    volatile U32 ce0_inten;  /* offset: 0x140 */
    volatile U32 ce0_intstat;  /* offset: 0x144 */
    volatile U32 ce0_intclr;  /* offset: 0x148 */
    U8 rsvd8[3764];
    volatile U32 ce1_stat;  /* offset: 0x1000 */
    volatile U32 ce1_errstat;  /* offset: 0x1004 */
    U8 rsvd9[4];
    volatile U32 ce1_cipher_ctrl;  /* offset: 0x100c */
    volatile U32 ce1_cipher_header_len;  /* offset: 0x1010 */
    volatile U32 ce1_cipher_key_addr;  /* offset: 0x1014 */
    volatile U32 ce1_cipher_src_addr;  /* offset: 0x1018 */
    volatile U32 ce1_cipher_src_addr_h;  /* offset: 0x101c */
    volatile U32 ce1_cipher_dst_addr;  /* offset: 0x1020 */
    volatile U32 ce1_cipher_dst_addr_h;  /* offset: 0x1024 */
    volatile U32 ce1_cipher_iv_context_addr;  /* offset: 0x1028 */
    volatile U32 ce1_cipher_payload_len;  /* offset: 0x102c */
    volatile U32 ce1_hash_ctrl;  /* offset: 0x1030 */
    volatile U32 ce1_hash_keyiv_addr;  /* offset: 0x1034 */
    volatile U32 ce1_hmac_key_ctrl;  /* offset: 0x1038 */
    volatile U32 ce1_hash_calc_len;  /* offset: 0x103c */
    volatile U32 ce1_hash_src_addr;  /* offset: 0x1040 */
    volatile U32 ce1_hash_src_addr_h;  /* offset: 0x1044 */
    volatile U32 ce1_hash_dst_addr;  /* offset: 0x1048 */
    U8 rsvd10[4];
    volatile U32 ce1_dma_ctrl;  /* offset: 0x1050 */
    volatile U32 ce1_dma_src_addr;  /* offset: 0x1054 */
    volatile U32 ce1_dma_src_addr_h;  /* offset: 0x1058 */
    volatile U32 ce1_dma_dst_addr;  /* offset: 0x105c */
    volatile U32 ce1_dma_dst_addr_h;  /* offset: 0x1060 */
    volatile U32 ce1_dma_len;  /* offset: 0x1064 */
    U8 rsvd11[24];
    volatile U32 ce1_pk_pointerreg;  /* offset: 0x1080 */
    volatile U32 ce1_pk_commandreg;  /* offset: 0x1084 */
    volatile U32 ce1_pke_ctrl;  /* offset: 0x1088 */
    volatile U32 ce1_pk_statusreg;  /* offset: 0x108c */
    U8 rsvd12[4];
    volatile U32 ce1_pk_timer;  /* offset: 0x1094 */
    volatile U32 ce1_pk_hwconfigreg;  /* offset: 0x1098 */
    volatile U32 ce1_pk_results_ctrl;  /* offset: 0x109c */
    volatile U32 ce1_pk_results_dst_addr;  /* offset: 0x10a0 */
    volatile U32 ce1_pk_results_dst_addr_h;  /* offset: 0x10a4 */
    U8 rsvd13[88];
    volatile U32 ce1_trng_status;  /* offset: 0x1100 */
    volatile U32 ce1_trng_num0;  /* offset: 0x1104 */
    volatile U32 ce1_trng_num1;  /* offset: 0x1108 */
    U8 rsvd14[8];
    volatile U32 ce1_hrng_num;  /* offset: 0x1114 */
    U8 rsvd15[8];
    volatile U32 ce1_skc_ctrl;  /* offset: 0x1120 */
    volatile U32 ce1_skc_rng_addr;  /* offset: 0x1124 */
    volatile U32 ce1_skc_keyblob_ctrl;  /* offset: 0x1128 */
    U8 rsvd16[20];
    volatile U32 ce1_inten;  /* offset: 0x1140 */
    volatile U32 ce1_intstat;  /* offset: 0x1144 */
    volatile U32 ce1_intclr;  /* offset: 0x1148 */
    U8 rsvd17[3764];
    volatile U32 ce2_stat;  /* offset: 0x2000 */
    volatile U32 ce2_errstat;  /* offset: 0x2004 */
    U8 rsvd18[4];
    volatile U32 ce2_cipher_ctrl;  /* offset: 0x200c */
    volatile U32 ce2_cipher_header_len;  /* offset: 0x2010 */
    volatile U32 ce2_cipher_key_addr;  /* offset: 0x2014 */
    volatile U32 ce2_cipher_src_addr;  /* offset: 0x2018 */
    volatile U32 ce2_cipher_src_addr_h;  /* offset: 0x201c */
    volatile U32 ce2_cipher_dst_addr;  /* offset: 0x2020 */
    volatile U32 ce2_cipher_dst_addr_h;  /* offset: 0x2024 */
    volatile U32 ce2_cipher_iv_context_addr;  /* offset: 0x2028 */
    volatile U32 ce2_cipher_payload_len;  /* offset: 0x202c */
    volatile U32 ce2_hash_ctrl;  /* offset: 0x2030 */
    volatile U32 ce2_hash_keyiv_addr;  /* offset: 0x2034 */
    volatile U32 ce2_hmac_key_ctrl;  /* offset: 0x2038 */
    volatile U32 ce2_hash_calc_len;  /* offset: 0x203c */
    volatile U32 ce2_hash_src_addr;  /* offset: 0x2040 */
    volatile U32 ce2_hash_src_addr_h;  /* offset: 0x2044 */
    volatile U32 ce2_hash_dst_addr;  /* offset: 0x2048 */
    U8 rsvd19[4];
    volatile U32 ce2_dma_ctrl;  /* offset: 0x2050 */
    volatile U32 ce2_dma_src_addr;  /* offset: 0x2054 */
    volatile U32 ce2_dma_src_addr_h;  /* offset: 0x2058 */
    volatile U32 ce2_dma_dst_addr;  /* offset: 0x205c */
    volatile U32 ce2_dma_dst_addr_h;  /* offset: 0x2060 */
    volatile U32 ce2_dma_len;  /* offset: 0x2064 */
    U8 rsvd20[24];
    volatile U32 ce2_pk_pointerreg;  /* offset: 0x2080 */
    volatile U32 ce2_pk_commandreg;  /* offset: 0x2084 */
    volatile U32 ce2_pke_ctrl;  /* offset: 0x2088 */
    volatile U32 ce2_pk_statusreg;  /* offset: 0x208c */
    U8 rsvd21[4];
    volatile U32 ce2_pk_timer;  /* offset: 0x2094 */
    volatile U32 ce2_pk_hwconfigreg;  /* offset: 0x2098 */
    volatile U32 ce2_pk_results_ctrl;  /* offset: 0x209c */
    volatile U32 ce2_pk_results_dst_addr;  /* offset: 0x20a0 */
    volatile U32 ce2_pk_results_dst_addr_h;  /* offset: 0x20a4 */
    U8 rsvd22[88];
    volatile U32 ce2_trng_status;  /* offset: 0x2100 */
    volatile U32 ce2_trng_num0;  /* offset: 0x2104 */
    volatile U32 ce2_trng_num1;  /* offset: 0x2108 */
    U8 rsvd23[8];
    volatile U32 ce2_hrng_num;  /* offset: 0x2114 */
    U8 rsvd24[8];
    volatile U32 ce2_skc_ctrl;  /* offset: 0x2120 */
    volatile U32 ce2_skc_rng_addr;  /* offset: 0x2124 */
    volatile U32 ce2_skc_keyblob_ctrl;  /* offset: 0x2128 */
    U8 rsvd25[20];
    volatile U32 ce2_inten;  /* offset: 0x2140 */
    volatile U32 ce2_intstat;  /* offset: 0x2144 */
    volatile U32 ce2_intclr;  /* offset: 0x2148 */
    U8 rsvd26[3764];
    volatile U32 ce3_stat;  /* offset: 0x3000 */
    volatile U32 ce3_errstat;  /* offset: 0x3004 */
    U8 rsvd27[4];
    volatile U32 ce3_cipher_ctrl;  /* offset: 0x300c */
    volatile U32 ce3_cipher_header_len;  /* offset: 0x3010 */
    volatile U32 ce3_cipher_key_addr;  /* offset: 0x3014 */
    volatile U32 ce3_cipher_src_addr;  /* offset: 0x3018 */
    volatile U32 ce3_cipher_src_addr_h;  /* offset: 0x301c */
    volatile U32 ce3_cipher_dst_addr;  /* offset: 0x3020 */
    volatile U32 ce3_cipher_dst_addr_h;  /* offset: 0x3024 */
    volatile U32 ce3_cipher_iv_context_addr;  /* offset: 0x3028 */
    volatile U32 ce3_cipher_payload_len;  /* offset: 0x302c */
    volatile U32 ce3_hash_ctrl;  /* offset: 0x3030 */
    volatile U32 ce3_hash_keyiv_addr;  /* offset: 0x3034 */
    volatile U32 ce3_hmac_key_ctrl;  /* offset: 0x3038 */
    volatile U32 ce3_hash_calc_len;  /* offset: 0x303c */
    volatile U32 ce3_hash_src_addr;  /* offset: 0x3040 */
    volatile U32 ce3_hash_src_addr_h;  /* offset: 0x3044 */
    volatile U32 ce3_hash_dst_addr;  /* offset: 0x3048 */
    U8 rsvd28[4];
    volatile U32 ce3_dma_ctrl;  /* offset: 0x3050 */
    volatile U32 ce3_dma_src_addr;  /* offset: 0x3054 */
    volatile U32 ce3_dma_src_addr_h;  /* offset: 0x3058 */
    volatile U32 ce3_dma_dst_addr;  /* offset: 0x305c */
    volatile U32 ce3_dma_dst_addr_h;  /* offset: 0x3060 */
    volatile U32 ce3_dma_len;  /* offset: 0x3064 */
    U8 rsvd29[24];
    volatile U32 ce3_pk_pointerreg;  /* offset: 0x3080 */
    volatile U32 ce3_pk_commandreg;  /* offset: 0x3084 */
    volatile U32 ce3_pke_ctrl;  /* offset: 0x3088 */
    volatile U32 ce3_pk_statusreg;  /* offset: 0x308c */
    U8 rsvd30[4];
    volatile U32 ce3_pk_timer;  /* offset: 0x3094 */
    volatile U32 ce3_pk_hwconfigreg;  /* offset: 0x3098 */
    volatile U32 ce3_pk_results_ctrl;  /* offset: 0x309c */
    volatile U32 ce3_pk_results_dst_addr;  /* offset: 0x30a0 */
    volatile U32 ce3_pk_results_dst_addr_h;  /* offset: 0x30a4 */
    U8 rsvd31[88];
    volatile U32 ce3_trng_status;  /* offset: 0x3100 */
    volatile U32 ce3_trng_num0;  /* offset: 0x3104 */
    volatile U32 ce3_trng_num1;  /* offset: 0x3108 */
    U8 rsvd32[8];
    volatile U32 ce3_hrng_num;  /* offset: 0x3114 */
    U8 rsvd33[8];
    volatile U32 ce3_skc_ctrl;  /* offset: 0x3120 */
    volatile U32 ce3_skc_rng_addr;  /* offset: 0x3124 */
    volatile U32 ce3_skc_keyblob_ctrl;  /* offset: 0x3128 */
    U8 rsvd34[20];
    volatile U32 ce3_inten;  /* offset: 0x3140 */
    volatile U32 ce3_intstat;  /* offset: 0x3144 */
    volatile U32 ce3_intclr;  /* offset: 0x3148 */
    U8 rsvd35[3764];
    volatile U32 ce4_stat;  /* offset: 0x4000 */
    volatile U32 ce4_errstat;  /* offset: 0x4004 */
    U8 rsvd36[4];
    volatile U32 ce4_cipher_ctrl;  /* offset: 0x400c */
    volatile U32 ce4_cipher_header_len;  /* offset: 0x4010 */
    volatile U32 ce4_cipher_key_addr;  /* offset: 0x4014 */
    volatile U32 ce4_cipher_src_addr;  /* offset: 0x4018 */
    volatile U32 ce4_cipher_src_addr_h;  /* offset: 0x401c */
    volatile U32 ce4_cipher_dst_addr;  /* offset: 0x4020 */
    volatile U32 ce4_cipher_dst_addr_h;  /* offset: 0x4024 */
    volatile U32 ce4_cipher_iv_context_addr;  /* offset: 0x4028 */
    volatile U32 ce4_cipher_payload_len;  /* offset: 0x402c */
    volatile U32 ce4_hash_ctrl;  /* offset: 0x4030 */
    volatile U32 ce4_hash_keyiv_addr;  /* offset: 0x4034 */
    volatile U32 ce4_hmac_key_ctrl;  /* offset: 0x4038 */
    volatile U32 ce4_hash_calc_len;  /* offset: 0x403c */
    volatile U32 ce4_hash_src_addr;  /* offset: 0x4040 */
    volatile U32 ce4_hash_src_addr_h;  /* offset: 0x4044 */
    volatile U32 ce4_hash_dst_addr;  /* offset: 0x4048 */
    U8 rsvd37[4];
    volatile U32 ce4_dma_ctrl;  /* offset: 0x4050 */
    volatile U32 ce4_dma_src_addr;  /* offset: 0x4054 */
    volatile U32 ce4_dma_src_addr_h;  /* offset: 0x4058 */
    volatile U32 ce4_dma_dst_addr;  /* offset: 0x405c */
    volatile U32 ce4_dma_dst_addr_h;  /* offset: 0x4060 */
    volatile U32 ce4_dma_len;  /* offset: 0x4064 */
    U8 rsvd38[152];
    volatile U32 ce4_trng_status;  /* offset: 0x4100 */
    volatile U32 ce4_trng_num0;  /* offset: 0x4104 */
    volatile U32 ce4_trng_num1;  /* offset: 0x4108 */
    U8 rsvd39[8];
    volatile U32 ce4_hrng_num;  /* offset: 0x4114 */
    U8 rsvd40[8];
    volatile U32 ce4_skc_ctrl;  /* offset: 0x4120 */
    volatile U32 ce4_skc_rng_addr;  /* offset: 0x4124 */
    volatile U32 ce4_skc_keyblob_ctrl;  /* offset: 0x4128 */
    U8 rsvd41[20];
    volatile U32 ce4_inten;  /* offset: 0x4140 */
    volatile U32 ce4_intstat;  /* offset: 0x4144 */
    volatile U32 ce4_intclr;  /* offset: 0x4148 */
    U8 rsvd42[3764];
    volatile U32 ce5_stat;  /* offset: 0x5000 */
    volatile U32 ce5_errstat;  /* offset: 0x5004 */
    U8 rsvd43[4];
    volatile U32 ce5_cipher_ctrl;  /* offset: 0x500c */
    volatile U32 ce5_cipher_header_len;  /* offset: 0x5010 */
    volatile U32 ce5_cipher_key_addr;  /* offset: 0x5014 */
    volatile U32 ce5_cipher_src_addr;  /* offset: 0x5018 */
    volatile U32 ce5_cipher_src_addr_h;  /* offset: 0x501c */
    volatile U32 ce5_cipher_dst_addr;  /* offset: 0x5020 */
    volatile U32 ce5_cipher_dst_addr_h;  /* offset: 0x5024 */
    volatile U32 ce5_cipher_iv_context_addr;  /* offset: 0x5028 */
    volatile U32 ce5_cipher_payload_len;  /* offset: 0x502c */
    volatile U32 ce5_hash_ctrl;  /* offset: 0x5030 */
    volatile U32 ce5_hash_keyiv_addr;  /* offset: 0x5034 */
    volatile U32 ce5_hmac_key_ctrl;  /* offset: 0x5038 */
    volatile U32 ce5_hash_calc_len;  /* offset: 0x503c */
    volatile U32 ce5_hash_src_addr;  /* offset: 0x5040 */
    volatile U32 ce5_hash_src_addr_h;  /* offset: 0x5044 */
    volatile U32 ce5_hash_dst_addr;  /* offset: 0x5048 */
    U8 rsvd44[4];
    volatile U32 ce5_dma_ctrl;  /* offset: 0x5050 */
    volatile U32 ce5_dma_src_addr;  /* offset: 0x5054 */
    volatile U32 ce5_dma_src_addr_h;  /* offset: 0x5058 */
    volatile U32 ce5_dma_dst_addr;  /* offset: 0x505c */
    volatile U32 ce5_dma_dst_addr_h;  /* offset: 0x5060 */
    volatile U32 ce5_dma_len;  /* offset: 0x5064 */
    U8 rsvd45[152];
    volatile U32 ce5_trng_status;  /* offset: 0x5100 */
    volatile U32 ce5_trng_num0;  /* offset: 0x5104 */
    volatile U32 ce5_trng_num1;  /* offset: 0x5108 */
    U8 rsvd46[8];
    volatile U32 ce5_hrng_num;  /* offset: 0x5114 */
    U8 rsvd47[8];
    volatile U32 ce5_skc_ctrl;  /* offset: 0x5120 */
    volatile U32 ce5_skc_rng_addr;  /* offset: 0x5124 */
    volatile U32 ce5_skc_keyblob_ctrl;  /* offset: 0x5128 */
    U8 rsvd48[20];
    volatile U32 ce5_inten;  /* offset: 0x5140 */
    volatile U32 ce5_intstat;  /* offset: 0x5144 */
    volatile U32 ce5_intclr;  /* offset: 0x5148 */
    U8 rsvd49[3764];
    volatile U32 ce6_stat;  /* offset: 0x6000 */
    volatile U32 ce6_errstat;  /* offset: 0x6004 */
    U8 rsvd50[4];
    volatile U32 ce6_cipher_ctrl;  /* offset: 0x600c */
    volatile U32 ce6_cipher_header_len;  /* offset: 0x6010 */
    volatile U32 ce6_cipher_key_addr;  /* offset: 0x6014 */
    volatile U32 ce6_cipher_src_addr;  /* offset: 0x6018 */
    volatile U32 ce6_cipher_src_addr_h;  /* offset: 0x601c */
    volatile U32 ce6_cipher_dst_addr;  /* offset: 0x6020 */
    volatile U32 ce6_cipher_dst_addr_h;  /* offset: 0x6024 */
    volatile U32 ce6_cipher_iv_context_addr;  /* offset: 0x6028 */
    volatile U32 ce6_cipher_payload_len;  /* offset: 0x602c */
    volatile U32 ce6_hash_ctrl;  /* offset: 0x6030 */
    volatile U32 ce6_hash_keyiv_addr;  /* offset: 0x6034 */
    volatile U32 ce6_hmac_key_ctrl;  /* offset: 0x6038 */
    volatile U32 ce6_hash_calc_len;  /* offset: 0x603c */
    volatile U32 ce6_hash_src_addr;  /* offset: 0x6040 */
    volatile U32 ce6_hash_src_addr_h;  /* offset: 0x6044 */
    volatile U32 ce6_hash_dst_addr;  /* offset: 0x6048 */
    U8 rsvd51[4];
    volatile U32 ce6_dma_ctrl;  /* offset: 0x6050 */
    volatile U32 ce6_dma_src_addr;  /* offset: 0x6054 */
    volatile U32 ce6_dma_src_addr_h;  /* offset: 0x6058 */
    volatile U32 ce6_dma_dst_addr;  /* offset: 0x605c */
    volatile U32 ce6_dma_dst_addr_h;  /* offset: 0x6060 */
    volatile U32 ce6_dma_len;  /* offset: 0x6064 */
    U8 rsvd52[152];
    volatile U32 ce6_trng_status;  /* offset: 0x6100 */
    volatile U32 ce6_trng_num0;  /* offset: 0x6104 */
    volatile U32 ce6_trng_num1;  /* offset: 0x6108 */
    U8 rsvd53[8];
    volatile U32 ce6_hrng_num;  /* offset: 0x6114 */
    U8 rsvd54[8];
    volatile U32 ce6_skc_ctrl;  /* offset: 0x6120 */
    volatile U32 ce6_skc_rng_addr;  /* offset: 0x6124 */
    volatile U32 ce6_skc_keyblob_ctrl;  /* offset: 0x6128 */
    U8 rsvd55[20];
    volatile U32 ce6_inten;  /* offset: 0x6140 */
    volatile U32 ce6_intstat;  /* offset: 0x6144 */
    volatile U32 ce6_intclr;  /* offset: 0x6148 */
    U8 rsvd56[3764];
    volatile U32 ce7_stat;  /* offset: 0x7000 */
    volatile U32 ce7_errstat;  /* offset: 0x7004 */
    U8 rsvd57[4];
    volatile U32 ce7_cipher_ctrl;  /* offset: 0x700c */
    volatile U32 ce7_cipher_header_len;  /* offset: 0x7010 */
    volatile U32 ce7_cipher_key_addr;  /* offset: 0x7014 */
    volatile U32 ce7_cipher_src_addr;  /* offset: 0x7018 */
    volatile U32 ce7_cipher_src_addr_h;  /* offset: 0x701c */
    volatile U32 ce7_cipher_dst_addr;  /* offset: 0x7020 */
    volatile U32 ce7_cipher_dst_addr_h;  /* offset: 0x7024 */
    volatile U32 ce7_cipher_iv_context_addr;  /* offset: 0x7028 */
    volatile U32 ce7_cipher_payload_len;  /* offset: 0x702c */
    volatile U32 ce7_hash_ctrl;  /* offset: 0x7030 */
    volatile U32 ce7_hash_keyiv_addr;  /* offset: 0x7034 */
    volatile U32 ce7_hmac_key_ctrl;  /* offset: 0x7038 */
    volatile U32 ce7_hash_calc_len;  /* offset: 0x703c */
    volatile U32 ce7_hash_src_addr;  /* offset: 0x7040 */
    volatile U32 ce7_hash_src_addr_h;  /* offset: 0x7044 */
    volatile U32 ce7_hash_dst_addr;  /* offset: 0x7048 */
    U8 rsvd58[4];
    volatile U32 ce7_dma_ctrl;  /* offset: 0x7050 */
    volatile U32 ce7_dma_src_addr;  /* offset: 0x7054 */
    volatile U32 ce7_dma_src_addr_h;  /* offset: 0x7058 */
    volatile U32 ce7_dma_dst_addr;  /* offset: 0x705c */
    volatile U32 ce7_dma_dst_addr_h;  /* offset: 0x7060 */
    volatile U32 ce7_dma_len;  /* offset: 0x7064 */
    U8 rsvd59[152];
    volatile U32 ce7_trng_status;  /* offset: 0x7100 */
    volatile U32 ce7_trng_num0;  /* offset: 0x7104 */
    volatile U32 ce7_trng_num1;  /* offset: 0x7108 */
    U8 rsvd60[8];
    volatile U32 ce7_hrng_num;  /* offset: 0x7114 */
    U8 rsvd61[8];
    volatile U32 ce7_skc_ctrl;  /* offset: 0x7120 */
    volatile U32 ce7_skc_rng_addr;  /* offset: 0x7124 */
    volatile U32 ce7_skc_keyblob_ctrl;  /* offset: 0x7128 */
    U8 rsvd62[20];
    volatile U32 ce7_inten;  /* offset: 0x7140 */
    volatile U32 ce7_intstat;  /* offset: 0x7144 */
    volatile U32 ce7_intclr;  /* offset: 0x7148 */
    U8 rsvd63[3764];
    volatile U32 secure_ctrl;  /* offset: 0x8000 */
    volatile U32 sesram_size;  /* offset: 0x8004 */
    volatile U32 sesram_size_cont;  /* offset: 0x8008 */
    volatile U32 sesram_sasize;  /* offset: 0x800c */
    volatile U32 sesram_sasize_cont;  /* offset: 0x8010 */
    volatile U32 vce_sinature_mask;  /* offset: 0x8014 */
    U8 rsvd64[8];
    volatile U32 hrng_ctrl;  /* offset: 0x8020 */
    volatile U32 hrng_seed_ctrl;  /* offset: 0x8024 */
    U8 rsvd65[8];
    volatile U32 trng_ctrl;  /* offset: 0x8030 */
    U8 rsvd66[28];
    volatile U32 debug_bus_sel; /* offset: 0x8050 */
    volatile U32 debug_bus_status; /* offset: 0x8054*/
    U8 rsvd67[168];
    volatile U32 trng_control;  /* offset: 0x8100 */
    volatile U32 trng_fifolevel;
    volatile U32 trng_fifothd;
    volatile U32 trng_fifodepth;
    volatile U32 trng_key0reg;
    volatile U32 trng_key1reg;
    volatile U32 trng_key2reg;
    volatile U32 trng_key3reg;
    volatile U32 trng_testdata;
    volatile U32 trng_repthresreg;
    volatile U32 trng_propthresreg;
    U8 rsvd68[4];
    volatile U32 trng_status;
    volatile U32 trng_initwaitval;
    volatile U32 trng_disableosc;
    volatile U32 trng_disableosc1;
    volatile U32 trng_swofftmrval;
    volatile U32 trng_trng_clkdiv;
    volatile U32 trng_ais31conf0;
    volatile U32 trng_ais31conf1;
    volatile U32 trng_ais31conf2;
    volatile U32 trng_ais31status;
    volatile U32 trng_hwconf;   /* offset: 0x8158 */
    volatile U8 rsvd69[36];
    volatile U32 trng_fifo[32]; /* offst: 0x8180 */
} cryptoengine_t;

#endif  /* __CRYPTOENGINE_REG_H__ */
