// Seed: 1202690081
module module_0 (
    output wor   id_0,
    input  wor   id_1,
    input  uwire id_2,
    output wand  id_3
);
  wire id_5;
  module_2 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_2,
      id_0
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wire id_5,
    output wire id_6
);
  logic id_8;
  ;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4,
      id_5
  );
endmodule
module module_2 (
    input wire id_0,
    output uwire id_1,
    output uwire id_2,
    input uwire id_3,
    output uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    output wand id_7
);
endmodule
