// Seed: 1508354302
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  tri id_3 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  supply1 id_5, id_6 = id_3;
  assign id_4 = id_1 == 1'b0;
  module_0(
      id_4, id_1
  );
  wire id_7, id_8;
  assign id_6 = 1'h0;
  xor (id_1, id_6, id_5, id_3, id_2, id_4);
  always id_5 = 1;
endmodule
