#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000c14c00 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000c849d0_0 .net/s "A_O", 31 0, L_0000000000c12bb0;  1 drivers
v0000000000c84430_0 .var "Address", 31 0;
v0000000000c855b0_0 .net "C_U_out", 8 0, L_0000000000c8a270;  1 drivers
v0000000000c84390_0 .net "Carry", 0 0, v0000000000c84750_0;  1 drivers
v0000000000c844d0_0 .net "DO", 31 0, v0000000000c76350_0;  1 drivers
v0000000000c84610_0 .net "DO_CU", 31 0, v0000000000bc2b30_0;  1 drivers
v0000000000c84a70_0 .net "Data_RAM_Out", 31 0, v0000000000c6a530_0;  1 drivers
v0000000000c84e30_0 .net "EX_ALU_OP", 3 0, v0000000000c10b00_0;  1 drivers
v0000000000c841b0_0 .net "EX_B_instr", 0 0, v0000000000bcd040_0;  1 drivers
v0000000000c846b0_0 .net "EX_Bit11_0", 31 0, v0000000000c12180_0;  1 drivers
v0000000000c84bb0_0 .net "EX_Bit15_12", 3 0, v0000000000c11780_0;  1 drivers
v0000000000c84570_0 .net "EX_Bit31_28", 3 0, v0000000000c10a60_0;  1 drivers
v0000000000c85330_0 .net/s "EX_MUX_2X1_OUT", 31 0, L_0000000000c12c90;  1 drivers
v0000000000c850b0_0 .net "EX_Next_PC", 31 0, v0000000000c11280_0;  1 drivers
v0000000000c853d0_0 .net "EX_RF_Enable", 0 0, v0000000000c11500_0;  1 drivers
v0000000000c85150_0 .net "EX_S_M", 0 0, v0000000000bccdc0_0;  1 drivers
v0000000000c85510_0 .net "EX_Shift_imm", 0 0, v0000000000c10ba0_0;  1 drivers
v0000000000c84c50_0 .net "EX_addresing_modes", 7 0, v0000000000c115a0_0;  1 drivers
v0000000000c85650_0 .net "EX_load_instr", 0 0, v0000000000c11e60_0;  1 drivers
v0000000000c856f0_0 .net "EX_mem_read_write", 0 0, v0000000000c10f60_0;  1 drivers
v0000000000c85470_0 .net "EX_mem_size", 0 0, v0000000000c116e0_0;  1 drivers
v0000000000c85790_0 .net "ID_B_instr", 0 0, L_0000000000c13160;  1 drivers
v0000000000c85830_0 .net "ID_Bit15_12", 3 0, v0000000000bce3a0_0;  1 drivers
v0000000000c84d90_0 .net "ID_Bit19_16", 3 0, v0000000000bc3c10_0;  1 drivers
v0000000000c84ed0_0 .net "ID_Bit23_0", 23 0, v0000000000bc26d0_0;  1 drivers
v0000000000c84f70_0 .net "ID_Bit31_28", 3 0, v0000000000bc35d0_0;  1 drivers
v0000000000c7bb70_0 .net "ID_Bit3_0", 3 0, v0000000000bc2bd0_0;  1 drivers
v0000000000c89cd0_0 .net "ID_CU", 9 0, v0000000000c6ad80_0;  1 drivers
o0000000000c1b4b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000c88fb0_0 .net "ID_addresing_modes", 7 0, o0000000000c1b4b8;  0 drivers
v0000000000c8a090_0 .net "IF_ID_Load", 0 0, v0000000000c6aba0_0;  1 drivers
v0000000000c88f10_0 .net "MEM_A_O", 31 0, v0000000000c10ec0_0;  1 drivers
v0000000000c88650_0 .net "MEM_Bit15_12", 3 0, v0000000000c11960_0;  1 drivers
v0000000000c89c30_0 .net "MEM_MUX3", 31 0, v0000000000c12680_0;  1 drivers
v0000000000c897d0_0 .net "MEM_RF_Enable", 0 0, v0000000000c11b40_0;  1 drivers
v0000000000c89d70_0 .net "MEM_load_instr", 0 0, v0000000000c11460_0;  1 drivers
v0000000000c881f0_0 .net "MEM_mem_read_write", 0 0, v0000000000c12360_0;  1 drivers
v0000000000c89190_0 .net "MEM_mem_size", 0 0, v0000000000c124a0_0;  1 drivers
v0000000000c88e70_0 .net "MOV", 31 0, L_0000000000c13470;  1 drivers
v0000000000c87cf0_0 .net "MUX1_signal", 1 0, v0000000000c6c720_0;  1 drivers
v0000000000c89730_0 .net "MUX2_signal", 1 0, v0000000000c6c7c0_0;  1 drivers
v0000000000c88290_0 .net "MUX3_signal", 1 0, v0000000000c6b1e0_0;  1 drivers
v0000000000c89e10_0 .net "MUXControlUnit_signal", 0 0, v0000000000c6b960_0;  1 drivers
v0000000000c88150_0 .net/s "M_O", 31 0, L_0000000000c12c20;  1 drivers
v0000000000c899b0_0 .net "Next_PC", 31 0, v0000000000bc2d10_0;  1 drivers
v0000000000c87a70_0 .net "PA", 31 0, v0000000000c7f590_0;  1 drivers
v0000000000c89eb0_0 .net "PB", 31 0, v0000000000c7f3b0_0;  1 drivers
v0000000000c89870_0 .net "PC4", 31 0, L_0000000000c8b030;  1 drivers
v0000000000c89410_0 .net "PCIN", 31 0, L_0000000000c13e80;  1 drivers
v0000000000c88330_0 .net "PCO", 31 0, L_0000000000c13320;  1 drivers
v0000000000c8a130_0 .net "PC_RF_ld", 0 0, v0000000000c6bf00_0;  1 drivers
v0000000000c89910_0 .net "PD", 31 0, v0000000000c82db0_0;  1 drivers
v0000000000c89050_0 .net/s "PW", 31 0, L_0000000000c13be0;  1 drivers
v0000000000c888d0_0 .net "R14_CU_OUT", 3 0, L_0000000000c13550;  1 drivers
v0000000000c88470_0 .net "RF_rm", 31 0, L_0000000000c13da0;  1 drivers
v0000000000c89a50_0 .net "RW", 3 0, L_0000000000c135c0;  1 drivers
v0000000000c87b10_0 .var "Reset", 0 0;
v0000000000c88ab0_0 .net "S", 0 0, L_0000000000c13240;  1 drivers
v0000000000c89af0_0 .net "SEx4_out", 31 0, v0000000000c82d10_0;  1 drivers
v0000000000c87bb0_0 .net/s "SSE_out", 31 0, v0000000000c84890_0;  1 drivers
v0000000000c89f50_0 .net "S_M", 0 0, L_0000000000c137f0;  1 drivers
v0000000000c883d0_0 .net "TA", 31 0, L_0000000000c8abd0;  1 drivers
v0000000000c879d0_0 .net "TA_PP", 0 0, v0000000000bc3cb0_0;  1 drivers
v0000000000c88510_0 .net "WB_A_O", 31 0, v0000000000c68200_0;  1 drivers
v0000000000c886f0_0 .net "WB_Bit15_12", 3 0, v0000000000c682a0_0;  1 drivers
v0000000000c89690_0 .net "WB_Data_RAM_Out", 31 0, v0000000000c66fe0_0;  1 drivers
v0000000000c88790_0 .net "WB_RF_Enable", 0 0, v0000000000b9e430_0;  1 drivers
v0000000000c89ff0_0 .net "WB_load_instr", 0 0, v0000000000b9ec50_0;  1 drivers
v0000000000c89b90_0 .var/2u *"_ivl_12", 31 0; Local signal
v0000000000c890f0_0 .var/2u *"_ivl_13", 31 0; Local signal
v0000000000c87c50_0 .net "asserted", 0 0, L_0000000000c12d70;  1 drivers
v0000000000c87d90_0 .net "bl", 0 0, L_0000000000c130f0;  1 drivers
v0000000000c87f70_0 .net "cc_alu_1", 3 0, L_0000000000c8a810;  1 drivers
v0000000000c894b0_0 .net "cc_alu_2", 3 0, L_0000000000c8b210;  1 drivers
v0000000000c87e30_0 .net "cc_main_alu_out", 3 0, L_0000000000c8b530;  1 drivers
v0000000000c87ed0_0 .net "cc_out", 3 0, v0000000000c678a0_0;  1 drivers
v0000000000c88010_0 .net "choose_ta_r_nop", 0 0, v0000000000c11140_0;  1 drivers
v0000000000c88c90_0 .var "clk", 0 0;
v0000000000c880b0_0 .var/i "code", 31 0;
v0000000000c885b0_0 .var "data", 31 0;
v0000000000c88830_0 .net "ex_asserted", 0 0, v0000000000bccd20_0;  1 drivers
v0000000000c89230_0 .net "ex_bl", 0 0, v0000000000c10920_0;  1 drivers
v0000000000c88970_0 .var/i "file", 31 0;
v0000000000c89550_0 .net "mem_bl", 0 0, v0000000000c11be0_0;  1 drivers
v0000000000c88a10_0 .net "mux_out_1", 31 0, L_0000000000c134e0;  1 drivers
v0000000000c892d0_0 .net/s "mux_out_1_A", 31 0, v0000000000bcd5e0_0;  1 drivers
v0000000000c88b50_0 .net "mux_out_2", 31 0, L_0000000000c13010;  1 drivers
v0000000000c88bf0_0 .net/s "mux_out_2_B", 31 0, v0000000000bcd9a0_0;  1 drivers
v0000000000c88d30_0 .net "mux_out_3", 31 0, L_0000000000c13a20;  1 drivers
v0000000000c88dd0_0 .net/s "mux_out_3_C", 31 0, v0000000000bcdea0_0;  1 drivers
v0000000000c89370_0 .net "old_A0", 31 0, L_0000000000c8b710;  1 drivers
v0000000000c895f0_0 .net "wb_bl", 0 0, v0000000000bc3850_0;  1 drivers
v0000000000c8a630_0 .var/i "x", 31 0;
L_0000000000c8b7b0 .part v0000000000c6ad80_0, 6, 1;
S_0000000000a975a0 .scope module, "Cond_Is_Assert2" "Cond_Is_Asserted" 2 223, 3 246 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /OUTPUT 1 "asserted";
L_0000000000c12d70 .functor BUFZ 1, v0000000000c12220_0, C4<0>, C4<0>, C4<0>;
v0000000000c10880_0 .net "asserted", 0 0, L_0000000000c12d70;  alias, 1 drivers
v0000000000c12220_0 .var "assrt", 0 0;
v0000000000c11aa0_0 .var/i "c", 31 0;
v0000000000c109c0_0 .net "cc_in", 3 0, v0000000000c678a0_0;  alias, 1 drivers
v0000000000c11c80_0 .net "instr_condition", 3 0, v0000000000c10a60_0;  alias, 1 drivers
v0000000000c125e0_0 .var/i "n", 31 0;
v0000000000c110a0_0 .var/i "v", 31 0;
v0000000000c11820_0 .var/i "z", 31 0;
E_0000000000be7cc0/0 .event edge, v0000000000c109c0_0, v0000000000c11c80_0, v0000000000c11820_0, v0000000000c11aa0_0;
E_0000000000be7cc0/1 .event edge, v0000000000c125e0_0, v0000000000c110a0_0;
E_0000000000be7cc0 .event/or E_0000000000be7cc0/0, E_0000000000be7cc0/1;
S_0000000000a97730 .scope module, "Condition_Hand" "Condition_Handler" 2 226, 3 407 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /INPUT 1 "TA_PP";
    .port_info 3 /OUTPUT 1 "choose_ta_r_nop";
v0000000000c122c0_0 .net "TA_PP", 0 0, v0000000000bc3cb0_0;  alias, 1 drivers
v0000000000c111e0_0 .net "asserted", 0 0, L_0000000000c12d70;  alias, 1 drivers
v0000000000c10d80_0 .net "b_instr", 0 0, L_0000000000c13160;  alias, 1 drivers
v0000000000c11140_0 .var "choose_ta_r_nop", 0 0;
E_0000000000be8680 .event edge, v0000000000c122c0_0, v0000000000c10880_0, v0000000000c10d80_0;
S_0000000000a978c0 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 233, 3 572 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "EXBL";
    .port_info 10 /OUTPUT 32 "MEM_A_O";
    .port_info 11 /OUTPUT 32 "MEM_MUX3";
    .port_info 12 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 13 /OUTPUT 1 "MEM_load_instr";
    .port_info 14 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 15 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 16 /OUTPUT 1 "MEM_mem_size";
    .port_info 17 /INPUT 1 "Reset";
    .port_info 18 /OUTPUT 1 "MEMBL";
v0000000000c11320_0 .net "A_O", 31 0, L_0000000000c12bb0;  alias, 1 drivers
v0000000000c12540_0 .net "EXBL", 0 0, v0000000000c10920_0;  alias, 1 drivers
v0000000000c11d20_0 .net "EX_Bit15_12", 3 0, v0000000000c11780_0;  alias, 1 drivers
v0000000000c118c0_0 .net "EX_RF_instr", 0 0, v0000000000c11500_0;  alias, 1 drivers
v0000000000c11a00_0 .net "EX_load_instr", 0 0, v0000000000c11e60_0;  alias, 1 drivers
v0000000000c113c0_0 .net "EX_mem_read_write", 0 0, v0000000000c10f60_0;  alias, 1 drivers
v0000000000c107e0_0 .net "EX_mem_size", 0 0, v0000000000c116e0_0;  alias, 1 drivers
v0000000000c11be0_0 .var "MEMBL", 0 0;
v0000000000c10ec0_0 .var "MEM_A_O", 31 0;
v0000000000c11960_0 .var "MEM_Bit15_12", 3 0;
v0000000000c12680_0 .var "MEM_MUX3", 31 0;
v0000000000c11b40_0 .var "MEM_RF_Enable", 0 0;
v0000000000c11460_0 .var "MEM_load_instr", 0 0;
v0000000000c12360_0 .var "MEM_mem_read_write", 0 0;
v0000000000c124a0_0 .var "MEM_mem_size", 0 0;
v0000000000c12040_0 .net "Reset", 0 0, v0000000000c87b10_0;  1 drivers
v0000000000c11fa0_0 .net "cc_main_alu_out", 3 0, L_0000000000c8b530;  alias, 1 drivers
v0000000000c120e0_0 .net "clk", 0 0, v0000000000c88c90_0;  1 drivers
v0000000000c12400_0 .net "mux_out_3_C", 31 0, v0000000000bcdea0_0;  alias, 1 drivers
E_0000000000be8900 .event posedge, v0000000000c12040_0, v0000000000c120e0_0;
S_0000000000aa1a50 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 196, 3 494 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 4 "EX_Bit31_28";
    .port_info 5 /OUTPUT 1 "EX_Shift_imm";
    .port_info 6 /OUTPUT 4 "EX_ALU_OP";
    .port_info 7 /OUTPUT 1 "EX_load_instr";
    .port_info 8 /OUTPUT 1 "EX_RF_instr";
    .port_info 9 /OUTPUT 32 "EX_Bit11_0";
    .port_info 10 /OUTPUT 8 "EX_addresing_modes";
    .port_info 11 /OUTPUT 1 "EX_mem_size";
    .port_info 12 /OUTPUT 1 "EX_mem_read_write";
    .port_info 13 /OUTPUT 1 "EXBL";
    .port_info 14 /OUTPUT 1 "ex_S_M";
    .port_info 15 /OUTPUT 1 "ex_asserted";
    .port_info 16 /OUTPUT 1 "ex_b_instr";
    .port_info 17 /INPUT 32 "mux_out_1";
    .port_info 18 /INPUT 32 "mux_out_2";
    .port_info 19 /INPUT 32 "mux_out_3";
    .port_info 20 /INPUT 4 "ID_Bit15_12";
    .port_info 21 /INPUT 4 "ID_Bit31_28";
    .port_info 22 /INPUT 10 "ID_CU";
    .port_info 23 /INPUT 32 "ID_Bit11_0";
    .port_info 24 /INPUT 8 "ID_addresing_modes";
    .port_info 25 /INPUT 1 "clk";
    .port_info 26 /INPUT 1 "Reset";
    .port_info 27 /INPUT 1 "s_M";
    .port_info 28 /INPUT 1 "asserted";
    .port_info 29 /INPUT 1 "b_instr";
    .port_info 30 /INPUT 32 "ID_Next_PC";
    .port_info 31 /OUTPUT 32 "EX_Next_PC";
v0000000000c10920_0 .var "EXBL", 0 0;
v0000000000c10b00_0 .var "EX_ALU_OP", 3 0;
v0000000000c12180_0 .var "EX_Bit11_0", 31 0;
v0000000000c11780_0 .var "EX_Bit15_12", 3 0;
v0000000000c10a60_0 .var "EX_Bit31_28", 3 0;
v0000000000c11280_0 .var "EX_Next_PC", 31 0;
v0000000000c11500_0 .var "EX_RF_instr", 0 0;
v0000000000c10ba0_0 .var "EX_Shift_imm", 0 0;
v0000000000c115a0_0 .var "EX_addresing_modes", 7 0;
v0000000000c11e60_0 .var "EX_load_instr", 0 0;
v0000000000c10f60_0 .var "EX_mem_read_write", 0 0;
v0000000000c116e0_0 .var "EX_mem_size", 0 0;
v0000000000c11f00_0 .net "ID_Bit11_0", 31 0, v0000000000bc2b30_0;  alias, 1 drivers
v0000000000c10c40_0 .net "ID_Bit15_12", 3 0, v0000000000bce3a0_0;  alias, 1 drivers
v0000000000c10ce0_0 .net "ID_Bit31_28", 3 0, v0000000000bc35d0_0;  alias, 1 drivers
v0000000000c11000_0 .net "ID_CU", 9 0, v0000000000c6ad80_0;  alias, 1 drivers
v0000000000c11640_0 .net "ID_Next_PC", 31 0, v0000000000bc2d10_0;  alias, 1 drivers
v0000000000bcd720_0 .net "ID_addresing_modes", 7 0, o0000000000c1b4b8;  alias, 0 drivers
v0000000000bcc820_0 .net "Reset", 0 0, v0000000000c87b10_0;  alias, 1 drivers
v0000000000bccbe0_0 .net "asserted", 0 0, L_0000000000c12d70;  alias, 1 drivers
v0000000000bcdcc0_0 .net "b_instr", 0 0, L_0000000000c13160;  alias, 1 drivers
v0000000000bcdfe0_0 .net "clk", 0 0, v0000000000c88c90_0;  alias, 1 drivers
v0000000000bccdc0_0 .var "ex_S_M", 0 0;
v0000000000bccd20_0 .var "ex_asserted", 0 0;
v0000000000bcd040_0 .var "ex_b_instr", 0 0;
v0000000000bcd180_0 .net "mux_out_1", 31 0, L_0000000000c134e0;  alias, 1 drivers
v0000000000bcd5e0_0 .var "mux_out_1_A", 31 0;
v0000000000bcd900_0 .net "mux_out_2", 31 0, L_0000000000c13010;  alias, 1 drivers
v0000000000bcd9a0_0 .var "mux_out_2_B", 31 0;
v0000000000bcda40_0 .net "mux_out_3", 31 0, L_0000000000c13a20;  alias, 1 drivers
v0000000000bcdea0_0 .var "mux_out_3_C", 31 0;
v0000000000bcdf40_0 .net "s_M", 0 0, L_0000000000c137f0;  alias, 1 drivers
S_0000000000aa2fa0 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 133, 3 424 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 4 "ID_Bit15_12";
    .port_info 6 /OUTPUT 32 "ID_Bit31_0";
    .port_info 7 /INPUT 1 "choose_ta_r_nop";
    .port_info 8 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 1 "Reset";
    .port_info 11 /INPUT 1 "asserted";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
    .port_info 14 /OUTPUT 1 "TA_PP";
v0000000000bce080_0 .net "DataOut", 31 0, v0000000000c76350_0;  alias, 1 drivers
v0000000000bce1c0_0 .net "Hazard_Unit_Ld", 0 0, v0000000000c6aba0_0;  alias, 1 drivers
v0000000000bce3a0_0 .var "ID_Bit15_12", 3 0;
v0000000000bc3c10_0 .var "ID_Bit19_16", 3 0;
v0000000000bc26d0_0 .var "ID_Bit23_0", 23 0;
v0000000000bc2b30_0 .var "ID_Bit31_0", 31 0;
v0000000000bc35d0_0 .var "ID_Bit31_28", 3 0;
v0000000000bc2bd0_0 .var "ID_Bit3_0", 3 0;
v0000000000bc2d10_0 .var "ID_Next_PC", 31 0;
v0000000000bc3030_0 .net "PC4", 31 0, L_0000000000c8b030;  alias, 1 drivers
v0000000000bc3490_0 .net "Reset", 0 0, v0000000000c87b10_0;  alias, 1 drivers
v0000000000bc3cb0_0 .var "TA_PP", 0 0;
v0000000000bc3210_0 .net "asserted", 0 0, L_0000000000c12d70;  alias, 1 drivers
v0000000000bc2db0_0 .net "choose_ta_r_nop", 0 0, v0000000000c11140_0;  alias, 1 drivers
v0000000000bc3df0_0 .net "clk", 0 0, v0000000000c88c90_0;  alias, 1 drivers
S_0000000000aa3130 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 245, 3 609 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "MEMBL";
    .port_info 7 /OUTPUT 32 "wb_alu_out";
    .port_info 8 /OUTPUT 32 "wb_data_r_out";
    .port_info 9 /OUTPUT 4 "wb_bit15_12";
    .port_info 10 /OUTPUT 1 "WB_load_instr";
    .port_info 11 /OUTPUT 1 "WB_RF_Enable";
    .port_info 12 /INPUT 1 "Reset";
    .port_info 13 /OUTPUT 1 "WBBL";
v0000000000bc3670_0 .net "MEMBL", 0 0, v0000000000c11be0_0;  alias, 1 drivers
v0000000000bc3710_0 .net "MEM_RF_Enable", 0 0, v0000000000c11b40_0;  alias, 1 drivers
v0000000000bc3e90_0 .net "MEM_load_instr", 0 0, v0000000000c11460_0;  alias, 1 drivers
v0000000000bc3f30_0 .net "Reset", 0 0, v0000000000c87b10_0;  alias, 1 drivers
v0000000000bc3850_0 .var "WBBL", 0 0;
v0000000000b9e430_0 .var "WB_RF_Enable", 0 0;
v0000000000b9ec50_0 .var "WB_load_instr", 0 0;
v0000000000b9dc10_0 .net "alu_out", 31 0, v0000000000c10ec0_0;  alias, 1 drivers
v0000000000aa2820_0 .net "bit15_12", 3 0, v0000000000c11960_0;  alias, 1 drivers
v0000000000c68160_0 .net "clk", 0 0, v0000000000c88c90_0;  alias, 1 drivers
v0000000000c67bc0_0 .net "data_r_out", 31 0, v0000000000c6a530_0;  alias, 1 drivers
v0000000000c68200_0 .var "wb_alu_out", 31 0;
v0000000000c682a0_0 .var "wb_bit15_12", 3 0;
v0000000000c66fe0_0 .var "wb_data_r_out", 31 0;
S_0000000000aa32c0 .scope module, "Status_register" "Status_register" 2 148, 3 227 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
v0000000000c671c0_0 .net "Reset", 0 0, v0000000000c87b10_0;  alias, 1 drivers
v0000000000c67ee0_0 .net "S", 0 0, v0000000000bccdc0_0;  alias, 1 drivers
v0000000000c68520_0 .net "cc_in", 3 0, L_0000000000c8b530;  alias, 1 drivers
v0000000000c678a0_0 .var "cc_out", 3 0;
v0000000000c685c0_0 .net "clk", 0 0, v0000000000c88c90_0;  alias, 1 drivers
E_0000000000be8ac0 .event posedge, v0000000000c120e0_0;
S_0000000000a99b90 .scope module, "alu_1" "alu" 2 121, 3 1357 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 4 "ccCin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c68020_0 .net/s "A", 31 0, L_0000000000c13320;  alias, 1 drivers
v0000000000c66f40_0 .net "Alu_Out", 3 0, L_0000000000c8a810;  alias, 1 drivers
L_0000000000c8b988 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000c674e0_0 .net/s "B", 31 0, L_0000000000c8b988;  1 drivers
v0000000000c673a0_0 .var/i "Cin", 31 0;
L_0000000000c8b9d0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c67120_0 .net "OPS", 3 0, L_0000000000c8b9d0;  1 drivers
v0000000000c669a0_0 .var/s "OPS_result", 32 0;
v0000000000c67080_0 .net/s "S", 31 0, L_0000000000c8b030;  alias, 1 drivers
v0000000000c67c60_0 .net *"_ivl_11", 0 0, L_0000000000c8b850;  1 drivers
v0000000000c68340_0 .net *"_ivl_16", 0 0, L_0000000000c8ab30;  1 drivers
v0000000000c66a40_0 .net *"_ivl_3", 0 0, L_0000000000c8b5d0;  1 drivers
v0000000000c66ae0_0 .net *"_ivl_7", 0 0, L_0000000000c8b0d0;  1 drivers
L_0000000000c8ba18 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000000c67da0_0 .net "ccCin", 3 0, L_0000000000c8ba18;  1 drivers
v0000000000c66b80_0 .var/i "ol", 31 0;
v0000000000c66cc0_0 .var/i "tc", 31 0;
v0000000000c67260_0 .var/i "tn", 31 0;
v0000000000c67f80_0 .var/i "tv", 31 0;
v0000000000c683e0_0 .var/i "tz", 31 0;
E_0000000000be8540/0 .event edge, v0000000000c67da0_0, v0000000000c67120_0, v0000000000c68020_0, v0000000000c674e0_0;
E_0000000000be8540/1 .event edge, v0000000000c669a0_0, v0000000000c673a0_0;
E_0000000000be8540 .event/or E_0000000000be8540/0, E_0000000000be8540/1;
L_0000000000c8b5d0 .part v0000000000c67260_0, 0, 1;
L_0000000000c8b0d0 .part v0000000000c683e0_0, 0, 1;
L_0000000000c8b850 .part v0000000000c66cc0_0, 0, 1;
L_0000000000c8a810 .concat8 [ 1 1 1 1], L_0000000000c8ab30, L_0000000000c8b850, L_0000000000c8b0d0, L_0000000000c8b5d0;
L_0000000000c8ab30 .part v0000000000c67f80_0, 0, 1;
L_0000000000c8b030 .part v0000000000c669a0_0, 0, 32;
S_0000000000a99d20 .scope module, "alu_2" "alu" 2 156, 3 1357 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 4 "ccCin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c68480_0 .net/s "A", 31 0, v0000000000c82d10_0;  alias, 1 drivers
v0000000000c67d00_0 .net "Alu_Out", 3 0, L_0000000000c8b210;  alias, 1 drivers
v0000000000c66c20_0 .net/s "B", 31 0, v0000000000bc2d10_0;  alias, 1 drivers
v0000000000c68700_0 .var/i "Cin", 31 0;
L_0000000000c8ba60 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c687a0_0 .net "OPS", 3 0, L_0000000000c8ba60;  1 drivers
v0000000000c67580_0 .var/s "OPS_result", 32 0;
v0000000000c67300_0 .net/s "S", 31 0, L_0000000000c8abd0;  alias, 1 drivers
v0000000000c68660_0 .net *"_ivl_11", 0 0, L_0000000000c8a950;  1 drivers
v0000000000c67b20_0 .net *"_ivl_16", 0 0, L_0000000000c8a450;  1 drivers
v0000000000c67440_0 .net *"_ivl_3", 0 0, L_0000000000c8a8b0;  1 drivers
v0000000000c66900_0 .net *"_ivl_7", 0 0, L_0000000000c8ac70;  1 drivers
L_0000000000c8baa8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000000c67760_0 .net "ccCin", 3 0, L_0000000000c8baa8;  1 drivers
v0000000000c67620_0 .var/i "ol", 31 0;
v0000000000c676c0_0 .var/i "tc", 31 0;
v0000000000c67940_0 .var/i "tn", 31 0;
v0000000000c66d60_0 .var/i "tv", 31 0;
v0000000000c679e0_0 .var/i "tz", 31 0;
E_0000000000be85c0/0 .event edge, v0000000000c67760_0, v0000000000c687a0_0, v0000000000c68480_0, v0000000000c11640_0;
E_0000000000be85c0/1 .event edge, v0000000000c67580_0, v0000000000c68700_0;
E_0000000000be85c0 .event/or E_0000000000be85c0/0, E_0000000000be85c0/1;
L_0000000000c8a8b0 .part v0000000000c67940_0, 0, 1;
L_0000000000c8ac70 .part v0000000000c679e0_0, 0, 1;
L_0000000000c8a950 .part v0000000000c676c0_0, 0, 1;
L_0000000000c8b210 .concat8 [ 1 1 1 1], L_0000000000c8a450, L_0000000000c8a950, L_0000000000c8ac70, L_0000000000c8a8b0;
L_0000000000c8a450 .part v0000000000c66d60_0, 0, 1;
L_0000000000c8abd0 .part v0000000000c67580_0, 0, 32;
S_0000000000a99eb0 .scope module, "alu_main" "alu" 2 212, 3 1357 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 4 "ccCin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c680c0_0 .net/s "A", 31 0, v0000000000bcd5e0_0;  alias, 1 drivers
v0000000000c66e00_0 .net "Alu_Out", 3 0, L_0000000000c8b530;  alias, 1 drivers
v0000000000c66ea0_0 .net/s "B", 31 0, L_0000000000c12c90;  alias, 1 drivers
v0000000000c67800_0 .var/i "Cin", 31 0;
v0000000000c67a80_0 .net "OPS", 3 0, v0000000000c10b00_0;  alias, 1 drivers
v0000000000c67e40_0 .var/s "OPS_result", 32 0;
v0000000000c68f50_0 .net/s "S", 31 0, L_0000000000c8b710;  alias, 1 drivers
v0000000000c693b0_0 .net *"_ivl_11", 0 0, L_0000000000c8adb0;  1 drivers
v0000000000c69f90_0 .net *"_ivl_16", 0 0, L_0000000000c8b670;  1 drivers
v0000000000c6a030_0 .net *"_ivl_3", 0 0, L_0000000000c8b350;  1 drivers
v0000000000c68ff0_0 .net *"_ivl_7", 0 0, L_0000000000c8b490;  1 drivers
v0000000000c6a3f0_0 .net "ccCin", 3 0, v0000000000c678a0_0;  alias, 1 drivers
v0000000000c68af0_0 .var/i "ol", 31 0;
v0000000000c69090_0 .var/i "tc", 31 0;
v0000000000c68b90_0 .var/i "tn", 31 0;
v0000000000c68910_0 .var/i "tv", 31 0;
v0000000000c69db0_0 .var/i "tz", 31 0;
E_0000000000be8280/0 .event edge, v0000000000c109c0_0, v0000000000c10b00_0, v0000000000bcd5e0_0, v0000000000c66ea0_0;
E_0000000000be8280/1 .event edge, v0000000000c67e40_0, v0000000000c67800_0;
E_0000000000be8280 .event/or E_0000000000be8280/0, E_0000000000be8280/1;
L_0000000000c8b350 .part v0000000000c68b90_0, 0, 1;
L_0000000000c8b490 .part v0000000000c69db0_0, 0, 1;
L_0000000000c8adb0 .part v0000000000c69090_0, 0, 1;
L_0000000000c8b530 .concat8 [ 1 1 1 1], L_0000000000c8b670, L_0000000000c8adb0, L_0000000000c8b490, L_0000000000c8b350;
L_0000000000c8b670 .part v0000000000c68910_0, 0, 1;
L_0000000000c8b710 .part v0000000000c67e40_0, 0, 32;
S_0000000000a94b00 .scope module, "control_unit1" "control_unit" 2 141, 3 7 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "BL";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 9 "C_U_out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "Reset";
    .port_info 6 /INPUT 1 "asserted";
    .port_info 7 /INPUT 32 "A";
    .port_info 8 /OUTPUT 4 "R14_CU_OUT";
L_0000000000c13160 .functor BUFZ 1, v0000000000c6a5d0_0, C4<0>, C4<0>, C4<0>;
L_0000000000c130f0 .functor BUFZ 1, v0000000000c68cd0_0, C4<0>, C4<0>, C4<0>;
L_0000000000c13240 .functor BUFZ 1, v0000000000c69d10_0, C4<0>, C4<0>, C4<0>;
L_0000000000c13550 .functor BUFZ 4, v0000000000c6a490_0, C4<0000>, C4<0000>, C4<0000>;
v0000000000c696d0_0 .net "A", 31 0, v0000000000bc2b30_0;  alias, 1 drivers
v0000000000c6a210_0 .net "BL", 0 0, L_0000000000c130f0;  alias, 1 drivers
v0000000000c68eb0_0 .net "C_U_out", 8 0, L_0000000000c8a270;  alias, 1 drivers
v0000000000c69e50_0 .net "ID_B_instr", 0 0, L_0000000000c13160;  alias, 1 drivers
v0000000000c6a7b0_0 .net "R14_CU_OUT", 3 0, L_0000000000c13550;  alias, 1 drivers
v0000000000c69130_0 .net "Reset", 0 0, v0000000000c87b10_0;  alias, 1 drivers
v0000000000c69950_0 .net "S", 0 0, L_0000000000c13240;  alias, 1 drivers
v0000000000c68c30_0 .net *"_ivl_11", 0 0, v0000000000c6a170_0;  1 drivers
v0000000000c694f0_0 .net *"_ivl_17", 3 0, v0000000000c69770_0;  1 drivers
v0000000000c69c70_0 .net *"_ivl_21", 0 0, v0000000000c69ef0_0;  1 drivers
v0000000000c6a2b0_0 .net *"_ivl_26", 0 0, v0000000000c68e10_0;  1 drivers
v0000000000c6a350_0 .net *"_ivl_3", 0 0, v0000000000c69b30_0;  1 drivers
v0000000000c691d0_0 .net *"_ivl_7", 0 0, v0000000000c6a670_0;  1 drivers
v0000000000c69770_0 .var "alu_op", 3 0;
v0000000000c69a90_0 .net "asserted", 0 0, L_0000000000c12d70;  alias, 1 drivers
v0000000000c68cd0_0 .var "b_bl", 0 0;
v0000000000c6a5d0_0 .var "b_instr", 0 0;
v0000000000c69d10_0 .var "change", 0 0;
v0000000000c68a50_0 .net "clk", 0 0, v0000000000c88c90_0;  alias, 1 drivers
v0000000000c6a710_0 .var "instr", 2 0;
v0000000000c6a170_0 .var "l_instr", 0 0;
v0000000000c69ef0_0 .var "m_rw", 0 0;
v0000000000c68e10_0 .var "m_size", 0 0;
v0000000000c69270_0 .var "r_sr_off", 0 0;
v0000000000c6a490_0 .var "rcu", 3 0;
v0000000000c6a670_0 .var "rf_instr", 0 0;
v0000000000c69b30_0 .var "s_imm", 0 0;
E_0000000000be8740/0 .event edge, v0000000000c12040_0, v0000000000c11f00_0, v0000000000c10880_0, v0000000000c6a710_0;
E_0000000000be8740/1 .event edge, v0000000000c6a170_0, v0000000000c68cd0_0;
E_0000000000be8740 .event/or E_0000000000be8740/0, E_0000000000be8740/1;
LS_0000000000c8a270_0_0 .concat8 [ 1 1 4 1], v0000000000c6a670_0, v0000000000c6a170_0, v0000000000c69770_0, v0000000000c69b30_0;
LS_0000000000c8a270_0_4 .concat8 [ 1 1 0 0], v0000000000c69ef0_0, v0000000000c68e10_0;
L_0000000000c8a270 .concat8 [ 7 2 0 0], LS_0000000000c8a270_0_0, LS_0000000000c8a270_0_4;
S_0000000000a94c90 .scope module, "data_ram" "data_ram256x8" 2 237, 3 671 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000c68d70_0 .net "Address", 31 0, v0000000000c10ec0_0;  alias, 1 drivers
v0000000000c69310_0 .net "DataIn", 31 0, v0000000000c12680_0;  alias, 1 drivers
v0000000000c6a530_0 .var "DataOut", 31 0;
v0000000000c69810 .array "Mem", 255 0, 7 0;
v0000000000c689b0_0 .net "ReadWrite", 0 0, v0000000000c12360_0;  alias, 1 drivers
v0000000000c69450_0 .net "Size", 0 0, v0000000000c124a0_0;  alias, 1 drivers
E_0000000000be81c0/0 .event edge, v0000000000c124a0_0, v0000000000c12680_0, v0000000000c10ec0_0, v0000000000c12360_0;
E_0000000000be81c0/1 .event edge, v0000000000c67bc0_0;
E_0000000000be81c0 .event/or E_0000000000be81c0/0, E_0000000000be81c0/1;
S_0000000000a94e20 .scope module, "h_u" "hazard_unit" 2 259, 3 855 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "ID_shift_imm";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 4 "EX_Bit15_12";
    .port_info 13 /INPUT 4 "MEM_Bit15_12";
    .port_info 14 /INPUT 4 "WB_Bit15_12";
    .port_info 15 /INPUT 4 "ID_Bit3_0";
    .port_info 16 /INPUT 4 "ID_Bit19_16";
v0000000000c69590_0 .net "EX_Bit15_12", 3 0, v0000000000c11780_0;  alias, 1 drivers
v0000000000c69630_0 .net "EX_RF_Enable", 0 0, v0000000000c11500_0;  alias, 1 drivers
v0000000000c698b0_0 .net "EX_load_instr", 0 0, v0000000000c11e60_0;  alias, 1 drivers
v0000000000c699f0_0 .net "ID_Bit19_16", 3 0, v0000000000bc3c10_0;  alias, 1 drivers
v0000000000c69bd0_0 .net "ID_Bit3_0", 3 0, v0000000000bc2bd0_0;  alias, 1 drivers
v0000000000c6b640_0 .net "ID_shift_imm", 0 0, L_0000000000c8b7b0;  1 drivers
v0000000000c6aba0_0 .var "IF_ID_load", 0 0;
v0000000000c6ac40_0 .net "MEM_Bit15_12", 3 0, v0000000000c11960_0;  alias, 1 drivers
v0000000000c6c680_0 .net "MEM_RF_Enable", 0 0, v0000000000c11b40_0;  alias, 1 drivers
v0000000000c6c720_0 .var "MUX1_signal", 1 0;
v0000000000c6c7c0_0 .var "MUX2_signal", 1 0;
v0000000000c6b1e0_0 .var "MUX3_signal", 1 0;
v0000000000c6b960_0 .var "MUXControlUnit_signal", 0 0;
v0000000000c6bf00_0 .var "PC_RF_load", 0 0;
v0000000000c6c180_0 .net "WB_Bit15_12", 3 0, v0000000000c682a0_0;  alias, 1 drivers
v0000000000c6bb40_0 .net "WB_RF_Enable", 0 0, v0000000000b9e430_0;  alias, 1 drivers
v0000000000c6a9c0_0 .net "clk", 0 0, v0000000000c88c90_0;  alias, 1 drivers
E_0000000000be86c0/0 .event edge, v0000000000c11a00_0, v0000000000bc2bd0_0, v0000000000c11d20_0, v0000000000c6b640_0;
E_0000000000be86c0/1 .event edge, v0000000000bc3c10_0, v0000000000b9e430_0, v0000000000c682a0_0, v0000000000c11b40_0;
E_0000000000be86c0/2 .event edge, v0000000000c11960_0, v0000000000c118c0_0;
E_0000000000be86c0 .event/or E_0000000000be86c0/0, E_0000000000be86c0/1, E_0000000000be86c0/2;
S_0000000000aa9a50 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 144, 3 744 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "C_U";
    .port_info 1 /INPUT 1 "BL";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "HF_U";
    .port_info 4 /OUTPUT 10 "MUX_Out";
    .port_info 5 /OUTPUT 1 "S_M";
L_0000000000c137f0 .functor BUFZ 1, v0000000000c6c540_0, C4<0>, C4<0>, C4<0>;
v0000000000c6bdc0_0 .net "BL", 0 0, L_0000000000c130f0;  alias, 1 drivers
v0000000000c6c4a0_0 .net "C_U", 8 0, L_0000000000c8a270;  alias, 1 drivers
v0000000000c6ae20_0 .net "HF_U", 0 0, v0000000000c6b960_0;  alias, 1 drivers
v0000000000c6ace0_0 .net "MUX_Out", 9 0, v0000000000c6ad80_0;  alias, 1 drivers
v0000000000c6b6e0_0 .net "S", 0 0, L_0000000000c13240;  alias, 1 drivers
v0000000000c6c2c0_0 .net "S_M", 0 0, L_0000000000c137f0;  alias, 1 drivers
v0000000000c6c540_0 .var "change", 0 0;
v0000000000c6ad80_0 .var "salida", 9 0;
E_0000000000be8880 .event edge, v0000000000c6b960_0, v0000000000c6a210_0, v0000000000c68eb0_0, v0000000000c69950_0;
S_0000000000aa9be0 .scope module, "mux_2x1_Reg1" "mux_2x1_Reg" 2 206, 3 795 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 4 "MUX_Out";
L_0000000000c135c0 .functor BUFZ 4, v0000000000c6b780_0, C4<0000>, C4<0000>, C4<0000>;
v0000000000c6c360_0 .net "A", 3 0, v0000000000c682a0_0;  alias, 1 drivers
v0000000000c6b3c0_0 .net "B", 3 0, L_0000000000c13550;  alias, 1 drivers
v0000000000c6b280_0 .net "MUX_Out", 3 0, L_0000000000c135c0;  alias, 1 drivers
v0000000000c6b780_0 .var "salida", 3 0;
v0000000000c6c0e0_0 .net "sig", 0 0, L_0000000000c130f0;  alias, 1 drivers
E_0000000000be8a40 .event edge, v0000000000c6a210_0, v0000000000c682a0_0, v0000000000c6a7b0_0;
S_0000000000aa9d70 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 123, 3 775 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c13e80 .functor BUFZ 32, v0000000000c6b460_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c6a920_0 .net "A", 31 0, L_0000000000c8b030;  alias, 1 drivers
v0000000000c6c220_0 .net "B", 31 0, L_0000000000c13470;  alias, 1 drivers
v0000000000c6b320_0 .net "MUX_Out", 31 0, L_0000000000c13e80;  alias, 1 drivers
v0000000000c6b460_0 .var "salida", 31 0;
v0000000000c6c400_0 .net "sig", 0 0, v0000000000c11140_0;  alias, 1 drivers
E_0000000000be8200 .event edge, v0000000000c11140_0, v0000000000bc3030_0, v0000000000c6c220_0;
S_0000000000c74940 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 218, 3 775 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c12c90 .functor BUFZ 32, v0000000000c6af60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c6aa60_0 .net "A", 31 0, v0000000000bcd9a0_0;  alias, 1 drivers
v0000000000c6b000_0 .net "B", 31 0, v0000000000c84890_0;  alias, 1 drivers
v0000000000c6b500_0 .net "MUX_Out", 31 0, L_0000000000c12c90;  alias, 1 drivers
v0000000000c6af60_0 .var "salida", 31 0;
v0000000000c6ab00_0 .net "sig", 0 0, v0000000000c10ba0_0;  alias, 1 drivers
E_0000000000be8440 .event edge, v0000000000c10ba0_0, v0000000000bcd9a0_0, v0000000000c6b000_0;
S_0000000000c74df0 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 241, 3 775 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c12c20 .functor BUFZ 32, v0000000000c6b140_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c6aec0_0 .net "A", 31 0, v0000000000c10ec0_0;  alias, 1 drivers
v0000000000c6b0a0_0 .net "B", 31 0, v0000000000c6a530_0;  alias, 1 drivers
v0000000000c6b8c0_0 .net "MUX_Out", 31 0, L_0000000000c12c20;  alias, 1 drivers
v0000000000c6b140_0 .var "salida", 31 0;
v0000000000c6b5a0_0 .net "sig", 0 0, v0000000000c11460_0;  alias, 1 drivers
E_0000000000be88c0 .event edge, v0000000000c11460_0, v0000000000c10ec0_0, v0000000000c67bc0_0;
S_0000000000c74f80 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 249, 3 775 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c13be0 .functor BUFZ 32, v0000000000c6baa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c6be60_0 .net "A", 31 0, v0000000000c68200_0;  alias, 1 drivers
v0000000000c6b820_0 .net "B", 31 0, v0000000000c66fe0_0;  alias, 1 drivers
v0000000000c6ba00_0 .net "MUX_Out", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c6baa0_0 .var "salida", 31 0;
v0000000000c6bbe0_0 .net "sig", 0 0, v0000000000b9ec50_0;  alias, 1 drivers
E_0000000000be84c0 .event edge, v0000000000b9ec50_0, v0000000000c68200_0, v0000000000c66fe0_0;
S_0000000000c75110 .scope module, "mux_2x1_stages_8" "mux_2x1_Stages" 2 126, 3 775 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c13470 .functor BUFZ 32, v0000000000c6bfa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c6bc80_0 .net "A", 31 0, L_0000000000c8abd0;  alias, 1 drivers
v0000000000c6bd20_0 .net "B", 31 0, L_0000000000c13010;  alias, 1 drivers
v0000000000c6c5e0_0 .net "MUX_Out", 31 0, L_0000000000c13470;  alias, 1 drivers
v0000000000c6bfa0_0 .var "salida", 31 0;
v0000000000c6c040_0 .net "sig", 0 0, v0000000000bc3cb0_0;  alias, 1 drivers
E_0000000000be8480 .event edge, v0000000000c122c0_0, v0000000000c67300_0, v0000000000bcd900_0;
S_0000000000c75750 .scope module, "mux_2x1_stages_alu" "mux_2x1_Stages" 2 208, 3 775 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000c12bb0 .functor BUFZ 32, v0000000000c76a30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c75db0_0 .net "A", 31 0, L_0000000000c8b710;  alias, 1 drivers
v0000000000c760d0_0 .net "B", 31 0, v0000000000c11280_0;  alias, 1 drivers
v0000000000c76df0_0 .net "MUX_Out", 31 0, L_0000000000c12bb0;  alias, 1 drivers
v0000000000c76a30_0 .var "salida", 31 0;
v0000000000c777f0_0 .net "sig", 0 0, L_0000000000c130f0;  alias, 1 drivers
E_0000000000be8780 .event edge, v0000000000c6a210_0, v0000000000c68f50_0, v0000000000c11280_0;
S_0000000000c752a0 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 173, 3 719 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c134e0 .functor BUFZ 32, v0000000000c77110_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c77570_0 .net "A_O", 31 0, L_0000000000c12bb0;  alias, 1 drivers
v0000000000c76b70_0 .net "HF_U", 1 0, v0000000000c6c720_0;  alias, 1 drivers
v0000000000c75f90_0 .net "MUX_Out", 31 0, L_0000000000c134e0;  alias, 1 drivers
v0000000000c77070_0 .net "M_O", 31 0, L_0000000000c12c20;  alias, 1 drivers
v0000000000c76210_0 .net "PW", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c76710_0 .net "X", 31 0, v0000000000c7f590_0;  alias, 1 drivers
v0000000000c77110_0 .var "salida", 31 0;
E_0000000000be8d00/0 .event edge, v0000000000c6c720_0, v0000000000c76710_0, v0000000000c11320_0, v0000000000c6b8c0_0;
E_0000000000be8d00/1 .event edge, v0000000000c6ba00_0;
E_0000000000be8d00 .event/or E_0000000000be8d00/0, E_0000000000be8d00/1;
S_0000000000c75430 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 176, 3 719 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c13010 .functor BUFZ 32, v0000000000c76030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c76d50_0 .net "A_O", 31 0, L_0000000000c12bb0;  alias, 1 drivers
v0000000000c771b0_0 .net "HF_U", 1 0, v0000000000c6c7c0_0;  alias, 1 drivers
v0000000000c76530_0 .net "MUX_Out", 31 0, L_0000000000c13010;  alias, 1 drivers
v0000000000c76ad0_0 .net "M_O", 31 0, L_0000000000c12c20;  alias, 1 drivers
v0000000000c76670_0 .net "PW", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c76e90_0 .net "X", 31 0, v0000000000c7f3b0_0;  alias, 1 drivers
v0000000000c76030_0 .var "salida", 31 0;
E_0000000000be80c0/0 .event edge, v0000000000c6c7c0_0, v0000000000c76e90_0, v0000000000c11320_0, v0000000000c6b8c0_0;
E_0000000000be80c0/1 .event edge, v0000000000c6ba00_0;
E_0000000000be80c0 .event/or E_0000000000be80c0/0, E_0000000000be80c0/1;
S_0000000000c74c60 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 179, 3 719 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000c13a20 .functor BUFZ 32, v0000000000c75bd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c76170_0 .net "A_O", 31 0, L_0000000000c12bb0;  alias, 1 drivers
v0000000000c75e50_0 .net "HF_U", 1 0, v0000000000c6b1e0_0;  alias, 1 drivers
v0000000000c76c10_0 .net "MUX_Out", 31 0, L_0000000000c13a20;  alias, 1 drivers
v0000000000c77250_0 .net "M_O", 31 0, L_0000000000c12c20;  alias, 1 drivers
v0000000000c76f30_0 .net "PW", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c762b0_0 .net "X", 31 0, v0000000000c82db0_0;  alias, 1 drivers
v0000000000c75bd0_0 .var "salida", 31 0;
E_0000000000be89c0/0 .event edge, v0000000000c6b1e0_0, v0000000000c762b0_0, v0000000000c11320_0, v0000000000c6b8c0_0;
E_0000000000be89c0/1 .event edge, v0000000000c6ba00_0;
E_0000000000be89c0 .event/or E_0000000000be89c0/0, E_0000000000be89c0/1;
S_0000000000c74ad0 .scope module, "ram1" "inst_ram256x8" 2 86, 3 639 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v0000000000c75ef0_0 .net "Address", 31 0, L_0000000000c13320;  alias, 1 drivers
v0000000000c76350_0 .var "DataOut", 31 0;
v0000000000c77610 .array "Mem", 255 0, 7 0;
E_0000000000be8ec0 .event edge, v0000000000c68020_0, v0000000000bce080_0;
S_0000000000c755c0 .scope module, "register_file_1" "register_file" 2 169, 3 1164 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /OUTPUT 32 "R14out";
    .port_info 7 /INPUT 4 "C";
    .port_info 8 /INPUT 4 "SA";
    .port_info 9 /INPUT 4 "SB";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "HZPCld";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "RST";
L_0000000000c13320 .functor BUFZ 32, v0000000000c7dbf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000000c13da0 .functor BUFZ 32, v0000000000c7bad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c819b0_0 .net "C", 3 0, L_0000000000c135c0;  alias, 1 drivers
v0000000000c83df0_0 .net "CLK", 0 0, v0000000000c88c90_0;  alias, 1 drivers
v0000000000c81cd0_0 .net "E", 15 0, v0000000000c7dfb0_0;  1 drivers
v0000000000c83fd0_0 .net "HZPCld", 0 0, v0000000000c6bf00_0;  alias, 1 drivers
v0000000000c838f0_0 .net "MO", 31 0, v0000000000c81ff0_0;  1 drivers
v0000000000c83d50_0 .net "PA", 31 0, v0000000000c7f590_0;  alias, 1 drivers
v0000000000c83490_0 .net "PB", 31 0, v0000000000c7f3b0_0;  alias, 1 drivers
v0000000000c82450_0 .net "PCin", 31 0, L_0000000000c13e80;  alias, 1 drivers
v0000000000c83e90_0 .net "PCout", 31 0, L_0000000000c13320;  alias, 1 drivers
v0000000000c82590_0 .net "PD", 31 0, v0000000000c82db0_0;  alias, 1 drivers
v0000000000c835d0_0 .net "PW", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c83f30_0 .net "Q0", 31 0, v0000000000c76cb0_0;  1 drivers
v0000000000c82ef0_0 .net "Q1", 31 0, v0000000000c77430_0;  1 drivers
v0000000000c83710_0 .net "Q10", 31 0, v0000000000c76990_0;  1 drivers
v0000000000c82630_0 .net "Q11", 31 0, v0000000000c75950_0;  1 drivers
v0000000000c837b0_0 .net "Q12", 31 0, v0000000000c7d3d0_0;  1 drivers
v0000000000c81b90_0 .net "Q13", 31 0, v0000000000c7c430_0;  1 drivers
v0000000000c82770_0 .net "Q14", 31 0, v0000000000c7bad0_0;  1 drivers
v0000000000c82c70_0 .net "Q15", 31 0, v0000000000c7dbf0_0;  1 drivers
v0000000000c81a50_0 .net "Q2", 31 0, v0000000000c7cb10_0;  1 drivers
v0000000000c82a90_0 .net "Q3", 31 0, v0000000000c7e0f0_0;  1 drivers
v0000000000c81af0_0 .net "Q4", 31 0, v0000000000c7bfd0_0;  1 drivers
v0000000000c82950_0 .net "Q5", 31 0, v0000000000c7dc90_0;  1 drivers
v0000000000c81c30_0 .net "Q6", 31 0, v0000000000c7df10_0;  1 drivers
v0000000000c83990_0 .net "Q7", 31 0, v0000000000c7c750_0;  1 drivers
v0000000000c81d70_0 .net "Q8", 31 0, v0000000000c7d0b0_0;  1 drivers
v0000000000c83a30_0 .net "Q9", 31 0, v0000000000c7c930_0;  1 drivers
v0000000000c81e10_0 .net "R14out", 31 0, L_0000000000c13da0;  alias, 1 drivers
o0000000000c20b58 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000c82f90_0 .net "R15MO", 1 0, o0000000000c20b58;  0 drivers
v0000000000c81eb0_0 .net "RFLd", 0 0, v0000000000b9e430_0;  alias, 1 drivers
v0000000000c81f50_0 .net "RST", 0 0, v0000000000c87b10_0;  alias, 1 drivers
v0000000000c82810_0 .net "SA", 3 0, v0000000000bc3c10_0;  alias, 1 drivers
v0000000000c828b0_0 .net "SB", 3 0, v0000000000bc2bd0_0;  alias, 1 drivers
L_0000000000c8af90 .part v0000000000c7dfb0_0, 15, 1;
L_0000000000c8a3b0 .part v0000000000c7dfb0_0, 0, 1;
L_0000000000c8b3f0 .part v0000000000c7dfb0_0, 1, 1;
L_0000000000c8b170 .part v0000000000c7dfb0_0, 2, 1;
L_0000000000c8a310 .part v0000000000c7dfb0_0, 3, 1;
L_0000000000c8a4f0 .part v0000000000c7dfb0_0, 4, 1;
L_0000000000c8a6d0 .part v0000000000c7dfb0_0, 5, 1;
L_0000000000c8ae50 .part v0000000000c7dfb0_0, 6, 1;
L_0000000000c8a1d0 .part v0000000000c7dfb0_0, 7, 1;
L_0000000000c8a770 .part v0000000000c7dfb0_0, 8, 1;
L_0000000000c8aa90 .part v0000000000c7dfb0_0, 9, 1;
L_0000000000c8aef0 .part v0000000000c7dfb0_0, 10, 1;
L_0000000000c8ad10 .part v0000000000c7dfb0_0, 11, 1;
L_0000000000c8a590 .part v0000000000c7dfb0_0, 12, 1;
L_0000000000c8b2b0 .part v0000000000c7dfb0_0, 13, 1;
L_0000000000c8a9f0 .part v0000000000c7dfb0_0, 14, 1;
S_0000000000c79260 .scope module, "R0" "register" 3 1195, 3 1320 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c767b0_0 .net "CLK", 0 0, v0000000000c88c90_0;  alias, 1 drivers
v0000000000c75b30_0 .net "PW", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c76cb0_0 .var "Q", 31 0;
v0000000000c75a90_0 .net "RFLd", 0 0, L_0000000000c8a3b0;  1 drivers
v0000000000c763f0_0 .net "RST", 0 0, v0000000000c87b10_0;  alias, 1 drivers
S_0000000000c79580 .scope module, "R1" "register" 3 1196, 3 1320 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c76fd0_0 .net "CLK", 0 0, v0000000000c88c90_0;  alias, 1 drivers
v0000000000c765d0_0 .net "PW", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c77430_0 .var "Q", 31 0;
v0000000000c76850_0 .net "RFLd", 0 0, L_0000000000c8b3f0;  1 drivers
v0000000000c76490_0 .net "RST", 0 0, v0000000000c87b10_0;  alias, 1 drivers
S_0000000000c77c80 .scope module, "R10" "register" 3 1205, 3 1320 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c772f0_0 .net "CLK", 0 0, v0000000000c88c90_0;  alias, 1 drivers
v0000000000c77750_0 .net "PW", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c76990_0 .var "Q", 31 0;
v0000000000c774d0_0 .net "RFLd", 0 0, L_0000000000c8aef0;  1 drivers
v0000000000c77390_0 .net "RST", 0 0, v0000000000c87b10_0;  alias, 1 drivers
S_0000000000c77fa0 .scope module, "R11" "register" 3 1206, 3 1320 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c776b0_0 .net "CLK", 0 0, v0000000000c88c90_0;  alias, 1 drivers
v0000000000c75d10_0 .net "PW", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c75950_0 .var "Q", 31 0;
v0000000000c768f0_0 .net "RFLd", 0 0, L_0000000000c8ad10;  1 drivers
v0000000000c759f0_0 .net "RST", 0 0, v0000000000c87b10_0;  alias, 1 drivers
S_0000000000c790d0 .scope module, "R12" "register" 3 1207, 3 1320 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c75c70_0 .net "CLK", 0 0, v0000000000c88c90_0;  alias, 1 drivers
v0000000000c7c7f0_0 .net "PW", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c7d3d0_0 .var "Q", 31 0;
v0000000000c7cf70_0 .net "RFLd", 0 0, L_0000000000c8a590;  1 drivers
v0000000000c7bc10_0 .net "RST", 0 0, v0000000000c87b10_0;  alias, 1 drivers
S_0000000000c79710 .scope module, "R13" "register" 3 1208, 3 1320 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7d150_0 .net "CLK", 0 0, v0000000000c88c90_0;  alias, 1 drivers
v0000000000c7c570_0 .net "PW", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c7c430_0 .var "Q", 31 0;
v0000000000c7dab0_0 .net "RFLd", 0 0, L_0000000000c8b2b0;  1 drivers
v0000000000c7c4d0_0 .net "RST", 0 0, v0000000000c87b10_0;  alias, 1 drivers
S_0000000000c793f0 .scope module, "R14" "register" 3 1209, 3 1320 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7cc50_0 .net "CLK", 0 0, v0000000000c88c90_0;  alias, 1 drivers
v0000000000c7bcb0_0 .net "PW", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c7bad0_0 .var "Q", 31 0;
v0000000000c7bd50_0 .net "RFLd", 0 0, L_0000000000c8a9f0;  1 drivers
v0000000000c7c250_0 .net "RST", 0 0, v0000000000c87b10_0;  alias, 1 drivers
S_0000000000c782c0 .scope module, "R15" "PCregister" 3 1210, 3 1334 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7ca70_0 .net "CLK", 0 0, v0000000000c88c90_0;  alias, 1 drivers
v0000000000c7cd90_0 .net "HZPCld", 0 0, v0000000000c6bf00_0;  alias, 1 drivers
v0000000000c7c9d0_0 .net "MOin", 31 0, v0000000000c81ff0_0;  alias, 1 drivers
v0000000000c7dbf0_0 .var "Q", 31 0;
v0000000000c7d510_0 .net "RST", 0 0, v0000000000c87b10_0;  alias, 1 drivers
S_0000000000c77960 .scope module, "R2" "register" 3 1197, 3 1320 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7bdf0_0 .net "CLK", 0 0, v0000000000c88c90_0;  alias, 1 drivers
v0000000000c7be90_0 .net "PW", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c7cb10_0 .var "Q", 31 0;
v0000000000c7d5b0_0 .net "RFLd", 0 0, L_0000000000c8b170;  1 drivers
v0000000000c7d970_0 .net "RST", 0 0, v0000000000c87b10_0;  alias, 1 drivers
S_0000000000c78130 .scope module, "R3" "register" 3 1198, 3 1320 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7de70_0 .net "CLK", 0 0, v0000000000c88c90_0;  alias, 1 drivers
v0000000000c7c390_0 .net "PW", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c7e0f0_0 .var "Q", 31 0;
v0000000000c7bf30_0 .net "RFLd", 0 0, L_0000000000c8a310;  1 drivers
v0000000000c7db50_0 .net "RST", 0 0, v0000000000c87b10_0;  alias, 1 drivers
S_0000000000c77e10 .scope module, "R4" "register" 3 1199, 3 1320 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7c610_0 .net "CLK", 0 0, v0000000000c88c90_0;  alias, 1 drivers
v0000000000c7c6b0_0 .net "PW", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c7bfd0_0 .var "Q", 31 0;
v0000000000c7cbb0_0 .net "RFLd", 0 0, L_0000000000c8a4f0;  1 drivers
v0000000000c7b990_0 .net "RST", 0 0, v0000000000c87b10_0;  alias, 1 drivers
S_0000000000c78450 .scope module, "R5" "register" 3 1200, 3 1320 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7ced0_0 .net "CLK", 0 0, v0000000000c88c90_0;  alias, 1 drivers
v0000000000c7ddd0_0 .net "PW", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c7dc90_0 .var "Q", 31 0;
v0000000000c7dd30_0 .net "RFLd", 0 0, L_0000000000c8a6d0;  1 drivers
v0000000000c7c1b0_0 .net "RST", 0 0, v0000000000c87b10_0;  alias, 1 drivers
S_0000000000c785e0 .scope module, "R6" "register" 3 1201, 3 1320 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7c2f0_0 .net "CLK", 0 0, v0000000000c88c90_0;  alias, 1 drivers
v0000000000c7d330_0 .net "PW", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c7df10_0 .var "Q", 31 0;
v0000000000c7c110_0 .net "RFLd", 0 0, L_0000000000c8ae50;  1 drivers
v0000000000c7d790_0 .net "RST", 0 0, v0000000000c87b10_0;  alias, 1 drivers
S_0000000000c78770 .scope module, "R7" "register" 3 1202, 3 1320 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7d470_0 .net "CLK", 0 0, v0000000000c88c90_0;  alias, 1 drivers
v0000000000c7d650_0 .net "PW", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c7c750_0 .var "Q", 31 0;
v0000000000c7d6f0_0 .net "RFLd", 0 0, L_0000000000c8a1d0;  1 drivers
v0000000000c7c070_0 .net "RST", 0 0, v0000000000c87b10_0;  alias, 1 drivers
S_0000000000c77af0 .scope module, "R8" "register" 3 1203, 3 1320 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7d010_0 .net "CLK", 0 0, v0000000000c88c90_0;  alias, 1 drivers
v0000000000c7c890_0 .net "PW", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c7d0b0_0 .var "Q", 31 0;
v0000000000c7d830_0 .net "RFLd", 0 0, L_0000000000c8a770;  1 drivers
v0000000000c7d1f0_0 .net "RST", 0 0, v0000000000c87b10_0;  alias, 1 drivers
S_0000000000c78900 .scope module, "R9" "register" 3 1204, 3 1320 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c7e050_0 .net "CLK", 0 0, v0000000000c88c90_0;  alias, 1 drivers
v0000000000c7d8d0_0 .net "PW", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c7c930_0 .var "Q", 31 0;
v0000000000c7da10_0 .net "RFLd", 0 0, L_0000000000c8aa90;  1 drivers
v0000000000c7ccf0_0 .net "RST", 0 0, v0000000000c87b10_0;  alias, 1 drivers
S_0000000000c78a90 .scope module, "bc" "binary_decoder" 3 1178, 3 1216 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000c7d290_0 .net "C", 3 0, L_0000000000c135c0;  alias, 1 drivers
v0000000000c7dfb0_0 .var "E", 15 0;
v0000000000c7ba30_0 .net "Ld", 0 0, v0000000000b9e430_0;  alias, 1 drivers
E_0000000000be8080 .event edge, v0000000000b9e430_0, v0000000000c6b280_0;
S_0000000000c78c20 .scope module, "muxA" "multiplexer" 3 1181, 3 1248 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c7ce30_0 .net "I0", 31 0, v0000000000c76cb0_0;  alias, 1 drivers
v0000000000c7f770_0 .net "I1", 31 0, v0000000000c77430_0;  alias, 1 drivers
v0000000000c7e550_0 .net "I10", 31 0, v0000000000c76990_0;  alias, 1 drivers
v0000000000c7e690_0 .net "I11", 31 0, v0000000000c75950_0;  alias, 1 drivers
v0000000000c7ed70_0 .net "I12", 31 0, v0000000000c7d3d0_0;  alias, 1 drivers
v0000000000c7f630_0 .net "I13", 31 0, v0000000000c7c430_0;  alias, 1 drivers
v0000000000c7f810_0 .net "I14", 31 0, v0000000000c7bad0_0;  alias, 1 drivers
v0000000000c7e9b0_0 .net "I15", 31 0, v0000000000c7dbf0_0;  alias, 1 drivers
v0000000000c7e870_0 .net "I2", 31 0, v0000000000c7cb10_0;  alias, 1 drivers
v0000000000c7e370_0 .net "I3", 31 0, v0000000000c7e0f0_0;  alias, 1 drivers
v0000000000c7e2d0_0 .net "I4", 31 0, v0000000000c7bfd0_0;  alias, 1 drivers
v0000000000c7ec30_0 .net "I5", 31 0, v0000000000c7dc90_0;  alias, 1 drivers
v0000000000c7e730_0 .net "I6", 31 0, v0000000000c7df10_0;  alias, 1 drivers
v0000000000c7f450_0 .net "I7", 31 0, v0000000000c7c750_0;  alias, 1 drivers
v0000000000c7ef50_0 .net "I8", 31 0, v0000000000c7d0b0_0;  alias, 1 drivers
v0000000000c7f130_0 .net "I9", 31 0, v0000000000c7c930_0;  alias, 1 drivers
v0000000000c7f590_0 .var "P", 31 0;
v0000000000c7f6d0_0 .net "S", 3 0, v0000000000bc3c10_0;  alias, 1 drivers
E_0000000000be8140/0 .event edge, v0000000000c7dbf0_0, v0000000000c7bad0_0, v0000000000c7c430_0, v0000000000c7d3d0_0;
E_0000000000be8140/1 .event edge, v0000000000c75950_0, v0000000000c76990_0, v0000000000c7c930_0, v0000000000c7d0b0_0;
E_0000000000be8140/2 .event edge, v0000000000c7c750_0, v0000000000c7df10_0, v0000000000c7dc90_0, v0000000000c7bfd0_0;
E_0000000000be8140/3 .event edge, v0000000000c7e0f0_0, v0000000000c7cb10_0, v0000000000c77430_0, v0000000000c76cb0_0;
E_0000000000be8140/4 .event edge, v0000000000bc3c10_0;
E_0000000000be8140 .event/or E_0000000000be8140/0, E_0000000000be8140/1, E_0000000000be8140/2, E_0000000000be8140/3, E_0000000000be8140/4;
S_0000000000c78db0 .scope module, "muxB" "multiplexer" 3 1182, 3 1248 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c7eff0_0 .net "I0", 31 0, v0000000000c76cb0_0;  alias, 1 drivers
v0000000000c7ecd0_0 .net "I1", 31 0, v0000000000c77430_0;  alias, 1 drivers
v0000000000c7eeb0_0 .net "I10", 31 0, v0000000000c76990_0;  alias, 1 drivers
v0000000000c7ee10_0 .net "I11", 31 0, v0000000000c75950_0;  alias, 1 drivers
v0000000000c7eaf0_0 .net "I12", 31 0, v0000000000c7d3d0_0;  alias, 1 drivers
v0000000000c7e190_0 .net "I13", 31 0, v0000000000c7c430_0;  alias, 1 drivers
v0000000000c7f1d0_0 .net "I14", 31 0, v0000000000c7bad0_0;  alias, 1 drivers
v0000000000c7e410_0 .net "I15", 31 0, v0000000000c7dbf0_0;  alias, 1 drivers
v0000000000c7f4f0_0 .net "I2", 31 0, v0000000000c7cb10_0;  alias, 1 drivers
v0000000000c7f270_0 .net "I3", 31 0, v0000000000c7e0f0_0;  alias, 1 drivers
v0000000000c7e4b0_0 .net "I4", 31 0, v0000000000c7bfd0_0;  alias, 1 drivers
v0000000000c7e5f0_0 .net "I5", 31 0, v0000000000c7dc90_0;  alias, 1 drivers
v0000000000c7e910_0 .net "I6", 31 0, v0000000000c7df10_0;  alias, 1 drivers
v0000000000c7f310_0 .net "I7", 31 0, v0000000000c7c750_0;  alias, 1 drivers
v0000000000c7e230_0 .net "I8", 31 0, v0000000000c7d0b0_0;  alias, 1 drivers
v0000000000c7ea50_0 .net "I9", 31 0, v0000000000c7c930_0;  alias, 1 drivers
v0000000000c7f3b0_0 .var "P", 31 0;
v0000000000c7eb90_0 .net "S", 3 0, v0000000000bc2bd0_0;  alias, 1 drivers
E_0000000000be82c0/0 .event edge, v0000000000c7dbf0_0, v0000000000c7bad0_0, v0000000000c7c430_0, v0000000000c7d3d0_0;
E_0000000000be82c0/1 .event edge, v0000000000c75950_0, v0000000000c76990_0, v0000000000c7c930_0, v0000000000c7d0b0_0;
E_0000000000be82c0/2 .event edge, v0000000000c7c750_0, v0000000000c7df10_0, v0000000000c7dc90_0, v0000000000c7bfd0_0;
E_0000000000be82c0/3 .event edge, v0000000000c7e0f0_0, v0000000000c7cb10_0, v0000000000c77430_0, v0000000000c76cb0_0;
E_0000000000be82c0/4 .event edge, v0000000000bc2bd0_0;
E_0000000000be82c0 .event/or E_0000000000be82c0/0, E_0000000000be82c0/1, E_0000000000be82c0/2, E_0000000000be82c0/3, E_0000000000be82c0/4;
S_0000000000c78f40 .scope module, "muxD" "multiplexer" 3 1183, 3 1248 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c83170_0 .net "I0", 31 0, v0000000000c76cb0_0;  alias, 1 drivers
v0000000000c83670_0 .net "I1", 31 0, v0000000000c77430_0;  alias, 1 drivers
v0000000000c83ad0_0 .net "I10", 31 0, v0000000000c76990_0;  alias, 1 drivers
v0000000000c82b30_0 .net "I11", 31 0, v0000000000c75950_0;  alias, 1 drivers
v0000000000c821d0_0 .net "I12", 31 0, v0000000000c7d3d0_0;  alias, 1 drivers
v0000000000c83cb0_0 .net "I13", 31 0, v0000000000c7c430_0;  alias, 1 drivers
v0000000000c82130_0 .net "I14", 31 0, v0000000000c7bad0_0;  alias, 1 drivers
v0000000000c82e50_0 .net "I15", 31 0, v0000000000c7dbf0_0;  alias, 1 drivers
v0000000000c82270_0 .net "I2", 31 0, v0000000000c7cb10_0;  alias, 1 drivers
v0000000000c83c10_0 .net "I3", 31 0, v0000000000c7e0f0_0;  alias, 1 drivers
v0000000000c83850_0 .net "I4", 31 0, v0000000000c7bfd0_0;  alias, 1 drivers
v0000000000c833f0_0 .net "I5", 31 0, v0000000000c7dc90_0;  alias, 1 drivers
v0000000000c82310_0 .net "I6", 31 0, v0000000000c7df10_0;  alias, 1 drivers
v0000000000c84070_0 .net "I7", 31 0, v0000000000c7c750_0;  alias, 1 drivers
v0000000000c83530_0 .net "I8", 31 0, v0000000000c7d0b0_0;  alias, 1 drivers
v0000000000c824f0_0 .net "I9", 31 0, v0000000000c7c930_0;  alias, 1 drivers
v0000000000c82db0_0 .var "P", 31 0;
v0000000000c84110_0 .net "S", 3 0, L_0000000000c135c0;  alias, 1 drivers
E_0000000000be8300/0 .event edge, v0000000000c7dbf0_0, v0000000000c7bad0_0, v0000000000c7c430_0, v0000000000c7d3d0_0;
E_0000000000be8300/1 .event edge, v0000000000c75950_0, v0000000000c76990_0, v0000000000c7c930_0, v0000000000c7d0b0_0;
E_0000000000be8300/2 .event edge, v0000000000c7c750_0, v0000000000c7df10_0, v0000000000c7dc90_0, v0000000000c7bfd0_0;
E_0000000000be8300/3 .event edge, v0000000000c7e0f0_0, v0000000000c7cb10_0, v0000000000c77430_0, v0000000000c76cb0_0;
E_0000000000be8300/4 .event edge, v0000000000c6b280_0;
E_0000000000be8300 .event/or E_0000000000be8300/0, E_0000000000be8300/1, E_0000000000be8300/2, E_0000000000be8300/3, E_0000000000be8300/4;
S_0000000000c86e00 .scope module, "r15mux" "twoToOneMultiplexer" 3 1191, 3 1279 0, S_0000000000c755c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000c81ff0_0 .var "MO", 31 0;
v0000000000c830d0_0 .net "PC", 31 0, L_0000000000c13e80;  alias, 1 drivers
v0000000000c83b70_0 .net "PW", 31 0, L_0000000000c13be0;  alias, 1 drivers
v0000000000c823b0_0 .net "PWLd", 0 0, L_0000000000c8af90;  1 drivers
E_0000000000be8380 .event edge, v0000000000c823b0_0, v0000000000c6b320_0, v0000000000c6ba00_0;
S_0000000000c875d0 .scope module, "se" "SExtender" 2 152, 3 815 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
v0000000000c829f0_0 .var/i "i", 31 0;
v0000000000c82090_0 .net "in", 23 0, v0000000000bc26d0_0;  alias, 1 drivers
v0000000000c82bd0_0 .var "in1", 31 0;
v0000000000c82d10_0 .var/s "out1", 31 0;
v0000000000c83030_0 .var/s "temp_reg", 31 0;
v0000000000c83210_0 .var/s "twoscomp", 31 0;
E_0000000000be8400 .event edge, v0000000000bc26d0_0, v0000000000c82bd0_0, v0000000000c83030_0;
S_0000000000c85ff0 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 215, 3 930 0, S_0000000000c14c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "Cin_1";
    .port_info 3 /OUTPUT 32 "shift_result";
    .port_info 4 /OUTPUT 1 "C";
v0000000000c832b0_0 .net "A", 31 0, v0000000000bcd9a0_0;  alias, 1 drivers
v0000000000c83350_0 .net "B", 31 0, v0000000000c12180_0;  alias, 1 drivers
v0000000000c84750_0 .var "C", 0 0;
v0000000000c842f0_0 .var "Cin", 0 0;
v0000000000c847f0_0 .net "Cin_1", 3 0, v0000000000c678a0_0;  alias, 1 drivers
v0000000000c85290_0 .var "by_imm_shift", 1 0;
v0000000000c84250_0 .var/i "i", 31 0;
v0000000000c85010_0 .var/i "num_of_rot", 31 0;
v0000000000c851f0_0 .var "relleno", 0 0;
v0000000000c84930_0 .var "shift", 1 0;
v0000000000c84890_0 .var "shift_result", 31 0;
v0000000000c84cf0_0 .var "shifter_op", 2 0;
v0000000000c84b10_0 .var "temp_reg", 31 0;
E_0000000000be94c0/0 .event edge, v0000000000c12180_0, v0000000000bcd9a0_0, v0000000000c109c0_0, v0000000000c84cf0_0;
E_0000000000be94c0/1 .event edge, v0000000000c85290_0, v0000000000c85010_0, v0000000000c84b10_0, v0000000000c842f0_0;
E_0000000000be94c0/2 .event edge, v0000000000c851f0_0, v0000000000c84930_0;
E_0000000000be94c0 .event/or E_0000000000be94c0/0, E_0000000000be94c0/1, E_0000000000be94c0/2;
    .scope S_0000000000c74ad0;
T_0 ;
    %wait E_0000000000be8ec0;
    %load/vec4 v0000000000c75ef0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000000c75ef0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c77610, 4;
    %load/vec4 v0000000000c75ef0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c77610, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c75ef0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c77610, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c75ef0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c77610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c76350_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v0000000000c75ef0_0;
    %load/vec4a v0000000000c77610, 4;
    %pad/u 32;
    %store/vec4 v0000000000c76350_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000a99b90;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c67260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c683e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c66cc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c66b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c673a0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000000000a99b90;
T_2 ;
    %wait E_0000000000be8540;
    %load/vec4 v0000000000c67da0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000c673a0_0, 0, 32;
    %load/vec4 v0000000000c67120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000c68020_0;
    %pad/s 33;
    %load/vec4 v0000000000c674e0_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000c669a0_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000c68020_0;
    %pad/s 33;
    %load/vec4 v0000000000c674e0_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000c669a0_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000c68020_0;
    %pad/s 33;
    %load/vec4 v0000000000c674e0_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000c669a0_0, 0, 33;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c674e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.17, 4;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c674e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c669a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c674e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
    %jmp T_2.20;
T_2.19 ;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c674e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c669a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c674e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
T_2.22 ;
T_2.20 ;
T_2.17 ;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000c674e0_0;
    %pad/s 33;
    %load/vec4 v0000000000c68020_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000c669a0_0, 0, 33;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c674e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000c674e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c669a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.25, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %load/vec4 v0000000000c674e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c669a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.27, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
    %jmp T_2.28;
T_2.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
T_2.28 ;
T_2.26 ;
T_2.23 ;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %load/vec4 v0000000000c674e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000c669a0_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0000000000c674e0_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000c669a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %or;
    %store/vec4 v0000000000c67f80_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000c68020_0;
    %pad/s 33;
    %load/vec4 v0000000000c674e0_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000c669a0_0, 0, 33;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c674e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c669a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
T_2.30 ;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000c68020_0;
    %pad/s 33;
    %load/vec4 v0000000000c674e0_0;
    %pad/s 33;
    %add;
    %load/vec4 v0000000000c673a0_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000c669a0_0, 0, 33;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c674e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c669a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
T_2.36 ;
    %jmp T_2.34;
T_2.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
T_2.34 ;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000c68020_0;
    %pad/u 33;
    %load/vec4 v0000000000c674e0_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000c673a0_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c669a0_0, 0, 33;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c674e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c674e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c669a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c674e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.39, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
    %jmp T_2.40;
T_2.39 ;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c674e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c669a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c674e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.41, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
    %jmp T_2.42;
T_2.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
T_2.42 ;
T_2.40 ;
T_2.37 ;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000c674e0_0;
    %pad/u 33;
    %load/vec4 v0000000000c68020_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000c673a0_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c669a0_0, 0, 33;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c674e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.43, 4;
    %load/vec4 v0000000000c674e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c669a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
    %jmp T_2.46;
T_2.45 ;
    %load/vec4 v0000000000c674e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c669a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c68020_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
    %jmp T_2.48;
T_2.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
T_2.48 ;
T_2.46 ;
T_2.43 ;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000c68020_0;
    %pad/s 33;
    %load/vec4 v0000000000c674e0_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000c669a0_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000c68020_0;
    %pad/s 33;
    %load/vec4 v0000000000c674e0_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000c669a0_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000c68020_0;
    %pad/s 33;
    %load/vec4 v0000000000c674e0_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000c669a0_0, 0, 33;
    %load/vec4 v0000000000c669a0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000c68020_0;
    %pad/s 33;
    %load/vec4 v0000000000c674e0_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000c669a0_0, 0, 33;
    %load/vec4 v0000000000c669a0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c67f80_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000c68020_0;
    %pad/s 33;
    %load/vec4 v0000000000c674e0_0;
    %pad/s 33;
    %or;
    %store/vec4 v0000000000c669a0_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000c674e0_0;
    %pad/s 33;
    %store/vec4 v0000000000c669a0_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000c68020_0;
    %pad/s 33;
    %load/vec4 v0000000000c674e0_0;
    %pad/s 33;
    %inv;
    %and;
    %store/vec4 v0000000000c669a0_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000c674e0_0;
    %pad/s 33;
    %inv;
    %store/vec4 v0000000000c669a0_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c669a0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.50, 8;
T_2.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.50, 8;
 ; End of false expr.
    %blend;
T_2.50;
    %store/vec4 v0000000000c683e0_0, 0, 32;
    %load/vec4 v0000000000c669a0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.51, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.52, 8;
T_2.51 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.52, 8;
 ; End of false expr.
    %blend;
T_2.52;
    %store/vec4 v0000000000c67260_0, 0, 32;
    %load/vec4 v0000000000c669a0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c66cc0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000aa9d70;
T_3 ;
    %wait E_0000000000be8200;
    %load/vec4 v0000000000c6c400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000c6a920_0;
    %store/vec4 v0000000000c6b460_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000c6c220_0;
    %store/vec4 v0000000000c6b460_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000c75110;
T_4 ;
    %wait E_0000000000be8480;
    %load/vec4 v0000000000c6c040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0000000000c6bc80_0;
    %store/vec4 v0000000000c6bfa0_0, 0, 32;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0000000000c6bd20_0;
    %store/vec4 v0000000000c6bfa0_0, 0, 32;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000aa2fa0;
T_5 ;
    %wait E_0000000000be8900;
    %load/vec4 v0000000000bc3490_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bc2b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bc2d10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bc2bd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bc35d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bc3c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bce3a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000bc26d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bc3cb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000bce1c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bc3210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bc2db0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0000000000bce080_0;
    %assign/vec4 v0000000000bc2b30_0, 0;
    %load/vec4 v0000000000bc3030_0;
    %assign/vec4 v0000000000bc2d10_0, 0;
    %load/vec4 v0000000000bce080_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000bc2bd0_0, 0;
    %load/vec4 v0000000000bce080_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000bc35d0_0, 0;
    %load/vec4 v0000000000bce080_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000bc3c10_0, 0;
    %load/vec4 v0000000000bce080_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000bce3a0_0, 0;
    %load/vec4 v0000000000bce080_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000bc26d0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bc2b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bc2d10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bc2bd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bc35d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bc3c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bce3a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000bc26d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bc3cb0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000a94b00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6a670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6a170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6a5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68cd0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000000000a94b00;
T_7 ;
    %wait E_0000000000be8740;
    %load/vec4 v0000000000c69130_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c696d0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c69a90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6a670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6a170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6a5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68e10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c69770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68cd0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000000c696d0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c6a710_0, 0, 3;
    %load/vec4 v0000000000c6a710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0000000000c696d0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c69d10_0, 0, 1;
    %load/vec4 v0000000000c696d0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c69b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c6a670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6a170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6a5d0_0, 0, 1;
    %load/vec4 v0000000000c696d0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c69770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69ef0_0, 0, 1;
T_7.8 ;
    %load/vec4 v0000000000c696d0_0;
    %parti/s 5, 7, 4;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c6a670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6a170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6a5d0_0, 0, 1;
    %load/vec4 v0000000000c696d0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c69770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69ef0_0, 0, 1;
T_7.10 ;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0000000000c696d0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c69d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c69b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c6a670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6a170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6a5d0_0, 0, 1;
    %load/vec4 v0000000000c696d0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c69770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69ef0_0, 0, 1;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c69b30_0, 0, 1;
    %load/vec4 v0000000000c696d0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c6a170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6a5d0_0, 0, 1;
    %load/vec4 v0000000000c696d0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000c68e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68cd0_0, 0, 1;
    %load/vec4 v0000000000c6a170_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6a670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c69ef0_0, 0, 1;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c6a670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69ef0_0, 0, 1;
T_7.13 ;
    %load/vec4 v0000000000c696d0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c69770_0, 0, 4;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c69770_0, 0, 4;
T_7.15 ;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69d10_0, 0, 1;
    %load/vec4 v0000000000c696d0_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.16, 4;
    %load/vec4 v0000000000c696d0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c6a170_0, 0, 1;
    %load/vec4 v0000000000c696d0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000c68e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6a5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68cd0_0, 0, 1;
    %load/vec4 v0000000000c696d0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.18, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c69770_0, 0, 4;
    %jmp T_7.19;
T_7.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c69770_0, 0, 4;
T_7.19 ;
    %load/vec4 v0000000000c6a170_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6a670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c69ef0_0, 0, 1;
    %jmp T_7.21;
T_7.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c6a670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69ef0_0, 0, 1;
T_7.21 ;
    %load/vec4 v0000000000c696d0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_7.22, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69270_0, 0, 1;
    %jmp T_7.23;
T_7.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c69270_0, 0, 1;
T_7.23 ;
T_7.16 ;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c6a5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69d10_0, 0, 1;
    %load/vec4 v0000000000c696d0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000c68cd0_0, 0, 1;
    %load/vec4 v0000000000c68cd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.24, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6a670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6a170_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c69770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68e10_0, 0, 1;
    %jmp T_7.25;
T_7.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c6a670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6a170_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c69770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c69ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68e10_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000000000c6a490_0, 0, 4;
T_7.25 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000aa9a50;
T_8 ;
    %wait E_0000000000be8880;
    %load/vec4 v0000000000c6ae20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000000000c6ad80_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6c540_0, 0, 1;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0000000000c6bdc0_0;
    %load/vec4 v0000000000c6c4a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c6ad80_0, 0, 10;
    %load/vec4 v0000000000c6b6e0_0;
    %store/vec4 v0000000000c6c540_0, 0, 1;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000aa32c0;
T_9 ;
    %wait E_0000000000be8ac0;
    %load/vec4 v0000000000c671c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c678a0_0, 0;
T_9.0 ;
    %load/vec4 v0000000000c67ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000000000c68520_0;
    %assign/vec4 v0000000000c678a0_0, 0;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000c875d0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c829f0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0000000000c875d0;
T_11 ;
    %wait E_0000000000be8400;
    %load/vec4 v0000000000c82090_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0000000000c82090_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c82bd0_0, 0, 32;
    %load/vec4 v0000000000c82bd0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c83210_0, 0, 32;
    %load/vec4 v0000000000c82bd0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000c83030_0, 0, 32;
    %load/vec4 v0000000000c83030_0;
    %store/vec4 v0000000000c82d10_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000c82090_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c82bd0_0, 0, 32;
    %load/vec4 v0000000000c82bd0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000c82d10_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000a99d20;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c67940_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c679e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c676c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c67620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c68700_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0000000000a99d20;
T_13 ;
    %wait E_0000000000be85c0;
    %load/vec4 v0000000000c67760_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000c68700_0, 0, 32;
    %load/vec4 v0000000000c687a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000c68480_0;
    %pad/s 33;
    %load/vec4 v0000000000c66c20_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000c67580_0, 0, 33;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000c68480_0;
    %pad/s 33;
    %load/vec4 v0000000000c66c20_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000c67580_0, 0, 33;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000c68480_0;
    %pad/s 33;
    %load/vec4 v0000000000c66c20_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000c67580_0, 0, 33;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66c20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.17, 4;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c66c20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c67580_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66c20_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.19, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
    %jmp T_13.20;
T_13.19 ;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c66c20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c67580_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66c20_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.21, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
T_13.22 ;
T_13.20 ;
T_13.17 ;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000c66c20_0;
    %pad/s 33;
    %load/vec4 v0000000000c68480_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000c67580_0, 0, 33;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66c20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.23, 4;
    %load/vec4 v0000000000c66c20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c67580_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.25, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
    %jmp T_13.26;
T_13.25 ;
    %load/vec4 v0000000000c66c20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c67580_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.27, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
    %jmp T_13.28;
T_13.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
T_13.28 ;
T_13.26 ;
T_13.23 ;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %load/vec4 v0000000000c66c20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000c67580_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0000000000c66c20_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000c67580_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %or;
    %store/vec4 v0000000000c66d60_0, 0, 32;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000c68480_0;
    %pad/s 33;
    %load/vec4 v0000000000c66c20_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000c67580_0, 0, 33;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66c20_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_13.29, 4;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c67580_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
    %jmp T_13.32;
T_13.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
T_13.32 ;
    %jmp T_13.30;
T_13.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
T_13.30 ;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000c68480_0;
    %pad/s 33;
    %load/vec4 v0000000000c66c20_0;
    %pad/s 33;
    %add;
    %load/vec4 v0000000000c68700_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000c67580_0, 0, 33;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66c20_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_13.33, 4;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c67580_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
    %jmp T_13.36;
T_13.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
T_13.36 ;
    %jmp T_13.34;
T_13.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
T_13.34 ;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000c68480_0;
    %pad/u 33;
    %load/vec4 v0000000000c66c20_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000c68700_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c67580_0, 0, 33;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66c20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.37, 4;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c66c20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c67580_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66c20_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.39, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
    %jmp T_13.40;
T_13.39 ;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c66c20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c67580_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66c20_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.41, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
    %jmp T_13.42;
T_13.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
T_13.42 ;
T_13.40 ;
T_13.37 ;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000c66c20_0;
    %pad/u 33;
    %load/vec4 v0000000000c68480_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000c68700_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c67580_0, 0, 33;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66c20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.43, 4;
    %load/vec4 v0000000000c66c20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c67580_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.45, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
    %jmp T_13.46;
T_13.45 ;
    %load/vec4 v0000000000c66c20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c67580_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c68480_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.47, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
    %jmp T_13.48;
T_13.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
T_13.48 ;
T_13.46 ;
T_13.43 ;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000c68480_0;
    %pad/s 33;
    %load/vec4 v0000000000c66c20_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000c67580_0, 0, 33;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000c68480_0;
    %pad/s 33;
    %load/vec4 v0000000000c66c20_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000c67580_0, 0, 33;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000c68480_0;
    %pad/s 33;
    %load/vec4 v0000000000c66c20_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000c67580_0, 0, 33;
    %load/vec4 v0000000000c67580_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000c68480_0;
    %pad/s 33;
    %load/vec4 v0000000000c66c20_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000c67580_0, 0, 33;
    %load/vec4 v0000000000c67580_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c66d60_0, 0, 32;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000c68480_0;
    %pad/s 33;
    %load/vec4 v0000000000c66c20_0;
    %pad/s 33;
    %or;
    %store/vec4 v0000000000c67580_0, 0, 33;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000c66c20_0;
    %pad/s 33;
    %store/vec4 v0000000000c67580_0, 0, 33;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000c68480_0;
    %pad/s 33;
    %load/vec4 v0000000000c66c20_0;
    %pad/s 33;
    %inv;
    %and;
    %store/vec4 v0000000000c67580_0, 0, 33;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000c66c20_0;
    %pad/s 33;
    %inv;
    %store/vec4 v0000000000c67580_0, 0, 33;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c67580_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_13.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.50, 8;
T_13.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.50, 8;
 ; End of false expr.
    %blend;
T_13.50;
    %store/vec4 v0000000000c679e0_0, 0, 32;
    %load/vec4 v0000000000c67580_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_13.51, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.52, 8;
T_13.51 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.52, 8;
 ; End of false expr.
    %blend;
T_13.52;
    %store/vec4 v0000000000c67940_0, 0, 32;
    %load/vec4 v0000000000c67580_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c676c0_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000c78a90;
T_14 ;
    %wait E_0000000000be8080;
    %load/vec4 v0000000000c7ba30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000000000c7d290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %jmp T_14.18;
T_14.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000c7dfb0_0, 0;
    %jmp T_14.18;
T_14.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000c7dfb0_0, 0;
    %jmp T_14.18;
T_14.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000c7dfb0_0, 0;
    %jmp T_14.18;
T_14.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000c7dfb0_0, 0;
    %jmp T_14.18;
T_14.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000c7dfb0_0, 0;
    %jmp T_14.18;
T_14.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000c7dfb0_0, 0;
    %jmp T_14.18;
T_14.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000c7dfb0_0, 0;
    %jmp T_14.18;
T_14.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000c7dfb0_0, 0;
    %jmp T_14.18;
T_14.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000c7dfb0_0, 0;
    %jmp T_14.18;
T_14.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000c7dfb0_0, 0;
    %jmp T_14.18;
T_14.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000c7dfb0_0, 0;
    %jmp T_14.18;
T_14.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000c7dfb0_0, 0;
    %jmp T_14.18;
T_14.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000c7dfb0_0, 0;
    %jmp T_14.18;
T_14.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000c7dfb0_0, 0;
    %jmp T_14.18;
T_14.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000c7dfb0_0, 0;
    %jmp T_14.18;
T_14.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000c7dfb0_0, 0;
    %jmp T_14.18;
T_14.18 ;
    %pop/vec4 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000c7dfb0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000c78c20;
T_15 ;
    %wait E_0000000000be8140;
    %load/vec4 v0000000000c7f6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000c7ce30_0;
    %assign/vec4 v0000000000c7f590_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000c7f770_0;
    %assign/vec4 v0000000000c7f590_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000c7e870_0;
    %assign/vec4 v0000000000c7f590_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000c7e370_0;
    %assign/vec4 v0000000000c7f590_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000c7e2d0_0;
    %assign/vec4 v0000000000c7f590_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000c7ec30_0;
    %assign/vec4 v0000000000c7f590_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000c7e730_0;
    %assign/vec4 v0000000000c7f590_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000c7f450_0;
    %assign/vec4 v0000000000c7f590_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000c7ef50_0;
    %assign/vec4 v0000000000c7f590_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000c7f130_0;
    %assign/vec4 v0000000000c7f590_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000c7e550_0;
    %assign/vec4 v0000000000c7f590_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000c7e690_0;
    %assign/vec4 v0000000000c7f590_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000c7ed70_0;
    %assign/vec4 v0000000000c7f590_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000c7f630_0;
    %assign/vec4 v0000000000c7f590_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000c7f810_0;
    %assign/vec4 v0000000000c7f590_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000c7e9b0_0;
    %assign/vec4 v0000000000c7f590_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000c78db0;
T_16 ;
    %wait E_0000000000be82c0;
    %load/vec4 v0000000000c7eb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %jmp T_16.16;
T_16.0 ;
    %load/vec4 v0000000000c7eff0_0;
    %assign/vec4 v0000000000c7f3b0_0, 0;
    %jmp T_16.16;
T_16.1 ;
    %load/vec4 v0000000000c7ecd0_0;
    %assign/vec4 v0000000000c7f3b0_0, 0;
    %jmp T_16.16;
T_16.2 ;
    %load/vec4 v0000000000c7f4f0_0;
    %assign/vec4 v0000000000c7f3b0_0, 0;
    %jmp T_16.16;
T_16.3 ;
    %load/vec4 v0000000000c7f270_0;
    %assign/vec4 v0000000000c7f3b0_0, 0;
    %jmp T_16.16;
T_16.4 ;
    %load/vec4 v0000000000c7e4b0_0;
    %assign/vec4 v0000000000c7f3b0_0, 0;
    %jmp T_16.16;
T_16.5 ;
    %load/vec4 v0000000000c7e5f0_0;
    %assign/vec4 v0000000000c7f3b0_0, 0;
    %jmp T_16.16;
T_16.6 ;
    %load/vec4 v0000000000c7e910_0;
    %assign/vec4 v0000000000c7f3b0_0, 0;
    %jmp T_16.16;
T_16.7 ;
    %load/vec4 v0000000000c7f310_0;
    %assign/vec4 v0000000000c7f3b0_0, 0;
    %jmp T_16.16;
T_16.8 ;
    %load/vec4 v0000000000c7e230_0;
    %assign/vec4 v0000000000c7f3b0_0, 0;
    %jmp T_16.16;
T_16.9 ;
    %load/vec4 v0000000000c7ea50_0;
    %assign/vec4 v0000000000c7f3b0_0, 0;
    %jmp T_16.16;
T_16.10 ;
    %load/vec4 v0000000000c7eeb0_0;
    %assign/vec4 v0000000000c7f3b0_0, 0;
    %jmp T_16.16;
T_16.11 ;
    %load/vec4 v0000000000c7ee10_0;
    %assign/vec4 v0000000000c7f3b0_0, 0;
    %jmp T_16.16;
T_16.12 ;
    %load/vec4 v0000000000c7eaf0_0;
    %assign/vec4 v0000000000c7f3b0_0, 0;
    %jmp T_16.16;
T_16.13 ;
    %load/vec4 v0000000000c7e190_0;
    %assign/vec4 v0000000000c7f3b0_0, 0;
    %jmp T_16.16;
T_16.14 ;
    %load/vec4 v0000000000c7f1d0_0;
    %assign/vec4 v0000000000c7f3b0_0, 0;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0000000000c7e410_0;
    %assign/vec4 v0000000000c7f3b0_0, 0;
    %jmp T_16.16;
T_16.16 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000c78f40;
T_17 ;
    %wait E_0000000000be8300;
    %load/vec4 v0000000000c84110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %jmp T_17.16;
T_17.0 ;
    %load/vec4 v0000000000c83170_0;
    %assign/vec4 v0000000000c82db0_0, 0;
    %jmp T_17.16;
T_17.1 ;
    %load/vec4 v0000000000c83670_0;
    %assign/vec4 v0000000000c82db0_0, 0;
    %jmp T_17.16;
T_17.2 ;
    %load/vec4 v0000000000c82270_0;
    %assign/vec4 v0000000000c82db0_0, 0;
    %jmp T_17.16;
T_17.3 ;
    %load/vec4 v0000000000c83c10_0;
    %assign/vec4 v0000000000c82db0_0, 0;
    %jmp T_17.16;
T_17.4 ;
    %load/vec4 v0000000000c83850_0;
    %assign/vec4 v0000000000c82db0_0, 0;
    %jmp T_17.16;
T_17.5 ;
    %load/vec4 v0000000000c833f0_0;
    %assign/vec4 v0000000000c82db0_0, 0;
    %jmp T_17.16;
T_17.6 ;
    %load/vec4 v0000000000c82310_0;
    %assign/vec4 v0000000000c82db0_0, 0;
    %jmp T_17.16;
T_17.7 ;
    %load/vec4 v0000000000c84070_0;
    %assign/vec4 v0000000000c82db0_0, 0;
    %jmp T_17.16;
T_17.8 ;
    %load/vec4 v0000000000c83530_0;
    %assign/vec4 v0000000000c82db0_0, 0;
    %jmp T_17.16;
T_17.9 ;
    %load/vec4 v0000000000c824f0_0;
    %assign/vec4 v0000000000c82db0_0, 0;
    %jmp T_17.16;
T_17.10 ;
    %load/vec4 v0000000000c83ad0_0;
    %assign/vec4 v0000000000c82db0_0, 0;
    %jmp T_17.16;
T_17.11 ;
    %load/vec4 v0000000000c82b30_0;
    %assign/vec4 v0000000000c82db0_0, 0;
    %jmp T_17.16;
T_17.12 ;
    %load/vec4 v0000000000c821d0_0;
    %assign/vec4 v0000000000c82db0_0, 0;
    %jmp T_17.16;
T_17.13 ;
    %load/vec4 v0000000000c83cb0_0;
    %assign/vec4 v0000000000c82db0_0, 0;
    %jmp T_17.16;
T_17.14 ;
    %load/vec4 v0000000000c82130_0;
    %assign/vec4 v0000000000c82db0_0, 0;
    %jmp T_17.16;
T_17.15 ;
    %load/vec4 v0000000000c82e50_0;
    %assign/vec4 v0000000000c82db0_0, 0;
    %jmp T_17.16;
T_17.16 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000000c86e00;
T_18 ;
    %wait E_0000000000be8380;
    %load/vec4 v0000000000c823b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000000c83b70_0;
    %assign/vec4 v0000000000c81ff0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000000c830d0_0;
    %assign/vec4 v0000000000c81ff0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000000000c79260;
T_19 ;
    %wait E_0000000000be8900;
    %load/vec4 v0000000000c763f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c76cb0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000000c75a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000c75b30_0;
    %assign/vec4 v0000000000c76cb0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000c79580;
T_20 ;
    %wait E_0000000000be8900;
    %load/vec4 v0000000000c76490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c77430_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000000c76850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000c765d0_0;
    %assign/vec4 v0000000000c77430_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000c77960;
T_21 ;
    %wait E_0000000000be8900;
    %load/vec4 v0000000000c7d970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7cb10_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000000c7d5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000c7be90_0;
    %assign/vec4 v0000000000c7cb10_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000c78130;
T_22 ;
    %wait E_0000000000be8900;
    %load/vec4 v0000000000c7db50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7e0f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000000000c7bf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000c7c390_0;
    %assign/vec4 v0000000000c7e0f0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000c77e10;
T_23 ;
    %wait E_0000000000be8900;
    %load/vec4 v0000000000c7b990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7bfd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000000c7cbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000c7c6b0_0;
    %assign/vec4 v0000000000c7bfd0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000c78450;
T_24 ;
    %wait E_0000000000be8900;
    %load/vec4 v0000000000c7c1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7dc90_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000000c7dd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000c7ddd0_0;
    %assign/vec4 v0000000000c7dc90_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000c785e0;
T_25 ;
    %wait E_0000000000be8900;
    %load/vec4 v0000000000c7d790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7df10_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000000c7c110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000c7d330_0;
    %assign/vec4 v0000000000c7df10_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000c78770;
T_26 ;
    %wait E_0000000000be8900;
    %load/vec4 v0000000000c7c070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7c750_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000000000c7d6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000c7d650_0;
    %assign/vec4 v0000000000c7c750_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000c77af0;
T_27 ;
    %wait E_0000000000be8900;
    %load/vec4 v0000000000c7d1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7d0b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000000c7d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000c7c890_0;
    %assign/vec4 v0000000000c7d0b0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000c78900;
T_28 ;
    %wait E_0000000000be8900;
    %load/vec4 v0000000000c7ccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7c930_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000000000c7da10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000c7d8d0_0;
    %assign/vec4 v0000000000c7c930_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000c77c80;
T_29 ;
    %wait E_0000000000be8900;
    %load/vec4 v0000000000c77390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c76990_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000000c774d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000c77750_0;
    %assign/vec4 v0000000000c76990_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000c77fa0;
T_30 ;
    %wait E_0000000000be8900;
    %load/vec4 v0000000000c759f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c75950_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000000c768f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000c75d10_0;
    %assign/vec4 v0000000000c75950_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000c790d0;
T_31 ;
    %wait E_0000000000be8900;
    %load/vec4 v0000000000c7bc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7d3d0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000000000c7cf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000000000c7c7f0_0;
    %assign/vec4 v0000000000c7d3d0_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000c79710;
T_32 ;
    %wait E_0000000000be8900;
    %load/vec4 v0000000000c7c4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7c430_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000000c7dab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000000000c7c570_0;
    %assign/vec4 v0000000000c7c430_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000c793f0;
T_33 ;
    %wait E_0000000000be8900;
    %load/vec4 v0000000000c7c250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7bad0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000000000c7bd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000000000c7bcb0_0;
    %assign/vec4 v0000000000c7bad0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000c782c0;
T_34 ;
    %wait E_0000000000be8900;
    %load/vec4 v0000000000c7d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7dbf0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000000000c7cd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000000000c7c9d0_0;
    %assign/vec4 v0000000000c7dbf0_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000000000c752a0;
T_35 ;
    %wait E_0000000000be8d00;
    %load/vec4 v0000000000c76b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000c76710_0;
    %store/vec4 v0000000000c77110_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000c77570_0;
    %store/vec4 v0000000000c77110_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000c77070_0;
    %store/vec4 v0000000000c77110_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000c76210_0;
    %store/vec4 v0000000000c77110_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000c75430;
T_36 ;
    %wait E_0000000000be80c0;
    %load/vec4 v0000000000c771b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0000000000c76e90_0;
    %store/vec4 v0000000000c76030_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0000000000c76d50_0;
    %store/vec4 v0000000000c76030_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0000000000c76ad0_0;
    %store/vec4 v0000000000c76030_0, 0, 32;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0000000000c76670_0;
    %store/vec4 v0000000000c76030_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000000000c74c60;
T_37 ;
    %wait E_0000000000be89c0;
    %load/vec4 v0000000000c75e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %jmp T_37.4;
T_37.0 ;
    %load/vec4 v0000000000c762b0_0;
    %store/vec4 v0000000000c75bd0_0, 0, 32;
    %jmp T_37.4;
T_37.1 ;
    %load/vec4 v0000000000c76170_0;
    %store/vec4 v0000000000c75bd0_0, 0, 32;
    %jmp T_37.4;
T_37.2 ;
    %load/vec4 v0000000000c77250_0;
    %store/vec4 v0000000000c75bd0_0, 0, 32;
    %jmp T_37.4;
T_37.3 ;
    %load/vec4 v0000000000c76f30_0;
    %store/vec4 v0000000000c75bd0_0, 0, 32;
    %jmp T_37.4;
T_37.4 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000000000aa1a50;
T_38 ;
    %wait E_0000000000be8900;
    %load/vec4 v0000000000bcc820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_38.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c10ba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c10b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c11e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c11500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c116e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c10f60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c11280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bcd5e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bcd9a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bcdea0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c11780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c12180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000c115a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c10920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bccdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bccd20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c10a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bcd040_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000000000c11000_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000c10ba0_0, 0;
    %load/vec4 v0000000000c11000_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000c10b00_0, 0;
    %load/vec4 v0000000000c11000_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000c11e60_0, 0;
    %load/vec4 v0000000000c11000_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000c11500_0, 0;
    %load/vec4 v0000000000c11000_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0000000000c116e0_0, 0;
    %load/vec4 v0000000000c11000_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000000c10f60_0, 0;
    %load/vec4 v0000000000c11640_0;
    %assign/vec4 v0000000000c11280_0, 0;
    %load/vec4 v0000000000bcd180_0;
    %assign/vec4 v0000000000bcd5e0_0, 0;
    %load/vec4 v0000000000bcd900_0;
    %assign/vec4 v0000000000bcd9a0_0, 0;
    %load/vec4 v0000000000bcda40_0;
    %assign/vec4 v0000000000bcdea0_0, 0;
    %load/vec4 v0000000000c10c40_0;
    %assign/vec4 v0000000000c11780_0, 0;
    %load/vec4 v0000000000c11f00_0;
    %assign/vec4 v0000000000c12180_0, 0;
    %load/vec4 v0000000000bcd720_0;
    %assign/vec4 v0000000000c115a0_0, 0;
    %load/vec4 v0000000000c11000_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v0000000000c10920_0, 0;
    %load/vec4 v0000000000bcdf40_0;
    %assign/vec4 v0000000000bccdc0_0, 0;
    %load/vec4 v0000000000bccbe0_0;
    %assign/vec4 v0000000000bccd20_0, 0;
    %load/vec4 v0000000000c10ce0_0;
    %assign/vec4 v0000000000c10a60_0, 0;
    %load/vec4 v0000000000bcdcc0_0;
    %assign/vec4 v0000000000bcd040_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000000000aa9be0;
T_39 ;
    %wait E_0000000000be8a40;
    %load/vec4 v0000000000c6c0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %jmp T_39.2;
T_39.0 ;
    %load/vec4 v0000000000c6c360_0;
    %store/vec4 v0000000000c6b780_0, 0, 4;
    %jmp T_39.2;
T_39.1 ;
    %load/vec4 v0000000000c6b3c0_0;
    %store/vec4 v0000000000c6b780_0, 0, 4;
    %jmp T_39.2;
T_39.2 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000000000c75750;
T_40 ;
    %wait E_0000000000be8780;
    %load/vec4 v0000000000c777f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %jmp T_40.2;
T_40.0 ;
    %load/vec4 v0000000000c75db0_0;
    %store/vec4 v0000000000c76a30_0, 0, 32;
    %jmp T_40.2;
T_40.1 ;
    %load/vec4 v0000000000c760d0_0;
    %store/vec4 v0000000000c76a30_0, 0, 32;
    %jmp T_40.2;
T_40.2 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000000000a99eb0;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c68b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c69db0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c69090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c68af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c67800_0, 0, 32;
    %end;
    .thread T_41;
    .scope S_0000000000a99eb0;
T_42 ;
    %wait E_0000000000be8280;
    %load/vec4 v0000000000c6a3f0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000c67800_0, 0, 32;
    %load/vec4 v0000000000c67a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_42.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_42.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_42.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_42.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_42.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_42.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_42.15, 6;
    %jmp T_42.16;
T_42.0 ;
    %load/vec4 v0000000000c680c0_0;
    %pad/s 33;
    %load/vec4 v0000000000c66ea0_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000c67e40_0, 0, 33;
    %jmp T_42.16;
T_42.1 ;
    %load/vec4 v0000000000c680c0_0;
    %pad/s 33;
    %load/vec4 v0000000000c66ea0_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000c67e40_0, 0, 33;
    %jmp T_42.16;
T_42.2 ;
    %load/vec4 v0000000000c680c0_0;
    %pad/s 33;
    %load/vec4 v0000000000c66ea0_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000c67e40_0, 0, 33;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66ea0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_42.17, 4;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c66ea0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c67e40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66ea0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.19, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
    %jmp T_42.20;
T_42.19 ;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c66ea0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c67e40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66ea0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.21, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
    %jmp T_42.22;
T_42.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
T_42.22 ;
T_42.20 ;
T_42.17 ;
    %jmp T_42.16;
T_42.3 ;
    %load/vec4 v0000000000c66ea0_0;
    %pad/s 33;
    %load/vec4 v0000000000c680c0_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000c67e40_0, 0, 33;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66ea0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_42.23, 4;
    %load/vec4 v0000000000c66ea0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c67e40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.25, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
    %jmp T_42.26;
T_42.25 ;
    %load/vec4 v0000000000c66ea0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c67e40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.27, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
    %jmp T_42.28;
T_42.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
T_42.28 ;
T_42.26 ;
T_42.23 ;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %load/vec4 v0000000000c66ea0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000c67e40_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0000000000c66ea0_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000c67e40_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %or;
    %store/vec4 v0000000000c68910_0, 0, 32;
    %jmp T_42.16;
T_42.4 ;
    %load/vec4 v0000000000c680c0_0;
    %pad/s 33;
    %load/vec4 v0000000000c66ea0_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000c67e40_0, 0, 33;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66ea0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_42.29, 4;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c67e40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_42.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
    %jmp T_42.32;
T_42.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
T_42.32 ;
    %jmp T_42.30;
T_42.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
T_42.30 ;
    %jmp T_42.16;
T_42.5 ;
    %load/vec4 v0000000000c680c0_0;
    %pad/s 33;
    %load/vec4 v0000000000c66ea0_0;
    %pad/s 33;
    %add;
    %load/vec4 v0000000000c67800_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000c67e40_0, 0, 33;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66ea0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_42.33, 4;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c67e40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_42.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
    %jmp T_42.36;
T_42.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
T_42.36 ;
    %jmp T_42.34;
T_42.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
T_42.34 ;
    %jmp T_42.16;
T_42.6 ;
    %load/vec4 v0000000000c680c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c66ea0_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000c67800_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c67e40_0, 0, 33;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66ea0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_42.37, 4;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c66ea0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c67e40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66ea0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.39, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
    %jmp T_42.40;
T_42.39 ;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c66ea0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c67e40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66ea0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.41, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
    %jmp T_42.42;
T_42.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
T_42.42 ;
T_42.40 ;
T_42.37 ;
    %jmp T_42.16;
T_42.7 ;
    %load/vec4 v0000000000c66ea0_0;
    %pad/u 33;
    %load/vec4 v0000000000c680c0_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000c67800_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c67e40_0, 0, 33;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66ea0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_42.43, 4;
    %load/vec4 v0000000000c66ea0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c67e40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.45, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
    %jmp T_42.46;
T_42.45 ;
    %load/vec4 v0000000000c66ea0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c67e40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c680c0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.47, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
    %jmp T_42.48;
T_42.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
T_42.48 ;
T_42.46 ;
T_42.43 ;
    %jmp T_42.16;
T_42.8 ;
    %load/vec4 v0000000000c680c0_0;
    %pad/s 33;
    %load/vec4 v0000000000c66ea0_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000c67e40_0, 0, 33;
    %jmp T_42.16;
T_42.9 ;
    %load/vec4 v0000000000c680c0_0;
    %pad/s 33;
    %load/vec4 v0000000000c66ea0_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000c67e40_0, 0, 33;
    %jmp T_42.16;
T_42.10 ;
    %load/vec4 v0000000000c680c0_0;
    %pad/s 33;
    %load/vec4 v0000000000c66ea0_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000c67e40_0, 0, 33;
    %load/vec4 v0000000000c67e40_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
    %jmp T_42.16;
T_42.11 ;
    %load/vec4 v0000000000c680c0_0;
    %pad/s 33;
    %load/vec4 v0000000000c66ea0_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000c67e40_0, 0, 33;
    %load/vec4 v0000000000c67e40_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c68910_0, 0, 32;
    %jmp T_42.16;
T_42.12 ;
    %load/vec4 v0000000000c680c0_0;
    %pad/s 33;
    %load/vec4 v0000000000c66ea0_0;
    %pad/s 33;
    %or;
    %store/vec4 v0000000000c67e40_0, 0, 33;
    %jmp T_42.16;
T_42.13 ;
    %load/vec4 v0000000000c66ea0_0;
    %pad/s 33;
    %store/vec4 v0000000000c67e40_0, 0, 33;
    %jmp T_42.16;
T_42.14 ;
    %load/vec4 v0000000000c680c0_0;
    %pad/s 33;
    %load/vec4 v0000000000c66ea0_0;
    %pad/s 33;
    %inv;
    %and;
    %store/vec4 v0000000000c67e40_0, 0, 33;
    %jmp T_42.16;
T_42.15 ;
    %load/vec4 v0000000000c66ea0_0;
    %pad/s 33;
    %inv;
    %store/vec4 v0000000000c67e40_0, 0, 33;
    %jmp T_42.16;
T_42.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c67e40_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_42.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_42.50, 8;
T_42.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_42.50, 8;
 ; End of false expr.
    %blend;
T_42.50;
    %store/vec4 v0000000000c69db0_0, 0, 32;
    %load/vec4 v0000000000c67e40_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_42.51, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_42.52, 8;
T_42.51 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_42.52, 8;
 ; End of false expr.
    %blend;
T_42.52;
    %store/vec4 v0000000000c68b90_0, 0, 32;
    %load/vec4 v0000000000c67e40_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c69090_0, 0, 32;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000c85ff0;
T_43 ;
    %wait E_0000000000be94c0;
    %load/vec4 v0000000000c83350_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c84cf0_0, 0, 3;
    %load/vec4 v0000000000c83350_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c85290_0, 0, 2;
    %load/vec4 v0000000000c832b0_0;
    %store/vec4 v0000000000c84b10_0, 0, 32;
    %load/vec4 v0000000000c847f0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000000c842f0_0, 0, 1;
    %load/vec4 v0000000000c84cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %jmp T_43.4;
T_43.0 ;
    %load/vec4 v0000000000c83350_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000c85010_0, 0, 32;
    %load/vec4 v0000000000c85290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %jmp T_43.9;
T_43.5 ;
    %load/vec4 v0000000000c85010_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.10, 4;
    %load/vec4 v0000000000c84b10_0;
    %store/vec4 v0000000000c84890_0, 0, 32;
    %load/vec4 v0000000000c842f0_0;
    %store/vec4 v0000000000c84750_0, 0, 1;
    %jmp T_43.11;
T_43.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c84250_0, 0, 32;
T_43.12 ;
    %load/vec4 v0000000000c84250_0;
    %load/vec4 v0000000000c85010_0;
    %cmp/s;
    %jmp/0xz T_43.13, 5;
    %load/vec4 v0000000000c84b10_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c84b10_0, 0, 32;
    %load/vec4 v0000000000c84250_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c84250_0, 0, 32;
    %jmp T_43.12;
T_43.13 ;
    %load/vec4 v0000000000c84b10_0;
    %store/vec4 v0000000000c84890_0, 0, 32;
    %load/vec4 v0000000000c832b0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000000c85010_0;
    %sub;
    %part/s 1;
    %store/vec4 v0000000000c84750_0, 0, 1;
T_43.11 ;
    %jmp T_43.9;
T_43.6 ;
    %load/vec4 v0000000000c85010_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c84890_0, 0, 32;
    %load/vec4 v0000000000c832b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c84750_0, 0, 1;
    %jmp T_43.15;
T_43.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c84250_0, 0, 32;
T_43.16 ;
    %load/vec4 v0000000000c84250_0;
    %load/vec4 v0000000000c85010_0;
    %cmp/s;
    %jmp/0xz T_43.17, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c84b10_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c84b10_0, 0, 32;
    %load/vec4 v0000000000c84250_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c84250_0, 0, 32;
    %jmp T_43.16;
T_43.17 ;
    %load/vec4 v0000000000c84b10_0;
    %store/vec4 v0000000000c84890_0, 0, 32;
    %load/vec4 v0000000000c832b0_0;
    %load/vec4 v0000000000c85010_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000c84750_0, 0, 1;
T_43.15 ;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0000000000c85010_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.18, 4;
    %load/vec4 v0000000000c84b10_0;
    %parti/s 1, 31, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_43.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c84890_0, 0, 32;
    %load/vec4 v0000000000c832b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c84750_0, 0, 1;
    %jmp T_43.21;
T_43.20 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000c84890_0, 0, 32;
    %load/vec4 v0000000000c832b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c84750_0, 0, 1;
T_43.21 ;
    %jmp T_43.19;
T_43.18 ;
    %load/vec4 v0000000000c832b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c851f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c84250_0, 0, 32;
T_43.22 ;
    %load/vec4 v0000000000c84250_0;
    %load/vec4 v0000000000c85010_0;
    %cmp/s;
    %jmp/0xz T_43.23, 5;
    %load/vec4 v0000000000c851f0_0;
    %load/vec4 v0000000000c84b10_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c84b10_0, 0, 32;
    %load/vec4 v0000000000c84250_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c84250_0, 0, 32;
    %jmp T_43.22;
T_43.23 ;
    %load/vec4 v0000000000c84b10_0;
    %store/vec4 v0000000000c84890_0, 0, 32;
    %load/vec4 v0000000000c832b0_0;
    %load/vec4 v0000000000c85010_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000c84750_0, 0, 1;
T_43.19 ;
    %jmp T_43.9;
T_43.8 ;
    %load/vec4 v0000000000c85010_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.24, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c84b10_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c84890_0, 0, 32;
    %load/vec4 v0000000000c832b0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c84750_0, 0, 1;
    %jmp T_43.25;
T_43.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c84250_0, 0, 32;
T_43.26 ;
    %load/vec4 v0000000000c84250_0;
    %load/vec4 v0000000000c85010_0;
    %cmp/s;
    %jmp/0xz T_43.27, 5;
    %load/vec4 v0000000000c84b10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c84b10_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c84b10_0, 0, 32;
    %load/vec4 v0000000000c84250_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c84250_0, 0, 32;
    %jmp T_43.26;
T_43.27 ;
    %load/vec4 v0000000000c84b10_0;
    %store/vec4 v0000000000c84890_0, 0, 32;
    %load/vec4 v0000000000c832b0_0;
    %load/vec4 v0000000000c85010_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000c84750_0, 0, 1;
T_43.25 ;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43.4;
T_43.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000c83350_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c84b10_0, 0, 32;
    %load/vec4 v0000000000c83350_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000c85010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c84250_0, 0, 32;
T_43.28 ;
    %load/vec4 v0000000000c84250_0;
    %load/vec4 v0000000000c85010_0;
    %cmp/s;
    %jmp/0xz T_43.29, 5;
    %load/vec4 v0000000000c84b10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c84b10_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c84b10_0, 0, 32;
    %load/vec4 v0000000000c84250_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c84250_0, 0, 32;
    %jmp T_43.28;
T_43.29 ;
    %load/vec4 v0000000000c84b10_0;
    %store/vec4 v0000000000c84890_0, 0, 32;
    %load/vec4 v0000000000c83350_0;
    %parti/s 4, 8, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_43.30, 4;
    %load/vec4 v0000000000c832b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c84750_0, 0, 1;
T_43.30 ;
    %jmp T_43.4;
T_43.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000c83350_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c84890_0, 0, 32;
    %jmp T_43.4;
T_43.3 ;
    %load/vec4 v0000000000c83350_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_43.32, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c83350_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c84890_0, 0, 32;
    %jmp T_43.33;
T_43.32 ;
    %load/vec4 v0000000000c83350_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c84930_0, 0, 2;
    %load/vec4 v0000000000c84930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_43.37, 6;
    %jmp T_43.38;
T_43.34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c84250_0, 0, 32;
T_43.39 ;
    %load/vec4 v0000000000c84250_0;
    %load/vec4 v0000000000c85010_0;
    %cmp/s;
    %jmp/0xz T_43.40, 5;
    %load/vec4 v0000000000c84b10_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c84b10_0, 0, 32;
    %load/vec4 v0000000000c84250_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c84250_0, 0, 32;
    %jmp T_43.39;
T_43.40 ;
    %load/vec4 v0000000000c84b10_0;
    %store/vec4 v0000000000c84890_0, 0, 32;
    %jmp T_43.38;
T_43.35 ;
    %load/vec4 v0000000000c85010_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.41, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c84b10_0, 0, 32;
    %jmp T_43.42;
T_43.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c84250_0, 0, 32;
T_43.43 ;
    %load/vec4 v0000000000c84250_0;
    %load/vec4 v0000000000c85010_0;
    %cmp/s;
    %jmp/0xz T_43.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c84b10_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c84b10_0, 0, 32;
    %load/vec4 v0000000000c84250_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c84250_0, 0, 32;
    %jmp T_43.43;
T_43.44 ;
T_43.42 ;
    %load/vec4 v0000000000c84b10_0;
    %store/vec4 v0000000000c84890_0, 0, 32;
    %jmp T_43.38;
T_43.36 ;
    %load/vec4 v0000000000c85010_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.45, 4;
    %load/vec4 v0000000000c832b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.47, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000c84b10_0, 0, 32;
    %jmp T_43.48;
T_43.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c84b10_0, 0, 32;
T_43.48 ;
    %jmp T_43.46;
T_43.45 ;
    %load/vec4 v0000000000c832b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c851f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c84250_0, 0, 32;
T_43.49 ;
    %load/vec4 v0000000000c84250_0;
    %load/vec4 v0000000000c85010_0;
    %cmp/s;
    %jmp/0xz T_43.50, 5;
    %load/vec4 v0000000000c851f0_0;
    %load/vec4 v0000000000c84b10_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c84b10_0, 0, 32;
    %load/vec4 v0000000000c84250_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c84250_0, 0, 32;
    %jmp T_43.49;
T_43.50 ;
T_43.46 ;
    %load/vec4 v0000000000c84b10_0;
    %store/vec4 v0000000000c84890_0, 0, 32;
    %jmp T_43.38;
T_43.37 ;
    %load/vec4 v0000000000c85010_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.51, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c832b0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c84b10_0, 0, 32;
    %jmp T_43.52;
T_43.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c84250_0, 0, 32;
T_43.53 ;
    %load/vec4 v0000000000c84250_0;
    %load/vec4 v0000000000c85010_0;
    %cmp/s;
    %jmp/0xz T_43.54, 5;
    %load/vec4 v0000000000c84b10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c84b10_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c84b10_0, 0, 32;
    %load/vec4 v0000000000c84250_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c84250_0, 0, 32;
    %jmp T_43.53;
T_43.54 ;
T_43.52 ;
    %load/vec4 v0000000000c84b10_0;
    %store/vec4 v0000000000c84890_0, 0, 32;
    %jmp T_43.38;
T_43.38 ;
    %pop/vec4 1;
T_43.33 ;
    %jmp T_43.4;
T_43.4 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000000000c74940;
T_44 ;
    %wait E_0000000000be8440;
    %load/vec4 v0000000000c6ab00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %jmp T_44.2;
T_44.0 ;
    %load/vec4 v0000000000c6aa60_0;
    %store/vec4 v0000000000c6af60_0, 0, 32;
    %jmp T_44.2;
T_44.1 ;
    %load/vec4 v0000000000c6b000_0;
    %store/vec4 v0000000000c6af60_0, 0, 32;
    %jmp T_44.2;
T_44.2 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000000000a975a0;
T_45 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c125e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c11820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c11aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c110a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0000000000a975a0;
T_46 ;
    %wait E_0000000000be7cc0;
    %load/vec4 v0000000000c109c0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000c125e0_0, 0, 32;
    %load/vec4 v0000000000c109c0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000c11820_0, 0, 32;
    %load/vec4 v0000000000c109c0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000c11aa0_0, 0, 32;
    %load/vec4 v0000000000c109c0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000c110a0_0, 0, 32;
    %load/vec4 v0000000000c11c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_46.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_46.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_46.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_46.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_46.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_46.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_46.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_46.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_46.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_46.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_46.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_46.15, 6;
    %jmp T_46.16;
T_46.0 ;
    %load/vec4 v0000000000c11820_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
    %jmp T_46.18;
T_46.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
T_46.18 ;
    %jmp T_46.16;
T_46.1 ;
    %load/vec4 v0000000000c11820_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_46.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
    %jmp T_46.20;
T_46.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
T_46.20 ;
    %jmp T_46.16;
T_46.2 ;
    %load/vec4 v0000000000c11aa0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
    %jmp T_46.22;
T_46.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
T_46.22 ;
    %jmp T_46.16;
T_46.3 ;
    %load/vec4 v0000000000c11aa0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_46.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
    %jmp T_46.24;
T_46.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
T_46.24 ;
    %jmp T_46.16;
T_46.4 ;
    %load/vec4 v0000000000c125e0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
    %jmp T_46.26;
T_46.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
T_46.26 ;
    %jmp T_46.16;
T_46.5 ;
    %load/vec4 v0000000000c125e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_46.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
    %jmp T_46.28;
T_46.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
T_46.28 ;
    %jmp T_46.16;
T_46.6 ;
    %load/vec4 v0000000000c110a0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
    %jmp T_46.30;
T_46.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
T_46.30 ;
    %jmp T_46.16;
T_46.7 ;
    %load/vec4 v0000000000c110a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_46.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
    %jmp T_46.32;
T_46.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
T_46.32 ;
    %jmp T_46.16;
T_46.8 ;
    %load/vec4 v0000000000c11aa0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c11820_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
    %jmp T_46.34;
T_46.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
T_46.34 ;
    %jmp T_46.16;
T_46.9 ;
    %load/vec4 v0000000000c11aa0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c11820_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_46.35, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
    %jmp T_46.36;
T_46.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
T_46.36 ;
    %jmp T_46.16;
T_46.10 ;
    %load/vec4 v0000000000c110a0_0;
    %load/vec4 v0000000000c125e0_0;
    %cmp/e;
    %jmp/0xz  T_46.37, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
    %jmp T_46.38;
T_46.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
T_46.38 ;
    %jmp T_46.16;
T_46.11 ;
    %load/vec4 v0000000000c110a0_0;
    %load/vec4 v0000000000c125e0_0;
    %cmp/ne;
    %jmp/0xz  T_46.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
    %jmp T_46.40;
T_46.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
T_46.40 ;
    %jmp T_46.16;
T_46.12 ;
    %load/vec4 v0000000000c11820_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c125e0_0;
    %load/vec4 v0000000000c110a0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_46.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
    %jmp T_46.42;
T_46.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
T_46.42 ;
    %jmp T_46.16;
T_46.13 ;
    %load/vec4 v0000000000c11820_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c125e0_0;
    %load/vec4 v0000000000c110a0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_46.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
    %jmp T_46.44;
T_46.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
T_46.44 ;
    %jmp T_46.16;
T_46.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
    %jmp T_46.16;
T_46.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c12220_0, 0, 1;
    %jmp T_46.16;
T_46.16 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000a97730;
T_47 ;
    %wait E_0000000000be8680;
    %load/vec4 v0000000000c122c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c11140_0, 0, 1;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0000000000c111e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c10d80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c11140_0, 0, 1;
    %jmp T_47.3;
T_47.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c11140_0, 0, 1;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000000a978c0;
T_48 ;
    %wait E_0000000000be8900;
    %load/vec4 v0000000000c12040_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_48.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c10ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c12680_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c11960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c11460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c11b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c12360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c124a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c11be0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000000000c11320_0;
    %assign/vec4 v0000000000c10ec0_0, 0;
    %load/vec4 v0000000000c12400_0;
    %assign/vec4 v0000000000c12680_0, 0;
    %load/vec4 v0000000000c11d20_0;
    %assign/vec4 v0000000000c11960_0, 0;
    %load/vec4 v0000000000c11a00_0;
    %assign/vec4 v0000000000c11460_0, 0;
    %load/vec4 v0000000000c118c0_0;
    %assign/vec4 v0000000000c11b40_0, 0;
    %load/vec4 v0000000000c113c0_0;
    %assign/vec4 v0000000000c12360_0, 0;
    %load/vec4 v0000000000c107e0_0;
    %assign/vec4 v0000000000c124a0_0, 0;
    %load/vec4 v0000000000c12540_0;
    %assign/vec4 v0000000000c11be0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000000000a94c90;
T_49 ;
    %wait E_0000000000be81c0;
    %load/vec4 v0000000000c69450_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_49.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_49.1, 4;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000c689b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.3, 8;
    %load/vec4 v0000000000c69310_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c68d70_0;
    %store/vec4a v0000000000c69810, 4, 0;
    %jmp T_49.4;
T_49.3 ;
    %ix/getv 4, v0000000000c68d70_0;
    %load/vec4a v0000000000c69810, 4;
    %pad/u 32;
    %store/vec4 v0000000000c6a530_0, 0, 32;
T_49.4 ;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000c689b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.5, 8;
    %load/vec4 v0000000000c69310_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000c68d70_0;
    %store/vec4a v0000000000c69810, 4, 0;
    %load/vec4 v0000000000c69310_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000c68d70_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c69810, 4, 0;
    %load/vec4 v0000000000c69310_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000c68d70_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c69810, 4, 0;
    %load/vec4 v0000000000c69310_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000c68d70_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c69810, 4, 0;
    %jmp T_49.6;
T_49.5 ;
    %load/vec4 v0000000000c68d70_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c69810, 4;
    %load/vec4 v0000000000c68d70_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c69810, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c68d70_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c69810, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c68d70_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c69810, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c6a530_0, 0, 32;
T_49.6 ;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000c74df0;
T_50 ;
    %wait E_0000000000be88c0;
    %load/vec4 v0000000000c6b5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %jmp T_50.2;
T_50.0 ;
    %load/vec4 v0000000000c6aec0_0;
    %store/vec4 v0000000000c6b140_0, 0, 32;
    %jmp T_50.2;
T_50.1 ;
    %load/vec4 v0000000000c6b0a0_0;
    %store/vec4 v0000000000c6b140_0, 0, 32;
    %jmp T_50.2;
T_50.2 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000aa3130;
T_51 ;
    %wait E_0000000000be8900;
    %load/vec4 v0000000000bc3f30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_51.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c68200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c66fe0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c682a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b9ec50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b9e430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bc3850_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0000000000b9dc10_0;
    %assign/vec4 v0000000000c68200_0, 0;
    %load/vec4 v0000000000c67bc0_0;
    %assign/vec4 v0000000000c66fe0_0, 0;
    %load/vec4 v0000000000aa2820_0;
    %assign/vec4 v0000000000c682a0_0, 0;
    %load/vec4 v0000000000bc3e90_0;
    %assign/vec4 v0000000000b9ec50_0, 0;
    %load/vec4 v0000000000bc3710_0;
    %assign/vec4 v0000000000b9e430_0, 0;
    %load/vec4 v0000000000bc3670_0;
    %assign/vec4 v0000000000bc3850_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0000000000c74f80;
T_52 ;
    %wait E_0000000000be84c0;
    %load/vec4 v0000000000c6bbe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %jmp T_52.2;
T_52.0 ;
    %load/vec4 v0000000000c6be60_0;
    %store/vec4 v0000000000c6baa0_0, 0, 32;
    %jmp T_52.2;
T_52.1 ;
    %load/vec4 v0000000000c6b820_0;
    %store/vec4 v0000000000c6baa0_0, 0, 32;
    %jmp T_52.2;
T_52.2 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0000000000a94e20;
T_53 ;
    %wait E_0000000000be86c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c6aba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c6bf00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c6b960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c6c720_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c6c7c0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c6b1e0_0, 0, 2;
    %load/vec4 v0000000000c698b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0000000000c69bd0_0;
    %load/vec4 v0000000000c69590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c6b640_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6aba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6bf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6b960_0, 0, 1;
T_53.2 ;
    %load/vec4 v0000000000c699f0_0;
    %load/vec4 v0000000000c69590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c6b640_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6aba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6bf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c6b960_0, 0, 1;
    %jmp T_53.5;
T_53.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c6b960_0, 0, 1;
T_53.5 ;
T_53.0 ;
    %load/vec4 v0000000000c6bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %load/vec4 v0000000000c699f0_0;
    %load/vec4 v0000000000c6c180_0;
    %cmp/e;
    %jmp/0xz  T_53.8, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c6c720_0, 0, 2;
T_53.8 ;
    %load/vec4 v0000000000c69bd0_0;
    %load/vec4 v0000000000c6c180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c6b640_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c6c7c0_0, 0, 2;
T_53.10 ;
T_53.6 ;
    %load/vec4 v0000000000c6c680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.12, 8;
    %load/vec4 v0000000000c699f0_0;
    %load/vec4 v0000000000c6ac40_0;
    %cmp/e;
    %jmp/0xz  T_53.14, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c6c720_0, 0, 2;
T_53.14 ;
    %load/vec4 v0000000000c69bd0_0;
    %load/vec4 v0000000000c6ac40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c6b640_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.16, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c6c7c0_0, 0, 2;
T_53.16 ;
T_53.12 ;
    %load/vec4 v0000000000c69630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.18, 8;
    %load/vec4 v0000000000c699f0_0;
    %load/vec4 v0000000000c69590_0;
    %cmp/e;
    %jmp/0xz  T_53.20, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c6c720_0, 0, 2;
T_53.20 ;
    %load/vec4 v0000000000c69bd0_0;
    %load/vec4 v0000000000c69590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c6b640_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.22, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c6c7c0_0, 0, 2;
T_53.22 ;
T_53.18 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0000000000c14c00;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8a630_0, 0, 32;
    %end;
    .thread T_54;
    .scope S_0000000000c14c00;
T_55 ;
    %vpi_func 2 90 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c88970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c84430_0, 0, 32;
T_55.0 ;
    %vpi_func 2 92 "$feof" 32, v0000000000c88970_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_55.1, 8;
    %vpi_func 2 93 "$fscanf" 32, v0000000000c88970_0, "%b", v0000000000c885b0_0 {0 0 0};
    %store/vec4 v0000000000c880b0_0, 0, 32;
    %load/vec4 v0000000000c885b0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c84430_0;
    %store/vec4a v0000000000c77610, 4, 0;
    %load/vec4 v0000000000c84430_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c84430_0, 0, 32;
    %jmp T_55.0;
T_55.1 ;
    %vpi_call 2 98 "$fclose", v0000000000c88970_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c89b90_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c89b90_0;
    %store/vec4 v0000000000c84430_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_0000000000c14c00;
T_56 ;
    %vpi_func 2 106 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c88970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c84430_0, 0, 32;
T_56.0 ;
    %vpi_func 2 108 "$feof" 32, v0000000000c88970_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_56.1, 8;
    %vpi_func 2 109 "$fscanf" 32, v0000000000c88970_0, "%b", v0000000000c885b0_0 {0 0 0};
    %store/vec4 v0000000000c880b0_0, 0, 32;
    %load/vec4 v0000000000c885b0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c84430_0;
    %store/vec4a v0000000000c69810, 4, 0;
    %load/vec4 v0000000000c84430_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c84430_0, 0, 32;
    %jmp T_56.0;
T_56.1 ;
    %vpi_call 2 114 "$fclose", v0000000000c88970_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c890f0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c890f0_0;
    %store/vec4 v0000000000c84430_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0000000000c14c00;
T_57 ;
    %delay 110, 0;
    %vpi_call 2 270 "$finish" {0 0 0};
    %end;
    .thread T_57;
    .scope S_0000000000c14c00;
T_58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c88c90_0, 0, 1;
T_58.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000c88c90_0;
    %inv;
    %store/vec4 v0000000000c88c90_0, 0, 1;
    %jmp T_58.0;
    %end;
    .thread T_58;
    .scope S_0000000000c14c00;
T_59 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c87b10_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c87b10_0, 0, 1;
    %end;
    .thread T_59;
    .scope S_0000000000c14c00;
T_60 ;
    %vpi_call 2 339 "$monitor", "PC: %3d  |  DR-Address: %b  | R0: %d  | R1: %d  |  R2: %d  | R3: %d  | R4: %d  | R5: %d  | R10: %d  | R11: %d  |  R12: %d  |R15: %d  | R14: %d  | Time: %2d ", v0000000000c88330_0, v0000000000c88f10_0, v0000000000c76cb0_0, v0000000000c77430_0, v0000000000c7cb10_0, v0000000000c7e0f0_0, v0000000000c7bfd0_0, v0000000000c7dc90_0, v0000000000c76990_0, v0000000000c75950_0, v0000000000c7d3d0_0, v0000000000c7dbf0_0, v0000000000c7bad0_0, $time {0 0 0};
    %end;
    .thread T_60;
    .scope S_0000000000c14c00;
T_61 ;
    %delay 108, 0;
    %vpi_call 2 417 "$display", "\012\012--------------------------------------  Data Ram Content After Simulation  --------------------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8a630_0, 0, 32;
T_61.0 ;
    %load/vec4 v0000000000c8a630_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_61.1, 5;
    %vpi_call 2 421 "$display", "Data en Address %0d = %b at time: %0d", v0000000000c8a630_0, &A<v0000000000c69810, v0000000000c8a630_0 >, $time {0 0 0};
    %load/vec4 v0000000000c8a630_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c8a630_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %end;
    .thread T_61;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
