/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [20:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = !(celloutsig_1_3z ? celloutsig_1_1z : celloutsig_1_11z[4]);
  assign celloutsig_1_19z = !(celloutsig_1_3z ? celloutsig_1_17z : celloutsig_1_3z);
  assign celloutsig_0_15z = !(celloutsig_0_1z ? celloutsig_0_12z : celloutsig_0_11z[3]);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_0z);
  assign celloutsig_0_22z = !(out_data[37] ? celloutsig_0_13z[3] : celloutsig_0_20z[2]);
  assign celloutsig_1_2z = !(in_data[112] ? celloutsig_1_0z : celloutsig_1_1z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & (in_data[122] | in_data[151]));
  assign celloutsig_1_7z = ~((celloutsig_1_0z | celloutsig_1_4z[2]) & (celloutsig_1_3z | celloutsig_1_2z));
  assign celloutsig_1_10z = celloutsig_1_3z | ~(celloutsig_1_4z[1]);
  assign celloutsig_0_4z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_12z = in_data[42] | ~(celloutsig_0_3z);
  assign celloutsig_1_3z = in_data[144] | ~(celloutsig_1_1z);
  assign celloutsig_0_3z = celloutsig_0_1z | ~(celloutsig_0_2z);
  assign celloutsig_0_11z = { celloutsig_0_6z[1:0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z } + { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_13z = { celloutsig_0_6z[1:0], celloutsig_0_8z, celloutsig_0_1z } + { celloutsig_0_11z[2], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z };
  reg [7:0] _15_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 8'h00;
    else _15_ <= { in_data[42:39], celloutsig_0_7z, celloutsig_0_6z };
  assign out_data[39:32] = _15_;
  assign celloutsig_1_6z = { in_data[139:138], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z } & { in_data[160:145], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_0z = ! in_data[184:160];
  assign celloutsig_1_16z = celloutsig_1_3z & ~(celloutsig_1_5z[6]);
  assign celloutsig_0_7z = in_data[24] & ~(celloutsig_0_0z);
  assign celloutsig_1_11z = { celloutsig_1_6z[18:12], celloutsig_1_10z, celloutsig_1_1z } % { 1'h1, celloutsig_1_6z[18:14], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_20z = { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_3z } % { 1'h1, in_data[88:77], in_data[0] };
  assign celloutsig_0_5z = celloutsig_0_1z ? { in_data[40:39], 1'h1 } : { celloutsig_0_3z, 1'h0, celloutsig_0_2z };
  assign celloutsig_0_8z = in_data[30:20] != { in_data[20:13], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_18z = | { celloutsig_1_16z, in_data[179:177] };
  assign celloutsig_0_1z = | in_data[89:82];
  assign celloutsig_0_0z = ^ in_data[76:66];
  assign celloutsig_1_4z = { in_data[119:117], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z } >> in_data[153:146];
  assign celloutsig_0_6z = { celloutsig_0_5z[2:1], celloutsig_0_1z } << { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_4z[6:0], celloutsig_1_3z } >>> in_data[111:104];
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z };
endmodule
