VERILOG_SOURCES = /code/rtl/divider.sv
TOPLEVEL        = divider
MODULE          = test_divider
IMPROVEMENTS = wires cells
CELLS = 33337
WIRES = 32748
PERCENT_WIRES    = 0
PERCENT_CELLS    = 0
PERCENT_MEMORIES = 0
SIM             = icarus
TOPLEVEL_LANG   = verilog
PYTHONPATH      = /src
HASH            = 22-code-review-lint-gold-schmidt-division