============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:16:55 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

     Instance      Cells  Cell Area  Net Area  
-----------------------------------------------
square_root          875      25364      5788  
  PARTE_OPERATIVA    627      20880      3761  
    TESTE              6         83         5  
    COMPUTA_S          1         73         0  
    COMPUTA_R          1         73         0  
    COMPUTA_D          1         73         0  
  PARTE_CONTROLE     248       4484      1246  
    inc_add_71_16     61       1128       179  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:16:54 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

      Pin            Type      Fanout  Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock clock)      launch                                    0 R 
PARTE_CONTROLE
  cs_reg[2]/CK                                 0             0 R 
  cs_reg[2]/Q      DFFRHQX2         8  33.1  370  +451     451 R 
  p0150A1946/A                                      +0     451   
  p0150A1946/Y     INVXL            3  26.5  281  +235     687 F 
  p0150A/B                                          +0     687   
  p0150A/Y         NAND2X4         34 131.5  472  +348    1035 R 
  p0150A1854/A1N                                    +0    1035   
  p0150A1854/Y     OAI2BB1X1        1   4.8  137  +242    1277 R 
  p0150A1948/B1                                     +0    1277   
  p0150A1948/Y     AOI22XL          1   3.5  206  +135    1412 F 
  cs_reg[1]/D      DFFRHQX1                         +0    1412   
  cs_reg[1]/CK     setup                       0  +383    1795 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock)      capture                                2000 R 
                   uncertainty                    -200    1800 R 
-----------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :       5ps 
Start-point  : PARTE_CONTROLE/cs_reg[2]/CK
End-point    : PARTE_CONTROLE/cs_reg[1]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  02:16:55 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage    Internal      Net     Switching  
  Instance  Cells Power(nW)  Power(nW)   Power(nW)  Power(nW)  
---------------------------------------------------------------
square_root   875   611.863 6292394.802 837162.605 7129557.407 

