
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={28,rS,rT,0,0,0}                       Premise(F2)
	S3= ICache[addr]={28,rS,rT,0,0,0}                           Premise(F3)
	S4= GPR[rS]=a                                               Premise(F4)
	S5= GPR[rT]=b                                               Premise(F5)
	S6= [Lo]=lo                                                 Premise(F6)
	S7= [Hi]=hi                                                 Premise(F7)

IF	S8= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S9= PC.Out=addr                                             PC-Out(S1)
	S10= Lo.Out=lo                                              Lo-Out(S6)
	S11= Lo.Out1_0={lo}[1:0]                                    Lo-Out(S6)
	S12= Lo.Out4_0={lo}[4:0]                                    Lo-Out(S6)
	S13= Hi.Out=hi                                              Hi-Out(S7)
	S14= Hi.Out1_0={hi}[1:0]                                    Hi-Out(S7)
	S15= Hi.Out4_0={hi}[4:0]                                    Hi-Out(S7)
	S16= CP0.ASID=>IMMU.PID                                     Premise(F8)
	S17= IMMU.PID=pid                                           Path(S8,S16)
	S18= PC.Out=>IMMU.IEA                                       Premise(F9)
	S19= IMMU.IEA=addr                                          Path(S9,S18)
	S20= IMMU.Addr={pid,addr}                                   IMMU-Search(S17,S19)
	S21= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S17,S19)
	S22= IMMU.Addr=>IAddrReg.In                                 Premise(F10)
	S23= IAddrReg.In={pid,addr}                                 Path(S20,S22)
	S24= IMMU.Hit=>CU.IMMUHit                                   Premise(F11)
	S25= CU.IMMUHit=IMMUHit(pid,addr)                           Path(S21,S24)
	S26= PC.Out=>ICache.IEA                                     Premise(F12)
	S27= ICache.IEA=addr                                        Path(S9,S26)
	S28= ICache.Hit=ICacheHit(addr)                             ICache-Search(S27)
	S29= ICache.Out={28,rS,rT,0,0,0}                            ICache-Search(S27,S3)
	S30= ICache.Out=>IR.In                                      Premise(F13)
	S31= IR.In={28,rS,rT,0,0,0}                                 Path(S29,S30)
	S32= ICache.Out=>ICacheReg.In                               Premise(F14)
	S33= ICacheReg.In={28,rS,rT,0,0,0}                          Path(S29,S32)
	S34= ICache.Hit=>CU.ICacheHit                               Premise(F15)
	S35= CU.ICacheHit=ICacheHit(addr)                           Path(S28,S34)
	S36= CtrlASIDIn=0                                           Premise(F16)
	S37= CtrlCP0=0                                              Premise(F17)
	S38= CP0[ASID]=pid                                          CP0-Hold(S0,S37)
	S39= CtrlEPCIn=0                                            Premise(F18)
	S40= CtrlExCodeIn=0                                         Premise(F19)
	S41= CtrlIMMU=0                                             Premise(F20)
	S42= CtrlPC=0                                               Premise(F21)
	S43= CtrlPCInc=1                                            Premise(F22)
	S44= PC[Out]=addr+4                                         PC-Inc(S1,S42,S43)
	S45= PC[CIA]=addr                                           PC-Inc(S1,S42,S43)
	S46= CtrlIAddrReg=0                                         Premise(F23)
	S47= CtrlICache=0                                           Premise(F24)
	S48= ICache[addr]={28,rS,rT,0,0,0}                          ICache-Hold(S3,S47)
	S49= CtrlIR=1                                               Premise(F25)
	S50= [IR]={28,rS,rT,0,0,0}                                  IR-Write(S31,S49)
	S51= CtrlICacheReg=0                                        Premise(F26)
	S52= CtrlIMem=0                                             Premise(F27)
	S53= IMem[{pid,addr}]={28,rS,rT,0,0,0}                      IMem-Hold(S2,S52)
	S54= CtrlIRMux=0                                            Premise(F28)
	S55= CtrlGPR=0                                              Premise(F29)
	S56= GPR[rS]=a                                              GPR-Hold(S4,S55)
	S57= GPR[rT]=b                                              GPR-Hold(S5,S55)
	S58= CtrlA=0                                                Premise(F30)
	S59= CtrlB=0                                                Premise(F31)
	S60= CtrlHi=0                                               Premise(F32)
	S61= [Hi]=hi                                                Hi-Hold(S7,S60)
	S62= CtrlLo=0                                               Premise(F33)
	S63= [Lo]=lo                                                Lo-Hold(S6,S62)

ID	S64= CP0.ASID=pid                                           CP0-Read-ASID(S38)
	S65= PC.Out=addr+4                                          PC-Out(S44)
	S66= PC.CIA=addr                                            PC-Out(S45)
	S67= PC.CIA31_28=addr[31:28]                                PC-Out(S45)
	S68= IR.Out={28,rS,rT,0,0,0}                                IR-Out(S50)
	S69= IR.Out31_26=28                                         IR-Out(S50)
	S70= IR.Out25_21=rS                                         IR-Out(S50)
	S71= IR.Out20_16=rT                                         IR-Out(S50)
	S72= IR.Out15_11=0                                          IR-Out(S50)
	S73= IR.Out10_6=0                                           IR-Out(S50)
	S74= IR.Out5_0=0                                            IR-Out(S50)
	S75= Hi.Out=hi                                              Hi-Out(S61)
	S76= Hi.Out1_0={hi}[1:0]                                    Hi-Out(S61)
	S77= Hi.Out4_0={hi}[4:0]                                    Hi-Out(S61)
	S78= Lo.Out=lo                                              Lo-Out(S63)
	S79= Lo.Out1_0={lo}[1:0]                                    Lo-Out(S63)
	S80= Lo.Out4_0={lo}[4:0]                                    Lo-Out(S63)
	S81= IR.Out31_26=>CU.Op                                     Premise(F52)
	S82= CU.Op=28                                               Path(S69,S81)
	S83= CU.Func=alu_and                                        CU(S82)
	S84= IR.Out25_21=>GPR.RReg1                                 Premise(F53)
	S85= GPR.RReg1=rS                                           Path(S70,S84)
	S86= GPR.Rdata1=a                                           GPR-Read(S85,S56)
	S87= IR.Out20_16=>GPR.RReg2                                 Premise(F54)
	S88= GPR.RReg2=rT                                           Path(S71,S87)
	S89= GPR.Rdata2=b                                           GPR-Read(S88,S57)
	S90= IR.Out5_0=>CU.IRFunc                                   Premise(F55)
	S91= CU.IRFunc=0                                            Path(S74,S90)
	S92= GPR.Rdata1=>A.In                                       Premise(F56)
	S93= A.In=a                                                 Path(S86,S92)
	S94= GPR.Rdata2=>B.In                                       Premise(F57)
	S95= B.In=b                                                 Path(S89,S94)
	S96= CtrlASIDIn=0                                           Premise(F58)
	S97= CtrlCP0=0                                              Premise(F59)
	S98= CP0[ASID]=pid                                          CP0-Hold(S38,S97)
	S99= CtrlEPCIn=0                                            Premise(F60)
	S100= CtrlExCodeIn=0                                        Premise(F61)
	S101= CtrlIMMU=0                                            Premise(F62)
	S102= CtrlPC=0                                              Premise(F63)
	S103= CtrlPCInc=0                                           Premise(F64)
	S104= PC[CIA]=addr                                          PC-Hold(S45,S103)
	S105= PC[Out]=addr+4                                        PC-Hold(S44,S102,S103)
	S106= CtrlIAddrReg=0                                        Premise(F65)
	S107= CtrlICache=0                                          Premise(F66)
	S108= ICache[addr]={28,rS,rT,0,0,0}                         ICache-Hold(S48,S107)
	S109= CtrlIR=0                                              Premise(F67)
	S110= [IR]={28,rS,rT,0,0,0}                                 IR-Hold(S50,S109)
	S111= CtrlICacheReg=0                                       Premise(F68)
	S112= CtrlIMem=0                                            Premise(F69)
	S113= IMem[{pid,addr}]={28,rS,rT,0,0,0}                     IMem-Hold(S53,S112)
	S114= CtrlIRMux=0                                           Premise(F70)
	S115= CtrlGPR=0                                             Premise(F71)
	S116= GPR[rS]=a                                             GPR-Hold(S56,S115)
	S117= GPR[rT]=b                                             GPR-Hold(S57,S115)
	S118= CtrlA=1                                               Premise(F72)
	S119= [A]=a                                                 A-Write(S93,S118)
	S120= CtrlB=1                                               Premise(F73)
	S121= [B]=b                                                 B-Write(S95,S120)
	S122= CtrlHi=0                                              Premise(F74)
	S123= [Hi]=hi                                               Hi-Hold(S61,S122)
	S124= CtrlLo=0                                              Premise(F75)
	S125= [Lo]=lo                                               Lo-Hold(S63,S124)

EX	S126= CP0.ASID=pid                                          CP0-Read-ASID(S98)
	S127= PC.CIA=addr                                           PC-Out(S104)
	S128= PC.CIA31_28=addr[31:28]                               PC-Out(S104)
	S129= PC.Out=addr+4                                         PC-Out(S105)
	S130= IR.Out={28,rS,rT,0,0,0}                               IR-Out(S110)
	S131= IR.Out31_26=28                                        IR-Out(S110)
	S132= IR.Out25_21=rS                                        IR-Out(S110)
	S133= IR.Out20_16=rT                                        IR-Out(S110)
	S134= IR.Out15_11=0                                         IR-Out(S110)
	S135= IR.Out10_6=0                                          IR-Out(S110)
	S136= IR.Out5_0=0                                           IR-Out(S110)
	S137= A.Out=a                                               A-Out(S119)
	S138= A.Out1_0={a}[1:0]                                     A-Out(S119)
	S139= A.Out4_0={a}[4:0]                                     A-Out(S119)
	S140= B.Out=b                                               B-Out(S121)
	S141= B.Out1_0={b}[1:0]                                     B-Out(S121)
	S142= B.Out4_0={b}[4:0]                                     B-Out(S121)
	S143= Hi.Out=hi                                             Hi-Out(S123)
	S144= Hi.Out1_0={hi}[1:0]                                   Hi-Out(S123)
	S145= Hi.Out4_0={hi}[4:0]                                   Hi-Out(S123)
	S146= Lo.Out=lo                                             Lo-Out(S125)
	S147= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S125)
	S148= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S125)
	S149= Hi.Out=>MDU.Hi                                        Premise(F76)
	S150= MDU.Hi=hi                                             Path(S143,S149)
	S151= Lo.Out=>MDU.Lo                                        Premise(F77)
	S152= MDU.Lo=lo                                             Path(S146,S151)
	S153= A.Out=>MDU.A                                          Premise(F78)
	S154= MDU.A=a                                               Path(S137,S153)
	S155= B.Out=>MDU.B                                          Premise(F79)
	S156= MDU.B=b                                               Path(S140,S155)
	S157= MDU.Func=6'b000101                                    Premise(F80)
	S158= MDU.lo=({hi,lo}+a×b)[31:0]                            MDU(S154,S156,S150,S152)
	S159= MDU.hi=({hi,lo}+a×b)[63:32]                           MDU(S154,S156,S150,S152)
	S160= MDU.CMP=Compare0({hi,lo}+a×b)                         MDU(S154,S156,S150,S152)
	S161= MDU.OV=OverFlow({hi,lo}+a×b)                          MDU(S154,S156,S150,S152)
	S162= MDU.hi=>Hi.In                                         Premise(F81)
	S163= Hi.In=({hi,lo}+a×b)[63:32]                            Path(S159,S162)
	S164= MDU.lo=>Lo.In                                         Premise(F82)
	S165= Lo.In=({hi,lo}+a×b)[31:0]                             Path(S158,S164)
	S166= CtrlASIDIn=0                                          Premise(F83)
	S167= CtrlCP0=0                                             Premise(F84)
	S168= CP0[ASID]=pid                                         CP0-Hold(S98,S167)
	S169= CtrlEPCIn=0                                           Premise(F85)
	S170= CtrlExCodeIn=0                                        Premise(F86)
	S171= CtrlIMMU=0                                            Premise(F87)
	S172= CtrlPC=0                                              Premise(F88)
	S173= CtrlPCInc=0                                           Premise(F89)
	S174= PC[CIA]=addr                                          PC-Hold(S104,S173)
	S175= PC[Out]=addr+4                                        PC-Hold(S105,S172,S173)
	S176= CtrlIAddrReg=0                                        Premise(F90)
	S177= CtrlICache=0                                          Premise(F91)
	S178= ICache[addr]={28,rS,rT,0,0,0}                         ICache-Hold(S108,S177)
	S179= CtrlIR=0                                              Premise(F92)
	S180= [IR]={28,rS,rT,0,0,0}                                 IR-Hold(S110,S179)
	S181= CtrlICacheReg=0                                       Premise(F93)
	S182= CtrlIMem=0                                            Premise(F94)
	S183= IMem[{pid,addr}]={28,rS,rT,0,0,0}                     IMem-Hold(S113,S182)
	S184= CtrlIRMux=0                                           Premise(F95)
	S185= CtrlGPR=0                                             Premise(F96)
	S186= GPR[rS]=a                                             GPR-Hold(S116,S185)
	S187= GPR[rT]=b                                             GPR-Hold(S117,S185)
	S188= CtrlA=0                                               Premise(F97)
	S189= [A]=a                                                 A-Hold(S119,S188)
	S190= CtrlB=0                                               Premise(F98)
	S191= [B]=b                                                 B-Hold(S121,S190)
	S192= CtrlHi=1                                              Premise(F99)
	S193= [Hi]=({hi,lo}+a×b)[63:32]                             Hi-Write(S163,S192)
	S194= CtrlLo=1                                              Premise(F100)
	S195= [Lo]=({hi,lo}+a×b)[31:0]                              Lo-Write(S165,S194)

MEM	S196= CP0.ASID=pid                                          CP0-Read-ASID(S168)
	S197= PC.CIA=addr                                           PC-Out(S174)
	S198= PC.CIA31_28=addr[31:28]                               PC-Out(S174)
	S199= PC.Out=addr+4                                         PC-Out(S175)
	S200= IR.Out={28,rS,rT,0,0,0}                               IR-Out(S180)
	S201= IR.Out31_26=28                                        IR-Out(S180)
	S202= IR.Out25_21=rS                                        IR-Out(S180)
	S203= IR.Out20_16=rT                                        IR-Out(S180)
	S204= IR.Out15_11=0                                         IR-Out(S180)
	S205= IR.Out10_6=0                                          IR-Out(S180)
	S206= IR.Out5_0=0                                           IR-Out(S180)
	S207= A.Out=a                                               A-Out(S189)
	S208= A.Out1_0={a}[1:0]                                     A-Out(S189)
	S209= A.Out4_0={a}[4:0]                                     A-Out(S189)
	S210= B.Out=b                                               B-Out(S191)
	S211= B.Out1_0={b}[1:0]                                     B-Out(S191)
	S212= B.Out4_0={b}[4:0]                                     B-Out(S191)
	S213= Hi.Out=({hi,lo}+a×b)[63:32]                           Hi-Out(S193)
	S214= Hi.Out1_0={({hi,lo}+a×b)[63:32]}[1:0]                 Hi-Out(S193)
	S215= Hi.Out4_0={({hi,lo}+a×b)[63:32]}[4:0]                 Hi-Out(S193)
	S216= Lo.Out=({hi,lo}+a×b)[31:0]                            Lo-Out(S195)
	S217= Lo.Out1_0={({hi,lo}+a×b)[31:0]}[1:0]                  Lo-Out(S195)
	S218= Lo.Out4_0={({hi,lo}+a×b)[31:0]}[4:0]                  Lo-Out(S195)
	S219= CtrlASIDIn=0                                          Premise(F101)
	S220= CtrlCP0=0                                             Premise(F102)
	S221= CP0[ASID]=pid                                         CP0-Hold(S168,S220)
	S222= CtrlEPCIn=0                                           Premise(F103)
	S223= CtrlExCodeIn=0                                        Premise(F104)
	S224= CtrlIMMU=0                                            Premise(F105)
	S225= CtrlPC=0                                              Premise(F106)
	S226= CtrlPCInc=0                                           Premise(F107)
	S227= PC[CIA]=addr                                          PC-Hold(S174,S226)
	S228= PC[Out]=addr+4                                        PC-Hold(S175,S225,S226)
	S229= CtrlIAddrReg=0                                        Premise(F108)
	S230= CtrlICache=0                                          Premise(F109)
	S231= ICache[addr]={28,rS,rT,0,0,0}                         ICache-Hold(S178,S230)
	S232= CtrlIR=0                                              Premise(F110)
	S233= [IR]={28,rS,rT,0,0,0}                                 IR-Hold(S180,S232)
	S234= CtrlICacheReg=0                                       Premise(F111)
	S235= CtrlIMem=0                                            Premise(F112)
	S236= IMem[{pid,addr}]={28,rS,rT,0,0,0}                     IMem-Hold(S183,S235)
	S237= CtrlIRMux=0                                           Premise(F113)
	S238= CtrlGPR=0                                             Premise(F114)
	S239= GPR[rS]=a                                             GPR-Hold(S186,S238)
	S240= GPR[rT]=b                                             GPR-Hold(S187,S238)
	S241= CtrlA=0                                               Premise(F115)
	S242= [A]=a                                                 A-Hold(S189,S241)
	S243= CtrlB=0                                               Premise(F116)
	S244= [B]=b                                                 B-Hold(S191,S243)
	S245= CtrlHi=0                                              Premise(F117)
	S246= [Hi]=({hi,lo}+a×b)[63:32]                             Hi-Hold(S193,S245)
	S247= CtrlLo=0                                              Premise(F118)
	S248= [Lo]=({hi,lo}+a×b)[31:0]                              Lo-Hold(S195,S247)

MEM(DMMU1)	S249= CP0.ASID=pid                                          CP0-Read-ASID(S221)
	S250= PC.CIA=addr                                           PC-Out(S227)
	S251= PC.CIA31_28=addr[31:28]                               PC-Out(S227)
	S252= PC.Out=addr+4                                         PC-Out(S228)
	S253= IR.Out={28,rS,rT,0,0,0}                               IR-Out(S233)
	S254= IR.Out31_26=28                                        IR-Out(S233)
	S255= IR.Out25_21=rS                                        IR-Out(S233)
	S256= IR.Out20_16=rT                                        IR-Out(S233)
	S257= IR.Out15_11=0                                         IR-Out(S233)
	S258= IR.Out10_6=0                                          IR-Out(S233)
	S259= IR.Out5_0=0                                           IR-Out(S233)
	S260= A.Out=a                                               A-Out(S242)
	S261= A.Out1_0={a}[1:0]                                     A-Out(S242)
	S262= A.Out4_0={a}[4:0]                                     A-Out(S242)
	S263= B.Out=b                                               B-Out(S244)
	S264= B.Out1_0={b}[1:0]                                     B-Out(S244)
	S265= B.Out4_0={b}[4:0]                                     B-Out(S244)
	S266= Hi.Out=({hi,lo}+a×b)[63:32]                           Hi-Out(S246)
	S267= Hi.Out1_0={({hi,lo}+a×b)[63:32]}[1:0]                 Hi-Out(S246)
	S268= Hi.Out4_0={({hi,lo}+a×b)[63:32]}[4:0]                 Hi-Out(S246)
	S269= Lo.Out=({hi,lo}+a×b)[31:0]                            Lo-Out(S248)
	S270= Lo.Out1_0={({hi,lo}+a×b)[31:0]}[1:0]                  Lo-Out(S248)
	S271= Lo.Out4_0={({hi,lo}+a×b)[31:0]}[4:0]                  Lo-Out(S248)
	S272= CtrlASIDIn=0                                          Premise(F119)
	S273= CtrlCP0=0                                             Premise(F120)
	S274= CP0[ASID]=pid                                         CP0-Hold(S221,S273)
	S275= CtrlEPCIn=0                                           Premise(F121)
	S276= CtrlExCodeIn=0                                        Premise(F122)
	S277= CtrlIMMU=0                                            Premise(F123)
	S278= CtrlPC=0                                              Premise(F124)
	S279= CtrlPCInc=0                                           Premise(F125)
	S280= PC[CIA]=addr                                          PC-Hold(S227,S279)
	S281= PC[Out]=addr+4                                        PC-Hold(S228,S278,S279)
	S282= CtrlIAddrReg=0                                        Premise(F126)
	S283= CtrlICache=0                                          Premise(F127)
	S284= ICache[addr]={28,rS,rT,0,0,0}                         ICache-Hold(S231,S283)
	S285= CtrlIR=0                                              Premise(F128)
	S286= [IR]={28,rS,rT,0,0,0}                                 IR-Hold(S233,S285)
	S287= CtrlICacheReg=0                                       Premise(F129)
	S288= CtrlIMem=0                                            Premise(F130)
	S289= IMem[{pid,addr}]={28,rS,rT,0,0,0}                     IMem-Hold(S236,S288)
	S290= CtrlIRMux=0                                           Premise(F131)
	S291= CtrlGPR=0                                             Premise(F132)
	S292= GPR[rS]=a                                             GPR-Hold(S239,S291)
	S293= GPR[rT]=b                                             GPR-Hold(S240,S291)
	S294= CtrlA=0                                               Premise(F133)
	S295= [A]=a                                                 A-Hold(S242,S294)
	S296= CtrlB=0                                               Premise(F134)
	S297= [B]=b                                                 B-Hold(S244,S296)
	S298= CtrlHi=0                                              Premise(F135)
	S299= [Hi]=({hi,lo}+a×b)[63:32]                             Hi-Hold(S246,S298)
	S300= CtrlLo=0                                              Premise(F136)
	S301= [Lo]=({hi,lo}+a×b)[31:0]                              Lo-Hold(S248,S300)

MEM(DMMU2)	S302= CP0.ASID=pid                                          CP0-Read-ASID(S274)
	S303= PC.CIA=addr                                           PC-Out(S280)
	S304= PC.CIA31_28=addr[31:28]                               PC-Out(S280)
	S305= PC.Out=addr+4                                         PC-Out(S281)
	S306= IR.Out={28,rS,rT,0,0,0}                               IR-Out(S286)
	S307= IR.Out31_26=28                                        IR-Out(S286)
	S308= IR.Out25_21=rS                                        IR-Out(S286)
	S309= IR.Out20_16=rT                                        IR-Out(S286)
	S310= IR.Out15_11=0                                         IR-Out(S286)
	S311= IR.Out10_6=0                                          IR-Out(S286)
	S312= IR.Out5_0=0                                           IR-Out(S286)
	S313= A.Out=a                                               A-Out(S295)
	S314= A.Out1_0={a}[1:0]                                     A-Out(S295)
	S315= A.Out4_0={a}[4:0]                                     A-Out(S295)
	S316= B.Out=b                                               B-Out(S297)
	S317= B.Out1_0={b}[1:0]                                     B-Out(S297)
	S318= B.Out4_0={b}[4:0]                                     B-Out(S297)
	S319= Hi.Out=({hi,lo}+a×b)[63:32]                           Hi-Out(S299)
	S320= Hi.Out1_0={({hi,lo}+a×b)[63:32]}[1:0]                 Hi-Out(S299)
	S321= Hi.Out4_0={({hi,lo}+a×b)[63:32]}[4:0]                 Hi-Out(S299)
	S322= Lo.Out=({hi,lo}+a×b)[31:0]                            Lo-Out(S301)
	S323= Lo.Out1_0={({hi,lo}+a×b)[31:0]}[1:0]                  Lo-Out(S301)
	S324= Lo.Out4_0={({hi,lo}+a×b)[31:0]}[4:0]                  Lo-Out(S301)
	S325= CtrlASIDIn=0                                          Premise(F137)
	S326= CtrlCP0=0                                             Premise(F138)
	S327= CP0[ASID]=pid                                         CP0-Hold(S274,S326)
	S328= CtrlEPCIn=0                                           Premise(F139)
	S329= CtrlExCodeIn=0                                        Premise(F140)
	S330= CtrlIMMU=0                                            Premise(F141)
	S331= CtrlPC=0                                              Premise(F142)
	S332= CtrlPCInc=0                                           Premise(F143)
	S333= PC[CIA]=addr                                          PC-Hold(S280,S332)
	S334= PC[Out]=addr+4                                        PC-Hold(S281,S331,S332)
	S335= CtrlIAddrReg=0                                        Premise(F144)
	S336= CtrlICache=0                                          Premise(F145)
	S337= ICache[addr]={28,rS,rT,0,0,0}                         ICache-Hold(S284,S336)
	S338= CtrlIR=0                                              Premise(F146)
	S339= [IR]={28,rS,rT,0,0,0}                                 IR-Hold(S286,S338)
	S340= CtrlICacheReg=0                                       Premise(F147)
	S341= CtrlIMem=0                                            Premise(F148)
	S342= IMem[{pid,addr}]={28,rS,rT,0,0,0}                     IMem-Hold(S289,S341)
	S343= CtrlIRMux=0                                           Premise(F149)
	S344= CtrlGPR=0                                             Premise(F150)
	S345= GPR[rS]=a                                             GPR-Hold(S292,S344)
	S346= GPR[rT]=b                                             GPR-Hold(S293,S344)
	S347= CtrlA=0                                               Premise(F151)
	S348= [A]=a                                                 A-Hold(S295,S347)
	S349= CtrlB=0                                               Premise(F152)
	S350= [B]=b                                                 B-Hold(S297,S349)
	S351= CtrlHi=0                                              Premise(F153)
	S352= [Hi]=({hi,lo}+a×b)[63:32]                             Hi-Hold(S299,S351)
	S353= CtrlLo=0                                              Premise(F154)
	S354= [Lo]=({hi,lo}+a×b)[31:0]                              Lo-Hold(S301,S353)

WB	S355= CP0.ASID=pid                                          CP0-Read-ASID(S327)
	S356= PC.CIA=addr                                           PC-Out(S333)
	S357= PC.CIA31_28=addr[31:28]                               PC-Out(S333)
	S358= PC.Out=addr+4                                         PC-Out(S334)
	S359= IR.Out={28,rS,rT,0,0,0}                               IR-Out(S339)
	S360= IR.Out31_26=28                                        IR-Out(S339)
	S361= IR.Out25_21=rS                                        IR-Out(S339)
	S362= IR.Out20_16=rT                                        IR-Out(S339)
	S363= IR.Out15_11=0                                         IR-Out(S339)
	S364= IR.Out10_6=0                                          IR-Out(S339)
	S365= IR.Out5_0=0                                           IR-Out(S339)
	S366= A.Out=a                                               A-Out(S348)
	S367= A.Out1_0={a}[1:0]                                     A-Out(S348)
	S368= A.Out4_0={a}[4:0]                                     A-Out(S348)
	S369= B.Out=b                                               B-Out(S350)
	S370= B.Out1_0={b}[1:0]                                     B-Out(S350)
	S371= B.Out4_0={b}[4:0]                                     B-Out(S350)
	S372= Hi.Out=({hi,lo}+a×b)[63:32]                           Hi-Out(S352)
	S373= Hi.Out1_0={({hi,lo}+a×b)[63:32]}[1:0]                 Hi-Out(S352)
	S374= Hi.Out4_0={({hi,lo}+a×b)[63:32]}[4:0]                 Hi-Out(S352)
	S375= Lo.Out=({hi,lo}+a×b)[31:0]                            Lo-Out(S354)
	S376= Lo.Out1_0={({hi,lo}+a×b)[31:0]}[1:0]                  Lo-Out(S354)
	S377= Lo.Out4_0={({hi,lo}+a×b)[31:0]}[4:0]                  Lo-Out(S354)
	S378= CtrlASIDIn=0                                          Premise(F155)
	S379= CtrlCP0=0                                             Premise(F156)
	S380= CP0[ASID]=pid                                         CP0-Hold(S327,S379)
	S381= CtrlEPCIn=0                                           Premise(F157)
	S382= CtrlExCodeIn=0                                        Premise(F158)
	S383= CtrlIMMU=0                                            Premise(F159)
	S384= CtrlPC=0                                              Premise(F160)
	S385= CtrlPCInc=0                                           Premise(F161)
	S386= PC[CIA]=addr                                          PC-Hold(S333,S385)
	S387= PC[Out]=addr+4                                        PC-Hold(S334,S384,S385)
	S388= CtrlIAddrReg=0                                        Premise(F162)
	S389= CtrlICache=0                                          Premise(F163)
	S390= ICache[addr]={28,rS,rT,0,0,0}                         ICache-Hold(S337,S389)
	S391= CtrlIR=0                                              Premise(F164)
	S392= [IR]={28,rS,rT,0,0,0}                                 IR-Hold(S339,S391)
	S393= CtrlICacheReg=0                                       Premise(F165)
	S394= CtrlIMem=0                                            Premise(F166)
	S395= IMem[{pid,addr}]={28,rS,rT,0,0,0}                     IMem-Hold(S342,S394)
	S396= CtrlIRMux=0                                           Premise(F167)
	S397= CtrlGPR=0                                             Premise(F168)
	S398= GPR[rS]=a                                             GPR-Hold(S345,S397)
	S399= GPR[rT]=b                                             GPR-Hold(S346,S397)
	S400= CtrlA=0                                               Premise(F169)
	S401= [A]=a                                                 A-Hold(S348,S400)
	S402= CtrlB=0                                               Premise(F170)
	S403= [B]=b                                                 B-Hold(S350,S402)
	S404= CtrlHi=0                                              Premise(F171)
	S405= [Hi]=({hi,lo}+a×b)[63:32]                             Hi-Hold(S352,S404)
	S406= CtrlLo=0                                              Premise(F172)
	S407= [Lo]=({hi,lo}+a×b)[31:0]                              Lo-Hold(S354,S406)

POST	S380= CP0[ASID]=pid                                         CP0-Hold(S327,S379)
	S386= PC[CIA]=addr                                          PC-Hold(S333,S385)
	S387= PC[Out]=addr+4                                        PC-Hold(S334,S384,S385)
	S390= ICache[addr]={28,rS,rT,0,0,0}                         ICache-Hold(S337,S389)
	S392= [IR]={28,rS,rT,0,0,0}                                 IR-Hold(S339,S391)
	S395= IMem[{pid,addr}]={28,rS,rT,0,0,0}                     IMem-Hold(S342,S394)
	S398= GPR[rS]=a                                             GPR-Hold(S345,S397)
	S399= GPR[rT]=b                                             GPR-Hold(S346,S397)
	S401= [A]=a                                                 A-Hold(S348,S400)
	S403= [B]=b                                                 B-Hold(S350,S402)
	S405= [Hi]=({hi,lo}+a×b)[63:32]                             Hi-Hold(S352,S404)
	S407= [Lo]=({hi,lo}+a×b)[31:0]                              Lo-Hold(S354,S406)

