
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.12-s095_1, built Thu Nov 9 12:10:01 PST 2017
Options:	
Date:		Wed Dec 27 19:34:27 2023
Host:		cadence1 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (6cores*12cpus*Intel(R) Xeon(R) W-1250P CPU @ 4.10GHz 12288KB)
OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (127 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
[INFO] Loading PVS 16.12-s208 fill procedures
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set eco_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_gnd_net {VSS VSSO}
<CMD> set init_io_file UART_iopad.io
<CMD> set init_lef_file {../../../../Downloads/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ../../../../Downloads/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ../../../../Downloads/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef}
<CMD> set init_mmmc_file viewDefinition.tcl
<CMD> set init_pwr_net {VDD VDDO}
<CMD> set init_verilog ../synthesis/UART_netlist.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set soft_stack_size_limit 127
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
#% Begin Load MMMC data ... (date=12/27 19:34:49, mem=488.6M)
#% End Load MMMC data ... (date=12/27 19:34:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=488.6M, current mem=488.1M)
my_rc_corner_worst

Loading LEF file ../../../../Downloads/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ...

Loading LEF file ../../../../Downloads/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ...
Set DBUPerIGU to M2 pitch 560.

Loading LEF file ../../../../Downloads/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef ...
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Wed Dec 27 19:34:49 2023
viaInitial ends at Wed Dec 27 19:34:49 2023
Loading view definition file from viewDefinition.tcl
Reading my_max_library_set timing library '/home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib' ...
Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'I' of cell 'bh01d1' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'I' of cell 'bh01d1' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib)
Read 534 cells in library 'tsl18fs120_scl_ss' 
Reading my_max_library_set timing library '/home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib' ...
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1171)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1185)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1408)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1422)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1644)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1658)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1880)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 1894)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2117)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2131)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2354)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2368)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2590)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2604)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2827)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 2841)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3071)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3085)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3308)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib, Line 3322)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x11' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x11' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x12' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x12' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'XOUT' of cell 'pc3x13' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'XOUT' of cell 'pc3x13' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PAD' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PAD' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'PADR' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PADR' of cell 'pc3d00' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVSSO' of cell 'apv0a' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVSSO' of cell 'apv0a' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVSS' of cell 'apv0i' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVSS' of cell 'apv0i' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVDDO' of cell 'apvda' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVDDO' of cell 'apvda' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'AVDD' of cell 'apvdi' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'AVDD' of cell 'apvdi' is not defined in the library. (File /home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_max.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 93 cells in library 'tsl18cio250_max' 
Reading my_min_library_set timing library '/home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib' ...
Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi1/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib)
Read 534 cells in library 'tsl18fs120_scl_ff' 
Reading my_min_library_set timing library '/home/vlsi1/Downloads/scl_pdk/iolib/cio250/synopsys/2002.05/models/tsl18cio250_min.lib' ...
Read 93 cells in library 'tsl18cio250_min' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=30.3M, fe_cpu=0.15min, fe_real=0.38min, fe_mem=571.7M) ***
#% Begin Load netlist data ... (date=12/27 19:34:50, mem=566.4M)
*** Begin netlist parsing (mem=571.7M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'VDD' of cell 'pvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDC' of cell 'pvdc' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'pvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSS' of cell 'pv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSS' of cell 'pv0f' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSSC' of cell 'pv0c' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSSO' of cell 'pv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'AVDD' of cell 'apvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'AVDDO' of cell 'apvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'AVSS' of cell 'apv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'AVSSO' of cell 'apv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 627 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../synthesis/UART_netlist.v'

*** Memory Usage v#1 (Current mem = 571.723M, initial mem = 179.895M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=571.7M) ***
#% End Load netlist data ... (date=12/27 19:34:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=566.4M, current mem=516.2M)
Top level cell is uart_top.
**WARN: (IMPTS-282):	Cell 'pt3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'pt3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'pt3t03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'pt3t02u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'pt3t02d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'pt3t02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'pt3t01u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'pt3t01d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'pt3t01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'pt3o03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'pt3o02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'pt3o01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'pc3t05u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'pc3t05d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'pc3t05' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'pc3t04u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'pc3t04d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'pc3t04' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'pc3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'pc3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Hooked 1254 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell uart_top ...
*** Netlist is unique.
** info: there are 1287 modules.
** info: there are 531 stdCell insts.
** info: there are 23 Pad insts.

*** Memory Usage v#1 (Current mem = 595.395M, initial mem = 179.895M) ***
Reading IO assignment file "UART_iopad.io" ...
Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
**WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 280 (derived)
Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc' ...
Current (total cpu=0:00:09.4, real=0:00:23.0, peak res=657.5M, current mem=657.5M)
uart_top
**ERROR: (TCLCMD-965):	Invalid waveform. The duration between edges is greater than one period. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 15).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 16).

**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'clk' (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 16).

**ERROR: (TCLCMD-265):	No matching clock found for '' (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 16).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 29).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 30).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 31).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 32).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 33).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 34).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 35).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 36).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 37).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 38).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc, Line 39).

INFO (CTE): Reading of timing constraints file /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc completed, with 12 Warnings and 3 Errors.
WARNING (CTE-25): Line: 9, 10 of File /home/vlsi1/23EC4224/project/UART_protocol/synthesis/UART_sdc.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=674.4M, current mem=674.4M)
Current (total cpu=0:00:09.4, real=0:00:23.0, peak res=674.4M, current mem=674.4M)
Total number of combinational cells: 321
Total number of sequential cells: 203
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
Total number of usable buffers: 13
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
Total number of usable inverters: 12
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
Total number of identified usable delay cells: 13
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 2.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.04 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: my_analysis_view_setup
    RC-Corner Name        : my_rc_corner_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: my_analysis_view_hold
    RC-Corner Name        : my_rc_corner_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPTS-282           92  Cell '%s' is not a level shifter cell bu...
WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
WARNING   IMPEXT-2776          3  The via resistance between layers %s and...
WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     TCLCMD-265           1  No matching clock found for '%s'         
WARNING   TCLCMD-513           1  The software could not find a matching o...
ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
ERROR     TCLCMD-965           1  Invalid waveform. The duration between e...
WARNING   TCLCMD-1178         11  set_output_delay command specified witho...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
*** Message Summary: 1618 warning(s), 23 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -d 1115.5 1115.5 20 20 20 20
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 20.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 280 (derived)
Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -d 1115.52 1115.52 20.16 20.16 20.16 20.16
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 280 (derived)
Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side n
Added 16 of filler cell 'pfeed10000' on top side.
<CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side e
Added 16 of filler cell 'pfeed10000' on right side.
<CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side w
Added 16 of filler cell 'pfeed10000' on left side.
<CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side s
Added 16 of filler cell 'pfeed10000' on bottom side.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
559 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
559 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VDDO -type pgpin -pin VDDO -override -verbose -netlistOverride
28 new pwr-pin connections were made to global net 'VDDO'.
<CMD> globalNetConnect VSSO -type pgpin -pin VSSO -override -verbose -netlistOverride
28 new gnd-pin connections were made to global net 'VSSO'.
<CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {VDD VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 6 -spacing 2 -offset 2
#% Begin addRing (date=12/27 19:36:59, mem=896.7M)
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M3   |        4       |       NA       |
|  TOP_V |        8       |        0       |
|  TOP_M |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=12/27 19:36:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=898.9M, current mem=898.9M)
<CMD> sroute -connect {blockPin corePin padPin padRing floatingStripe secondaryPowerPin} -layerChangeRange {M1 TOP_M} -blockPinTarget nearestTarget -padPinPortConnect {allPort oneGeom} -padPinTarget nearestTarget -corePinTarget firstAfterRowEnd -floatingStripeTarget {blockring ring stripe padring ringpin blockpin followpin} -allowjogging 1 -crossoverViaLayerRange {M1 TOP_M} -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange {M1 TOP_M}
#% Begin sroute (date=12/27 19:36:59, mem=898.9M)
**WARN: (IMPSR-4064):	sroute -connect { secondaryPowerPin } connects level shifter secondary power pins in the special nets. Specify the net name with option -secondaryPinNet. Ignore connecting level shifter secondary power pins for now.
*** Begin SPECIAL ROUTE on Wed Dec 27 19:36:59 2023 ***
SPECIAL ROUTE ran on directory: /home/vlsi1/23EC4224/project/UART_protocol/physical_design
SPECIAL ROUTE ran on machine: cadence1 (Linux 3.10.0-1160.el7.x86_64 Xeon 4.73Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 4
srouteFloatingStripeTarget set to "blockring ring stripe padring ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 4
srouteTopTargetLayerLimit set to 4
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1790.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 8 layers, 4 routing layers, 1 overlap layer
Read in 1083 macros, 47 used
Read in 135 components
  39 core components: 39 unplaced, 0 placed, 0 fixed
  92 pad components: 0 unplaced, 64 placed, 28 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 23 logical pins
Read in 23 nets
Read in 4 special nets, 2 routed
Read in 190 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-559):	Cannot route core pins and converter pins at the same time!
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
  Number of IO ports routed: 2
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Pad Ring connections: 242
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1809.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 244 wires.
ViaGen created 2 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M2   |       55       |       NA       |
|   V3   |        1       |        0       |
|   M3   |       133      |       NA       |
|  TOP_V |        1       |        0       |
|  TOP_M |       56       |       NA       |
+--------+----------------+----------------+
#% End sroute (date=12/27 19:36:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=922.0M, current mem=922.0M)
<CMD> fit
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit TOP_M -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit M3 -set_to_set_distance 40 -skip_via_on_pin Standardcell -stacked_via_top_layer TOP_M -padcore_ring_top_layer_limit TOP_M -spacing 0.46 -xleft_offset 10 -merge_stripes_value 0.56 -layer TOP_M -block_ring_bottom_layer_limit M3 -width 2 -nets {VDD VSS} -stacked_via_bottom_layer M1
#% Begin addStripe (date=12/27 19:37:01, mem=922.1M)
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: TOP_M & M2 at (400.16, 846.44) (402.16, 852.44)
addStripe created 30 wires.
ViaGen created 59 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  TOP_V |       59       |        0       |
|  TOP_M |       30       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=12/27 19:37:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=922.7M, current mem=922.7M)
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { corePin } -layerChangeRange { M1(1) TOP_M(4) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { M1(1) TOP_M(4) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { M1(1) TOP_M(4) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Wed Dec 27 19:37:21 2023 ***
SPECIAL ROUTE ran on directory: /home/vlsi1/23EC4224/project/UART_protocol/physical_design
SPECIAL ROUTE ran on machine: cadence1 (Linux 3.10.0-1160.el7.x86_64 Xeon 4.51Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 4
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 4
srouteTopTargetLayerLimit set to 4
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1809.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 8 layers, 4 routing layers, 1 overlap layer
Read in 1083 macros, 47 used
Read in 135 components
  39 core components: 39 unplaced, 0 placed, 0 fixed
  92 pad components: 0 unplaced, 64 placed, 28 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 23 logical pins
Read in 23 nets
Read in 4 special nets, 2 routed
Read in 190 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 206
  Number of Followpin connections: 103
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1810.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 309 wires.
ViaGen created 618 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       309      |       NA       |
|   V2   |       206      |        0       |
|   V3   |       206      |        0       |
|  TOP_V |       206      |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { corePin } -layerChangeRange { M1(1) TOP_M(4) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { M1(1) TOP_M(4) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { M1(1) TOP_M(4) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Wed Dec 27 19:37:23 2023 ***
SPECIAL ROUTE ran on directory: /home/vlsi1/23EC4224/project/UART_protocol/physical_design
SPECIAL ROUTE ran on machine: cadence1 (Linux 3.10.0-1160.el7.x86_64 Xeon 4.54Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 4
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 4
srouteTopTargetLayerLimit set to 4
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1810.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 8 layers, 4 routing layers, 1 overlap layer
Read in 1083 macros, 47 used
Read in 135 components
  39 core components: 39 unplaced, 0 placed, 0 fixed
  92 pad components: 0 unplaced, 64 placed, 28 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 23 logical pins
Read in 23 nets
Read in 4 special nets, 2 routed
Read in 190 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1814.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> setPlaceMode -fp false
<CMD> report_message -start_cmd
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getPlaceMode -exp_slack_driven -quiet
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#10 (mem=1030.0M)" ...
<CMD> setDelayCalMode -engine feDc
No user setting net weight.
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=531 (0 fixed + 531 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=96 #net=637 #term=1968 #term/net=3.09, #fixedIo=96, #floatIo=0, #fixedPin=23, #floatPin=0
stdCell: 531 single + 0 double + 0 multi
Total standard cell length = 3.1237 (mm), area = 0.0175 (mm^2)
Estimated cell power/ground rail width = 0.700 um
Average module density = 0.053.
Density for the design = 0.053.
       = stdcell_area 5578 sites (17493 um^2) / alloc_area 104754 sites (328509 um^2).
Pin Density = 0.01879.
            = total # of pins 1968 / total area 104754.
=== lastAutoLevel = 8 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.577e+04 (7.58e+03 8.19e+03)
              Est.  stn bbox = 1.876e+04 (8.89e+03 9.87e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1034.7M
Iteration  2: Total net bbox = 1.577e+04 (7.58e+03 8.19e+03)
              Est.  stn bbox = 1.876e+04 (8.89e+03 9.87e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1034.7M
Iteration  3: Total net bbox = 1.075e+04 (4.13e+03 6.62e+03)
              Est.  stn bbox = 1.445e+04 (5.90e+03 8.55e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1050.7M
Iteration  4: Total net bbox = 1.043e+04 (4.04e+03 6.39e+03)
              Est.  stn bbox = 1.401e+04 (5.80e+03 8.20e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1050.7M
Iteration  5: Total net bbox = 9.579e+03 (3.72e+03 5.86e+03)
              Est.  stn bbox = 1.281e+04 (5.43e+03 7.39e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1050.7M
Iteration  6: Total net bbox = 8.953e+03 (3.44e+03 5.51e+03)
              Est.  stn bbox = 1.189e+04 (5.09e+03 6.80e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1050.7M
<CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
<CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
<CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
Iteration  7: Total net bbox = 1.119e+04 (5.18e+03 6.01e+03)
              Est.  stn bbox = 1.416e+04 (6.87e+03 7.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1050.7M
Iteration  8: Total net bbox = 1.119e+04 (5.18e+03 6.01e+03)
              Est.  stn bbox = 1.416e+04 (6.87e+03 7.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1050.7M
<CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
<CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
<CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
Iteration  9: Total net bbox = 1.387e+04 (6.08e+03 7.78e+03)
              Est.  stn bbox = 1.714e+04 (7.91e+03 9.23e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1050.7M
Iteration 10: Total net bbox = 1.387e+04 (6.08e+03 7.78e+03)
              Est.  stn bbox = 1.714e+04 (7.91e+03 9.23e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1050.7M
Iteration 11: Total net bbox = 1.799e+04 (8.22e+03 9.77e+03)
              Est.  stn bbox = 2.149e+04 (1.02e+04 1.13e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1050.7M
Iteration 12: Total net bbox = 1.799e+04 (8.22e+03 9.77e+03)
              Est.  stn bbox = 2.149e+04 (1.02e+04 1.13e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1050.7M
*** cost = 1.799e+04 (8.22e+03 9.77e+03) (cpu for global=0:00:00.4) real=0:00:01.0***
Solver runtime cpu: 0:00:00.3 real: 0:00:00.3
Core Placement runtime cpu: 0:00:00.4 real: 0:00:01.0
<CMD> scanReorder
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:34.0 mem=1050.7M) ***
Total net bbox length = 1.801e+04 (8.242e+03 9.770e+03) (ext = 5.318e+03)
Density distribution unevenness ratio = 74.252%
Move report: Detail placement moves 531 insts, mean move: 1.88 um, max move: 16.85 um
	Max move on inst (rtx/g3233__2900): (767.81, 569.43) --> (753.44, 566.96)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1050.7MB
Summary Report:
Instances move: 531 (out of 531 movable)
Instances flipped: 0
Mean displacement: 1.88 um
Max displacement: 16.85 um (Instance: rtx/g3233__2900) (767.812, 569.434) -> (753.44, 566.96)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: an02d1
Total net bbox length = 1.696e+04 (7.052e+03 9.905e+03) (ext = 5.294e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1050.7MB
*** Finished refinePlace (0:00:34.0 mem=1050.7M) ***
*** End of Placement (cpu=0:00:00.6, real=0:00:01.0, mem=1050.7M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 121 )
Density distribution unevenness ratio = 74.234%
<CMD> setDelayCalMode -engine aae
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -congEffort
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getDesignMode -quiet -congEffort
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> um::enable_metric
<CMD> congRepair
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=720 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=637  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 637 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 637 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.954400e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (1)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 1960
[NR-eGR] Layer2(M2)(V) length: 1.181144e+04um, number of vias: 2743
[NR-eGR] Layer3(M3)(H) length: 8.424550e+03um, number of vias: 12
[NR-eGR] Layer4(TOP_M)(V) length: 1.904000e+01um, number of vias: 0
[NR-eGR] Total length: 2.025503e+04um, number of vias: 4715
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
<CMD> um::enable_metric
<CMD> um::enable_metric
<CMD> um::enable_metric
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
**placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 1052.3M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutload false
<CMD> optDesign -preCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 937.3M, totSessionCpu=0:00:39 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1061.3M)
Extraction called for design 'uart_top' of instances=627 and nets=644 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1061.324M)
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Message <TA-112> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1075.11)
AAE DB initialization (MEM=1119.86 CPU=0:00:00.0 REAL=0:00:00.0) 
Total number of fetched objects 728
End delay calculation. (MEM=1378.32 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1280.95 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:39.0 mem=1281.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.063   |     25 (36)      |
|   max_tran     |      5 (5)       |   -6.829   |     28 (39)      |
|   max_fanout   |      0 (0)       |     0      |     22 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.325%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 988.5M, totSessionCpu=0:00:39 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1218.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1218.2M) ***
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
**ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '*'
The useful skew maximum allowed delay is: 0.15
Info: 23 io nets excluded

Footprint cell infomation for calculating maxBufDist
*info: There are 13 candidate Buffer cells
*info: There are 11 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1278.7 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=720 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=637  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 637 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 637 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.970640e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (1)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 1960
[NR-eGR] Layer2(M2)(V) length: 1.183217e+04um, number of vias: 2751
[NR-eGR] Layer3(M3)(H) length: 8.590870e+03um, number of vias: 18
[NR-eGR] Layer4(TOP_M)(V) length: 2.128000e+01um, number of vias: 0
[NR-eGR] Total length: 2.044432e+04um, number of vias: 4729
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1264.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Extraction called for design 'uart_top' of instances=627 and nets=644 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1264.598M)
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1262.6)
Total number of fetched objects 728
End delay calculation. (MEM=1335.97 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1335.97 CPU=0:00:00.1 REAL=0:00:00.0)
Begin: GigaOpt high fanout net optimization
Info: 23 io nets excluded
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     5.32%|        -|   0.100|   0.000|   0:00:00.0| 1412.3M|
|     5.32%|        -|   0.100|   0.000|   0:00:00.0| 1412.3M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1412.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 23 io nets excluded
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    28|    39|   -37.17|    25|    36|    -3.19|    22|    33|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.32|          |         |
|    23|    34|   -37.17|    22|    33|    -3.19|    22|    33|     0|     0||-9.22e+14|     0.00|       2|       0|       4|   5.34| 0:00:00.0|  1414.3M|
|    23|    34|   -37.17|    22|    33|    -3.19|    22|    33|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.34| 0:00:00.0|  1414.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 23 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    22 net(s): Could not be fixed because it is multi driver net.
*info:     1 net(s): Could not be fixed because there is no usable buffer or delay cell for buffering.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1414.3M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 1054.7M, totSessionCpu=0:00:42 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 23 io nets excluded
*info: 23 io nets excluded
*info: 4 special nets excluded.
*info: 22 multi-driver nets excluded.
*info: 6 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------------------+---------+-----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |      Worst View      |Pathgroup|       End Point       |
+--------+--------+----------+------------+--------+----------------------+---------+-----------------------+
|   0.000|   0.000|     5.34%|   0:00:00.0| 1434.4M|my_analysis_view_setup|       NA| NA                    |
+--------+--------+----------+------------+--------+----------------------+---------+-----------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1434.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1434.4M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization

Active setup views:
 my_analysis_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Check timing (0:00:00.0)
Info: 23 io nets excluded
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0506
real setup target slack: 0.0506
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1280.1 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=720 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=639  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 638 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 638 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.954960e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (1)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1282.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:00:45.0 mem=1282.7M) ***
Density distribution unevenness ratio = 77.184%
incr SKP is on..., with optDC mode
total jobs 4956
multi thread init TemplateIndex for each ta. thread num 1
Wait...
(cpu=0:00:00.3 mem=1288.9M) ***
total jobs 0 -> 4460
multi thread init TemplateIndex for each ta. thread num 1
finished multi-thread init
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.4 mem=1298.9M) ***
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
Density distribution unevenness ratio = 71.974%
Move report: Timing Driven Placement moves 532 insts, mean move: 16.12 um, max move: 53.76 um
	Max move on inst (rtx/g3294__2703): (660.48, 656.56) --> (675.04, 617.36)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1301.9MB
Density distribution unevenness ratio = 69.338%
Move report: Detail placement moves 20 insts, mean move: 8.01 um, max move: 14.00 um
	Max move on inst (rtx/g3315__9906): (647.04, 662.16) --> (633.04, 662.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1301.9MB
Summary Report:
Instances move: 531 (out of 533 movable)
Instances flipped: 1
Mean displacement: 16.18 um
Max displacement: 53.76 um (Instance: rtx/g3294__2703) (660.48, 656.56) -> (675.04, 617.36)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: oai22d1
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1301.9MB
*** Finished refinePlace (0:00:45.8 mem=1301.9M) ***
Density distribution unevenness ratio = 69.338%
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=720 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=639  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 639 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 639 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.355920e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (1)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 1964
[NR-eGR] Layer2(M2)(V) length: 1.390417e+04um, number of vias: 2826
[NR-eGR] Layer3(M3)(H) length: 1.026870e+04um, number of vias: 18
[NR-eGR] Layer4(TOP_M)(V) length: 2.184000e+01um, number of vias: 0
[NR-eGR] Total length: 2.419471e+04um, number of vias: 4808
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1289.4M)
Extraction called for design 'uart_top' of instances=629 and nets=646 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1289.355M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1049.9M, totSessionCpu=0:00:46 **
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1283.3)
Total number of fetched objects 730
End delay calculation. (MEM=1366.21 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1366.21 CPU=0:00:00.1 REAL=0:00:00.0)
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 23 io nets excluded
*info: 23 io nets excluded
*info: 4 special nets excluded.
*info: 22 multi-driver nets excluded.
*info: 6 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.076 TNS Slack 0.000 Density 5.34
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1461.6M) ***

End: GigaOpt Optimization in WNS mode
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 23 io nets excluded
*info: 23 io nets excluded
*info: 4 special nets excluded.
*info: 22 multi-driver nets excluded.
*info: 6 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.076 TNS Slack 0.000 Density 5.34

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1470.5M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1470.5M) ***

End: GigaOpt Optimization in TNS mode
Info: 23 io nets excluded
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 5.34
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     5.34%|        -|   0.000|   0.000|   0:00:00.0| 1452.5M|
|     5.34%|        0|   0.000|   0.000|   0:00:00.0| 1452.5M|
|     5.34%|        0|   0.000|   0.000|   0:00:00.0| 1452.5M|
|     5.34%|        0|   0.000|   0.000|   0:00:00.0| 1452.5M|
|     5.34%|        0|   0.000|   0.000|   0:00:00.0| 1452.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 5.34
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Starting refinePlace (0:00:51.1 mem=1468.5M) ***
Total net bbox length = 1.985e+04 (8.369e+03 1.149e+04) (ext = 5.041e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1468.5MB
Summary Report:
Instances move: 0 (out of 533 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.985e+04 (8.369e+03 1.149e+04) (ext = 5.041e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1468.5MB
*** Finished refinePlace (0:00:51.1 mem=1468.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1468.5M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1468.5M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1318.95M, totSessionCpu=0:00:51).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=720 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=639  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 639 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 639 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.355920e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (1)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 1964
[NR-eGR] Layer2(M2)(V) length: 1.390417e+04um, number of vias: 2826
[NR-eGR] Layer3(M3)(H) length: 1.026870e+04um, number of vias: 18
[NR-eGR] Layer4(TOP_M)(V) length: 2.184000e+01um, number of vias: 0
[NR-eGR] Total length: 2.419471e+04um, number of vias: 4808
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1306.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Extraction called for design 'uart_top' of instances=629 and nets=646 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1306.402M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1361.64)
Total number of fetched objects 730
End delay calculation. (MEM=1377.77 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1377.77 CPU=0:00:00.1 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 23 io nets excluded
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    23|    34|   -37.08|    22|    33|    -3.19|    22|    33|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.34|          |         |
|    23|    34|   -37.08|    22|    33|    -3.19|    22|    33|     0|     0||-9.22e+14|     0.00|       1|       0|       0|   5.34| 0:00:00.0|  1454.1M|
|    22|    33|   -37.08|    22|    33|    -3.19|    22|    33|     0|     0||-9.22e+14|     0.00|       0|       0|       1|   5.35| 0:00:00.0|  1456.1M|
|    22|    33|   -37.08|    22|    33|    -3.19|    22|    33|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.35| 0:00:00.0|  1456.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 22 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    22 net(s): Could not be fixed because it is multi driver net.

SingleBuffering failure reasons
------------------------------------------------
*info:    22 net(s): Could not be fixed because it is multi driver net.

Resizing failure reasons
------------------------------------------------
*info:    11 net(s): Could not be fixed because instance couldn't be resized.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1456.1M) ***

*** Starting refinePlace (0:00:51.7 mem=1472.1M) ***
Total net bbox length = 1.987e+04 (8.384e+03 1.149e+04) (ext = 5.041e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1472.1MB
Summary Report:
Instances move: 0 (out of 534 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.987e+04 (8.384e+03 1.149e+04) (ext = 5.041e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1472.1MB
*** Finished refinePlace (0:00:51.7 mem=1472.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1472.1M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1472.1M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
Begin: GigaOpt postEco optimization
Info: 23 io nets excluded
*info: 23 io nets excluded
*info: 4 special nets excluded.
*info: 22 multi-driver nets excluded.
*info: 6 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 5.35
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1456.1M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.312%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1437.0M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 23 io nets excluded
*info: 23 io nets excluded
*info: 4 special nets excluded.
*info: 22 multi-driver nets excluded.
*info: 6 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 5.35

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1472.1M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1472.1M) ***

End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 my_analysis_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'uart_top' of instances=630 and nets=647 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1422.871M)
Skewing Data Summary (End_of_FINAL)
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=720 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=640  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 640 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 640 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.357040e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (1)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1422.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1418.88)
Total number of fetched objects 731
End delay calculation. (MEM=1435.01 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1435.01 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:00:55.7 mem=1435.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1098.8M, totSessionCpu=0:00:56 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     22 (33)      |
|   max_tran     |      0 (0)       |   0.000    |     22 (33)      |
|   max_fanout   |      0 (0)       |     0      |     22 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.347%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1099.4M, totSessionCpu=0:00:56 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> optDesign -postCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1063.4M, totSessionCpu=0:00:56 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1273.5M)
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1271.47)
Total number of fetched objects 731
End delay calculation. (MEM=1354.38 CPU=0:00:00.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1354.38 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:56.6 mem=1354.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     22 (33)      |
|   max_tran     |      0 (0)       |   0.000    |     22 (33)      |
|   max_fanout   |      0 (0)       |     0      |     22 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.347%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1054.0M, totSessionCpu=0:00:57 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1278.6M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1278.6M) ***
*** Starting optimizing excluded clock nets MEM= 1278.6M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1278.6M) ***
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 23 io nets excluded
*info: 23 io nets excluded
*info: 4 special nets excluded.
*info: 22 multi-driver nets excluded.
*info: 6 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 5.35

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1487.4M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1487.4M) ***

End: GigaOpt Optimization in TNS mode
Begin: GigaOpt Optimization in WNS mode
Info: 23 io nets excluded
*info: 23 io nets excluded
*info: 4 special nets excluded.
*info: 22 multi-driver nets excluded.
*info: 6 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.076 TNS Slack 0.000 Density 5.35
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1457.1M) ***

End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 23 io nets excluded
*info: 23 io nets excluded
*info: 4 special nets excluded.
*info: 22 multi-driver nets excluded.
*info: 6 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.076 TNS Slack 0.000 Density 5.35

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1473.1M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1473.1M) ***

End: GigaOpt Optimization in TNS mode
Info: 23 io nets excluded
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf 
Number of usable buffer cells above: 13
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 5.35
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     5.35%|        -|   0.100|   0.000|   0:00:00.0| 1455.1M|
|     5.35%|        0|   0.100|   0.000|   0:00:00.0| 1458.9M|
|     5.35%|        0|   0.100|   0.000|   0:00:00.0| 1458.9M|
|     5.34%|        1|   0.100|   0.000|   0:00:00.0| 1458.9M|
|     5.34%|        1|   0.100|   0.000|   0:00:00.0| 1458.9M|
|     5.34%|        0|   0.100|   0.000|   0:00:00.0| 1458.9M|
|     5.34%|        0|   0.100|   0.000|   0:00:00.0| 1458.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 5.34
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Starting refinePlace (0:01:05 mem=1474.9M) ***
Total net bbox length = 1.986e+04 (8.373e+03 1.148e+04) (ext = 5.041e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1474.9MB
Summary Report:
Instances move: 0 (out of 532 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.986e+04 (8.373e+03 1.148e+04) (ext = 5.041e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1474.9MB
*** Finished refinePlace (0:01:05 mem=1474.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1474.9M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1474.9M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1323.32M, totSessionCpu=0:01:05).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=720 numPGBlocks=1450 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=638  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 638 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=460  L2=560  L3=560  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 638 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.355920e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (1)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 1962
[NR-eGR] Layer2(M2)(V) length: 1.389968e+04um, number of vias: 2822
[NR-eGR] Layer3(M3)(H) length: 1.027206e+04um, number of vias: 18
[NR-eGR] Layer4(TOP_M)(V) length: 2.184000e+01um, number of vias: 0
[NR-eGR] Total length: 2.419358e+04um, number of vias: 4802
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1310.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
Extraction called for design 'uart_top' of instances=628 and nets=645 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1310.184M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1365.42)
Total number of fetched objects 729
End delay calculation. (MEM=1381.55 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1381.55 CPU=0:00:00.1 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 23 io nets excluded
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    22|    33|   -37.08|    22|    33|    -3.19|    22|    33|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.34|          |         |
|    22|    33|   -37.08|    22|    33|    -3.19|    22|    33|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.34| 0:00:00.0|  1457.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 22 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    22 net(s): Could not be fixed because it is multi driver net.

SingleBuffering failure reasons
------------------------------------------------
*info:    22 net(s): Could not be fixed because it is multi driver net.

Resizing failure reasons
------------------------------------------------
*info:    11 net(s): Could not be fixed because instance couldn't be resized.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1457.9M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
Begin: GigaOpt postEco optimization
Info: 23 io nets excluded
*info: 23 io nets excluded
*info: 4 special nets excluded.
*info: 22 multi-driver nets excluded.
*info: 6 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 5.34
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1476.9M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 23 io nets excluded
*info: 23 io nets excluded
*info: 4 special nets excluded.
*info: 22 multi-driver nets excluded.
*info: 6 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 5.34

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1492.9M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1492.9M) ***

End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 my_analysis_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'uart_top' of instances=628 and nets=645 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1443.730M)
#################################################################################
# Design Stage: PreRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1441.73)
Total number of fetched objects 729
End delay calculation. (MEM=1457.87 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1457.87 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:09 mem=1457.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1108.0M, totSessionCpu=0:01:09 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     22 (33)      |
|   max_tran     |      0 (0)       |   0.000    |     22 (33)      |
|   max_fanout   |      0 (0)       |     0      |     22 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.339%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1108.1M, totSessionCpu=0:01:10 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=12/27 19:39:20, mem=1132.5M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1108.17 (MB), peak = 1132.47 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#my_rc_corner_worst has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1324.3M, init mem=1324.3M)
*info: Placed = 532           
*info: Unplaced = 0           
Placement Density:5.34%(17540/328509)
Placement Density (including fixed std cells):5.34%(17540/328509)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1324.3M)
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1324.3M) ***
% Begin globalDetailRoute (date=12/27 19:39:20, mem=1108.3M)

globalDetailRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Dec 27 19:39:20 2023
#
#Generating timing data, please wait...
#639 total nets, 0 already routed, 0 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Total number of fetched objects 729
End delay calculation. (MEM=1370.55 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1096.59 (MB), peak = 1132.47 (MB)
#Done generating timing data.
#WARNING (NRDB-733) PIN clk in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN dintx[0] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN dintx[1] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN dintx[2] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN dintx[3] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN dintx[4] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN dintx[5] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN dintx[6] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN dintx[7] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN donerx in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN donetx in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN doutrx[0] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN doutrx[1] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN doutrx[2] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN doutrx[3] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN doutrx[4] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN doutrx[5] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN doutrx[6] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN doutrx[7] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN newd in CELL_VIEW uart_top does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_4021.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 23 ports, 555 instances from timing file .timing_file_4021.tif.gz.
#NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
#Start routing data preparation on Wed Dec 27 19:39:21 2023
#
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.230.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.230.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER TOP_M is not specified for width 0.440.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER TOP_M is not specified for width 0.440.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.000 - 1.980] has 643 nets.
# M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
# M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# TOP_M        V   Track-Pitch = 1.120    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1058.07 (MB), peak = 1132.47 (MB)
#Merging special wires...
#
#Finished routing data preparation on Wed Dec 27 19:39:21 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.08 (MB)
#Total memory = 1058.43 (MB)
#Peak memory = 1132.47 (MB)
#
#
#Start global routing on Wed Dec 27 19:39:21 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Dec 27 19:39:21 2023
#
#Start routing resource analysis on Wed Dec 27 19:39:21 2023
#
#Routing resource analysis is done on Wed Dec 27 19:39:21 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         669        1322       17689    70.67%
#  M2             V         707        1285       17689    69.43%
#  M3             H         666        1325       17689    68.68%
#  TOP_M          V         325         670       17689    70.38%
#  --------------------------------------------------------------
#  Total                   2368      66.17%       70756    69.79%
#
#
#
#
#Global routing data preparation is done on Wed Dec 27 19:39:21 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1059.51 (MB), peak = 1132.47 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1059.78 (MB), peak = 1132.47 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1071.61 (MB), peak = 1132.47 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1072.01 (MB), peak = 1132.47 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1072.08 (MB), peak = 1132.47 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 7 (skipped).
#Total number of routable nets = 638.
#Total number of nets in the design = 645.
#
#638 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             638  
#-----------------------------
#        Total             638  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             638  
#-----------------------------
#        Total             638  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  TOP_M         0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 23352 um.
#Total half perimeter of net bounding box = 26248 um.
#Total wire length on LAYER M1 = 34 um.
#Total wire length on LAYER M2 = 13524 um.
#Total wire length on LAYER M3 = 9358 um.
#Total wire length on LAYER TOP_M = 437 um.
#Total number of vias = 3075
#Up-Via Summary (total 3075):
#           
#-----------------------
# M1               1899
# M2               1153
# M3                 23
#-----------------------
#                  3075 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 14.86 (MB)
#Total memory = 1073.35 (MB)
#Peak memory = 1132.47 (MB)
#
#Finished global routing on Wed Dec 27 19:39:21 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1063.22 (MB), peak = 1132.47 (MB)
#Start Track Assignment.
#Done with 803 horizontal wires in 2 hboxes and 992 vertical wires in 2 hboxes.
#Done with 127 horizontal wires in 2 hboxes and 168 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1            33.50 	  0.00%  	  0.00% 	  0.00%
# M2         13429.36 	  0.01%  	  0.00% 	  0.00%
# M3          9031.40 	  0.10%  	  0.00% 	  0.08%
# TOP_M        443.04 	  0.34%  	  0.00% 	  0.34%
#------------------------------------------------------------------------
# All       22937.30  	  0.05% 	  0.00% 	  0.34%
#Complete Track Assignment.
#Total wire length = 24700 um.
#Total half perimeter of net bounding box = 26248 um.
#Total wire length on LAYER M1 = 1319 um.
#Total wire length on LAYER M2 = 13359 um.
#Total wire length on LAYER M3 = 9581 um.
#Total wire length on LAYER TOP_M = 441 um.
#Total number of vias = 3075
#Up-Via Summary (total 3075):
#           
#-----------------------
# M1               1899
# M2               1153
# M3                 23
#-----------------------
#                  3075 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.21 (MB), peak = 1132.47 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 15.03 (MB)
#Total memory = 1065.25 (MB)
#Peak memory = 1132.47 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1092.08 (MB), peak = 1132.47 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 27
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.43 (MB), peak = 1132.47 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.50 (MB), peak = 1132.47 (MB)
#Complete Detail Routing.
#Total wire length = 24568 um.
#Total half perimeter of net bounding box = 26248 um.
#Total wire length on LAYER M1 = 3233 um.
#Total wire length on LAYER M2 = 14035 um.
#Total wire length on LAYER M3 = 6869 um.
#Total wire length on LAYER TOP_M = 432 um.
#Total number of vias = 2974
#Up-Via Summary (total 2974):
#           
#-----------------------
# M1               2057
# M2                905
# M3                 12
#-----------------------
#                  2974 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.36 (MB)
#Total memory = 1070.62 (MB)
#Peak memory = 1132.47 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1071.43 (MB), peak = 1132.47 (MB)
#
#Total wire length = 24568 um.
#Total half perimeter of net bounding box = 26248 um.
#Total wire length on LAYER M1 = 3233 um.
#Total wire length on LAYER M2 = 14035 um.
#Total wire length on LAYER M3 = 6869 um.
#Total wire length on LAYER TOP_M = 432 um.
#Total number of vias = 2974
#Up-Via Summary (total 2974):
#           
#-----------------------
# M1               2057
# M2                905
# M3                 12
#-----------------------
#                  2974 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 24568 um.
#Total half perimeter of net bounding box = 26248 um.
#Total wire length on LAYER M1 = 3233 um.
#Total wire length on LAYER M2 = 14035 um.
#Total wire length on LAYER M3 = 6869 um.
#Total wire length on LAYER TOP_M = 432 um.
#Total number of vias = 2974
#Up-Via Summary (total 2974):
#           
#-----------------------
# M1               2057
# M2                905
# M3                 12
#-----------------------
#                  2974 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.03 (MB), peak = 1132.47 (MB)
#CELL_VIEW uart_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Dec 27 19:39:23 2023
#
#
#Start Post Route Wire Spread.
#Done with 100 horizontal wires in 3 hboxes and 131 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 24797 um.
#Total half perimeter of net bounding box = 26248 um.
#Total wire length on LAYER M1 = 3275 um.
#Total wire length on LAYER M2 = 14156 um.
#Total wire length on LAYER M3 = 6934 um.
#Total wire length on LAYER TOP_M = 432 um.
#Total number of vias = 2974
#Up-Via Summary (total 2974):
#           
#-----------------------
# M1               2057
# M2                905
# M3                 12
#-----------------------
#                  2974 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.11 (MB), peak = 1132.47 (MB)
#CELL_VIEW uart_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1071.82 (MB), peak = 1132.47 (MB)
#CELL_VIEW uart_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 24797 um.
#Total half perimeter of net bounding box = 26248 um.
#Total wire length on LAYER M1 = 3275 um.
#Total wire length on LAYER M2 = 14156 um.
#Total wire length on LAYER M3 = 6934 um.
#Total wire length on LAYER TOP_M = 432 um.
#Total number of vias = 2974
#Up-Via Summary (total 2974):
#           
#-----------------------
# M1               2057
# M2                905
# M3                 12
#-----------------------
#                  2974 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.59 (MB)
#Total memory = 1070.86 (MB)
#Peak memory = 1132.47 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -29.84 (MB)
#Total memory = 1078.48 (MB)
#Peak memory = 1132.47 (MB)
#Number of warnings = 35
#Total number of warnings = 36
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec 27 19:39:23 2023
#
% End globalDetailRoute (date=12/27 19:39:23, total cpu=0:00:02.5, real=0:00:03.0, peak res=1108.3M, current mem=1078.5M)
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1078.52 (MB), peak = 1132.47 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   TA-146               1  A combinational timing loop(s) was found...
*** Message Summary: 5 warning(s), 0 error(s)

#% End routeDesign (date=12/27 19:39:23, total cpu=0:00:02.5, real=0:00:03.0, peak res=1132.5M, current mem=1078.5M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutload false
<CMD> optDesign -postRoute
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1104.1M, totSessionCpu=0:01:13 **
#Created 658 library cell signatures
#Created 645 NETS and 0 SPECIALNETS signatures
#Created 628 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1104.10 (MB), peak = 1132.47 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1104.10 (MB), peak = 1132.47 (MB)
Begin checking placement ... (start mem=1339.3M, init mem=1339.3M)
*info: Placed = 532           
*info: Unplaced = 0           
Placement Density:5.34%(17540/328509)
Placement Density (including fixed std cells):5.34%(17540/328509)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1339.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'uart_top' of instances=628 and nets=645 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.54
      Min Width        : 0.23
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.54
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.54
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.84
      Min Width        : 0.44
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_4021_cadence1_vlsi1_c3L654/uart_top_4021_Y8xFTb.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1339.3M)
Extracted 10.035% (CPU Time= 0:00:00.0  MEM= 1387.3M)
Extracted 20.0262% (CPU Time= 0:00:00.0  MEM= 1387.3M)
Extracted 30.0394% (CPU Time= 0:00:00.0  MEM= 1387.3M)
Extracted 40.0306% (CPU Time= 0:00:00.0  MEM= 1387.3M)
Extracted 50.0437% (CPU Time= 0:00:00.0  MEM= 1387.3M)
Extracted 60.035% (CPU Time= 0:00:00.0  MEM= 1387.3M)
Extracted 70.0262% (CPU Time= 0:00:00.0  MEM= 1387.3M)
Extracted 80.0394% (CPU Time= 0:00:00.0  MEM= 1387.3M)
Extracted 90.0306% (CPU Time= 0:00:00.0  MEM= 1387.3M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1387.3M)
Number of Extracted Resistors     : 7749
Number of Extracted Ground Cap.   : 8212
Number of Extracted Coupling Cap. : 12756
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1364.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1376.312M)
Initializing multi-corner resistance tables ...
Unfixed 0 ViaPillar Nets
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
#################################################################################
# Design Stage: PostRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
Total number of fetched objects 729
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.1/0:00:00.0 (0.0), mem = 0.0M

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1374.31)
Total number of fetched objects 729
AAE_INFO-618: Total number of nets in the design is 645,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1449.23 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1449.23 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1449.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1449.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1457.28)
Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 729. 
Total number of fetched objects 729
AAE_INFO-618: Total number of nets in the design is 645,  5.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1425.27 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1425.27 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:14 mem=1425.3M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     22 (33)      |
|   max_tran     |      0 (0)       |   0.000    |     22 (33)      |
|   max_fanout   |      0 (0)       |     0      |     22 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.339%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1124.6M, totSessionCpu=0:01:14 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 1401.36M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 23 io nets excluded
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    22|    33|   -36.72|    22|    33|    -3.14|    22|    33|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.34|          |         |
|    22|    33|   -36.57|    22|    33|    -3.13|    22|    33|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|   5.34| 0:00:00.0|  1613.3M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 22 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    22 net(s): Could not be fixed because it is multi driver net.

SingleBuffering failure reasons
------------------------------------------------
*info:    22 net(s): Could not be fixed because it is multi driver net.

Resizing failure reasons
------------------------------------------------
*info:    11 net(s): Could not be fixed because instance couldn't be resized.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1613.3M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 1178.9M, totSessionCpu=0:01:15 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 1469.89M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=1469.9M)                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     22 (33)      |
|   max_tran     |      0 (0)       |   0.000    |     22 (33)      |
|   max_fanout   |      0 (0)       |     0      |     22 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.339%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 1178.9M, totSessionCpu=0:01:15 **
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 23 io nets excluded
*info: 23 io nets excluded
*info: 4 special nets excluded.
*info: 22 multi-driver nets excluded.
*info: 6 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 5.34
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1557.8M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:01:18 mem=1528.6M) ***
Density distribution unevenness ratio = 69.340%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1528.6MB
Summary Report:
Instances move: 0 (out of 532 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1528.6MB
*** Finished refinePlace (0:01:18 mem=1528.6M) ***
Density distribution unevenness ratio = 69.340%
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 23 io nets excluded
*info: 23 io nets excluded
*info: 4 special nets excluded.
*info: 22 multi-driver nets excluded.
*info: 6 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 5.34

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1565.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1565.7M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:01:20 mem=1546.6M) ***
Density distribution unevenness ratio = 69.340%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1546.6MB
Summary Report:
Instances move: 0 (out of 532 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1546.6MB
*** Finished refinePlace (0:01:21 mem=1546.6M) ***
Density distribution unevenness ratio = 69.340%
End: GigaOpt Optimization in TNS mode
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1184.4M, totSessionCpu=0:01:21 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1430.09M, totSessionCpu=0:01:21).
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1184.5M, totSessionCpu=0:01:21 **

Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     22 (33)      |
|   max_tran     |      0 (0)       |   0.000    |     22 (33)      |
|   max_fanout   |      0 (0)       |     0      |     22 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.339%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1147.1M, totSessionCpu=0:01:21 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false

globalDetailRoute

#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Wed Dec 27 19:39:35 2023
#
#WARNING (NRIG-44) Imported NET doutrx[0] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET doutrx[1] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET doutrx[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET doutrx[3] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET doutrx[4] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET doutrx[5] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET doutrx[6] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET doutrx[7] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET donerx has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET donetx has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET tx has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET dintx[0] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET dintx[1] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET dintx[2] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET dintx[3] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET dintx[4] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET dintx[5] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET dintx[6] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET dintx[7] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET newd has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-733) PIN clk in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN dintx[0] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN dintx[1] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN dintx[2] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN dintx[3] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN dintx[4] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN dintx[5] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN dintx[6] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN dintx[7] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN donerx in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN donetx in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN doutrx[0] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN doutrx[1] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN doutrx[2] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN doutrx[3] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN doutrx[4] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN doutrx[5] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN doutrx[6] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN doutrx[7] in CELL_VIEW uart_top does not have physical port.
#WARNING (NRDB-733) PIN newd in CELL_VIEW uart_top does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
#NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation on Wed Dec 27 19:39:35 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [0.000 - 1.980] has 643 nets.
# M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.485
# M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# TOP_M        V   Track-Pitch = 1.120    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1149.92 (MB), peak = 1195.59 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#23 routed nets are extracted.
#615 routed net(s) are imported.
#7 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 645.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Dec 27 19:39:35 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.82 (MB)
#Total memory = 1149.92 (MB)
#Peak memory = 1195.59 (MB)
#
#
#Start global routing on Wed Dec 27 19:39:35 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.87 (MB)
#Total memory = 1149.96 (MB)
#Peak memory = 1195.59 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1150.96 (MB), peak = 1195.59 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1150.98 (MB), peak = 1195.59 (MB)
#Complete Detail Routing.
#Total wire length = 24797 um.
#Total half perimeter of net bounding box = 26248 um.
#Total wire length on LAYER M1 = 3275 um.
#Total wire length on LAYER M2 = 14156 um.
#Total wire length on LAYER M3 = 6934 um.
#Total wire length on LAYER TOP_M = 432 um.
#Total number of vias = 2974
#Up-Via Summary (total 2974):
#           
#-----------------------
# M1               2057
# M2                905
# M3                 12
#-----------------------
#                  2974 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.05 (MB)
#Total memory = 1150.02 (MB)
#Peak memory = 1195.59 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1150.79 (MB), peak = 1195.59 (MB)
#
#Total wire length = 24797 um.
#Total half perimeter of net bounding box = 26248 um.
#Total wire length on LAYER M1 = 3275 um.
#Total wire length on LAYER M2 = 14156 um.
#Total wire length on LAYER M3 = 6934 um.
#Total wire length on LAYER TOP_M = 432 um.
#Total number of vias = 2974
#Up-Via Summary (total 2974):
#           
#-----------------------
# M1               2057
# M2                905
# M3                 12
#-----------------------
#                  2974 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 24797 um.
#Total half perimeter of net bounding box = 26248 um.
#Total wire length on LAYER M1 = 3275 um.
#Total wire length on LAYER M2 = 14156 um.
#Total wire length on LAYER M3 = 6934 um.
#Total wire length on LAYER TOP_M = 432 um.
#Total number of vias = 2974
#Up-Via Summary (total 2974):
#           
#-----------------------
# M1               2057
# M2                905
# M3                 12
#-----------------------
#                  2974 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Dec 27 19:39:35 2023
#
#
#Start Post Route Wire Spread.
#Done with 9 horizontal wires in 3 hboxes and 17 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 24815 um.
#Total half perimeter of net bounding box = 26248 um.
#Total wire length on LAYER M1 = 3279 um.
#Total wire length on LAYER M2 = 14170 um.
#Total wire length on LAYER M3 = 6935 um.
#Total wire length on LAYER TOP_M = 432 um.
#Total number of vias = 2974
#Up-Via Summary (total 2974):
#           
#-----------------------
# M1               2057
# M2                905
# M3                 12
#-----------------------
#                  2974 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.33 (MB), peak = 1195.59 (MB)
#CELL_VIEW uart_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 24815 um.
#Total half perimeter of net bounding box = 26248 um.
#Total wire length on LAYER M1 = 3279 um.
#Total wire length on LAYER M2 = 14170 um.
#Total wire length on LAYER M3 = 6935 um.
#Total wire length on LAYER TOP_M = 432 um.
#Total number of vias = 2974
#Up-Via Summary (total 2974):
#           
#-----------------------
# M1               2057
# M2                905
# M3                 12
#-----------------------
#                  2974 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.52 (MB)
#Total memory = 1149.45 (MB)
#Peak memory = 1195.59 (MB)
#Updating routing design signature
#Created 658 library cell signatures
#Created 645 NETS and 0 SPECIALNETS signatures
#Created 628 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1149.45 (MB), peak = 1195.59 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1149.45 (MB), peak = 1195.59 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.77 (MB)
#Total memory = 1148.95 (MB)
#Peak memory = 1195.59 (MB)
#Number of warnings = 44
#Total number of warnings = 80
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec 27 19:39:35 2023
#
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1148.9M, totSessionCpu=0:01:21 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Extraction called for design 'uart_top' of instances=628 and nets=645 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design uart_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.54
      Min Width        : 0.23
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.54
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.54
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.84
      Min Width        : 0.44
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_4021_cadence1_vlsi1_c3L654/uart_top_4021_Y8xFTb.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1396.9M)
Extracted 10.0346% (CPU Time= 0:00:00.0  MEM= 1450.0M)
Extracted 20.026% (CPU Time= 0:00:00.0  MEM= 1450.0M)
Extracted 30.0389% (CPU Time= 0:00:00.0  MEM= 1450.0M)
Extracted 40.0303% (CPU Time= 0:00:00.0  MEM= 1450.0M)
Extracted 50.0433% (CPU Time= 0:00:00.0  MEM= 1450.0M)
Extracted 60.0346% (CPU Time= 0:00:00.0  MEM= 1450.0M)
Extracted 70.026% (CPU Time= 0:00:00.0  MEM= 1450.0M)
Extracted 80.0389% (CPU Time= 0:00:00.0  MEM= 1450.0M)
Extracted 90.0303% (CPU Time= 0:00:00.0  MEM= 1450.0M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1450.0M)
Number of Extracted Resistors     : 7799
Number of Extracted Ground Cap.   : 8262
Number of Extracted Coupling Cap. : 12856
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1418.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1430.945M)
**optDesign ... cpu = 0:00:08, real = 0:00:10, mem = 1106.4M, totSessionCpu=0:01:21 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1370.17)
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 729
AAE_INFO-618: Total number of nets in the design is 645,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1455.09 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1455.09 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1455.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1455.1M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1463.14)
Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 729. 
Total number of fetched objects 729
AAE_INFO-618: Total number of nets in the design is 645,  4.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1431.13 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1431.13 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:21 mem=1431.1M)
**optDesign ... cpu = 0:00:08, real = 0:00:10, mem = 1144.1M, totSessionCpu=0:01:21 **
Executing marking Critical Nets1
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 23 io nets excluded
*info: 23 io nets excluded
*info: 4 special nets excluded.
*info: 22 multi-driver nets excluded.
*info: 6 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 5.34
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1576.5M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1576.5M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 1185.5M, totSessionCpu=0:01:23 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1435.55M, totSessionCpu=0:01:23).
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 1185.5M, totSessionCpu=0:01:23 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 1185.6M, totSessionCpu=0:01:23 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     22 (33)      |
|   max_tran     |      0 (0)       |   0.000    |     22 (33)      |
|   max_fanout   |      0 (0)       |     0      |     22 (33)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.339%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 1185.6M, totSessionCpu=0:01:23 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> addFiller -cell feedth9 -prefix FILLER -doDRC
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 10645 filler insts (cell feedth9 / prefix FILLER).
*INFO: Total 10645 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 10645 new insts, 10645 new pwr-pin connections were made to global net 'VDD'.
10645 new gnd-pin connections were made to global net 'VSS'.
**WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
**WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
*** Applied 4 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> addFiller -cell feedth3 -prefix FILLER -doDRC
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 662 filler insts (cell feedth3 / prefix FILLER).
*INFO: Total 662 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 662 new insts, 662 new pwr-pin connections were made to global net 'VDD'.
662 new gnd-pin connections were made to global net 'VSS'.
**WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
**WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
*** Applied 4 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> addFiller -cell feedth -prefix FILLER -doDRC
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 1370 filler insts (cell feedth / prefix FILLER).
*INFO: Total 1370 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 1370 new insts, 1370 new pwr-pin connections were made to global net 'VDD'.
1370 new gnd-pin connections were made to global net 'VSS'.
**WARN: (IMPDB-1261):	No PG pin 'VDDO' in instances with basename '*' in the design.
**WARN: (IMPDB-1261):	No PG pin 'VSSO' in instances with basename '*' in the design.
*** Applied 4 GNC rules (cpu = 0:00:00.0)
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
**WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1412.1)
Total number of fetched objects 729
AAE_INFO-618: Total number of nets in the design is 645,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1485.48 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1485.48 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1485.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1485.5M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1493.52)
Glitch Analysis: View my_analysis_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View my_analysis_view_hold -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 729
AAE_INFO-618: Total number of nets in the design is 645,  4.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1461.52 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1461.52 CPU=0:00:00.0 REAL=0:00:00.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
**WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).
<CMD> setLayerPreference timingMap -isVisible 1
timingMap
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> setLayerPreference timingMap -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3 #ffffff}
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: uart_top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1437.31)
Total number of fetched objects 729
AAE_INFO-618: Total number of nets in the design is 645,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1485.47 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1485.47 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1485.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1485.5M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1493.52)
Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 729. 
Total number of fetched objects 729
AAE_INFO-618: Total number of nets in the design is 645,  4.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1461.52 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1461.52 CPU=0:00:00.0 REAL=0:00:00.0)
<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
**WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
This could be because the report is not of the correct format,
or because it does not contain any paths (because there are no
failing paths in the design, for instance).
timingMap
timingMap
timingMap
timingMap
<CMD> setEdit -snap_to_track_regular 0
<CMD> zoomSelected
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> selectInst utx/inc_add_54_24_g544__7118
<CMD> gui_select -rect {533.347 720.583 534.471 720.583}
<CMD> deselectAll
<CMD> selectInst FILLER_8311
<CMD> deselectAll
<CMD> selectWire 533.5000 720.2600 533.7800 721.1000 2 {utx/count[7]}
<CMD> deselectAll
<CMD> selectInst FILLER_8310
<CMD> deselectAll
<CMD> selectInst utx/inc_add_54_24_g544__7118
<CMD> deselectAll
<CMD> selectInst FILLER_8310
<CMD> fit
<CMD> deselectAll
<CMD> selectInst FILLER_7084
<CMD> deselectAll
<CMD> selectWire 270.1600 543.8200 845.2800 545.3000 1 VSS
<CMD> deselectAll
<CMD> selectWire 270.1600 633.4200 845.2800 634.9000 1 VSS
<CMD> deselectAll
<CMD> selectInst FILLER_7424
<CMD> deselectAll
<CMD> selectInst FILLER_5381
<CMD> deselectAll
<CMD> selectWire 720.1600 261.0800 722.1600 852.4400 4 VDD
<CMD> deselectAll
<CMD> selectWire 270.1600 655.8200 845.2800 657.3000 1 VSS
<CMD> deselectAll
<CMD> selectWire 720.1600 261.0800 722.1600 852.4400 4 VDD
<CMD> deselectAll
<CMD> selectWire 760.1600 261.0800 762.1600 852.4400 4 VDD
<CMD> deselectAll
<CMD> selectInst FILLER_11651
<CMD> deselectAll
<CMD> selectWire 808.9400 251.4600 809.3800 597.9800 4 {doutrx[7]}
<CMD> fit
<CMD> deselectAll

*** Memory Usage v#1 (Current mem = 1387.219M, initial mem = 179.895M) ***
*** Message Summary: 1734 warning(s), 30 error(s)

--- Ending "Innovus" (totcpu=0:02:53, real=0:18:21, mem=1387.2M) ---
