Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Mon May 23 21:52:42 2022
| Host         : nguyenvietthi running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a100tcsg324-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|          Instance          |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| top                        |            (top) |       2836 |       2820 |      16 |    0 | 2593 |     15 |      8 |            4 |
|   (top)                    |            (top) |        487 |        471 |      16 |    0 | 1341 |     14 |      0 |            0 |
|   VexRiscv                 |         VexRiscv |       2350 |       2350 |       0 |    0 | 1252 |      1 |      8 |            4 |
|     (VexRiscv)             |         VexRiscv |        906 |        906 |       0 |    0 | 1081 |      0 |      2 |            4 |
|     IBusCachedPlugin_cache | InstructionCache |        888 |        888 |       0 |    0 |  106 |      1 |      1 |            0 |
|     dataCache_1            |        DataCache |        560 |        560 |       0 |    0 |   65 |      0 |      5 |            0 |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


