

================================================================
== Vitis HLS Report for 'convolve'
================================================================
* Date:           Fri Nov  8 18:05:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Sobel_Edge_Detector_PL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   159314|   159314|  1.593 ms|  1.593 ms|  159315|  159315|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_convolve_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_108  |convolve_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2  |    16386|    16386|  0.164 ms|  0.164 ms|   16386|   16386|       no|
        |grp_convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4_fu_115  |convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4  |   142901|   142901|  1.429 ms|  1.429 ms|  142901|  142901|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 29 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%kernel_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 30 'read' 'kernel_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 31 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_r_read, i32 2, i32 63" [Sobel_Edge_Detector_PL/src/convolution.cpp:17]   --->   Operation 32 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %kernel_read, i32 2, i32 63" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 33 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 34 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %p_cast_cast" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 35 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln" [Sobel_Edge_Detector_PL/src/convolution.cpp:17]   --->   Operation 36 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln17" [Sobel_Edge_Detector_PL/src/convolution.cpp:17]   --->   Operation 37 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 16384" [Sobel_Edge_Detector_PL/src/convolution.cpp:17]   --->   Operation 38 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln17 = call void @convolve_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2, i32 %gmem, i62 %trunc_ln" [Sobel_Edge_Detector_PL/src/convolution.cpp:17]   --->   Operation 39 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln17 = call void @convolve_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2, i32 %gmem, i62 %trunc_ln" [Sobel_Edge_Detector_PL/src/convolution.cpp:17]   --->   Operation 40 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 41 [5/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [Sobel_Edge_Detector_PL/src/convolution.cpp:17]   --->   Operation 41 'writeresp' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 42 [4/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [Sobel_Edge_Detector_PL/src/convolution.cpp:17]   --->   Operation 42 'writeresp' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 43 [3/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [Sobel_Edge_Detector_PL/src/convolution.cpp:17]   --->   Operation 43 'writeresp' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 44 [2/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [Sobel_Edge_Detector_PL/src/convolution.cpp:17]   --->   Operation 44 'writeresp' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 45 [1/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [Sobel_Edge_Detector_PL/src/convolution.cpp:17]   --->   Operation 45 'writeresp' 'empty_22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 46 [8/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 9" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 46 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 47 [7/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 9" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 47 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 48 [6/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 9" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 48 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 49 [5/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 9" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 49 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 50 [4/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 9" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 50 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 51 [3/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 9" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 51 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 52 [2/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 9" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 52 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 53 [1/8] (7.30ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 9" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 53 'readreq' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 54 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 54 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 55 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 55 'read' 'gmem_addr_1_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 56 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 56 'read' 'gmem_addr_1_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 57 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 57 'read' 'gmem_addr_1_read_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 58 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 58 'read' 'gmem_addr_1_read_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 59 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 59 'read' 'gmem_addr_1_read_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 60 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 60 'read' 'gmem_addr_1_read_8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 61 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 61 'read' 'gmem_addr_1_read_9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 62 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 62 'read' 'gmem_addr_1_read_10' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln6 = call void @convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4, i32 %gmem, i64 %x_read, i32 %gmem_addr_1_read_4, i32 %gmem_addr_1_read_7, i32 %gmem_addr_1_read_3, i32 %gmem_addr_1_read_10, i32 %gmem_addr_1_read, i32 %gmem_addr_1_read_8, i32 %gmem_addr_1_read_6, i32 %gmem_addr_1_read_5, i32 %gmem_addr_1_read_9, i64 %output_r_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 63 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 64 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 64 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_4, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_10, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_11, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_10, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_10, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel, void @empty_11, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_10, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_7, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_10, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_11, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_10, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_8, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln6 = call void @convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4, i32 %gmem, i64 %x_read, i32 %gmem_addr_1_read_4, i32 %gmem_addr_1_read_7, i32 %gmem_addr_1_read_3, i32 %gmem_addr_1_read_10, i32 %gmem_addr_1_read, i32 %gmem_addr_1_read_8, i32 %gmem_addr_1_read_6, i32 %gmem_addr_1_read_5, i32 %gmem_addr_1_read_9, i64 %output_r_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:6]   --->   Operation 74 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [Sobel_Edge_Detector_PL/src/convolution.cpp:48]   --->   Operation 75 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_r_read       (read         ) [ 00111111111111111111111111111]
kernel_read         (read         ) [ 00000000000000000000000000000]
x_read              (read         ) [ 00111111111111111111111111111]
trunc_ln            (partselect   ) [ 00111000000000000000000000000]
p_cast              (partselect   ) [ 00000000000000000000000000000]
p_cast_cast         (sext         ) [ 00000000000000000000000000000]
gmem_addr_1         (getelementptr) [ 00111111111111111111111111100]
sext_ln17           (sext         ) [ 00000000000000000000000000000]
gmem_addr           (getelementptr) [ 00011111110000000000000000000]
empty               (writereq     ) [ 00000000000000000000000000000]
call_ln17           (call         ) [ 00000000000000000000000000000]
empty_22            (writeresp    ) [ 00000000000000000000000000000]
empty_23            (readreq      ) [ 00000000000000000000000000000]
gmem_addr_1_read    (read         ) [ 00000000000000000001111111111]
gmem_addr_1_read_3  (read         ) [ 00000000000000000000111111111]
gmem_addr_1_read_4  (read         ) [ 00000000000000000000011111111]
gmem_addr_1_read_5  (read         ) [ 00000000000000000000001111111]
gmem_addr_1_read_6  (read         ) [ 00000000000000000000000111111]
gmem_addr_1_read_7  (read         ) [ 00000000000000000000000011111]
gmem_addr_1_read_8  (read         ) [ 00000000000000000000000001111]
gmem_addr_1_read_9  (read         ) [ 00000000000000000000000000111]
gmem_addr_1_read_10 (read         ) [ 00000000000000000000000000011]
spectopmodule_ln6   (spectopmodule) [ 00000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000000000000]
call_ln6            (call         ) [ 00000000000000000000000000000]
ret_ln48            (ret          ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolve_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="output_r_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="kernel_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="26"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_writeresp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="16" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_22/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_readreq_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="9"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_23/10 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_read_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="17"/>
<pin id="106" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/18 gmem_addr_1_read_3/19 gmem_addr_1_read_4/20 gmem_addr_1_read_5/21 gmem_addr_1_read_6/22 gmem_addr_1_read_7/23 gmem_addr_1_read_8/24 gmem_addr_1_read_9/25 gmem_addr_1_read_10/26 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_convolve_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="62" slack="2"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="64" slack="26"/>
<pin id="119" dir="0" index="3" bw="32" slack="7"/>
<pin id="120" dir="0" index="4" bw="32" slack="4"/>
<pin id="121" dir="0" index="5" bw="32" slack="8"/>
<pin id="122" dir="0" index="6" bw="32" slack="1"/>
<pin id="123" dir="0" index="7" bw="32" slack="9"/>
<pin id="124" dir="0" index="8" bw="32" slack="3"/>
<pin id="125" dir="0" index="9" bw="32" slack="5"/>
<pin id="126" dir="0" index="10" bw="32" slack="6"/>
<pin id="127" dir="0" index="11" bw="32" slack="2"/>
<pin id="128" dir="0" index="12" bw="64" slack="26"/>
<pin id="129" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln6/27 "/>
</bind>
</comp>

<comp id="132" class="1004" name="trunc_ln_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="62" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="0" index="3" bw="7" slack="0"/>
<pin id="137" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_cast_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="62" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="0" index="3" bw="7" slack="0"/>
<pin id="147" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_cast_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="62" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="gmem_addr_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="62" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sext_ln17_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="62" slack="1"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="gmem_addr_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="62" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="output_r_read_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="26"/>
<pin id="174" dir="1" index="1" bw="64" slack="26"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="177" class="1005" name="x_read_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="26"/>
<pin id="179" dir="1" index="1" bw="64" slack="26"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="182" class="1005" name="trunc_ln_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="62" slack="1"/>
<pin id="184" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="188" class="1005" name="gmem_addr_1_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="9"/>
<pin id="190" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="194" class="1005" name="gmem_addr_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="3"/>
<pin id="196" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="199" class="1005" name="gmem_addr_1_read_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="9"/>
<pin id="201" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="204" class="1005" name="gmem_addr_1_read_3_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="8"/>
<pin id="206" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read_3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="gmem_addr_1_read_4_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="7"/>
<pin id="211" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read_4 "/>
</bind>
</comp>

<comp id="214" class="1005" name="gmem_addr_1_read_5_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="6"/>
<pin id="216" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read_5 "/>
</bind>
</comp>

<comp id="219" class="1005" name="gmem_addr_1_read_6_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="5"/>
<pin id="221" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read_6 "/>
</bind>
</comp>

<comp id="224" class="1005" name="gmem_addr_1_read_7_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="4"/>
<pin id="226" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read_7 "/>
</bind>
</comp>

<comp id="229" class="1005" name="gmem_addr_1_read_8_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="3"/>
<pin id="231" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read_8 "/>
</bind>
</comp>

<comp id="234" class="1005" name="gmem_addr_1_read_9_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2"/>
<pin id="236" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read_9 "/>
</bind>
</comp>

<comp id="239" class="1005" name="gmem_addr_1_read_10_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="70" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="76" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="155"><net_src comp="142" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="152" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="162" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="165" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="175"><net_src comp="70" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="115" pin=12"/></net>

<net id="180"><net_src comp="82" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="185"><net_src comp="132" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="191"><net_src comp="156" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="197"><net_src comp="165" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="202"><net_src comp="103" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="115" pin=7"/></net>

<net id="207"><net_src comp="103" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="115" pin=5"/></net>

<net id="212"><net_src comp="103" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="115" pin=3"/></net>

<net id="217"><net_src comp="103" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="115" pin=10"/></net>

<net id="222"><net_src comp="103" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="115" pin=9"/></net>

<net id="227"><net_src comp="103" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="115" pin=4"/></net>

<net id="232"><net_src comp="103" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="115" pin=8"/></net>

<net id="237"><net_src comp="103" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="115" pin=11"/></net>

<net id="242"><net_src comp="103" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="115" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 3 4 5 6 7 8 9 27 28 }
 - Input state : 
	Port: convolve : gmem | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
	Port: convolve : x | {1 }
	Port: convolve : kernel | {1 }
	Port: convolve : output_r | {1 }
  - Chain level:
	State 1
		p_cast_cast : 1
		gmem_addr_1 : 2
	State 2
		gmem_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_convolve_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_108 |    0    |    0    |    79   |    44   |
|          | grp_convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4_fu_115 |    3    | 1.71714 |   917   |   921   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |                   output_r_read_read_fu_70                   |    0    |    0    |    0    |    0    |
|   read   |                    kernel_read_read_fu_76                    |    0    |    0    |    0    |    0    |
|          |                       x_read_read_fu_82                      |    0    |    0    |    0    |    0    |
|          |                        grp_read_fu_103                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                      grp_writeresp_fu_88                     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                       grp_readreq_fu_96                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                        trunc_ln_fu_132                       |    0    |    0    |    0    |    0    |
|          |                         p_cast_fu_142                        |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                      p_cast_cast_fu_152                      |    0    |    0    |    0    |    0    |
|          |                       sext_ln17_fu_162                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                              |    3    | 1.71714 |   996   |   965   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|gmem_addr_1_read_10_reg_239|   32   |
| gmem_addr_1_read_3_reg_204|   32   |
| gmem_addr_1_read_4_reg_209|   32   |
| gmem_addr_1_read_5_reg_214|   32   |
| gmem_addr_1_read_6_reg_219|   32   |
| gmem_addr_1_read_7_reg_224|   32   |
| gmem_addr_1_read_8_reg_229|   32   |
| gmem_addr_1_read_9_reg_234|   32   |
|  gmem_addr_1_read_reg_199 |   32   |
|    gmem_addr_1_reg_188    |   32   |
|     gmem_addr_reg_194     |   32   |
|   output_r_read_reg_172   |   64   |
|      trunc_ln_reg_182     |   62   |
|       x_read_reg_177      |   64   |
+---------------------------+--------+
|           Total           |   542  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_88 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_88 |  p1  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   66   ||   0.92  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    1   |   996  |   965  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   542  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |  1538  |   974  |
+-----------+--------+--------+--------+--------+
