package require -exact qsys 15.0
set_module_property NAME streamer_internal
set_module_property VERSION 1.0
set_module_property INTERNAL true
set_module_property GROUP HLS
set_module_property DISPLAY_NAME streamer_internal
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property SUPPORTED_DEVICE_FAMILIES {"Cyclone V"}
set_module_assignment hls.cosim.name {\3fstreamer@@YAXXZ}
set_module_assignment hls.compressed.name {streamer}

#### Synthesis fileset
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL streamer_internal
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "windows64/lib/hld_backend/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_ecc_pkg.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_pkg.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_mlab_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mlab_fifo.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "acl_enable_sink.v" SYSTEM_VERILOG PATH "ip/acl_enable_sink.v"
add_fileset_file "hld_memory_depth_quantization_pkg.sv" SYSTEM_VERILOG PATH "ip/hld_memory_depth_quantization_pkg.sv"
add_fileset_file "hld_iord.sv" SYSTEM_VERILOG PATH "ip/hld_iord.sv"
add_fileset_file "hld_iord_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_latency.sv"
add_fileset_file "hld_iord_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_valid.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "hld_iowr.sv" SYSTEM_VERILOG PATH "ip/hld_iowr.sv"
add_fileset_file "hld_iowr_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_latency.sv"
add_fileset_file "hld_iowr_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_valid.sv"
add_fileset_file "hld_loop_profiler.sv" SYSTEM_VERILOG PATH "ip/hld_loop_profiler.sv"
add_fileset_file "hld_sim_latency_tracker.sv" SYSTEM_VERILOG PATH "ip/hld_sim_latency_tracker.sv"
add_fileset_file "acl_full_detector.v" SYSTEM_VERILOG PATH "ip/acl_full_detector.v"
add_fileset_file "acl_tessellated_incr_decr_decr.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_decr.sv"
add_fileset_file "acl_reset_wire.v" SYSTEM_VERILOG PATH "ip/acl_reset_wire.v"
add_fileset_file "streamer_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/streamer_function_wrapper.sv"
add_fileset_file "streamer_aggregation_function.sv" SYSTEM_VERILOG PATH "ip/streamer_aggregation_function.sv"
add_fileset_file "streamer_bb_aggregation_B1_start_sr_1.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_aggregation_B1_start_sr_1.sv"
add_fileset_file "streamer_bb_aggregation_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_aggregation_B0_runOnce.sv"
add_fileset_file "streamer_aggregation_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/streamer_aggregation_B0_runOnce_branch.sv"
add_fileset_file "streamer_aggregation_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/streamer_aggregation_B0_runOnce_merge.sv"
add_fileset_file "streamer_bb_aggregation_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_aggregation_B0_runOnce_stall_region.sv"
add_fileset_file "streamer_aggregation_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_aggregation_B0_runOnce_merge_reg.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_aggregation0_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_aggregation0_reg.sv"
add_fileset_file "streamer_i_llvm_fpga_push_token_i1_wt_limpush_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_token_i1_wt_limpush_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_token_i1_wt_limpush_aggregation1_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_token_i1_wt_limpush_aggregation1_reg.sv"
add_fileset_file "streamer_bb_aggregation_B1_start.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_aggregation_B1_start.sv"
add_fileset_file "streamer_aggregation_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/streamer_aggregation_B1_start_branch.sv"
add_fileset_file "streamer_aggregation_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/streamer_aggregation_B1_start_merge.sv"
add_fileset_file "streamer_bb_aggregation_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_aggregation_B1_start_stall_region.sv"
add_fileset_file "streamer_aggregation_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_aggregation_B1_start_merge_reg.sv"
add_fileset_file "streamer_i_iord_bl_call_aggregation_unna0000gation1_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iord_bl_call_aggregation_unna0000gation1_aggregation0.sv"
add_fileset_file "streamer_i_iowr_bl_return_aggregation_un0000gation2_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iowr_bl_return_aggregation_un0000gation2_aggregation0.sv"
add_fileset_file "streamer_i_sfc_s_c0_in_wt_entry_aggregat0000_enter1_aggregation1.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_s_c0_in_wt_entry_aggregat0000_enter1_aggregation1.sv"
add_fileset_file "streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000c0_exit_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000c0_exit_aggregation0.sv"
add_fileset_file "streamer_i_sfc_logic_s_c0_in_wt_entry_ag0000_enter1_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_logic_s_c0_in_wt_entry_ag0000_enter1_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_i1_notexitcond_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_i1_notexitcond_aggregation0.sv"
add_fileset_file "streamer_i_sfc_s_c1_in_wt_entry_aggregat00001_enter_aggregation5.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_s_c1_in_wt_entry_aggregat00001_enter_aggregation5.sv"
add_fileset_file "streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000c1_exit_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000c1_exit_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000gregation1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000gregation1_data_fifo.sv"
add_fileset_file "streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000ation1_full_detector.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000ation1_full_detector.sv"
add_fileset_file "streamer_i_sfc_logic_s_c1_in_wt_entry_ag00001_enter_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_logic_s_c1_in_wt_entry_ag00001_enter_aggregation0.sv"
add_fileset_file "streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" SYSTEM_VERILOG PATH "ip/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv"
add_fileset_file "streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz.sv" SYSTEM_VERILOG PATH "ip/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz.sv"
add_fileset_file "streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" SYSTEM_VERILOG PATH "ip/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv"
add_fileset_file "streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000113_invTables_lutmem.hex" HEX PATH "ip/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000113_invTables_lutmem.hex"
add_fileset_file "streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000114_invTables_lutmem.hex" HEX PATH "ip/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000114_invTables_lutmem.hex"
add_fileset_file "streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000117_invTables_lutmem.hex" HEX PATH "ip/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000117_invTables_lutmem.hex"
add_fileset_file "streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000121_invTables_lutmem.hex" HEX PATH "ip/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000121_invTables_lutmem.hex"
add_fileset_file "streamer_i_llvm_fpga_pop_f32_avg_1_aggre0000_0_pop5_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_f32_avg_1_aggre0000_0_pop5_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_f32_count_1_agg0000_0_pop3_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_f32_count_1_agg0000_0_pop3_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_f32_max_1_aggre0000_0_pop6_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_f32_max_1_aggre0000_0_pop6_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_f32_min_1_aggre0000_0_pop7_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_f32_min_1_aggre0000_0_pop7_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_f32_sum_1_aggre0000_0_pop4_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_f32_sum_1_aggre0000_0_pop4_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_f32_avg_1_aggr00000_push5_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_f32_avg_1_aggr00000_push5_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_f32_count_1_ag00000_push3_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_f32_count_1_ag00000_push3_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_f32_max_1_aggr00000_push6_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_f32_max_1_aggr00000_push6_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_f32_min_1_aggr00000_push7_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_f32_min_1_aggr00000_push7_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_f32_sum_1_aggr00000_push4_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_f32_sum_1_aggr00000_push4_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_aggregation2_sr.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_aggregation2_sr.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_aggregation2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_aggregation2_valid_fifo.sv"
add_fileset_file "streamer_projection_function.sv" SYSTEM_VERILOG PATH "ip/streamer_projection_function.sv"
add_fileset_file "streamer_bb_projection_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_projection_B0_runOnce.sv"
add_fileset_file "streamer_bb_projection_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_projection_B0_runOnce_stall_region.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0_reg.sv"
add_fileset_file "streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection1_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection1_reg.sv"
add_fileset_file "streamer_projection_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_projection_B0_runOnce_merge_reg.sv"
add_fileset_file "streamer_projection_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/streamer_projection_B0_runOnce_branch.sv"
add_fileset_file "streamer_projection_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/streamer_projection_B0_runOnce_merge.sv"
add_fileset_file "streamer_bb_projection_B1_start.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_projection_B1_start.sv"
add_fileset_file "streamer_bb_projection_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_projection_B1_start_stall_region.sv"
add_fileset_file "streamer_i_iord_bl_s_in_unnamed_projection3_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iord_bl_s_in_unnamed_projection3_projection0.sv"
add_fileset_file "streamer_i_iowr_bl_s0_or_4_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iowr_bl_s0_or_4_projection0.sv"
add_fileset_file "streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0.sv"
add_fileset_file "streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0.sv"
add_fileset_file "streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_projection0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_i1_notexitcond_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_i1_notexitcond_projection0.sv"
add_fileset_file "streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4.sv"
add_fileset_file "streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0.sv"
add_fileset_file "streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0.sv"
add_fileset_file "streamer_i_iord_bl_call_projection_unnam0000jection2_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iord_bl_call_projection_unnam0000jection2_projection0.sv"
add_fileset_file "streamer_i_iowr_bl_return_projection_unn0000jection4_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iowr_bl_return_projection_unn0000jection4_projection0.sv"
add_fileset_file "streamer_projection_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_projection_B1_start_merge_reg.sv"
add_fileset_file "streamer_projection_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/streamer_projection_B1_start_branch.sv"
add_fileset_file "streamer_projection_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/streamer_projection_B1_start_merge.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_projection1_sr.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_projection1_sr.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_projection1_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_projection1_valid_fifo.sv"
add_fileset_file "streamer_function.sv" SYSTEM_VERILOG PATH "ip/streamer_function.sv"
add_fileset_file "streamer_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_B0_runOnce.sv"
add_fileset_file "streamer_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_B0_runOnce_stall_region.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
add_fileset_file "streamer_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
add_fileset_file "streamer_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_B0_runOnce_merge_reg.sv"
add_fileset_file "streamer_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/streamer_B0_runOnce_branch.sv"
add_fileset_file "streamer_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/streamer_B0_runOnce_merge.sv"
add_fileset_file "streamer_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_B1_start.sv"
add_fileset_file "streamer_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_B1_start_stall_region.sv"
add_fileset_file "streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv"
add_fileset_file "streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_streamer0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_streamer0.sv"
add_fileset_file "streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_i1_notexitcond_0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_i1_notexitcond_0.sv"
add_fileset_file "streamer_i_iord_bl_call_unnamed_streamer2_streamer0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iord_bl_call_unnamed_streamer2_streamer0.sv"
add_fileset_file "streamer_i_iord_bl_return_projection_unnamed_5_streamer0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iord_bl_return_projection_unnamed_5_streamer0.sv"
add_fileset_file "streamer_i_iord_bl_return_windowing_unnamed_6_streamer0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iord_bl_return_windowing_unnamed_6_streamer0.sv"
add_fileset_file "streamer_i_iowr_bl_call_projection_unnamed_3_streamer0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iowr_bl_call_projection_unnamed_3_streamer0.sv"
add_fileset_file "streamer_i_iowr_bl_call_windowing_unnamed_4_streamer0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iowr_bl_call_windowing_unnamed_4_streamer0.sv"
add_fileset_file "streamer_i_iowr_bl_return_unnamed_streamer7_streamer0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iowr_bl_return_unnamed_streamer7_streamer0.sv"
add_fileset_file "streamer_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_B1_start_merge_reg.sv"
add_fileset_file "streamer_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/streamer_B1_start_branch.sv"
add_fileset_file "streamer_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/streamer_B1_start_merge.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_1_sr.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_1_sr.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_1_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_1_valid_fifo.sv"
add_fileset_file "streamer_windowing_function.sv" SYSTEM_VERILOG PATH "ip/streamer_windowing_function.sv"
add_fileset_file "streamer_bb_windowing_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_windowing_B0_runOnce.sv"
add_fileset_file "streamer_bb_windowing_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_windowing_B0_runOnce_stall_region.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0_reg.sv"
add_fileset_file "streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing1_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing1_reg.sv"
add_fileset_file "streamer_windowing_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_windowing_B0_runOnce_merge_reg.sv"
add_fileset_file "streamer_windowing_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/streamer_windowing_B0_runOnce_branch.sv"
add_fileset_file "streamer_windowing_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/streamer_windowing_B0_runOnce_merge.sv"
add_fileset_file "streamer_bb_windowing_B1_start.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_windowing_B1_start.sv"
add_fileset_file "streamer_bb_windowing_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_windowing_B1_start_stall_region.sv"
add_fileset_file "streamer_i_iord_bl_return_aggregation_un0000indowing4_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iord_bl_return_aggregation_un0000indowing4_windowing0.sv"
add_fileset_file "streamer_i_iord_bl_s0_unnamed_windowing2_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iord_bl_s0_unnamed_windowing2_windowing0.sv"
add_fileset_file "streamer_i_iowr_bl_call_aggregation_unna0000indowing3_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iowr_bl_call_aggregation_unna0000indowing3_windowing0.sv"
add_fileset_file "streamer_i_iowr_bl_s_out_or_6_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iowr_bl_s_out_or_6_windowing0.sv"
add_fileset_file "streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1.sv"
add_fileset_file "streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0.sv"
add_fileset_file "streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_windowing0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_i1_notexitcond_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_i1_notexitcond_windowing0.sv"
add_fileset_file "streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6.sv"
add_fileset_file "streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0.sv"
add_fileset_file "streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_i32_i_1_windowi0000ic_0_pop3_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_i32_i_1_windowi0000ic_0_pop3_windowing0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push3_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push3_windowing0.sv"
add_fileset_file "streamer_windowing_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_windowing_B1_start_merge_reg.sv"
add_fileset_file "streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0.sv"
add_fileset_file "streamer_i_iowr_bl_return_windowing_unna0000indowing5_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iowr_bl_return_windowing_unna0000indowing5_windowing0.sv"
add_fileset_file "streamer_windowing_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/streamer_windowing_B1_start_branch.sv"
add_fileset_file "streamer_windowing_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/streamer_windowing_B1_start_merge.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_windowing2_sr.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_windowing2_sr.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo.sv"
add_fileset_file "streamer_internal.v" SYSTEM_VERILOG PATH "streamer_internal.v"

#### Simulation fileset
add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL streamer_internal
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "windows64/lib/hld_backend/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_ecc_pkg.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_pkg.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_mlab_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mlab_fifo.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "acl_enable_sink.v" SYSTEM_VERILOG PATH "ip/acl_enable_sink.v"
add_fileset_file "hld_memory_depth_quantization_pkg.sv" SYSTEM_VERILOG PATH "ip/hld_memory_depth_quantization_pkg.sv"
add_fileset_file "hld_iord.sv" SYSTEM_VERILOG PATH "ip/hld_iord.sv"
add_fileset_file "hld_iord_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_latency.sv"
add_fileset_file "hld_iord_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_valid.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "hld_iowr.sv" SYSTEM_VERILOG PATH "ip/hld_iowr.sv"
add_fileset_file "hld_iowr_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_latency.sv"
add_fileset_file "hld_iowr_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_valid.sv"
add_fileset_file "hld_loop_profiler.sv" SYSTEM_VERILOG PATH "ip/hld_loop_profiler.sv"
add_fileset_file "hld_sim_latency_tracker.sv" SYSTEM_VERILOG PATH "ip/hld_sim_latency_tracker.sv"
add_fileset_file "acl_full_detector.v" SYSTEM_VERILOG PATH "ip/acl_full_detector.v"
add_fileset_file "acl_tessellated_incr_decr_decr.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_decr.sv"
add_fileset_file "acl_reset_wire.v" SYSTEM_VERILOG PATH "ip/acl_reset_wire.v"
add_fileset_file "streamer_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/streamer_function_wrapper.sv"
add_fileset_file "streamer_aggregation_function.sv" SYSTEM_VERILOG PATH "ip/streamer_aggregation_function.sv"
add_fileset_file "streamer_bb_aggregation_B1_start_sr_1.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_aggregation_B1_start_sr_1.sv"
add_fileset_file "streamer_bb_aggregation_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_aggregation_B0_runOnce.sv"
add_fileset_file "streamer_aggregation_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/streamer_aggregation_B0_runOnce_branch.sv"
add_fileset_file "streamer_aggregation_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/streamer_aggregation_B0_runOnce_merge.sv"
add_fileset_file "streamer_bb_aggregation_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_aggregation_B0_runOnce_stall_region.sv"
add_fileset_file "streamer_aggregation_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_aggregation_B0_runOnce_merge_reg.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_aggregation0_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_aggregation0_reg.sv"
add_fileset_file "streamer_i_llvm_fpga_push_token_i1_wt_limpush_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_token_i1_wt_limpush_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_token_i1_wt_limpush_aggregation1_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_token_i1_wt_limpush_aggregation1_reg.sv"
add_fileset_file "streamer_bb_aggregation_B1_start.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_aggregation_B1_start.sv"
add_fileset_file "streamer_aggregation_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/streamer_aggregation_B1_start_branch.sv"
add_fileset_file "streamer_aggregation_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/streamer_aggregation_B1_start_merge.sv"
add_fileset_file "streamer_bb_aggregation_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_aggregation_B1_start_stall_region.sv"
add_fileset_file "streamer_aggregation_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_aggregation_B1_start_merge_reg.sv"
add_fileset_file "streamer_i_iord_bl_call_aggregation_unna0000gation1_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iord_bl_call_aggregation_unna0000gation1_aggregation0.sv"
add_fileset_file "streamer_i_iowr_bl_return_aggregation_un0000gation2_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iowr_bl_return_aggregation_un0000gation2_aggregation0.sv"
add_fileset_file "streamer_i_sfc_s_c0_in_wt_entry_aggregat0000_enter1_aggregation1.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_s_c0_in_wt_entry_aggregat0000_enter1_aggregation1.sv"
add_fileset_file "streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000c0_exit_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000c0_exit_aggregation0.sv"
add_fileset_file "streamer_i_sfc_logic_s_c0_in_wt_entry_ag0000_enter1_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_logic_s_c0_in_wt_entry_ag0000_enter1_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_i1_notexitcond_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_i1_notexitcond_aggregation0.sv"
add_fileset_file "streamer_i_sfc_s_c1_in_wt_entry_aggregat00001_enter_aggregation5.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_s_c1_in_wt_entry_aggregat00001_enter_aggregation5.sv"
add_fileset_file "streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000c1_exit_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000c1_exit_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000gregation1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000gregation1_data_fifo.sv"
add_fileset_file "streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000ation1_full_detector.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000ation1_full_detector.sv"
add_fileset_file "streamer_i_sfc_logic_s_c1_in_wt_entry_ag00001_enter_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_logic_s_c1_in_wt_entry_ag00001_enter_aggregation0.sv"
add_fileset_file "streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv" SYSTEM_VERILOG PATH "ip/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65.sv"
add_fileset_file "streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz.sv" SYSTEM_VERILOG PATH "ip/streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz.sv"
add_fileset_file "streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv" SYSTEM_VERILOG PATH "ip/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y.sv"
add_fileset_file "streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000113_invTables_lutmem.hex" HEX PATH "ip/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000113_invTables_lutmem.hex"
add_fileset_file "streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000114_invTables_lutmem.hex" HEX PATH "ip/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000114_invTables_lutmem.hex"
add_fileset_file "streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000117_invTables_lutmem.hex" HEX PATH "ip/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000117_invTables_lutmem.hex"
add_fileset_file "streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000121_invTables_lutmem.hex" HEX PATH "ip/streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000121_invTables_lutmem.hex"
add_fileset_file "streamer_i_llvm_fpga_pop_f32_avg_1_aggre0000_0_pop5_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_f32_avg_1_aggre0000_0_pop5_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_f32_count_1_agg0000_0_pop3_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_f32_count_1_agg0000_0_pop3_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_f32_max_1_aggre0000_0_pop6_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_f32_max_1_aggre0000_0_pop6_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_f32_min_1_aggre0000_0_pop7_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_f32_min_1_aggre0000_0_pop7_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_f32_sum_1_aggre0000_0_pop4_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_f32_sum_1_aggre0000_0_pop4_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_f32_avg_1_aggr00000_push5_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_f32_avg_1_aggr00000_push5_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_f32_count_1_ag00000_push3_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_f32_count_1_ag00000_push3_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_f32_max_1_aggr00000_push6_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_f32_max_1_aggr00000_push6_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_f32_min_1_aggr00000_push7_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_f32_min_1_aggr00000_push7_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_f32_sum_1_aggr00000_push4_aggregation0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_f32_sum_1_aggr00000_push4_aggregation0.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_aggregation2_sr.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_aggregation2_sr.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_aggregation2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_aggregation2_valid_fifo.sv"
add_fileset_file "streamer_projection_function.sv" SYSTEM_VERILOG PATH "ip/streamer_projection_function.sv"
add_fileset_file "streamer_bb_projection_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_projection_B0_runOnce.sv"
add_fileset_file "streamer_bb_projection_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_projection_B0_runOnce_stall_region.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0_reg.sv"
add_fileset_file "streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection1_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection1_reg.sv"
add_fileset_file "streamer_projection_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_projection_B0_runOnce_merge_reg.sv"
add_fileset_file "streamer_projection_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/streamer_projection_B0_runOnce_branch.sv"
add_fileset_file "streamer_projection_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/streamer_projection_B0_runOnce_merge.sv"
add_fileset_file "streamer_bb_projection_B1_start.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_projection_B1_start.sv"
add_fileset_file "streamer_bb_projection_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_projection_B1_start_stall_region.sv"
add_fileset_file "streamer_i_iord_bl_s_in_unnamed_projection3_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iord_bl_s_in_unnamed_projection3_projection0.sv"
add_fileset_file "streamer_i_iowr_bl_s0_or_4_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iowr_bl_s0_or_4_projection0.sv"
add_fileset_file "streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0.sv"
add_fileset_file "streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0.sv"
add_fileset_file "streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_projection0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_i1_notexitcond_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_i1_notexitcond_projection0.sv"
add_fileset_file "streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4.sv"
add_fileset_file "streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0.sv"
add_fileset_file "streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0.sv"
add_fileset_file "streamer_i_iord_bl_call_projection_unnam0000jection2_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iord_bl_call_projection_unnam0000jection2_projection0.sv"
add_fileset_file "streamer_i_iowr_bl_return_projection_unn0000jection4_projection0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iowr_bl_return_projection_unn0000jection4_projection0.sv"
add_fileset_file "streamer_projection_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_projection_B1_start_merge_reg.sv"
add_fileset_file "streamer_projection_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/streamer_projection_B1_start_branch.sv"
add_fileset_file "streamer_projection_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/streamer_projection_B1_start_merge.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_projection1_sr.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_projection1_sr.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_projection1_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_projection1_valid_fifo.sv"
add_fileset_file "streamer_function.sv" SYSTEM_VERILOG PATH "ip/streamer_function.sv"
add_fileset_file "streamer_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_B0_runOnce.sv"
add_fileset_file "streamer_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_B0_runOnce_stall_region.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
add_fileset_file "streamer_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
add_fileset_file "streamer_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_B0_runOnce_merge_reg.sv"
add_fileset_file "streamer_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/streamer_B0_runOnce_branch.sv"
add_fileset_file "streamer_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/streamer_B0_runOnce_merge.sv"
add_fileset_file "streamer_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_B1_start.sv"
add_fileset_file "streamer_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_B1_start_stall_region.sv"
add_fileset_file "streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv"
add_fileset_file "streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_streamer0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_streamer0.sv"
add_fileset_file "streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_i1_notexitcond_0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_i1_notexitcond_0.sv"
add_fileset_file "streamer_i_iord_bl_call_unnamed_streamer2_streamer0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iord_bl_call_unnamed_streamer2_streamer0.sv"
add_fileset_file "streamer_i_iord_bl_return_projection_unnamed_5_streamer0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iord_bl_return_projection_unnamed_5_streamer0.sv"
add_fileset_file "streamer_i_iord_bl_return_windowing_unnamed_6_streamer0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iord_bl_return_windowing_unnamed_6_streamer0.sv"
add_fileset_file "streamer_i_iowr_bl_call_projection_unnamed_3_streamer0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iowr_bl_call_projection_unnamed_3_streamer0.sv"
add_fileset_file "streamer_i_iowr_bl_call_windowing_unnamed_4_streamer0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iowr_bl_call_windowing_unnamed_4_streamer0.sv"
add_fileset_file "streamer_i_iowr_bl_return_unnamed_streamer7_streamer0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iowr_bl_return_unnamed_streamer7_streamer0.sv"
add_fileset_file "streamer_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_B1_start_merge_reg.sv"
add_fileset_file "streamer_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/streamer_B1_start_branch.sv"
add_fileset_file "streamer_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/streamer_B1_start_merge.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_1_sr.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_1_sr.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_1_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_1_valid_fifo.sv"
add_fileset_file "streamer_windowing_function.sv" SYSTEM_VERILOG PATH "ip/streamer_windowing_function.sv"
add_fileset_file "streamer_bb_windowing_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_windowing_B0_runOnce.sv"
add_fileset_file "streamer_bb_windowing_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_windowing_B0_runOnce_stall_region.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0_reg.sv"
add_fileset_file "streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing1_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing1_reg.sv"
add_fileset_file "streamer_windowing_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_windowing_B0_runOnce_merge_reg.sv"
add_fileset_file "streamer_windowing_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/streamer_windowing_B0_runOnce_branch.sv"
add_fileset_file "streamer_windowing_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/streamer_windowing_B0_runOnce_merge.sv"
add_fileset_file "streamer_bb_windowing_B1_start.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_windowing_B1_start.sv"
add_fileset_file "streamer_bb_windowing_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/streamer_bb_windowing_B1_start_stall_region.sv"
add_fileset_file "streamer_i_iord_bl_return_aggregation_un0000indowing4_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iord_bl_return_aggregation_un0000indowing4_windowing0.sv"
add_fileset_file "streamer_i_iord_bl_s0_unnamed_windowing2_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iord_bl_s0_unnamed_windowing2_windowing0.sv"
add_fileset_file "streamer_i_iowr_bl_call_aggregation_unna0000indowing3_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iowr_bl_call_aggregation_unna0000indowing3_windowing0.sv"
add_fileset_file "streamer_i_iowr_bl_s_out_or_6_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iowr_bl_s_out_or_6_windowing0.sv"
add_fileset_file "streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1.sv"
add_fileset_file "streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0.sv"
add_fileset_file "streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_windowing0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_i1_notexitcond_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_i1_notexitcond_windowing0.sv"
add_fileset_file "streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6.sv"
add_fileset_file "streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0.sv"
add_fileset_file "streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0.sv"
add_fileset_file "streamer_i_llvm_fpga_pop_i32_i_1_windowi0000ic_0_pop3_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pop_i32_i_1_windowi0000ic_0_pop3_windowing0.sv"
add_fileset_file "streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push3_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push3_windowing0.sv"
add_fileset_file "streamer_windowing_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/streamer_windowing_B1_start_merge_reg.sv"
add_fileset_file "streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0.sv"
add_fileset_file "streamer_i_iowr_bl_return_windowing_unna0000indowing5_windowing0.sv" SYSTEM_VERILOG PATH "ip/streamer_i_iowr_bl_return_windowing_unna0000indowing5_windowing0.sv"
add_fileset_file "streamer_windowing_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/streamer_windowing_B1_start_branch.sv"
add_fileset_file "streamer_windowing_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/streamer_windowing_B1_start_merge.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_windowing2_sr.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_windowing2_sr.sv"
add_fileset_file "streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo.sv"
add_fileset_file "streamer_internal.v" SYSTEM_VERILOG PATH "streamer_internal.v"

#### Primary clock for the component
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_assignment clock hls.cosim.name {$clock}
add_interface_port clock clock clk input 1

#### Primary reset for the component
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_assignment reset hls.cosim.name {$reset}
add_interface_port reset resetn reset_n input 1

#### Streaming interface for s_in
add_interface s_in avalon_streaming sink
set_interface_property s_in associatedClock clock
set_interface_property s_in associatedReset reset
set_interface_property s_in maxChannel 0
set_interface_property s_in readyLatency 0
set_interface_property s_in dataBitsPerSymbol 352
set_interface_property s_in symbolsPerBeat 1
set_interface_property s_in firstSymbolInHighOrderBits 0
set_interface_assignment s_in hls.cosim.name {@s_in}
add_interface_port s_in s_in_data data input 352
add_interface_port s_in s_in_ready ready output 1
add_interface_port s_in s_in_valid valid input 1

#### Streaming interface for s_out
add_interface s_out avalon_streaming source
set_interface_property s_out associatedClock clock
set_interface_property s_out associatedReset reset
set_interface_property s_out maxChannel 0
set_interface_property s_out readyLatency 0
set_interface_property s_out dataBitsPerSymbol 352
set_interface_property s_out symbolsPerBeat 1
set_interface_property s_out firstSymbolInHighOrderBits 0
set_interface_assignment s_out hls.cosim.name {@s_out}
add_interface_port s_out s_out_data data output 352
add_interface_port s_out s_out_ready ready input 1
add_interface_port s_out s_out_valid valid output 1

#### The component invocation protocol interface (call)
add_interface call conduit sink
set_interface_property call associatedClock clock
set_interface_property call associatedReset reset
set_interface_assignment call hls.cosim.name {$call}
add_interface_port call start valid input 1
add_interface_port call busy stall output 1

#### The component return protocol interface (return)
add_interface return conduit source
set_interface_property return associatedClock clock
set_interface_property return associatedReset reset
set_interface_assignment return hls.cosim.name {$return}
add_interface_port return done valid output 1
add_interface_port return stall stall input 1

#### Quartus settings (QIP strings)
set_qip_strings { "set_instance_assignment -entity \"%entityName%\" -library \"%libraryName%\" -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -to *_NO_SHIFT_REG*"  }
