memory: initializing from /Users/shiraitouma/riscv/share/riscv-tests/isa/rv64um-p-divw.bin.hex
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000000 itype=0 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    0
IF ------
     pc : 0000000000000000
 is req : 0
 pc req : 0000000000000000
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000000 itype=0 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    1
IF ------
     pc : 0000000000000004
 is req : 1
 pc req : 0000000000000000
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000000 itype=0 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    2
IF ------
     pc : 0000000000000008
 is req : 1
 pc req : 0000000000000004
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0500006f itype=32 is_muldiv=0 funct7=2 imm=0000000000000050
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    3
IF ------
     pc : 000000000000000c
 is req : 1
 pc req : 0000000000000008
ID ------
  0000000000000000 : 0500006f
  itype : 100000
  imm   : 0000000000000050
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   80
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000050 du_divisor= 0000000000000050
DECODE: inst=34202f73 itype=2 is_muldiv=0 funct7=26 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    4
IF ------
     pc : 0000000000000010
 is req : 1
 pc req : 000000000000000c
ID ------
  0000000000000004 : 34202f73
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000000 : 0500006f
  op1     : 0000000000000000
  op2     : 0000000000000050
  alu     : 0000000000000050
  rs1/rs2 : 0/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00800f93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    5
IF ------
     pc : 0000000000000014
 is req : 1
 pc req : 0000000000000010
ID ------
  0000000000000008 : 00800f93
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000004 : 34202f73
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000000 : 0500006f
	mem stall : 0
	mem rdata : ffffffffffffff93
 JUMP TO : 0000000000000050
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0500006f itype=32 is_muldiv=0 funct7=2 imm=0000000000000050
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    6
IF ------
     pc : 0000000000000050
 is req : 0
 pc req : 0000000000000010
ID ------
EX -----
MEM -----
WB ----
  0000000000000000 : 0500006f
  reg[ 0] <= 0000000000000004
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0500006f itype=32 is_muldiv=0 funct7=2 imm=0000000000000050
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    7
IF ------
     pc : 0000000000000054
 is req : 1
 pc req : 0000000000000050
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0500006f itype=32 is_muldiv=0 funct7=2 imm=0000000000000050
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    8
IF ------
     pc : 0000000000000058
 is req : 1
 pc req : 0000000000000054
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000093 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                    9
IF ------
     pc : 000000000000005c
 is req : 1
 pc req : 0000000000000058
ID ------
  0000000000000050 : 00000093
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000113 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   10
IF ------
     pc : 0000000000000060
 is req : 1
 pc req : 000000000000005c
ID ------
  0000000000000054 : 00000113
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000050 : 00000093
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  1
exs_rs1_addr =  0
compare = 0
check_start

#                   11
IF ------
     pc : 0000000000000064
 is req : 1
 pc req : 0000000000000060
ID ------
  0000000000000058 : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000054 : 00000113
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000050 : 00000093
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000213 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  2
exs_rs1_addr =  0
compare = 0
check_start

#                   12
IF ------
     pc : 0000000000000068
 is req : 1
 pc req : 0000000000000064
ID ------
  000000000000005c : 00000213
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000058 : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=1
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000054 : 00000113
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000050 : 00000093
  reg[ 1] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                   13
IF ------
     pc : 000000000000006c
 is req : 1
 pc req : 0000000000000068
ID ------
  0000000000000060 : 00000293
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000005c : 00000213
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=2
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000058 : 00000193
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000054 : 00000113
  reg[ 2] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000313 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000000 @pc=0000000000000058
check_start

#                   14
IF ------
     pc : 0000000000000070
 is req : 1
 pc req : 000000000000006c
ID ------
  0000000000000064 : 00000313
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000060 : 00000293
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000005c : 00000213
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000058 : 00000193
  reg[ 3] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  0
compare = 0
check_start

#                   15
IF ------
     pc : 0000000000000074
 is req : 1
 pc req : 0000000000000070
ID ------
  0000000000000068 : 00000393
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000064 : 00000313
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=4
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000060 : 00000293
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000005c : 00000213
  reg[ 4] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000413 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  6
exs_rs1_addr =  0
compare = 0
check_start

#                   16
IF ------
     pc : 0000000000000078
 is req : 1
 pc req : 0000000000000074
ID ------
  000000000000006c : 00000413
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000068 : 00000393
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000064 : 00000313
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000060 : 00000293
  reg[ 5] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000493 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr =  0
compare = 0
check_start

#                   17
IF ------
     pc : 000000000000007c
 is req : 1
 pc req : 0000000000000078
ID ------
  0000000000000070 : 00000493
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000006c : 00000413
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=6
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000068 : 00000393
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000064 : 00000313
  reg[ 6] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                   18
IF ------
     pc : 0000000000000080
 is req : 1
 pc req : 000000000000007c
ID ------
  0000000000000074 : 00000513
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000070 : 00000493
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000006c : 00000413
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000068 : 00000393
  reg[ 7] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000593 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  9
exs_rs1_addr =  0
compare = 0
check_start

#                   19
IF ------
     pc : 0000000000000084
 is req : 1
 pc req : 0000000000000080
ID ------
  0000000000000078 : 00000593
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000074 : 00000513
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000070 : 00000493
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000006c : 00000413
  reg[ 8] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr =  0
compare = 0
check_start

#                   20
IF ------
     pc : 0000000000000088
 is req : 1
 pc req : 0000000000000084
ID ------
  000000000000007c : 00000613
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000078 : 00000593
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=9
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000074 : 00000513
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000070 : 00000493
  reg[ 9] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000693 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
check_start

#                   21
IF ------
     pc : 000000000000008c
 is req : 1
 pc req : 0000000000000088
ID ------
  0000000000000080 : 00000693
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000007c : 00000613
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000078 : 00000593
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000074 : 00000513
  reg[10] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000713 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr =  0
compare = 0
check_start

#                   22
IF ------
     pc : 0000000000000090
 is req : 1
 pc req : 000000000000008c
ID ------
  0000000000000084 : 00000713
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000080 : 00000693
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000007c : 00000613
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000078 : 00000593
  reg[11] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000793 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 13
exs_rs1_addr =  0
compare = 0
check_start

#                   23
IF ------
     pc : 0000000000000094
 is req : 1
 pc req : 0000000000000090
ID ------
  0000000000000088 : 00000793
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000084 : 00000713
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000080 : 00000693
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000007c : 00000613
  reg[12] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000813 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                   24
IF ------
     pc : 0000000000000098
 is req : 1
 pc req : 0000000000000094
ID ------
  000000000000008c : 00000813
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000088 : 00000793
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=13
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000084 : 00000713
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000080 : 00000693
  reg[13] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000893 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 15
exs_rs1_addr =  0
compare = 0
check_start

#                   25
IF ------
     pc : 000000000000009c
 is req : 1
 pc req : 0000000000000098
ID ------
  0000000000000090 : 00000893
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000008c : 00000813
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000088 : 00000793
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000084 : 00000713
  reg[14] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000913 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 16
exs_rs1_addr =  0
compare = 0
check_start

#                   26
IF ------
     pc : 00000000000000a0
 is req : 1
 pc req : 000000000000009c
ID ------
  0000000000000094 : 00000913
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000090 : 00000893
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=15
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000008c : 00000813
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000088 : 00000793
  reg[15] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000993 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 17
exs_rs1_addr =  0
compare = 0
check_start

#                   27
IF ------
     pc : 00000000000000a4
 is req : 1
 pc req : 00000000000000a0
ID ------
  0000000000000098 : 00000993
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000094 : 00000913
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000090 : 00000893
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000008c : 00000813
  reg[16] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000a13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 18
exs_rs1_addr =  0
compare = 0
check_start

#                   28
IF ------
     pc : 00000000000000a8
 is req : 1
 pc req : 00000000000000a4
ID ------
  000000000000009c : 00000a13
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000098 : 00000993
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=17
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000094 : 00000913
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000090 : 00000893
  reg[17] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000a93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 19
exs_rs1_addr =  0
compare = 0
check_start

#                   29
IF ------
     pc : 00000000000000ac
 is req : 1
 pc req : 00000000000000a8
ID ------
  00000000000000a0 : 00000a93
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000009c : 00000a13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=18
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000098 : 00000993
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000094 : 00000913
  reg[18] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000b13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                   30
IF ------
     pc : 00000000000000b0
 is req : 1
 pc req : 00000000000000ac
ID ------
  00000000000000a4 : 00000b13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000a0 : 00000a93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=19
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000009c : 00000a13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000098 : 00000993
  reg[19] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000b93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 21
exs_rs1_addr =  0
compare = 0
check_start

#                   31
IF ------
     pc : 00000000000000b4
 is req : 1
 pc req : 00000000000000b0
ID ------
  00000000000000a8 : 00000b93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000a4 : 00000b13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000a0 : 00000a93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000009c : 00000a13
  reg[20] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000c13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 22
exs_rs1_addr =  0
compare = 0
check_start

#                   32
IF ------
     pc : 00000000000000b8
 is req : 1
 pc req : 00000000000000b4
ID ------
  00000000000000ac : 00000c13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000a8 : 00000b93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=21
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000a4 : 00000b13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000a0 : 00000a93
  reg[21] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000c93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 23
exs_rs1_addr =  0
compare = 0
check_start

#                   33
IF ------
     pc : 00000000000000bc
 is req : 1
 pc req : 00000000000000b8
ID ------
  00000000000000b0 : 00000c93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000ac : 00000c13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=22
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000a8 : 00000b93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000a4 : 00000b13
  reg[22] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000d13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                   34
IF ------
     pc : 00000000000000c0
 is req : 1
 pc req : 00000000000000bc
ID ------
  00000000000000b4 : 00000d13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000b0 : 00000c93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=23
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000ac : 00000c13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000a8 : 00000b93
  reg[23] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000d93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 25
exs_rs1_addr =  0
compare = 0
check_start

#                   35
IF ------
     pc : 00000000000000c4
 is req : 1
 pc req : 00000000000000c0
ID ------
  00000000000000b8 : 00000d93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000b4 : 00000d13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000b0 : 00000c93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000ac : 00000c13
  reg[24] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000e13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 26
exs_rs1_addr =  0
compare = 0
check_start

#                   36
IF ------
     pc : 00000000000000c8
 is req : 1
 pc req : 00000000000000c4
ID ------
  00000000000000bc : 00000e13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000b8 : 00000d93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=25
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000b4 : 00000d13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000b0 : 00000c93
  reg[25] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000e93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 27
exs_rs1_addr =  0
compare = 0
check_start

#                   37
IF ------
     pc : 00000000000000cc
 is req : 1
 pc req : 00000000000000c8
ID ------
  00000000000000c0 : 00000e93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000bc : 00000e13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=26
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000b8 : 00000d93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000b4 : 00000d13
  reg[26] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000f13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 28
exs_rs1_addr =  0
compare = 0
check_start

#                   38
IF ------
     pc : 00000000000000d0
 is req : 1
 pc req : 00000000000000cc
ID ------
  00000000000000c4 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000c0 : 00000e93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=27
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000bc : 00000e13
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000b8 : 00000d93
  reg[27] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000f93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 29
exs_rs1_addr =  0
compare = 0
check_start

#                   39
IF ------
     pc : 00000000000000d4
 is req : 1
 pc req : 00000000000000d0
ID ------
  00000000000000c8 : 00000f93
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000c4 : 00000f13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=28
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000c0 : 00000e93
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  00000000000000bc : 00000e13
  reg[28] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=f1402573 itype=2 is_muldiv=0 funct7=120 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr =  0
compare = 0
check_start

#                   40
IF ------
     pc : 00000000000000d8
 is req : 1
 pc req : 00000000000000d4
ID ------
  00000000000000cc : f1402573
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000c8 : 00000f93
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=29
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000c4 : 00000f13
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  00000000000000c0 : 00000e93
  reg[29] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00051063 itype=8 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr =  0
compare = 0
check_start

#                   41
IF ------
     pc : 00000000000000dc
 is req : 1
 pc req : 00000000000000d8
ID ------
  00000000000000d0 : 00051063
  itype : 001000
  imm   : 0000000000000000
EX -----
  00000000000000cc : f1402573
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000c8 : 00000f93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000000c4 : 00000f13
  reg[30] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                   42
IF ------
     pc : 00000000000000e0
 is req : 1
 pc req : 00000000000000dc
ID ------
  00000000000000d4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000d0 : 00051063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000000cc : f1402573
	mem stall : 0
	mem rdata : 0000000001028293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
  00000000000000c8 : 00000f93
  reg[31] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                   43
IF ------
     pc : 00000000000000e4
 is req : 1
 pc req : 00000000000000e0
ID ------
  00000000000000d4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000d0 : 00051063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000000cc : f1402573
  reg[10] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                   44
IF ------
     pc : 00000000000000e8
 is req : 1
 pc req : 00000000000000e4
ID ------
  00000000000000d4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000d0 : 00051063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  212
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000d4 du_dividend= 00000000000000d4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01028293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000010
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   45
IF ------
     pc : 00000000000000ec
 is req : 1
 pc req : 00000000000000e8
ID ------
  00000000000000d8 : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000000d4 : 00000297
  op1     : 00000000000000d4
  op2     : 0000000000000000
  alu     : 00000000000000d4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000d0 : 00051063
	mem stall : 0
	mem rdata : ffffffffffff8293
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   16
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   46
IF ------
     pc : 00000000000000f0
 is req : 1
 pc req : 00000000000000ec
ID ------
  00000000000000dc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000d8 : 01028293
  op1     : 0000000000000000
  op2     : 0000000000000010
  alu     : 0000000000000010
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000d4 : 00000297
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
  00000000000000d0 : 00051063
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   16
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   47
IF ------
     pc : 00000000000000f4
 is req : 1
 pc req : 00000000000000f0
ID ------
  00000000000000dc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000d8 : 01028293
  op1     : 0000000000000000
  op2     : 0000000000000010
  alu     : 0000000000000010
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000d4 : 00000297
  reg[ 5] <= 00000000000000d4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  212
mulunit_op2                   16
mulunit_add_count           0
op1 = 00000000000000d4 du_dividend= 00000000000000d4
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   48
IF ------
     pc : 00000000000000f8
 is req : 1
 pc req : 00000000000000f4
ID ------
  00000000000000dc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000d8 : 01028293
  op1     : 00000000000000d4
  op2     : 0000000000000010
  alu     : 00000000000000e4
  rs1/rs2 : 5/16
  reg1/reg2 : 00000000000000d4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  212
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000d4 du_dividend= 00000000000000d4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=74445073 itype=2 is_muldiv=0 funct7=58 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   49
IF ------
     pc : 00000000000000fc
 is req : 1
 pc req : 00000000000000f8
ID ------
  00000000000000e0 : 74445073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000dc : 30529073
  op1     : 00000000000000d4
  op2     : 0000000000000000
  alu     : 00000000000000d4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000d4/00000000000000d4
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000d8 : 01028293
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  212
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000d4 du_dividend= 00000000000000d4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=74445073 itype=2 is_muldiv=0 funct7=58 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   50
IF ------
     pc : 0000000000000100
 is req : 1
 pc req : 00000000000000fc
ID ------
  00000000000000e0 : 74445073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000dc : 30529073
  op1     : 00000000000000d4
  op2     : 0000000000000000
  alu     : 00000000000000d4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000d4/00000000000000d4
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000d8 : 01028293
  reg[ 5] <= 00000000000000e4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=74445073 itype=2 is_muldiv=0 funct7=58 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   51
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e0 : 74445073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000dc : 30529073
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000e4/00000000000000e4
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  8
compare = 0
check_start

#                   52
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000e0 : 74445073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 8/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000000dc : 30529073
	mem stall : 0
	mem rdata : ffffffffffff9293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01028293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000010
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   53
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e8 : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000000e4 : 00000297
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000e0 : 74445073
	mem stall : 0
	mem rdata : 000000000000029b
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
  00000000000000dc : 30529073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01028293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000010
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   54
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e8 : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000000e4 : 00000297
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000e0 : 74445073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01028293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000010
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   55
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000e8 : 01028293
  itype : 000010
  imm   : 0000000000000010
EX -----
  00000000000000e4 : 00000297
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                   16
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   56
IF ------
     pc : 0000000000000100
 is req : 0
 pc req : 00000000000000fc
ID ------
  00000000000000ec : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000e8 : 01028293
  op1     : 00000000000000e4
  op2     : 0000000000000010
  alu     : 00000000000000f4
  rs1/rs2 : 5/16
  reg1/reg2 : 00000000000000e4/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000e4 : 00000297
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                   16
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   57
IF ------
     pc : 0000000000000104
 is req : 1
 pc req : 0000000000000100
ID ------
  00000000000000ec : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000e8 : 01028293
  op1     : 00000000000000e4
  op2     : 0000000000000010
  alu     : 00000000000000f4
  rs1/rs2 : 5/16
  reg1/reg2 : 00000000000000e4/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000e4 : 00000297
  reg[ 5] <= 00000000000000e4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                   16
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000010 du_divisor= 0000000000000010
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   58
IF ------
     pc : 0000000000000108
 is req : 1
 pc req : 0000000000000104
ID ------
  00000000000000ec : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000e8 : 01028293
  op1     : 00000000000000e4
  op2     : 0000000000000010
  alu     : 00000000000000f4
  rs1/rs2 : 5/16
  reg1/reg2 : 00000000000000e4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=18005073 itype=2 is_muldiv=0 funct7=12 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   59
IF ------
     pc : 000000000000010c
 is req : 1
 pc req : 0000000000000108
ID ------
  00000000000000f0 : 18005073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000ec : 30529073
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000e4/00000000000000e4
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000e8 : 01028293
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  228
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000e4 du_dividend= 00000000000000e4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=18005073 itype=2 is_muldiv=0 funct7=12 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   60
IF ------
     pc : 0000000000000110
 is req : 1
 pc req : 000000000000010c
ID ------
  00000000000000f0 : 18005073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000ec : 30529073
  op1     : 00000000000000e4
  op2     : 0000000000000000
  alu     : 00000000000000e4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000e4/00000000000000e4
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000e8 : 01028293
  reg[ 5] <= 00000000000000f4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=18005073 itype=2 is_muldiv=0 funct7=12 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   61
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f0 : 18005073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000ec : 30529073
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000f4/00000000000000f4
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   62
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000f0 : 18005073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000ec : 30529073
	mem stall : 0
	mem rdata : ffffffffffff9073
 csr rdata : 00000000000000e4
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   63
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000f0 : 18005073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000ec : 30529073
  reg[ 0] <= 00000000000000e4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   64
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f4 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  00000000000000f0 : 18005073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02428293 itype=2 is_muldiv=0 funct7=1 imm=0000000000000024
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   65
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f8 : 02428293
  itype : 000010
  imm   : 0000000000000024
EX -----
  00000000000000f4 : 00000297
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000f0 : 18005073
	mem stall : 0
	mem rdata : 0000000000000293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02428293 itype=2 is_muldiv=0 funct7=1 imm=0000000000000024
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   66
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f8 : 02428293
  itype : 000010
  imm   : 0000000000000024
EX -----
  00000000000000f4 : 00000297
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000f0 : 18005073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02428293 itype=2 is_muldiv=0 funct7=1 imm=0000000000000024
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   67
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000f8 : 02428293
  itype : 000010
  imm   : 0000000000000024
EX -----
  00000000000000f4 : 00000297
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                   36
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000024 du_divisor= 0000000000000024
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   68
IF ------
     pc : 0000000000000110
 is req : 0
 pc req : 000000000000010c
ID ------
  00000000000000fc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000f8 : 02428293
  op1     : 00000000000000f4
  op2     : 0000000000000024
  alu     : 0000000000000118
  rs1/rs2 : 5/4
  reg1/reg2 : 00000000000000f4/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000f4 : 00000297
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                   36
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000024 du_divisor= 0000000000000024
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   69
IF ------
     pc : 0000000000000114
 is req : 1
 pc req : 0000000000000110
ID ------
  00000000000000fc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000f8 : 02428293
  op1     : 00000000000000f4
  op2     : 0000000000000024
  alu     : 0000000000000118
  rs1/rs2 : 5/4
  reg1/reg2 : 00000000000000f4/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000f4 : 00000297
  reg[ 5] <= 00000000000000f4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                   36
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000024 du_divisor= 0000000000000024
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   70
IF ------
     pc : 0000000000000118
 is req : 1
 pc req : 0000000000000114
ID ------
  00000000000000fc : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000000f8 : 02428293
  op1     : 00000000000000f4
  op2     : 0000000000000024
  alu     : 0000000000000118
  rs1/rs2 : 5/4
  reg1/reg2 : 00000000000000f4/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0010029b itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   71
IF ------
     pc : 000000000000011c
 is req : 1
 pc req : 0000000000000118
ID ------
  0000000000000100 : 0010029b
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000000fc : 30529073
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000f4/00000000000000f4
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000f8 : 02428293
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  244
mulunit_op2                    0
mulunit_add_count           0
op1 = 00000000000000f4 du_dividend= 00000000000000f4
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0010029b itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   72
IF ------
     pc : 0000000000000120
 is req : 1
 pc req : 000000000000011c
ID ------
  0000000000000100 : 0010029b
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000000fc : 30529073
  op1     : 00000000000000f4
  op2     : 0000000000000000
  alu     : 00000000000000f4
  rs1/rs2 : 5/5
  reg1/reg2 : 00000000000000f4/00000000000000f4
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000f8 : 02428293
  reg[ 5] <= 0000000000000118
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  280
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000118 du_dividend= 0000000000000118
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0010029b itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   73
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000100 : 0010029b
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000000fc : 30529073
  op1     : 0000000000000118
  op2     : 0000000000000000
  alu     : 0000000000000118
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000118/0000000000000118
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=03529293 itype=2 is_muldiv=0 funct7=1 imm=0000000000000035
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   74
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000104 : 03529293
  itype : 000010
  imm   : 0000000000000035
EX -----
  0000000000000100 : 0010029b
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000000fc : 30529073
	mem stall : 0
	mem rdata : ffffffffffff8293
 csr rdata : 00000000000000f4
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=03529293 itype=2 is_muldiv=0 funct7=1 imm=0000000000000035
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   75
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000104 : 03529293
  itype : 000010
  imm   : 0000000000000035
EX -----
  0000000000000100 : 0010029b
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  00000000000000fc : 30529073
  reg[ 0] <= 00000000000000f4
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=03529293 itype=2 is_muldiv=0 funct7=1 imm=0000000000000035
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   76
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000104 : 03529293
  itype : 000010
  imm   : 0000000000000035
EX -----
  0000000000000100 : 0010029b
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  280
mulunit_op2                   53
mulunit_add_count           0
op1 = 0000000000000118 du_dividend= 0000000000000118
op2 = 0000000000000035 du_divisor= 0000000000000035
DECODE: inst=fff28293 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   77
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000108 : fff28293
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  0000000000000104 : 03529293
  op1     : 0000000000000118
  op2     : 0000000000000035
  alu     : 2300000000000000
  rs1/rs2 : 5/21
  reg1/reg2 : 0000000000000118/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000100 : 0010029b
	mem stall : 0
	mem rdata : ffffffffffffff82
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  280
mulunit_op2                   53
mulunit_add_count           0
op1 = 0000000000000118 du_dividend= 0000000000000118
op2 = 0000000000000035 du_divisor= 0000000000000035
DECODE: inst=fff28293 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   78
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000108 : fff28293
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  0000000000000104 : 03529293
  op1     : 0000000000000118
  op2     : 0000000000000035
  alu     : 2300000000000000
  rs1/rs2 : 5/21
  reg1/reg2 : 0000000000000118/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000100 : 0010029b
  reg[ 5] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                   53
mulunit_add_count           0
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000035 du_divisor= 0000000000000035
DECODE: inst=fff28293 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   79
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  0000000000000108 : fff28293
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  0000000000000104 : 03529293
  op1     : 0000000000000001
  op2     : 0000000000000035
  alu     : 0020000000000000
  rs1/rs2 : 5/21
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = ffffffffffffffff du_divisor= 0000000000000001
DECODE: inst=3b029073 itype=2 is_muldiv=0 funct7=29 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   80
IF ------
     pc : 0000000000000120
 is req : 0
 pc req : 000000000000011c
ID ------
  000000000000010c : 3b029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000108 : fff28293
  op1     : 0000000000000001
  op2     : ffffffffffffffff
  alu     : 0000000000000000
  rs1/rs2 : 5/31
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000104 : 03529293
	mem stall : 0
	mem rdata : ffffffffffff8293
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = ffffffffffffffff du_divisor= 0000000000000001
DECODE: inst=3b029073 itype=2 is_muldiv=0 funct7=29 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   81
IF ------
     pc : 0000000000000124
 is req : 1
 pc req : 0000000000000120
ID ------
  000000000000010c : 3b029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000108 : fff28293
  op1     : 0000000000000001
  op2     : ffffffffffffffff
  alu     : 0000000000000000
  rs1/rs2 : 5/31
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000104 : 03529293
  reg[ 5] <= 0020000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1     9007199254740992
mulunit_op2                    1
mulunit_add_count           0
op1 = 0020000000000000 du_dividend= 0020000000000000
op2 = ffffffffffffffff du_divisor= 0000000000000001
DECODE: inst=3b029073 itype=2 is_muldiv=0 funct7=29 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   82
IF ------
     pc : 0000000000000128
 is req : 1
 pc req : 0000000000000124
ID ------
  000000000000010c : 3b029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000108 : fff28293
  op1     : 0020000000000000
  op2     : ffffffffffffffff
  alu     : 001fffffffffffff
  rs1/rs2 : 5/31
  reg1/reg2 : 0020000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1     9007199254740992
mulunit_op2                    0
mulunit_add_count           0
op1 = 0020000000000000 du_dividend= 0020000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01f00293 itype=2 is_muldiv=0 funct7=0 imm=000000000000001f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   83
IF ------
     pc : 000000000000012c
 is req : 1
 pc req : 0000000000000128
ID ------
  0000000000000110 : 01f00293
  itype : 000010
  imm   : 000000000000001f
EX -----
  000000000000010c : 3b029073
  op1     : 0020000000000000
  op2     : 0000000000000000
  alu     : 0020000000000000
  rs1/rs2 : 5/16
  reg1/reg2 : 0020000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000108 : fff28293
	mem stall : 0
	mem rdata : 0000000000000030
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1     9007199254740992
mulunit_op2                    0
mulunit_add_count           0
op1 = 0020000000000000 du_dividend= 0020000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01f00293 itype=2 is_muldiv=0 funct7=0 imm=000000000000001f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   84
IF ------
     pc : 0000000000000130
 is req : 1
 pc req : 000000000000012c
ID ------
  0000000000000110 : 01f00293
  itype : 000010
  imm   : 000000000000001f
EX -----
  000000000000010c : 3b029073
  op1     : 0020000000000000
  op2     : 0000000000000000
  alu     : 0020000000000000
  rs1/rs2 : 5/16
  reg1/reg2 : 0020000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000108 : fff28293
  reg[ 5] <= 001fffffffffffff
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1     9007199254740991
mulunit_op2                    0
mulunit_add_count           0
op1 = 001fffffffffffff du_dividend= 001fffffffffffff
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01f00293 itype=2 is_muldiv=0 funct7=0 imm=000000000000001f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   85
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000110 : 01f00293
  itype : 000010
  imm   : 000000000000001f
EX -----
  000000000000010c : 3b029073
  op1     : 001fffffffffffff
  op2     : 0000000000000000
  alu     : 001fffffffffffff
  rs1/rs2 : 5/16
  reg1/reg2 : 001fffffffffffff/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   31
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=3a029073 itype=2 is_muldiv=0 funct7=29 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   86
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000114 : 3a029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000110 : 01f00293
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 000000000000001f
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000010c : 3b029073
	mem stall : 0
	mem rdata : 0000000000000000
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   31
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=3a029073 itype=2 is_muldiv=0 funct7=29 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   87
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000114 : 3a029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000110 : 01f00293
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 000000000000001f
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000010c : 3b029073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   31
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=3a029073 itype=2 is_muldiv=0 funct7=29 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   88
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000114 : 3a029073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000110 : 01f00293
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 000000000000001f
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1     9007199254740991
mulunit_op2                    0
mulunit_add_count           0
op1 = 001fffffffffffff du_dividend= 001fffffffffffff
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30405073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   89
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000118 : 30405073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000114 : 3a029073
  op1     : 001fffffffffffff
  op2     : 0000000000000000
  alu     : 001fffffffffffff
  rs1/rs2 : 5/0
  reg1/reg2 : 001fffffffffffff/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000110 : 01f00293
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1     9007199254740991
mulunit_op2                    0
mulunit_add_count           0
op1 = 001fffffffffffff du_dividend= 001fffffffffffff
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30405073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   90
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000118 : 30405073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000114 : 3a029073
  op1     : 001fffffffffffff
  op2     : 0000000000000000
  alu     : 001fffffffffffff
  rs1/rs2 : 5/0
  reg1/reg2 : 001fffffffffffff/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000110 : 01f00293
  reg[ 5] <= 000000000000001f
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   31
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000001f du_dividend= 000000000000001f
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30405073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   91
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  0000000000000118 : 30405073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000114 : 3a029073
  op1     : 000000000000001f
  op2     : 0000000000000000
  alu     : 000000000000001f
  rs1/rs2 : 5/0
  reg1/reg2 : 000000000000001f/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   92
IF ------
     pc : 0000000000000130
 is req : 0
 pc req : 000000000000012c
ID ------
  000000000000011c : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000118 : 30405073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000114 : 3a029073
	mem stall : 0
	mem rdata : 0000000000000000
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   93
IF ------
     pc : 0000000000000134
 is req : 1
 pc req : 0000000000000130
ID ------
  000000000000011c : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000118 : 30405073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000114 : 3a029073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   94
IF ------
     pc : 0000000000000138
 is req : 1
 pc req : 0000000000000134
ID ------
  000000000000011c : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000118 : 30405073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  284
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000011c du_dividend= 000000000000011c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01428293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   95
IF ------
     pc : 000000000000013c
 is req : 1
 pc req : 0000000000000138
ID ------
  0000000000000120 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000011c : 00000297
  op1     : 000000000000011c
  op2     : 0000000000000000
  alu     : 000000000000011c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000118 : 30405073
	mem stall : 0
	mem rdata : 0000000000008293
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  284
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000011c du_dividend= 000000000000011c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01428293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   96
IF ------
     pc : 0000000000000140
 is req : 1
 pc req : 000000000000013c
ID ------
  0000000000000120 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000011c : 00000297
  op1     : 000000000000011c
  op2     : 0000000000000000
  alu     : 000000000000011c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000118 : 30405073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  284
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000011c du_dividend= 000000000000011c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01428293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                   97
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000120 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000011c : 00000297
  op1     : 000000000000011c
  op2     : 0000000000000000
  alu     : 000000000000011c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   31
mulunit_op2                   20
mulunit_add_count           0
op1 = 000000000000001f du_dividend= 000000000000001f
op2 = 0000000000000014 du_divisor= 0000000000000014
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   98
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000124 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000120 : 01428293
  op1     : 000000000000001f
  op2     : 0000000000000014
  alu     : 0000000000000033
  rs1/rs2 : 5/20
  reg1/reg2 : 000000000000001f/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000011c : 00000297
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   31
mulunit_op2                   20
mulunit_add_count           0
op1 = 000000000000001f du_dividend= 000000000000001f
op2 = 0000000000000014 du_divisor= 0000000000000014
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                   99
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000124 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000120 : 01428293
  op1     : 000000000000001f
  op2     : 0000000000000014
  alu     : 0000000000000033
  rs1/rs2 : 5/20
  reg1/reg2 : 000000000000001f/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000011c : 00000297
  reg[ 5] <= 000000000000011c
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  284
mulunit_op2                   20
mulunit_add_count           0
op1 = 000000000000011c du_dividend= 000000000000011c
op2 = 0000000000000014 du_divisor= 0000000000000014
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  100
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000124 : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000120 : 01428293
  op1     : 000000000000011c
  op2     : 0000000000000014
  alu     : 0000000000000130
  rs1/rs2 : 5/20
  reg1/reg2 : 000000000000011c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  284
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000011c du_dividend= 000000000000011c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30205073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  101
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000128 : 30205073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000124 : 30529073
  op1     : 000000000000011c
  op2     : 0000000000000000
  alu     : 000000000000011c
  rs1/rs2 : 5/5
  reg1/reg2 : 000000000000011c/000000000000011c
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000120 : 01428293
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  284
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000011c du_dividend= 000000000000011c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30205073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  102
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000128 : 30205073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000124 : 30529073
  op1     : 000000000000011c
  op2     : 0000000000000000
  alu     : 000000000000011c
  rs1/rs2 : 5/5
  reg1/reg2 : 000000000000011c/000000000000011c
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000120 : 01428293
  reg[ 5] <= 0000000000000130
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  304
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000130 du_dividend= 0000000000000130
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30205073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  103
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  0000000000000128 : 30205073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000124 : 30529073
  op1     : 0000000000000130
  op2     : 0000000000000000
  alu     : 0000000000000130
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000130/0000000000000130
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30305073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  104
IF ------
     pc : 0000000000000140
 is req : 0
 pc req : 000000000000013c
ID ------
  000000000000012c : 30305073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000128 : 30205073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000124 : 30529073
	mem stall : 0
	mem rdata : 0000000000000513
 csr rdata : 0000000000000118
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30305073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  105
IF ------
     pc : 0000000000000144
 is req : 1
 pc req : 0000000000000140
ID ------
  000000000000012c : 30305073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000128 : 30205073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000124 : 30529073
  reg[ 0] <= 0000000000000118
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30305073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  106
IF ------
     pc : 0000000000000148
 is req : 1
 pc req : 0000000000000144
ID ------
  000000000000012c : 30305073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000128 : 30205073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  107
IF ------
     pc : 000000000000014c
 is req : 1
 pc req : 0000000000000148
ID ------
  0000000000000130 : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000012c : 30305073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000128 : 30205073
	mem stall : 0
	mem rdata : 0000000000005c63
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  108
IF ------
     pc : 0000000000000150
 is req : 1
 pc req : 000000000000014c
ID ------
  0000000000000130 : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000012c : 30305073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000128 : 30205073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  109
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000130 : 00000193
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000012c : 30305073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  110
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000134 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000130 : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000012c : 30305073
	mem stall : 0
	mem rdata : 0000000000000193
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  111
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000134 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000130 : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000012c : 30305073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  112
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000134 : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000130 : 00000193
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  308
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000134 du_dividend= 0000000000000134
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=ed028293 itype=2 is_muldiv=0 funct7=118 imm=fffffffffffffed0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  113
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  0000000000000138 : ed028293
  itype : 000010
  imm   : fffffffffffffed0
EX -----
  0000000000000134 : 00000297
  op1     : 0000000000000134
  op2     : 0000000000000000
  alu     : 0000000000000134
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000130 : 00000193
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  304
mulunit_op2                  304
mulunit_add_count           0
op1 = 0000000000000130 du_dividend= 0000000000000130
op2 = fffffffffffffed0 du_divisor= 0000000000000130
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000000 @pc=0000000000000130
check_start

#                  114
IF ------
     pc : 0000000000000150
 is req : 0
 pc req : 000000000000014c
ID ------
  000000000000013c : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000138 : ed028293
  op1     : 0000000000000130
  op2     : fffffffffffffed0
  alu     : 0000000000000000
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000130/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000134 : 00000297
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000130 : 00000193
  reg[ 3] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  304
mulunit_op2                  304
mulunit_add_count           0
op1 = 0000000000000130 du_dividend= 0000000000000130
op2 = fffffffffffffed0 du_divisor= 0000000000000130
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  115
IF ------
     pc : 0000000000000154
 is req : 1
 pc req : 0000000000000150
ID ------
  000000000000013c : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000138 : ed028293
  op1     : 0000000000000130
  op2     : fffffffffffffed0
  alu     : 0000000000000000
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000130/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000134 : 00000297
  reg[ 5] <= 0000000000000134
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  308
mulunit_op2                  304
mulunit_add_count           0
op1 = 0000000000000134 du_dividend= 0000000000000134
op2 = fffffffffffffed0 du_divisor= 0000000000000130
DECODE: inst=30529073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  116
IF ------
     pc : 0000000000000158
 is req : 1
 pc req : 0000000000000154
ID ------
  000000000000013c : 30529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000138 : ed028293
  op1     : 0000000000000134
  op2     : fffffffffffffed0
  alu     : 0000000000000004
  rs1/rs2 : 5/16
  reg1/reg2 : 0000000000000134/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  308
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000134 du_dividend= 0000000000000134
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00100513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  117
IF ------
     pc : 000000000000015c
 is req : 1
 pc req : 0000000000000158
ID ------
  0000000000000140 : 00100513
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000013c : 30529073
  op1     : 0000000000000134
  op2     : 0000000000000000
  alu     : 0000000000000134
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000134/0000000000000134
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000138 : ed028293
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  308
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000134 du_dividend= 0000000000000134
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00100513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  118
IF ------
     pc : 0000000000000160
 is req : 1
 pc req : 000000000000015c
ID ------
  0000000000000140 : 00100513
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000013c : 30529073
  op1     : 0000000000000134
  op2     : 0000000000000000
  alu     : 0000000000000134
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000134/0000000000000134
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000138 : ed028293
  reg[ 5] <= 0000000000000004
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    4
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000004 du_dividend= 0000000000000004
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00100513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  119
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000140 : 00100513
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000013c : 30529073
  op1     : 0000000000000004
  op2     : 0000000000000000
  alu     : 0000000000000004
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000004/0000000000000004
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=01f51513 itype=2 is_muldiv=0 funct7=0 imm=000000000000001f
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  120
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000144 : 01f51513
  itype : 000010
  imm   : 000000000000001f
EX -----
  0000000000000140 : 00100513
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000013c : 30529073
	mem stall : 0
	mem rdata : ffffffffffff8a63
 csr rdata : 0000000000000130
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=01f51513 itype=2 is_muldiv=0 funct7=0 imm=000000000000001f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  121
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000144 : 01f51513
  itype : 000010
  imm   : 000000000000001f
EX -----
  0000000000000140 : 00100513
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000013c : 30529073
  reg[ 0] <= 0000000000000130
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=01f51513 itype=2 is_muldiv=0 funct7=0 imm=000000000000001f
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  122
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000144 : 01f51513
  itype : 000010
  imm   : 000000000000001f
EX -----
  0000000000000140 : 00100513
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   31
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=00055c63 itype=8 is_muldiv=0 funct7=0 imm=0000000000000018
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  123
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000148 : 00055c63
  itype : 001000
  imm   : 0000000000000018
EX -----
  0000000000000144 : 01f51513
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 0000000000000000
  rs1/rs2 : 10/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000140 : 00100513
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   31
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=00055c63 itype=8 is_muldiv=0 funct7=0 imm=0000000000000018
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  124
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000148 : 00055c63
  itype : 001000
  imm   : 0000000000000018
EX -----
  0000000000000144 : 01f51513
  op1     : 0000000000000000
  op2     : 000000000000001f
  alu     : 0000000000000000
  rs1/rs2 : 10/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000140 : 00100513
  reg[10] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                   31
mulunit_add_count           0
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 000000000000001f du_divisor= 000000000000001f
DECODE: inst=00055c63 itype=8 is_muldiv=0 funct7=0 imm=0000000000000018
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  125
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  0000000000000148 : 00055c63
  itype : 001000
  imm   : 0000000000000018
EX -----
  0000000000000144 : 01f51513
  op1     : 0000000000000001
  op2     : 000000000000001f
  alu     : 0000000080000000
  rs1/rs2 : 10/31
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0ff0000f itype=0 is_muldiv=0 funct7=7 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  126
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 000000000000015c
ID ------
  000000000000014c : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000148 : 00055c63
  op1     : 0000000000000001
  op2     : 0000000000000000
  alu     : 0000000000000001
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000144 : 01f51513
	mem stall : 0
	mem rdata : 0000000000000293
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0ff0000f itype=0 is_muldiv=0 funct7=7 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  127
IF ------
     pc : 0000000000000164
 is req : 1
 pc req : 0000000000000160
ID ------
  000000000000014c : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000148 : 00055c63
  op1     : 0000000000000001
  op2     : 0000000000000000
  alu     : 0000000000000001
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000144 : 01f51513
  reg[10] <= 0000000080000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000080000000 du_dividend= 0000000080000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0ff0000f itype=0 is_muldiv=0 funct7=7 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr = 10
compare = 1
check_start

#                  128
IF ------
     pc : 0000000000000168
 is req : 1
 pc req : 0000000000000164
ID ------
  000000000000014c : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000148 : 00055c63
  op1     : 0000000080000000
  op2     : 0000000000000000
  alu     : 0000000080000000
  rs1/rs2 : 10/0
  reg1/reg2 : 0000000080000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00100193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  129
IF ------
     pc : 000000000000016c
 is req : 1
 pc req : 0000000000000168
ID ------
  0000000000000150 : 00100193
  itype : 000010
  imm   : 0000000000000001
EX -----
  000000000000014c : 0ff0000f
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000148 : 00055c63
	mem stall : 0
	mem rdata : 0000000000009073
 JUMP TO : 0000000000000160
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00100193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  130
IF ------
     pc : 0000000000000160
 is req : 0
 pc req : 0000000000000168
ID ------
EX -----
MEM -----
WB ----
  0000000000000148 : 00055c63
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00100193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  131
IF ------
     pc : 0000000000000164
 is req : 1
 pc req : 0000000000000160
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00100193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  132
IF ------
     pc : 0000000000000168
 is req : 1
 pc req : 0000000000000164
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  133
IF ------
     pc : 000000000000016c
 is req : 1
 pc req : 0000000000000168
ID ------
  0000000000000160 : 00000293
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00028a63 itype=8 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  134
IF ------
     pc : 0000000000000170
 is req : 1
 pc req : 000000000000016c
ID ------
  0000000000000164 : 00028a63
  itype : 001000
  imm   : 0000000000000014
EX -----
  0000000000000160 : 00000293
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    4
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000004 du_dividend= 0000000000000004
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=10529073 itype=2 is_muldiv=0 funct7=8 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  135
IF ------
     pc : 0000000000000174
 is req : 1
 pc req : 0000000000000170
ID ------
  0000000000000168 : 10529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000164 : 00028a63
  op1     : 0000000000000004
  op2     : 0000000000000000
  alu     : 0000000000000004
  rs1/rs2 : 5/0
  reg1/reg2 : 0000000000000004/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000160 : 00000293
	mem stall : 0
	mem rdata : ffffffffffffff9b
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    4
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000004 du_dividend= 0000000000000004
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=10529073 itype=2 is_muldiv=0 funct7=8 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  136
IF ------
     pc : 0000000000000178
 is req : 1
 pc req : 0000000000000174
ID ------
  0000000000000168 : 10529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000164 : 00028a63
  op1     : 0000000000000004
  op2     : 0000000000000000
  alu     : 0000000000000004
  rs1/rs2 : 5/0
  reg1/reg2 : 0000000000000004/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000160 : 00000293
  reg[ 5] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=10529073 itype=2 is_muldiv=0 funct7=8 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  137
IF ------
     pc : 000000000000017c
 is req : 1
 pc req : 0000000000000178
ID ------
  0000000000000168 : 10529073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000164 : 00028a63
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 5/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0000b2b7 itype=16 is_muldiv=0 funct7=0 imm=000000000000b000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  5
compare = 0
check_start

#                  138
IF ------
     pc : 0000000000000180
 is req : 1
 pc req : 000000000000017c
ID ------
  000000000000016c : 0000b2b7
  itype : 010000
  imm   : 000000000000b000
EX -----
  0000000000000168 : 10529073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 5/5
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000164 : 00028a63
	mem stall : 0
	mem rdata : 0000000000000073
 JUMP TO : 0000000000000178
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  5
compare = 0
check_start

#                  139
IF ------
     pc : 0000000000000178
 is req : 0
 pc req : 000000000000017c
ID ------
EX -----
MEM -----
WB ----
  0000000000000164 : 00028a63
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  5
compare = 0
check_start

#                  140
IF ------
     pc : 000000000000017c
 is req : 1
 pc req : 0000000000000178
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  5
compare = 0
check_start

#                  141
IF ------
     pc : 0000000000000180
 is req : 1
 pc req : 000000000000017c
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30005073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  5
compare = 0
check_start

#                  142
IF ------
     pc : 0000000000000184
 is req : 1
 pc req : 0000000000000180
ID ------
  0000000000000178 : 30005073
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000297 itype=16 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr = 20
exs_rs1_addr =  0
compare = 0
check_start

#                  143
IF ------
     pc : 0000000000000188
 is req : 1
 pc req : 0000000000000184
ID ------
  000000000000017c : 00000297
  itype : 010000
  imm   : 0000000000000000
EX -----
  0000000000000178 : 30005073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  380
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000017c du_dividend= 000000000000017c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01428293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  144
IF ------
     pc : 000000000000018c
 is req : 1
 pc req : 0000000000000188
ID ------
  0000000000000180 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000017c : 00000297
  op1     : 000000000000017c
  op2     : 0000000000000000
  alu     : 000000000000017c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=20
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000178 : 30005073
	mem stall : 0
	mem rdata : 0000000000002573
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  380
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000017c du_dividend= 000000000000017c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01428293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  145
IF ------
     pc : 0000000000000190
 is req : 1
 pc req : 000000000000018c
ID ------
  0000000000000180 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000017c : 00000297
  op1     : 000000000000017c
  op2     : 0000000000000000
  alu     : 000000000000017c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000178 : 30005073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  380
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000017c du_dividend= 000000000000017c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=01428293 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  146
IF ------
     pc : 0000000000000194
 is req : 1
 pc req : 0000000000000190
ID ------
  0000000000000180 : 01428293
  itype : 000010
  imm   : 0000000000000014
EX -----
  000000000000017c : 00000297
  op1     : 000000000000017c
  op2     : 0000000000000000
  alu     : 000000000000017c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   20
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000014 du_divisor= 0000000000000014
DECODE: inst=34129073 itype=2 is_muldiv=0 funct7=26 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  147
IF ------
     pc : 0000000000000198
 is req : 1
 pc req : 0000000000000194
ID ------
  0000000000000184 : 34129073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000180 : 01428293
  op1     : 0000000000000000
  op2     : 0000000000000014
  alu     : 0000000000000014
  rs1/rs2 : 5/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000017c : 00000297
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   20
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000014 du_divisor= 0000000000000014
DECODE: inst=34129073 itype=2 is_muldiv=0 funct7=26 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  148
IF ------
     pc : 000000000000019c
 is req : 1
 pc req : 0000000000000198
ID ------
  0000000000000184 : 34129073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000180 : 01428293
  op1     : 0000000000000000
  op2     : 0000000000000014
  alu     : 0000000000000014
  rs1/rs2 : 5/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000017c : 00000297
  reg[ 5] <= 000000000000017c
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  380
mulunit_op2                   20
mulunit_add_count           0
op1 = 000000000000017c du_dividend= 000000000000017c
op2 = 0000000000000014 du_divisor= 0000000000000014
DECODE: inst=34129073 itype=2 is_muldiv=0 funct7=26 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  149
IF ------
     pc : 00000000000001a0
 is req : 1
 pc req : 000000000000019c
ID ------
  0000000000000184 : 34129073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000180 : 01428293
  op1     : 000000000000017c
  op2     : 0000000000000014
  alu     : 0000000000000190
  rs1/rs2 : 5/20
  reg1/reg2 : 000000000000017c/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  380
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000017c du_dividend= 000000000000017c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=f1402573 itype=2 is_muldiv=0 funct7=120 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  150
IF ------
     pc : 00000000000001a4
 is req : 1
 pc req : 00000000000001a0
ID ------
  0000000000000188 : f1402573
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000184 : 34129073
  op1     : 000000000000017c
  op2     : 0000000000000000
  alu     : 000000000000017c
  rs1/rs2 : 5/1
  reg1/reg2 : 000000000000017c/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000180 : 01428293
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  380
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000017c du_dividend= 000000000000017c
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=f1402573 itype=2 is_muldiv=0 funct7=120 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  151
IF ------
     pc : 00000000000001a8
 is req : 1
 pc req : 00000000000001a4
ID ------
  0000000000000188 : f1402573
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000184 : 34129073
  op1     : 000000000000017c
  op2     : 0000000000000000
  alu     : 000000000000017c
  rs1/rs2 : 5/1
  reg1/reg2 : 000000000000017c/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000180 : 01428293
  reg[ 5] <= 0000000000000190
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  400
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000190 du_dividend= 0000000000000190
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=f1402573 itype=2 is_muldiv=0 funct7=120 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  5
exs_rs1_addr =  5
compare = 1
check_start

#                  152
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  0000000000000188 : f1402573
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000184 : 34129073
  op1     : 0000000000000190
  op2     : 0000000000000000
  alu     : 0000000000000190
  rs1/rs2 : 5/1
  reg1/reg2 : 0000000000000190/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30200073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  153
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  000000000000018c : 30200073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000188 : f1402573
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=5
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  0000000000000184 : 34129073
	mem stall : 0
	mem rdata : 0000000000000193
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30200073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  154
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  000000000000018c : 30200073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000188 : f1402573
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  0000000000000184 : 34129073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=30200073 itype=2 is_muldiv=0 funct7=24 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  155
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  000000000000018c : 30200073
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000188 : f1402573
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00200193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr =  0
compare = 0
check_start

#                  156
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  0000000000000190 : 00200193
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000018c : 30200073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000188 : f1402573
	mem stall : 0
	mem rdata : 0000000000300193
 csr rdata : 0000000000000000
 csr trap  : 0
 csr vec   : 0000000000000190
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=01400593 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  157
IF ------
     pc : 00000000000001a8
 is req : 0
 pc req : 00000000000001a4
ID ------
  0000000000000194 : 01400593
  itype : 000010
  imm   : 0000000000000014
EX -----
  0000000000000190 : 00200193
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000018c : 30200073
	mem stall : 0
	mem rdata : ffffffffffffff93
 csr rdata : 0000000000000000
 csr trap  : 1
 csr vec   : 0000000000000190
WB ----
  0000000000000188 : f1402573
  reg[10] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=00600613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000006
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  158
IF ------
     pc : 0000000000000190
 is req : 0
 pc req : 00000000000001a4
ID ------
EX -----
MEM -----
WB ----
  000000000000018c : 30200073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=00600613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000006
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  159
IF ------
     pc : 0000000000000194
 is req : 1
 pc req : 0000000000000190
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=00600613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000006
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  160
IF ------
     pc : 0000000000000198
 is req : 1
 pc req : 0000000000000194
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=00200193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  161
IF ------
     pc : 000000000000019c
 is req : 1
 pc req : 0000000000000198
ID ------
  0000000000000190 : 00200193
  itype : 000010
  imm   : 0000000000000002
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=01400593 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  162
IF ------
     pc : 00000000000001a0
 is req : 1
 pc req : 000000000000019c
ID ------
  0000000000000194 : 01400593
  itype : 000010
  imm   : 0000000000000014
EX -----
  0000000000000190 : 00200193
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   20
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000014 du_divisor= 0000000000000014
DECODE: inst=00600613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000006
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  163
IF ------
     pc : 00000000000001a4
 is req : 1
 pc req : 00000000000001a0
ID ------
  0000000000000198 : 00600613
  itype : 000010
  imm   : 0000000000000006
EX -----
  0000000000000194 : 01400593
  op1     : 0000000000000000
  op2     : 0000000000000014
  alu     : 0000000000000014
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000190 : 00200193
	mem stall : 0
	mem rdata : 0000000000000030
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=02c5c73b itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000002 @pc=0000000000000190
check_start

#                  164
IF ------
     pc : 00000000000001a8
 is req : 1
 pc req : 00000000000001a4
ID ------
  000000000000019c : 02c5c73b
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000198 : 00600613
  op1     : 0000000000000000
  op2     : 0000000000000006
  alu     : 0000000000000006
  rs1/rs2 : 0/6
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000194 : 01400593
	mem stall : 0
	mem rdata : 0000000000000063
WB ----
  0000000000000190 : 00200193
  reg[ 3] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  165
IF ------
     pc : 00000000000001ac
 is req : 1
 pc req : 00000000000001a8
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
  0000000000000198 : 00600613
	mem stall : 0
	mem rdata : ffffffffffffffc0
WB ----
  0000000000000194 : 01400593
  reg[11] <= 0000000000000014
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  166
IF ------
     pc : 00000000000001b0
 is req : 1
 pc req : 00000000000001ac
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000000
  alu     : 0000000000000014
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
  0000000000000198 : 00600613
  reg[12] <= 0000000000000006
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  167
IF ------
     pc : 00000000000001b4
 is req : 1
 pc req : 00000000000001b0
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  168
IF ------
     pc : 00000000000001b8
 is req : 1
 pc req : 00000000000001b4
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  169
IF ------
     pc : 00000000000001bc
 is req : 1
 pc req : 00000000000001b8
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  170
IF ------
     pc : 00000000000001c0
 is req : 1
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  171
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  172
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  173
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  174
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  175
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  176
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  177
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  178
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  179
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  180
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  181
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  182
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  183
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  184
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  185
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  186
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  187
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  188
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  189
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  190
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  191
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  192
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  193
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  194
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  195
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  196
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  197
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  198
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  199
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  200
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  201
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  202
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  203
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  204
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  205
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  206
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  207
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  208
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  209
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  210
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  211
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  212
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  213
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  214
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  215
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  216
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  217
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  218
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  219
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  220
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  221
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  222
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  223
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  224
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  225
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  226
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  227
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  228
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  229
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  230
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  231
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  232
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  233
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  234
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  235
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a0 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  000000000000019c : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    3
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000003 du_divisor= 0000000000000003
DECODE: inst=0e771063 itype=8 is_muldiv=0 funct7=7 imm=00000000000000e0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  236
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a4 : 0e771063
  itype : 001000
  imm   : 00000000000000e0
EX -----
  00000000000001a0 : 00300393
  op1     : 0000000000000000
  op2     : 0000000000000003
  alu     : 0000000000000003
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000019c : 02c5c73b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00300193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  237
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a8 : 00300193
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001a4 : 0e771063
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000001a0 : 00300393
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  000000000000019c : 02c5c73b
  reg[14] <= 0000000000000003
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    3
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00300193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  238
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a8 : 00300193
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001a4 : 0e771063
  op1     : 0000000000000003
  op2     : 0000000000000000
  alu     : 0000000000000003
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000003/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000001a0 : 00300393
  reg[ 7] <= 0000000000000003
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    3
mulunit_op2                    3
mulunit_add_count           0
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000003 du_divisor= 0000000000000003
DECODE: inst=00300193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  239
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001a8 : 00300193
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001a4 : 0e771063
  op1     : 0000000000000003
  op2     : 0000000000000003
  alu     : 0000000000000006
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000003/0000000000000003
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    3
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000003 du_divisor= 0000000000000003
DECODE: inst=fec00593 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffec
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  240
IF ------
     pc : 00000000000001c0
 is req : 0
 pc req : 00000000000001bc
ID ------
  00000000000001ac : fec00593
  itype : 000010
  imm   : ffffffffffffffec
EX -----
  00000000000001a8 : 00300193
  op1     : 0000000000000000
  op2     : 0000000000000003
  alu     : 0000000000000003
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001a4 : 0e771063
	mem stall : 0
	mem rdata : 0000000000000140
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   20
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffffffec du_divisor= 0000000000000014
DECODE: inst=00600613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000006
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  241
IF ------
     pc : 00000000000001c4
 is req : 1
 pc req : 00000000000001c0
ID ------
  00000000000001b0 : 00600613
  itype : 000010
  imm   : 0000000000000006
EX -----
  00000000000001ac : fec00593
  op1     : 0000000000000000
  op2     : ffffffffffffffec
  alu     : ffffffffffffffec
  rs1/rs2 : 0/12
  reg1/reg2 : 0000000000000000/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001a8 : 00300193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000001a4 : 0e771063
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=02c5c73b itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000003 @pc=00000000000001a8
check_start

#                  242
IF ------
     pc : 00000000000001c8
 is req : 1
 pc req : 00000000000001c4
ID ------
  00000000000001b4 : 02c5c73b
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000001b0 : 00600613
  op1     : 0000000000000000
  op2     : 0000000000000006
  alu     : 0000000000000006
  rs1/rs2 : 0/6
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001ac : fec00593
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000001a8 : 00300193
  reg[ 3] <= 0000000000000003
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  243
IF ------
     pc : 00000000000001cc
 is req : 1
 pc req : 00000000000001c8
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
  00000000000001b0 : 00600613
	mem stall : 0
	mem rdata : ffffffffffffffc5
WB ----
  00000000000001ac : fec00593
  reg[11] <= ffffffffffffffec
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  244
IF ------
     pc : 00000000000001d0
 is req : 1
 pc req : 00000000000001cc
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
  00000000000001b0 : 00600613
  reg[12] <= 0000000000000006
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  245
IF ------
     pc : 00000000000001d4
 is req : 1
 pc req : 00000000000001d0
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  246
IF ------
     pc : 00000000000001d8
 is req : 1
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  247
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  248
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  249
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  250
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  251
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  252
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  253
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  254
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  255
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  256
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  257
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  258
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  259
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  260
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  261
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  262
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  263
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  264
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  265
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  266
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  267
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  268
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  269
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  270
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  271
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  272
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  273
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  274
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  275
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  276
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  277
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  278
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  279
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  280
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  281
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  282
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  283
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  284
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  285
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  286
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  287
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  288
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  289
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  290
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  291
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  292
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  293
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  294
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  295
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  296
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  297
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  298
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  299
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  300
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  301
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  302
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  303
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  304
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  305
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  306
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  307
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  308
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  309
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  310
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  311
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  312
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  313
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001b8 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001b4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    3
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = fffffffffffffffd du_divisor= 0000000000000003
DECODE: inst=0c771463 itype=8 is_muldiv=0 funct7=6 imm=00000000000000c8
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  314
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001bc : 0c771463
  itype : 001000
  imm   : 00000000000000c8
EX -----
  00000000000001b8 : ffd00393
  op1     : 0000000000000000
  op2     : fffffffffffffffd
  alu     : fffffffffffffffd
  rs1/rs2 : 0/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001b4 : 02c5c73b
	mem stall : 0
	mem rdata : 0000000000000005
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    3
mulunit_op2                    3
mulunit_add_count           0
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000003 du_divisor= 0000000000000003
DECODE: inst=00400193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000004
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  315
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001c0 : 00400193
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000001bc : 0c771463
  op1     : 0000000000000003
  op2     : 0000000000000003
  alu     : 0000000000000006
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000003/0000000000000003
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000001b8 : ffd00393
	mem stall : 0
	mem rdata : 0000000000000005
WB ----
  00000000000001b4 : 02c5c73b
  reg[14] <= fffffffffffffffd
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    3
mulunit_op2                    3
mulunit_add_count           0
op1 = fffffffffffffffd du_dividend= fffffffffffffffd
op2 = 0000000000000003 du_divisor= 0000000000000003
DECODE: inst=00400193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000004
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  316
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001c0 : 00400193
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000001bc : 0c771463
  op1     : fffffffffffffffd
  op2     : 0000000000000003
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : fffffffffffffffd/0000000000000003
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000001b8 : ffd00393
  reg[ 7] <= fffffffffffffffd
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    3
mulunit_op2                    3
mulunit_add_count           0
op1 = fffffffffffffffd du_dividend= fffffffffffffffd
op2 = fffffffffffffffd du_divisor= fffffffffffffffd
DECODE: inst=00400193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000004
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  317
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001c0 : 00400193
  itype : 000010
  imm   : 0000000000000004
EX -----
  00000000000001bc : 0c771463
  op1     : fffffffffffffffd
  op2     : fffffffffffffffd
  alu     : fffffffffffffffa
  rs1/rs2 : 14/7
  reg1/reg2 : fffffffffffffffd/fffffffffffffffd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    4
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000004 du_divisor= 0000000000000004
DECODE: inst=01400593 itype=2 is_muldiv=0 funct7=0 imm=0000000000000014
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                  318
IF ------
     pc : 00000000000001d8
 is req : 0
 pc req : 00000000000001d4
ID ------
  00000000000001c4 : 01400593
  itype : 000010
  imm   : 0000000000000014
EX -----
  00000000000001c0 : 00400193
  op1     : 0000000000000000
  op2     : 0000000000000004
  alu     : 0000000000000004
  rs1/rs2 : 0/4
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001bc : 0c771463
	mem stall : 0
	mem rdata : 0000000000000050
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   20
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000014 du_divisor= 0000000000000014
DECODE: inst=ffa00613 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffa
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  319
IF ------
     pc : 00000000000001dc
 is req : 1
 pc req : 00000000000001d8
ID ------
  00000000000001c8 : ffa00613
  itype : 000010
  imm   : fffffffffffffffa
EX -----
  00000000000001c4 : 01400593
  op1     : 0000000000000000
  op2     : 0000000000000014
  alu     : 0000000000000014
  rs1/rs2 : 0/20
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001c0 : 00400193
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000001bc : 0c771463
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=02c5c73b itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000004 @pc=00000000000001c0
check_start

#                  320
IF ------
     pc : 00000000000001e0
 is req : 1
 pc req : 00000000000001dc
ID ------
  00000000000001cc : 02c5c73b
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000001c8 : ffa00613
  op1     : 0000000000000000
  op2     : fffffffffffffffa
  alu     : fffffffffffffffa
  rs1/rs2 : 0/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001c4 : 01400593
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000001c0 : 00400193
  reg[ 3] <= 0000000000000004
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  321
IF ------
     pc : 00000000000001e4
 is req : 1
 pc req : 00000000000001e0
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : ffffffffffffffec
  op2     : 0000000000000006
  alu     : ffffffffffffffea
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/0000000000000006
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
  00000000000001c8 : ffa00613
	mem stall : 0
	mem rdata : ffffffffffffffa0
WB ----
  00000000000001c4 : 01400593
  reg[11] <= 0000000000000014
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  322
IF ------
     pc : 00000000000001e8
 is req : 1
 pc req : 00000000000001e4
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : 0000000000000006
  alu     : 0000000000000012
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/0000000000000006
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
  00000000000001c8 : ffa00613
  reg[12] <= fffffffffffffffa
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  323
IF ------
     pc : 00000000000001ec
 is req : 1
 pc req : 00000000000001e8
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  324
IF ------
     pc : 00000000000001f0
 is req : 1
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  325
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  326
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  327
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  328
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  329
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  330
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  331
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  332
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  333
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  334
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  335
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  336
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  337
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  338
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  339
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  340
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  341
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  342
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  343
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  344
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  345
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  346
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  347
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  348
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  349
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  350
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  351
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  352
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  353
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  354
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  355
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  356
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  357
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  358
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  359
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  360
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  361
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  362
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  363
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  364
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  365
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  366
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  367
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  368
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  369
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  370
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  371
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  372
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  373
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  374
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  375
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  376
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  377
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  378
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  379
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  380
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  381
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  382
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  383
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  384
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  385
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  386
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  387
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  388
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  389
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  390
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=ffd00393 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffd
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  391
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d0 : ffd00393
  itype : 000010
  imm   : fffffffffffffffd
EX -----
  00000000000001cc : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    3
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = fffffffffffffffd du_divisor= 0000000000000003
DECODE: inst=0a771863 itype=8 is_muldiv=0 funct7=5 imm=00000000000000b0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  392
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d4 : 0a771863
  itype : 001000
  imm   : 00000000000000b0
EX -----
  00000000000001d0 : ffd00393
  op1     : 0000000000000000
  op2     : fffffffffffffffd
  alu     : fffffffffffffffd
  rs1/rs2 : 0/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001cc : 02c5c73b
	mem stall : 0
	mem rdata : 0000000000000005
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    3
mulunit_op2                    3
mulunit_add_count           0
op1 = fffffffffffffffd du_dividend= fffffffffffffffd
op2 = fffffffffffffffd du_divisor= fffffffffffffffd
DECODE: inst=00500193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000005
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  393
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d8 : 00500193
  itype : 000010
  imm   : 0000000000000005
EX -----
  00000000000001d4 : 0a771863
  op1     : fffffffffffffffd
  op2     : fffffffffffffffd
  alu     : fffffffffffffffa
  rs1/rs2 : 14/7
  reg1/reg2 : fffffffffffffffd/fffffffffffffffd
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000001d0 : ffd00393
	mem stall : 0
	mem rdata : 0000000000000005
WB ----
  00000000000001cc : 02c5c73b
  reg[14] <= fffffffffffffffd
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    3
mulunit_op2                    3
mulunit_add_count           0
op1 = fffffffffffffffd du_dividend= fffffffffffffffd
op2 = fffffffffffffffd du_divisor= fffffffffffffffd
DECODE: inst=00500193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000005
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  394
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d8 : 00500193
  itype : 000010
  imm   : 0000000000000005
EX -----
  00000000000001d4 : 0a771863
  op1     : fffffffffffffffd
  op2     : fffffffffffffffd
  alu     : fffffffffffffffa
  rs1/rs2 : 14/7
  reg1/reg2 : fffffffffffffffd/fffffffffffffffd
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  00000000000001d0 : ffd00393
  reg[ 7] <= fffffffffffffffd
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    3
mulunit_op2                    3
mulunit_add_count           0
op1 = fffffffffffffffd du_dividend= fffffffffffffffd
op2 = fffffffffffffffd du_divisor= fffffffffffffffd
DECODE: inst=00500193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000005
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  395
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001d8 : 00500193
  itype : 000010
  imm   : 0000000000000005
EX -----
  00000000000001d4 : 0a771863
  op1     : fffffffffffffffd
  op2     : fffffffffffffffd
  alu     : fffffffffffffffa
  rs1/rs2 : 14/7
  reg1/reg2 : fffffffffffffffd/fffffffffffffffd
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    5
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000005 du_divisor= 0000000000000005
DECODE: inst=fec00593 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffec
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  0
compare = 0
check_start

#                  396
IF ------
     pc : 00000000000001f0
 is req : 0
 pc req : 00000000000001ec
ID ------
  00000000000001dc : fec00593
  itype : 000010
  imm   : ffffffffffffffec
EX -----
  00000000000001d8 : 00500193
  op1     : 0000000000000000
  op2     : 0000000000000005
  alu     : 0000000000000005
  rs1/rs2 : 0/5
  reg1/reg2 : 0000000000000000/0000000000000190
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001d4 : 0a771863
	mem stall : 0
	mem rdata : 0000000000000060
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   20
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffffffec du_divisor= 0000000000000014
DECODE: inst=ffa00613 itype=2 is_muldiv=0 funct7=127 imm=fffffffffffffffa
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  397
IF ------
     pc : 00000000000001f4
 is req : 1
 pc req : 00000000000001f0
ID ------
  00000000000001e0 : ffa00613
  itype : 000010
  imm   : fffffffffffffffa
EX -----
  00000000000001dc : fec00593
  op1     : 0000000000000000
  op2     : ffffffffffffffec
  alu     : ffffffffffffffec
  rs1/rs2 : 0/12
  reg1/reg2 : 0000000000000000/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001d8 : 00500193
	mem stall : 0
	mem rdata : 0000000000000005
WB ----
  00000000000001d4 : 0a771863
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=02c5c73b itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000005 @pc=00000000000001d8
check_start

#                  398
IF ------
     pc : 00000000000001f8
 is req : 1
 pc req : 00000000000001f4
ID ------
  00000000000001e4 : 02c5c73b
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000001e0 : ffa00613
  op1     : 0000000000000000
  op2     : fffffffffffffffa
  alu     : fffffffffffffffa
  rs1/rs2 : 0/26
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001dc : fec00593
	mem stall : 0
	mem rdata : ffffffffffffffb7
WB ----
  00000000000001d8 : 00500193
  reg[ 3] <= 0000000000000005
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000014 du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  399
IF ------
     pc : 00000000000001fc
 is req : 1
 pc req : 00000000000001f8
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : 0000000000000014
  op2     : fffffffffffffffa
  alu     : ffffffffffffffee
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000014/fffffffffffffffa
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
  00000000000001e0 : ffa00613
	mem stall : 0
	mem rdata : 0000000000000010
WB ----
  00000000000001dc : fec00593
  reg[11] <= ffffffffffffffec
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  400
IF ------
     pc : 0000000000000200
 is req : 1
 pc req : 00000000000001fc
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
  00000000000001e0 : ffa00613
  reg[12] <= fffffffffffffffa
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  401
IF ------
     pc : 0000000000000204
 is req : 1
 pc req : 0000000000000200
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  402
IF ------
     pc : 0000000000000208
 is req : 1
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  403
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  404
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  405
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  406
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  407
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  408
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  409
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  410
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  411
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  412
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  413
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  414
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  415
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  416
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  417
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  418
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  419
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  420
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  421
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  422
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  423
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  424
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  425
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  426
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  427
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  428
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  429
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  430
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  431
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  432
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  433
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  434
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  435
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  436
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  437
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  438
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  439
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  440
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  441
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  442
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  443
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  444
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  445
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  446
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  447
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  448
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  449
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  450
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  451
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  452
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  453
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  454
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  455
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  456
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  457
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  458
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  459
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  460
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  461
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  462
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  463
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  464
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  465
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  466
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  467
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  468
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : fffffffffffffffd
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=00300393 itype=2 is_muldiv=0 funct7=0 imm=0000000000000003
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  469
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001e8 : 00300393
  itype : 000010
  imm   : 0000000000000003
EX -----
  00000000000001e4 : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    3
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000003 du_divisor= 0000000000000003
DECODE: inst=08771c63 itype=8 is_muldiv=0 funct7=4 imm=0000000000000098
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  470
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001ec : 08771c63
  itype : 001000
  imm   : 0000000000000098
EX -----
  00000000000001e8 : 00300393
  op1     : 0000000000000000
  op2     : 0000000000000003
  alu     : 0000000000000003
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/0000000000000005
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001e4 : 02c5c73b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    3
mulunit_op2                    3
mulunit_add_count           0
op1 = fffffffffffffffd du_dividend= fffffffffffffffd
op2 = fffffffffffffffd du_divisor= fffffffffffffffd
DECODE: inst=00600193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000006
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  471
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001f0 : 00600193
  itype : 000010
  imm   : 0000000000000006
EX -----
  00000000000001ec : 08771c63
  op1     : fffffffffffffffd
  op2     : fffffffffffffffd
  alu     : fffffffffffffffa
  rs1/rs2 : 14/7
  reg1/reg2 : fffffffffffffffd/fffffffffffffffd
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  00000000000001e8 : 00300393
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000001e4 : 02c5c73b
  reg[14] <= 0000000000000003
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    3
mulunit_op2                    3
mulunit_add_count           0
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = fffffffffffffffd du_divisor= fffffffffffffffd
DECODE: inst=00600193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000006
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  472
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001f0 : 00600193
  itype : 000010
  imm   : 0000000000000006
EX -----
  00000000000001ec : 08771c63
  op1     : 0000000000000003
  op2     : fffffffffffffffd
  alu     : 0000000000000000
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000003/fffffffffffffffd
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  00000000000001e8 : 00300393
  reg[ 7] <= 0000000000000003
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    3
mulunit_op2                    3
mulunit_add_count           0
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000003 du_divisor= 0000000000000003
DECODE: inst=00600193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000006
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  473
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001f0 : 00600193
  itype : 000010
  imm   : 0000000000000006
EX -----
  00000000000001ec : 08771c63
  op1     : 0000000000000003
  op2     : 0000000000000003
  alu     : 0000000000000006
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000003/0000000000000003
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    6
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000006 du_divisor= 0000000000000006
DECODE: inst=800005b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  474
IF ------
     pc : 0000000000000208
 is req : 0
 pc req : 0000000000000204
ID ------
  00000000000001f4 : 800005b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001f0 : 00600193
  op1     : 0000000000000000
  op2     : 0000000000000006
  alu     : 0000000000000006
  rs1/rs2 : 0/6
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001ec : 08771c63
	mem stall : 0
	mem rdata : ffffffffffff8000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  500
mulunit_op2           2147483648
mulunit_add_count           0
op1 = 00000000000001f4 du_dividend= 00000000000001f4
op2 = ffffffff80000000 du_divisor= 0000000080000000
DECODE: inst=00100613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  475
IF ------
     pc : 000000000000020c
 is req : 1
 pc req : 0000000000000208
ID ------
  00000000000001f8 : 00100613
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000001f4 : 800005b7
  op1     : 00000000000001f4
  op2     : ffffffff80000000
  alu     : ffffffff800001f4
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001f0 : 00600193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000001ec : 08771c63
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=02c5c73b itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000006 @pc=00000000000001f0
check_start

#                  476
IF ------
     pc : 0000000000000210
 is req : 1
 pc req : 000000000000020c
ID ------
  00000000000001fc : 02c5c73b
  itype : 000001
  imm   : 0000000000000000
EX -----
  00000000000001f8 : 00100613
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001f4 : 800005b7
	mem stall : 0
	mem rdata : ffffffffffffffb7
WB ----
  00000000000001f0 : 00600193
  reg[ 3] <= 0000000000000006
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   20
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffffffffffec du_dividend= 0000000000000014
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  477
IF ------
     pc : 0000000000000214
 is req : 1
 pc req : 0000000000000210
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffffffffffec
  op2     : fffffffffffffffa
  alu     : 0000000000000016
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffffffffffec/fffffffffffffffa
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
  00000000000001f8 : 00100613
	mem stall : 0
	mem rdata : 0000000000000006
WB ----
  00000000000001f4 : 800005b7
  reg[11] <= ffffffff80000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    6
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = fffffffffffffffa du_divisor= 0000000000000006
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  478
IF ------
     pc : 0000000000000218
 is req : 1
 pc req : 0000000000000214
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : fffffffffffffffa
  alu     : 000000007ffffffa
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/fffffffffffffffa
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
  00000000000001f8 : 00100613
  reg[12] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  479
IF ------
     pc : 000000000000021c
 is req : 1
 pc req : 0000000000000218
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  480
IF ------
     pc : 0000000000000220
 is req : 1
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  481
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  482
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  483
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  484
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  485
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  486
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  487
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  488
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  489
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  490
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  491
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  492
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  493
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  494
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  495
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  496
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  497
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  498
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  499
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  500
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  501
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  502
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  503
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  504
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  505
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  506
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  507
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  508
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  509
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  510
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  511
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  512
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  513
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  514
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  515
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  516
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  517
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  518
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  519
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  520
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  521
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  522
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  523
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  524
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  525
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  526
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  527
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  528
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  529
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  530
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  531
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  532
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  533
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  534
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  535
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  536
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  537
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  538
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  539
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  540
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  541
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  542
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  543
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  544
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  545
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  546
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : 0000000000000003
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  547
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000200 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  00000000000001fc : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  512
mulunit_op2           2147483648
mulunit_add_count           0
op1 = 0000000000000200 du_dividend= 0000000000000200
op2 = ffffffff80000000 du_divisor= 0000000080000000
DECODE: inst=08771063 itype=8 is_muldiv=0 funct7=4 imm=0000000000000080
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  548
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000204 : 08771063
  itype : 001000
  imm   : 0000000000000080
EX -----
  0000000000000200 : 800003b7
  op1     : 0000000000000200
  op2     : ffffffff80000000
  alu     : ffffffff80000200
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000001fc : 02c5c73b
	mem stall : 0
	mem rdata : 0000000000000093
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    3
mulunit_op2                    3
mulunit_add_count           0
op1 = 0000000000000003 du_dividend= 0000000000000003
op2 = 0000000000000003 du_divisor= 0000000000000003
DECODE: inst=00700193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  549
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000208 : 00700193
  itype : 000010
  imm   : 0000000000000007
EX -----
  0000000000000204 : 08771063
  op1     : 0000000000000003
  op2     : 0000000000000003
  alu     : 0000000000000006
  rs1/rs2 : 14/7
  reg1/reg2 : 0000000000000003/0000000000000003
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000200 : 800003b7
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  00000000000001fc : 02c5c73b
  reg[14] <= ffffffff80000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    3
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = 0000000000000003 du_divisor= 0000000000000003
DECODE: inst=00700193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  550
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000208 : 00700193
  itype : 000010
  imm   : 0000000000000007
EX -----
  0000000000000204 : 08771063
  op1     : ffffffff80000000
  op2     : 0000000000000003
  alu     : ffffffff80000003
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffff80000000/0000000000000003
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000200 : 800003b7
  reg[ 7] <= ffffffff80000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2           2147483648
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffff80000000 du_divisor= ffffffff80000000
DECODE: inst=00700193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000007
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  551
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  0000000000000208 : 00700193
  itype : 000010
  imm   : 0000000000000007
EX -----
  0000000000000204 : 08771063
  op1     : ffffffff80000000
  op2     : ffffffff80000000
  alu     : ffffffff00000000
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffff80000000/ffffffff80000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    7
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000007 du_divisor= 0000000000000007
DECODE: inst=800005b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  552
IF ------
     pc : 0000000000000220
 is req : 0
 pc req : 000000000000021c
ID ------
  000000000000020c : 800005b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  0000000000000208 : 00700193
  op1     : 0000000000000000
  op2     : 0000000000000007
  alu     : 0000000000000007
  rs1/rs2 : 0/7
  reg1/reg2 : 0000000000000000/ffffffff80000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000204 : 08771063
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  524
mulunit_op2           2147483648
mulunit_add_count           0
op1 = 000000000000020c du_dividend= 000000000000020c
op2 = ffffffff80000000 du_divisor= 0000000080000000
DECODE: inst=fff00613 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  553
IF ------
     pc : 0000000000000224
 is req : 1
 pc req : 0000000000000220
ID ------
  0000000000000210 : fff00613
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  000000000000020c : 800005b7
  op1     : 000000000000020c
  op2     : ffffffff80000000
  alu     : ffffffff8000020c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000208 : 00700193
	mem stall : 0
	mem rdata : ffffffffffffff80
WB ----
  0000000000000204 : 08771063
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffffffff du_divisor= 0000000000000001
DECODE: inst=02c5c73b itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000007 @pc=0000000000000208
check_start

#                  554
IF ------
     pc : 0000000000000228
 is req : 1
 pc req : 0000000000000224
ID ------
  0000000000000214 : 02c5c73b
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000210 : fff00613
  op1     : 0000000000000000
  op2     : ffffffffffffffff
  alu     : ffffffffffffffff
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000020c : 800005b7
	mem stall : 0
	mem rdata : ffffffffffffffb7
WB ----
  0000000000000208 : 00700193
  reg[ 3] <= 0000000000000007
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  555
IF ------
     pc : 000000000000022c
 is req : 1
 pc req : 0000000000000228
ID ------
  0000000000000218 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  0000000000000214 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffff80000000
MEM -----
  0000000000000210 : fff00613
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  000000000000020c : 800005b7
  reg[11] <= ffffffff80000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  556
IF ------
     pc : 0000000000000230
 is req : 1
 pc req : 000000000000022c
ID ------
  0000000000000218 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  0000000000000214 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000001
  alu     : ffffffff80000001
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffff80000000
MEM -----
WB ----
  0000000000000210 : fff00613
  reg[12] <= ffffffffffffffff
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = ffffffffffffffff du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  557
IF ------
     pc : 0000000000000234
 is req : 1
 pc req : 0000000000000230
ID ------
  0000000000000218 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  0000000000000214 : 02c5c73b
  op1     : ffffffff80000000
  op2     : ffffffffffffffff
  alu     : 000000007fffffff
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffffffff
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffff80000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = ffffffffffffffff du_divisor= 0000000000000001
DECODE: inst=800003b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  558
IF ------
     pc : 0000000000000238
 is req : 1
 pc req : 0000000000000234
ID ------
  0000000000000218 : 800003b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  0000000000000214 : 02c5c73b
  op1     : ffffffff80000000
  op2     : ffffffffffffffff
  alu     : 000000007fffffff
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffffffff
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  536
mulunit_op2           2147483648
mulunit_add_count           0
op1 = 0000000000000218 du_dividend= 0000000000000218
op2 = ffffffff80000000 du_divisor= 0000000080000000
DECODE: inst=06771463 itype=8 is_muldiv=0 funct7=3 imm=0000000000000068
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  559
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  000000000000021c : 06771463
  itype : 001000
  imm   : 0000000000000068
EX -----
  0000000000000218 : 800003b7
  op1     : 0000000000000218
  op2     : ffffffff80000000
  alu     : ffffffff80000218
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000214 : 02c5c73b
	mem stall : 0
	mem rdata : 0000000000000093
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2           2147483648
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffff80000000 du_divisor= ffffffff80000000
DECODE: inst=00800193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  560
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000220 : 00800193
  itype : 000010
  imm   : 0000000000000008
EX -----
  000000000000021c : 06771463
  op1     : ffffffff80000000
  op2     : ffffffff80000000
  alu     : ffffffff00000000
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffff80000000/ffffffff80000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000218 : 800003b7
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000214 : 02c5c73b
  reg[14] <= ffffffff80000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2           2147483648
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffff80000000 du_divisor= ffffffff80000000
DECODE: inst=00800193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  561
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000220 : 00800193
  itype : 000010
  imm   : 0000000000000008
EX -----
  000000000000021c : 06771463
  op1     : ffffffff80000000
  op2     : ffffffff80000000
  alu     : ffffffff00000000
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffff80000000/ffffffff80000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000218 : 800003b7
  reg[ 7] <= ffffffff80000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2           2147483648
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffff80000000 du_divisor= ffffffff80000000
DECODE: inst=00800193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  562
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000220 : 00800193
  itype : 000010
  imm   : 0000000000000008
EX -----
  000000000000021c : 06771463
  op1     : ffffffff80000000
  op2     : ffffffff80000000
  alu     : ffffffff00000000
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffff80000000/ffffffff80000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    8
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000008 du_divisor= 0000000000000008
DECODE: inst=800005b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                  563
IF ------
     pc : 0000000000000238
 is req : 0
 pc req : 0000000000000234
ID ------
  0000000000000224 : 800005b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  0000000000000220 : 00800193
  op1     : 0000000000000000
  op2     : 0000000000000008
  alu     : 0000000000000008
  rs1/rs2 : 0/8
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000021c : 06771463
	mem stall : 0
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  548
mulunit_op2           2147483648
mulunit_add_count           0
op1 = 0000000000000224 du_dividend= 0000000000000224
op2 = ffffffff80000000 du_divisor= 0000000080000000
DECODE: inst=00000613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  564
IF ------
     pc : 000000000000023c
 is req : 1
 pc req : 0000000000000238
ID ------
  0000000000000228 : 00000613
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000224 : 800005b7
  op1     : 0000000000000224
  op2     : ffffffff80000000
  alu     : ffffffff80000224
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000220 : 00800193
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  000000000000021c : 06771463
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02c5c73b itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000008 @pc=0000000000000220
check_start

#                  565
IF ------
     pc : 0000000000000240
 is req : 1
 pc req : 000000000000023c
ID ------
  000000000000022c : 02c5c73b
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000228 : 00000613
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000224 : 800005b7
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000220 : 00800193
  reg[ 3] <= 0000000000000008
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = ffffffffffffffff du_divisor= 0000000000000001
DECODE: inst=fff00393 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  566
IF ------
     pc : 0000000000000244
 is req : 1
 pc req : 0000000000000240
ID ------
  0000000000000230 : fff00393
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  000000000000022c : 02c5c73b
  op1     : ffffffff80000000
  op2     : ffffffffffffffff
  alu     : 000000007fffffff
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffffffff
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffff80000000
MEM -----
  0000000000000228 : 00000613
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000224 : 800005b7
  reg[11] <= ffffffff80000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = ffffffffffffffff du_divisor= 0000000000000001
DECODE: inst=fff00393 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  567
IF ------
     pc : 0000000000000248
 is req : 1
 pc req : 0000000000000244
ID ------
  0000000000000230 : fff00393
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  000000000000022c : 02c5c73b
  op1     : ffffffff80000000
  op2     : ffffffffffffffff
  alu     : 000000007fffffff
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/ffffffffffffffff
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffff80000000
MEM -----
WB ----
  0000000000000228 : 00000613
  reg[12] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=fff00393 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  568
IF ------
     pc : 000000000000024c
 is req : 1
 pc req : 0000000000000248
ID ------
  0000000000000230 : fff00393
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  000000000000022c : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffff80000000
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=fff00393 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  569
IF ------
     pc : 0000000000000250
 is req : 1
 pc req : 000000000000024c
ID ------
  0000000000000230 : fff00393
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  000000000000022c : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffffffff du_divisor= 0000000000000001
DECODE: inst=04771863 itype=8 is_muldiv=0 funct7=2 imm=0000000000000050
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  570
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000234 : 04771863
  itype : 001000
  imm   : 0000000000000050
EX -----
  0000000000000230 : fff00393
  op1     : 0000000000000000
  op2     : ffffffffffffffff
  alu     : ffffffffffffffff
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000022c : 02c5c73b
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2           2147483648
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= ffffffff80000000
op2 = ffffffff80000000 du_divisor= ffffffff80000000
DECODE: inst=00900193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000009
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  571
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 00900193
  itype : 000010
  imm   : 0000000000000009
EX -----
  0000000000000234 : 04771863
  op1     : ffffffff80000000
  op2     : ffffffff80000000
  alu     : ffffffff00000000
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffff80000000/ffffffff80000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000230 : fff00393
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  000000000000022c : 02c5c73b
  reg[14] <= ffffffffffffffff
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2           2147483648
mulunit_add_count           0
op1 = ffffffffffffffff du_dividend= ffffffffffffffff
op2 = ffffffff80000000 du_divisor= ffffffff80000000
DECODE: inst=00900193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000009
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  572
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 00900193
  itype : 000010
  imm   : 0000000000000009
EX -----
  0000000000000234 : 04771863
  op1     : ffffffffffffffff
  op2     : ffffffff80000000
  alu     : ffffffff7fffffff
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffff/ffffffff80000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000230 : fff00393
  reg[ 7] <= ffffffffffffffff
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffffffffffff du_dividend= ffffffffffffffff
op2 = ffffffffffffffff du_divisor= ffffffffffffffff
DECODE: inst=00900193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000009
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  573
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  0000000000000238 : 00900193
  itype : 000010
  imm   : 0000000000000009
EX -----
  0000000000000234 : 04771863
  op1     : ffffffffffffffff
  op2     : ffffffffffffffff
  alu     : fffffffffffffffe
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffff/ffffffffffffffff
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    9
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000009 du_divisor= 0000000000000009
DECODE: inst=00100593 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  0
compare = 0
check_start

#                  574
IF ------
     pc : 0000000000000250
 is req : 0
 pc req : 000000000000024c
ID ------
  000000000000023c : 00100593
  itype : 000010
  imm   : 0000000000000001
EX -----
  0000000000000238 : 00900193
  op1     : 0000000000000000
  op2     : 0000000000000009
  alu     : 0000000000000009
  rs1/rs2 : 0/9
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000234 : 04771863
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=00000613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  575
IF ------
     pc : 0000000000000254
 is req : 1
 pc req : 0000000000000250
ID ------
  0000000000000240 : 00000613
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000023c : 00100593
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000238 : 00900193
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  0000000000000234 : 04771863
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02c5c73b itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000009 @pc=0000000000000238
check_start

#                  576
IF ------
     pc : 0000000000000258
 is req : 1
 pc req : 0000000000000254
ID ------
  0000000000000244 : 02c5c73b
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000240 : 00000613
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000023c : 00100593
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  0000000000000238 : 00900193
  reg[ 3] <= 0000000000000009
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=fff00393 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  577
IF ------
     pc : 000000000000025c
 is req : 1
 pc req : 0000000000000258
ID ------
  0000000000000248 : fff00393
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  0000000000000244 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
  0000000000000240 : 00000613
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  000000000000023c : 00100593
  reg[11] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=fff00393 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  578
IF ------
     pc : 0000000000000260
 is req : 1
 pc req : 000000000000025c
ID ------
  0000000000000248 : fff00393
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  0000000000000244 : 02c5c73b
  op1     : 0000000000000001
  op2     : 0000000000000000
  alu     : 0000000000000001
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
  0000000000000240 : 00000613
  reg[12] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=fff00393 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  579
IF ------
     pc : 0000000000000264
 is req : 1
 pc req : 0000000000000260
ID ------
  0000000000000248 : fff00393
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  0000000000000244 : 02c5c73b
  op1     : 0000000000000001
  op2     : 0000000000000000
  alu     : 0000000000000001
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=fff00393 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  580
IF ------
     pc : 0000000000000268
 is req : 1
 pc req : 0000000000000264
ID ------
  0000000000000248 : fff00393
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  0000000000000244 : 02c5c73b
  op1     : 0000000000000001
  op2     : 0000000000000000
  alu     : 0000000000000001
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffffffff du_divisor= 0000000000000001
DECODE: inst=02771c63 itype=8 is_muldiv=0 funct7=1 imm=0000000000000038
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  581
IF ------
     pc : 0000000000000268
 is req : 0
 pc req : 0000000000000264
ID ------
  000000000000024c : 02771c63
  itype : 001000
  imm   : 0000000000000038
EX -----
  0000000000000248 : fff00393
  op1     : 0000000000000000
  op2     : ffffffffffffffff
  alu     : ffffffffffffffff
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000244 : 02c5c73b
	mem stall : 0
	mem rdata : 0000000000000080
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffffffffffff du_dividend= ffffffffffffffff
op2 = ffffffffffffffff du_divisor= ffffffffffffffff
DECODE: inst=00a00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000a
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  582
IF ------
     pc : 0000000000000268
 is req : 0
 pc req : 0000000000000264
ID ------
  0000000000000250 : 00a00193
  itype : 000010
  imm   : 000000000000000a
EX -----
  000000000000024c : 02771c63
  op1     : ffffffffffffffff
  op2     : ffffffffffffffff
  alu     : fffffffffffffffe
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffff/ffffffffffffffff
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000248 : fff00393
	mem stall : 0
	mem rdata : ffffffffffffff80
WB ----
  0000000000000244 : 02c5c73b
  reg[14] <= ffffffffffffffff
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffffffffffff du_dividend= ffffffffffffffff
op2 = ffffffffffffffff du_divisor= ffffffffffffffff
DECODE: inst=00a00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  583
IF ------
     pc : 0000000000000268
 is req : 0
 pc req : 0000000000000264
ID ------
  0000000000000250 : 00a00193
  itype : 000010
  imm   : 000000000000000a
EX -----
  000000000000024c : 02771c63
  op1     : ffffffffffffffff
  op2     : ffffffffffffffff
  alu     : fffffffffffffffe
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffff/ffffffffffffffff
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000248 : fff00393
  reg[ 7] <= ffffffffffffffff
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffffffffffff du_dividend= ffffffffffffffff
op2 = ffffffffffffffff du_divisor= ffffffffffffffff
DECODE: inst=00a00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000a
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  584
IF ------
     pc : 0000000000000268
 is req : 0
 pc req : 0000000000000264
ID ------
  0000000000000250 : 00a00193
  itype : 000010
  imm   : 000000000000000a
EX -----
  000000000000024c : 02771c63
  op1     : ffffffffffffffff
  op2     : ffffffffffffffff
  alu     : fffffffffffffffe
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffff/ffffffffffffffff
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   10
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000a du_divisor= 000000000000000a
DECODE: inst=00000593 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 24
exs_rs1_addr =  0
compare = 0
check_start

#                  585
IF ------
     pc : 0000000000000268
 is req : 0
 pc req : 0000000000000264
ID ------
  0000000000000254 : 00000593
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000250 : 00a00193
  op1     : 0000000000000000
  op2     : 000000000000000a
  alu     : 000000000000000a
  rs1/rs2 : 0/10
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000024c : 02771c63
	mem stall : 0
	mem rdata : ffffffffffff8000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  586
IF ------
     pc : 000000000000026c
 is req : 1
 pc req : 0000000000000268
ID ------
  0000000000000258 : 00000613
  itype : 000010
  imm   : 0000000000000000
EX -----
  0000000000000254 : 00000593
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=24
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000250 : 00a00193
	mem stall : 0
	mem rdata : ffffffffffffffb0
WB ----
  000000000000024c : 02771c63
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=02c5c73b itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 000000000000000a @pc=0000000000000250
check_start

#                  587
IF ------
     pc : 0000000000000270
 is req : 1
 pc req : 000000000000026c
ID ------
  000000000000025c : 02c5c73b
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000258 : 00000613
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000254 : 00000593
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000250 : 00a00193
  reg[ 3] <= 000000000000000a
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000001 du_dividend= 0000000000000001
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=fff00393 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  588
IF ------
     pc : 0000000000000274
 is req : 1
 pc req : 0000000000000270
ID ------
  0000000000000260 : fff00393
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  000000000000025c : 02c5c73b
  op1     : 0000000000000001
  op2     : 0000000000000000
  alu     : 0000000000000001
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000001/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
  0000000000000258 : 00000613
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000254 : 00000593
  reg[11] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=fff00393 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  589
IF ------
     pc : 0000000000000278
 is req : 1
 pc req : 0000000000000274
ID ------
  0000000000000260 : fff00393
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  000000000000025c : 02c5c73b
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
  0000000000000258 : 00000613
  reg[12] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=fff00393 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  590
IF ------
     pc : 000000000000027c
 is req : 1
 pc req : 0000000000000278
ID ------
  0000000000000260 : fff00393
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  000000000000025c : 02c5c73b
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=fff00393 itype=2 is_muldiv=0 funct7=127 imm=ffffffffffffffff
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  591
IF ------
     pc : 0000000000000280
 is req : 1
 pc req : 000000000000027c
ID ------
  0000000000000260 : fff00393
  itype : 000010
  imm   : ffffffffffffffff
EX -----
  000000000000025c : 02c5c73b
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = ffffffffffffffff du_divisor= 0000000000000001
DECODE: inst=02771063 itype=8 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  592
IF ------
     pc : 0000000000000280
 is req : 0
 pc req : 000000000000027c
ID ------
  0000000000000264 : 02771063
  itype : 001000
  imm   : 0000000000000020
EX -----
  0000000000000260 : fff00393
  op1     : 0000000000000000
  op2     : ffffffffffffffff
  alu     : ffffffffffffffff
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000025c : 02c5c73b
	mem stall : 0
	mem rdata : 000000000000000f
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffffffffffff du_dividend= ffffffffffffffff
op2 = ffffffffffffffff du_divisor= ffffffffffffffff
DECODE: inst=00b00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  593
IF ------
     pc : 0000000000000280
 is req : 0
 pc req : 000000000000027c
ID ------
  0000000000000268 : 00b00193
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000264 : 02771063
  op1     : ffffffffffffffff
  op2     : ffffffffffffffff
  alu     : fffffffffffffffe
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffff/ffffffffffffffff
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000260 : fff00393
	mem stall : 0
	mem rdata : 000000000000000f
WB ----
  000000000000025c : 02c5c73b
  reg[14] <= ffffffffffffffff
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffffffffffff du_dividend= ffffffffffffffff
op2 = ffffffffffffffff du_divisor= ffffffffffffffff
DECODE: inst=00b00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  594
IF ------
     pc : 0000000000000280
 is req : 0
 pc req : 000000000000027c
ID ------
  0000000000000268 : 00b00193
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000264 : 02771063
  op1     : ffffffffffffffff
  op2     : ffffffffffffffff
  alu     : fffffffffffffffe
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffff/ffffffffffffffff
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000260 : fff00393
  reg[ 7] <= ffffffffffffffff
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffffffffffff du_dividend= ffffffffffffffff
op2 = ffffffffffffffff du_divisor= ffffffffffffffff
DECODE: inst=00b00193 itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  595
IF ------
     pc : 0000000000000280
 is req : 0
 pc req : 000000000000027c
ID ------
  0000000000000268 : 00b00193
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000264 : 02771063
  op1     : ffffffffffffffff
  op2     : ffffffffffffffff
  alu     : fffffffffffffffe
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffff/ffffffffffffffff
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=800005b7 itype=16 is_muldiv=0 funct7=64 imm=ffffffff80000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  596
IF ------
     pc : 0000000000000280
 is req : 0
 pc req : 000000000000027c
ID ------
  000000000000026c : 800005b7
  itype : 010000
  imm   : ffffffff80000000
EX -----
  0000000000000268 : 00b00193
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000264 : 02771063
	mem stall : 0
	mem rdata : 0000000000000ff0
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  620
mulunit_op2           2147483648
mulunit_add_count           0
op1 = 000000000000026c du_dividend= 000000000000026c
op2 = ffffffff80000000 du_divisor= 0000000080000000
DECODE: inst=00200613 itype=2 is_muldiv=0 funct7=0 imm=0000000000000002
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  597
IF ------
     pc : 0000000000000284
 is req : 1
 pc req : 0000000000000280
ID ------
  0000000000000270 : 00200613
  itype : 000010
  imm   : 0000000000000002
EX -----
  000000000000026c : 800005b7
  op1     : 000000000000026c
  op2     : ffffffff80000000
  alu     : ffffffff8000026c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000268 : 00b00193
	mem stall : 0
	mem rdata : 0000000000000002
WB ----
  0000000000000264 : 02771063
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    2
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=02c5c73b itype=1 is_muldiv=1 funct7=1 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 11
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 000000000000000b @pc=0000000000000268
check_start

#                  598
IF ------
     pc : 0000000000000288
 is req : 1
 pc req : 0000000000000284
ID ------
  0000000000000274 : 02c5c73b
  itype : 000001
  imm   : 0000000000000000
EX -----
  0000000000000270 : 00200613
  op1     : 0000000000000000
  op2     : 0000000000000002
  alu     : 0000000000000002
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000026c : 800005b7
	mem stall : 0
	mem rdata : 000000000000000f
WB ----
  0000000000000268 : 00b00193
  reg[ 3] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  599
IF ------
     pc : 000000000000028c
 is req : 1
 pc req : 0000000000000288
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 11/12
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=11
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
  0000000000000270 : 00200613
	mem stall : 0
	mem rdata : 0000000000000001
WB ----
  000000000000026c : 800005b7
  reg[11] <= ffffffff80000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    0
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  600
IF ------
     pc : 0000000000000290
 is req : 1
 pc req : 000000000000028c
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000000
  alu     : ffffffff80000000
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 1
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
  0000000000000270 : 00200613
  reg[12] <= 0000000000000002
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  601
IF ------
     pc : 0000000000000294
 is req : 1
 pc req : 0000000000000290
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  602
IF ------
     pc : 0000000000000298
 is req : 1
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  603
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  604
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  605
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  606
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  607
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  608
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  609
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  610
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  611
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  612
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  613
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  614
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  615
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  616
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  617
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  618
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  619
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  620
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  621
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  622
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  623
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  624
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  625
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  626
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  627
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  628
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  629
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  630
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  631
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  632
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  633
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  634
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  635
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  636
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  637
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  638
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  639
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  640
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  641
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  642
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  643
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  644
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  645
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  646
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  647
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  648
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  649
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  650
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  651
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  652
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  653
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  654
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  655
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  656
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  657
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  658
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  659
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  660
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  661
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  662
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  663
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  664
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  665
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  666
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  667
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  668
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 1
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=0 memq_wready=1 if_fifo_rready=0
 muldiv result : ffffffffffffffff
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           2147483648
mulunit_op2                    2
mulunit_add_count           0
op1 = ffffffff80000000 du_dividend= 0000000080000000
op2 = 0000000000000002 du_divisor= 0000000000000002
DECODE: inst=c00003b7 itype=16 is_muldiv=0 funct7=96 imm=ffffffffc0000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 12
exs_rs1_addr = 11
compare = 0
check_start

#                  669
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000278 : c00003b7
  itype : 010000
  imm   : ffffffffc0000000
EX -----
  0000000000000274 : 02c5c73b
  op1     : ffffffff80000000
  op2     : 0000000000000002
  alu     : ffffffff80000002
  rs1/rs2 : 11/12
  reg1/reg2 : ffffffff80000000/0000000000000002
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                  632
mulunit_op2           1073741824
mulunit_add_count           0
op1 = 0000000000000278 du_dividend= 0000000000000278
op2 = ffffffffc0000000 du_divisor= 0000000040000000
DECODE: inst=00771463 itype=8 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 14
exs_rs1_addr =  0
compare = 0
check_start

#                  670
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  000000000000027c : 00771463
  itype : 001000
  imm   : 0000000000000008
EX -----
  0000000000000278 : c00003b7
  op1     : 0000000000000278
  op2     : ffffffffc0000000
  alu     : ffffffffc0000278
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=12
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000274 : 02c5c73b
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    1
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffffffffffff du_dividend= ffffffffffffffff
op2 = ffffffffffffffff du_divisor= ffffffffffffffff
DECODE: inst=02301063 itype=8 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  671
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000280 : 02301063
  itype : 001000
  imm   : 0000000000000020
EX -----
  000000000000027c : 00771463
  op1     : ffffffffffffffff
  op2     : ffffffffffffffff
  alu     : fffffffffffffffe
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffffffffff/ffffffffffffffff
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=14
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000278 : c00003b7
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  0000000000000274 : 02c5c73b
  reg[14] <= ffffffffc0000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           1073741824
mulunit_op2                    1
mulunit_add_count           0
op1 = ffffffffc0000000 du_dividend= ffffffffc0000000
op2 = ffffffffffffffff du_divisor= ffffffffffffffff
DECODE: inst=02301063 itype=8 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  672
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000280 : 02301063
  itype : 001000
  imm   : 0000000000000020
EX -----
  000000000000027c : 00771463
  op1     : ffffffffc0000000
  op2     : ffffffffffffffff
  alu     : ffffffffbfffffff
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffc0000000/ffffffffffffffff
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
WB ----
  0000000000000278 : c00003b7
  reg[ 7] <= ffffffffc0000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1           1073741824
mulunit_op2           1073741824
mulunit_add_count           0
op1 = ffffffffc0000000 du_dividend= ffffffffc0000000
op2 = ffffffffc0000000 du_divisor= ffffffffc0000000
DECODE: inst=02301063 itype=8 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  7
exs_rs1_addr = 14
compare = 0
check_start

#                  673
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000280 : 02301063
  itype : 001000
  imm   : 0000000000000020
EX -----
  000000000000027c : 00771463
  op1     : ffffffffc0000000
  op2     : ffffffffc0000000
  alu     : ffffffff80000000
  rs1/rs2 : 14/7
  reg1/reg2 : ffffffffc0000000/ffffffffc0000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=0ff0000f itype=0 is_muldiv=0 funct7=7 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                  674
IF ------
     pc : 0000000000000298
 is req : 0
 pc req : 0000000000000294
ID ------
  0000000000000284 : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
  0000000000000280 : 02301063
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/3
  reg1/reg2 : 0000000000000000/000000000000000b
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=7
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
  000000000000027c : 00771463
	mem stall : 0
	mem rdata : ffffffffffff8513
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00018063 itype=8 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  675
IF ------
     pc : 000000000000029c
 is req : 1
 pc req : 0000000000000298
ID ------
  0000000000000288 : 00018063
  itype : 001000
  imm   : 0000000000000000
EX -----
  0000000000000284 : 0ff0000f
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000280 : 02301063
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 00000000000002a0
WB ----
  000000000000027c : 00771463
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0011e193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  676
IF ------
     pc : 00000000000002a0
 is req : 0
 pc req : 0000000000000298
ID ------
EX -----
MEM -----
WB ----
  0000000000000280 : 02301063
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0011e193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  677
IF ------
     pc : 00000000000002a4
 is req : 1
 pc req : 00000000000002a0
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0011e193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  678
IF ------
     pc : 00000000000002a8
 is req : 1
 pc req : 00000000000002a4
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0ff0000f itype=0 is_muldiv=0 funct7=7 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  679
IF ------
     pc : 00000000000002ac
 is req : 1
 pc req : 00000000000002a8
ID ------
  00000000000002a0 : 0ff0000f
  itype : 000000
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00100193 itype=2 is_muldiv=0 funct7=0 imm=0000000000000001
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  680
IF ------
     pc : 00000000000002b0
 is req : 1
 pc req : 00000000000002ac
ID ------
  00000000000002a4 : 00100193
  itype : 000010
  imm   : 0000000000000001
EX -----
  00000000000002a0 : 0ff0000f
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    1
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000001 du_divisor= 0000000000000001
DECODE: inst=05d00893 itype=2 is_muldiv=0 funct7=2 imm=000000000000005d
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  681
IF ------
     pc : 00000000000002b4
 is req : 1
 pc req : 00000000000002b0
ID ------
  00000000000002a8 : 05d00893
  itype : 000010
  imm   : 000000000000005d
EX -----
  00000000000002a4 : 00100193
  op1     : 0000000000000000
  op2     : 0000000000000001
  alu     : 0000000000000001
  rs1/rs2 : 0/1
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002a0 : 0ff0000f
	mem stall : 0
	mem rdata : 0000000000000073
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   93
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000005d du_divisor= 000000000000005d
DECODE: inst=00000513 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  3
exs_rs1_addr =  0
compare = 0
check_start

#                  682
IF ------
     pc : 00000000000002b8
 is req : 1
 pc req : 00000000000002b4
ID ------
  00000000000002ac : 00000513
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002a8 : 05d00893
  op1     : 0000000000000000
  op2     : 000000000000005d
  alu     : 000000000000005d
  rs1/rs2 : 0/29
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002a4 : 00100193
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000002a0 : 0ff0000f
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000073 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 17
exs_rs1_addr =  0
compare = 0
わわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわわWB x3 <= 0000000000000001 @pc=00000000000002a4
check_start

#                  683
IF ------
     pc : 00000000000002bc
 is req : 1
 pc req : 00000000000002b8
ID ------
  00000000000002b0 : 00000073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002ac : 00000513
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=3
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002a8 : 05d00893
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  00000000000002a4 : 00100193
  reg[ 3] <= 0000000000000001
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=c0001073 itype=2 is_muldiv=0 funct7=96 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 10
exs_rs1_addr =  0
compare = 0
check_start

#                  684
IF ------
     pc : 00000000000002c0
 is req : 1
 pc req : 00000000000002bc
ID ------
  00000000000002b4 : c0001073
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002b0 : 00000073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=17
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  00000000000002ac : 00000513
	mem stall : 0
	mem rdata : 0000000000000013
WB ----
  00000000000002a8 : 05d00893
  reg[17] <= 000000000000005d
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00000013 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  685
IF ------
     pc : 00000000000002c4
 is req : 1
 pc req : 00000000000002c0
ID ------
  00000000000002b8 : 00000013
  itype : 000010
  imm   : 0000000000000000
EX -----
  00000000000002b4 : c0001073
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=10
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  00000000000002b0 : 00000073
	mem stall : 0
	mem rdata : 0000000000000000
 csr rdata : 0000000000000000
 csr trap  : 1
 csr vec   : 0000000000000004
WB ----
  00000000000002ac : 00000513
  reg[10] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0ff0000f itype=0 is_muldiv=0 funct7=7 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  686
IF ------
     pc : 0000000000000004
 is req : 0
 pc req : 00000000000002c0
ID ------
EX -----
MEM -----
WB ----
  00000000000002b0 : 00000073
  reg[ 0] <= 0000000000000000
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0ff0000f itype=0 is_muldiv=0 funct7=7 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  687
IF ------
     pc : 0000000000000008
 is req : 1
 pc req : 0000000000000004
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=0ff0000f itype=0 is_muldiv=0 funct7=7 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  688
IF ------
     pc : 000000000000000c
 is req : 1
 pc req : 0000000000000008
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=34202f73 itype=2 is_muldiv=0 funct7=26 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  689
IF ------
     pc : 0000000000000010
 is req : 1
 pc req : 000000000000000c
ID ------
  0000000000000004 : 34202f73
  itype : 000010
  imm   : 0000000000000000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00800f93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  690
IF ------
     pc : 0000000000000014
 is req : 1
 pc req : 0000000000000010
ID ------
  0000000000000008 : 00800f93
  itype : 000010
  imm   : 0000000000000008
EX -----
  0000000000000004 : 34202f73
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/2
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    8
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000008 du_divisor= 0000000000000008
DECODE: inst=03ff0863 itype=8 is_muldiv=0 funct7=1 imm=0000000000000030
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr =  0
compare = 0
check_start

#                  691
IF ------
     pc : 0000000000000018
 is req : 1
 pc req : 0000000000000014
ID ------
  000000000000000c : 03ff0863
  itype : 001000
  imm   : 0000000000000030
EX -----
  0000000000000008 : 00800f93
  op1     : 0000000000000000
  op2     : 0000000000000008
  alu     : 0000000000000008
  rs1/rs2 : 0/8
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000004 : 34202f73
	mem stall : 0
	mem rdata : 0000000000900f93
 csr rdata : 000000000000000b
 csr trap  : 0
 csr vec   : 00000000000002b0
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00900f93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000009
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  692
IF ------
     pc : 000000000000001c
 is req : 1
 pc req : 0000000000000018
ID ------
  0000000000000010 : 00900f93
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000000c : 03ff0863
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 30/31
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 1
  mem_hazard=1 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 1
MEM -----
  0000000000000008 : 00800f93
	mem stall : 0
	mem rdata : ffffffffffffff93
WB ----
  0000000000000004 : 34202f73
  reg[30] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    0
mulunit_add_count           0
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00900f93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000009
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  693
IF ------
     pc : 0000000000000020
 is req : 1
 pc req : 000000000000001c
ID ------
  0000000000000010 : 00900f93
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000000c : 03ff0863
  op1     : 000000000000000b
  op2     : 0000000000000000
  alu     : 000000000000000b
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000000
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000008 : 00800f93
  reg[31] <= 0000000000000008
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    8
mulunit_add_count           0
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000008 du_divisor= 0000000000000008
DECODE: inst=00900f93 itype=2 is_muldiv=0 funct7=0 imm=0000000000000009
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  694
IF ------
     pc : 0000000000000024
 is req : 1
 pc req : 0000000000000020
ID ------
  0000000000000010 : 00900f93
  itype : 000010
  imm   : 0000000000000009
EX -----
  000000000000000c : 03ff0863
  op1     : 000000000000000b
  op2     : 0000000000000008
  alu     : 0000000000000013
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000008
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    9
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000009 du_divisor= 0000000000000009
DECODE: inst=03ff0463 itype=8 is_muldiv=0 funct7=1 imm=0000000000000028
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr = 16
exs_rs1_addr =  0
compare = 0
check_start

#                  695
IF ------
     pc : 0000000000000028
 is req : 1
 pc req : 0000000000000024
ID ------
  0000000000000014 : 03ff0463
  itype : 001000
  imm   : 0000000000000028
EX -----
  0000000000000010 : 00900f93
  op1     : 0000000000000000
  op2     : 0000000000000009
  alu     : 0000000000000009
  rs1/rs2 : 0/9
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000000c : 03ff0863
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    8
mulunit_add_count           0
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000008 du_divisor= 0000000000000008
DECODE: inst=00b00f93 itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  696
IF ------
     pc : 000000000000002c
 is req : 1
 pc req : 0000000000000028
ID ------
  0000000000000018 : 00b00f93
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000014 : 03ff0463
  op1     : 000000000000000b
  op2     : 0000000000000008
  alu     : 0000000000000013
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000008
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=16
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000010 : 00900f93
	mem stall : 0
	mem rdata : 0000000000000000
WB ----
  000000000000000c : 03ff0863
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    8
mulunit_add_count           0
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000008 du_divisor= 0000000000000008
DECODE: inst=00b00f93 itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  697
IF ------
     pc : 0000000000000030
 is req : 1
 pc req : 000000000000002c
ID ------
  0000000000000018 : 00b00f93
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000014 : 03ff0463
  op1     : 000000000000000b
  op2     : 0000000000000008
  alu     : 0000000000000013
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000008
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000010 : 00900f93
  reg[31] <= 0000000000000009
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    9
mulunit_add_count           0
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000009 du_divisor= 0000000000000009
DECODE: inst=00b00f93 itype=2 is_muldiv=0 funct7=0 imm=000000000000000b
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  698
IF ------
     pc : 0000000000000034
 is req : 1
 pc req : 0000000000000030
ID ------
  0000000000000018 : 00b00f93
  itype : 000010
  imm   : 000000000000000b
EX -----
  0000000000000014 : 03ff0463
  op1     : 000000000000000b
  op2     : 0000000000000009
  alu     : 0000000000000014
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000009
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 0
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                   11
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=03ff0063 itype=8 is_muldiv=0 funct7=1 imm=0000000000000020
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  8
exs_rs1_addr =  0
compare = 0
check_start

#                  699
IF ------
     pc : 0000000000000038
 is req : 1
 pc req : 0000000000000034
ID ------
  000000000000001c : 03ff0063
  itype : 001000
  imm   : 0000000000000020
EX -----
  0000000000000018 : 00b00f93
  op1     : 0000000000000000
  op2     : 000000000000000b
  alu     : 000000000000000b
  rs1/rs2 : 0/11
  reg1/reg2 : 0000000000000000/ffffffff80000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  0000000000000014 : 03ff0463
	mem stall : 0
	mem rdata : 000000000000006f
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    9
mulunit_add_count           0
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000009 du_divisor= 0000000000000009
DECODE: inst=00000f13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  700
IF ------
     pc : 000000000000003c
 is req : 1
 pc req : 0000000000000038
ID ------
  0000000000000020 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000001c : 03ff0063
  op1     : 000000000000000b
  op2     : 0000000000000009
  alu     : 0000000000000014
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000009
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=0 wbs_rd=8
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
  0000000000000018 : 00b00f93
	mem stall : 0
	mem rdata : 0000000000000053
WB ----
  0000000000000014 : 03ff0463
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   11
mulunit_op2                    9
mulunit_add_count           0
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 0000000000000009 du_divisor= 0000000000000009
DECODE: inst=00000f13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  701
IF ------
     pc : 0000000000000040
 is req : 1
 pc req : 000000000000003c
ID ------
  0000000000000020 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000001c : 03ff0063
  op1     : 000000000000000b
  op2     : 0000000000000009
  alu     : 0000000000000014
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/0000000000000009
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=0 memq_wready=1 if_fifo_rready=0
  br take : 0
MEM -----
WB ----
  0000000000000018 : 00b00f93
  reg[31] <= 000000000000000b
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   11
mulunit_op2                   11
mulunit_add_count           0
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = 000000000000000b du_divisor= 000000000000000b
DECODE: inst=00000f13 itype=2 is_muldiv=0 funct7=0 imm=0000000000000000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 31
exs_rs1_addr = 30
compare = 0
check_start

#                  702
IF ------
     pc : 0000000000000040
 is req : 0
 pc req : 000000000000003c
ID ------
  0000000000000020 : 00000f13
  itype : 000010
  imm   : 0000000000000000
EX -----
  000000000000001c : 03ff0063
  op1     : 000000000000000b
  op2     : 000000000000000b
  alu     : 0000000000000016
  rs1/rs2 : 30/31
  reg1/reg2 : 000000000000000b/000000000000000b
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
  br take : 1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=000f0463 itype=8 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  703
IF ------
     pc : 0000000000000040
 is req : 0
 pc req : 000000000000003c
ID ------
  0000000000000024 : 000f0463
  itype : 001000
  imm   : 0000000000000008
EX -----
  0000000000000020 : 00000f13
  op1     : 0000000000000000
  op2     : 0000000000000000
  alu     : 0000000000000000
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=31
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
  000000000000001c : 03ff0063
	mem stall : 0
	mem rdata : 0000000000000000
 JUMP TO : 000000000000003c
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=000f0463 itype=8 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  704
IF ------
     pc : 000000000000003c
 is req : 0
 pc req : 000000000000003c
ID ------
EX -----
MEM -----
WB ----
  000000000000001c : 03ff0063
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=000f0463 itype=8 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  705
IF ------
     pc : 0000000000000040
 is req : 1
 pc req : 000000000000003c
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=000f0463 itype=8 is_muldiv=0 funct7=0 imm=0000000000000008
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  706
IF ------
     pc : 0000000000000044
 is req : 1
 pc req : 0000000000000040
ID ------
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                    0
mulunit_op2                    0
mulunit_add_count           0
op1 = 0000000000000000 du_dividend= 0000000000000000
op2 = 0000000000000000 du_divisor= 0000000000000000
DECODE: inst=00001f17 itype=16 is_muldiv=0 funct7=0 imm=0000000000001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  707
IF ------
     pc : 0000000000000048
 is req : 1
 pc req : 0000000000000044
ID ------
  000000000000003c : 00001f17
  itype : 010000
  imm   : 0000000000001000
EX -----
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   60
mulunit_op2                 4096
mulunit_add_count           0
op1 = 000000000000003c du_dividend= 000000000000003c
op2 = 0000000000001000 du_divisor= 0000000000001000
DECODE: inst=fc3f2223 itype=4 is_muldiv=0 funct7=126 imm=ffffffffffffffc4
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 0
mems_rd_addr =  0
exs_rs1_addr =  0
compare = 1
check_start

#                  708
IF ------
     pc : 000000000000004c
 is req : 1
 pc req : 0000000000000048
ID ------
  0000000000000040 : fc3f2223
  itype : 000100
  imm   : ffffffffffffffc4
EX -----
  000000000000003c : 00001f17
  op1     : 000000000000003c
  op2     : 0000000000001000
  alu     : 000000000000103c
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   11
mulunit_op2 18446744073709551556
mulunit_add_count           0
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = ffffffffffffffc4 du_divisor= 000000000000003c
DECODE: inst=00001f17 itype=16 is_muldiv=0 funct7=0 imm=0000000000001000
mem_data_hazard = 1
mems_valid = 1
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr = 30
compare = 1
check_start

#                  709
IF ------
     pc : 0000000000000050
 is req : 1
 pc req : 000000000000004c
ID ------
  0000000000000044 : 00001f17
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000040 : fc3f2223
  op1     : 000000000000000b
  op2     : ffffffffffffffc4
  alu     : ffffffffffffffcf
  rs1/rs2 : 30/3
  reg1/reg2 : 000000000000000b/0000000000000001
  dhazard : 1
  mem_hazard=1 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=0 wbs_rd=0
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
  000000000000003c : 00001f17
	mem stall : 0
	mem rdata : fffffffffffff06f
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   11
mulunit_op2 18446744073709551556
mulunit_add_count           0
op1 = 000000000000000b du_dividend= 000000000000000b
op2 = ffffffffffffffc4 du_divisor= 000000000000003c
DECODE: inst=00001f17 itype=16 is_muldiv=0 funct7=0 imm=0000000000001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr = 30
compare = 1
check_start

#                  710
IF ------
     pc : 0000000000000054
 is req : 1
 pc req : 0000000000000050
ID ------
  0000000000000044 : 00001f17
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000040 : fc3f2223
  op1     : 000000000000000b
  op2     : ffffffffffffffc4
  alu     : ffffffffffffffcf
  rs1/rs2 : 30/3
  reg1/reg2 : 000000000000000b/0000000000000001
  dhazard : 1
  mem_hazard=0 wb_hazard=1
  muldiv_stall : 0
  wbs_valid=1 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=0 memq_wready=1 if_fifo_rready=0
MEM -----
WB ----
  000000000000003c : 00001f17
  reg[30] <= 000000000000103c
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                 4156
mulunit_op2 18446744073709551556
mulunit_add_count           0
op1 = 000000000000103c du_dividend= 000000000000103c
op2 = ffffffffffffffc4 du_divisor= 000000000000003c
DECODE: inst=00001f17 itype=16 is_muldiv=0 funct7=0 imm=0000000000001000
mem_data_hazard = 0
mems_valid = 0
mems_ctrl.rwb_en = 1
mems_rd_addr = 30
exs_rs1_addr = 30
compare = 1
check_start

#                  711
IF ------
     pc : 0000000000000058
 is req : 1
 pc req : 0000000000000054
ID ------
  0000000000000044 : 00001f17
  itype : 010000
  imm   : 0000000000001000
EX -----
  0000000000000040 : fc3f2223
  op1     : 000000000000103c
  op2     : ffffffffffffffc4
  alu     : 0000000000001000
  rs1/rs2 : 30/3
  reg1/reg2 : 000000000000103c/0000000000000001
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=1 memq_wready=1 if_fifo_rready=1
MEM -----
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   68
mulunit_op2                 4096
mulunit_add_count           0
op1 = 0000000000000044 du_dividend= 0000000000000044
op2 = 0000000000001000 du_divisor= 0000000000001000
DECODE: inst=fc0f2023 itype=4 is_muldiv=0 funct7=126 imm=ffffffffffffffc0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start

#                  712
IF ------
     pc : 000000000000005c
 is req : 1
 pc req : 0000000000000058
ID ------
  0000000000000048 : fc0f2023
  itype : 000100
  imm   : ffffffffffffffc0
EX -----
  0000000000000044 : 00001f17
  op1     : 0000000000000044
  op2     : 0000000000001000
  alu     : 0000000000001044
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000040 : fc3f2223
	mem stall : 1
	mem rdata : 0000000000000193
WB ----
mulunit_rvalid 0
mulunit_result                                       0
mulunit_state 0
mulunit_op1                   68
mulunit_op2                 4096
mulunit_add_count           0
op1 = 0000000000000044 du_dividend= 0000000000000044
op2 = 0000000000001000 du_divisor= 0000000000001000
DECODE: inst=fc0f2023 itype=4 is_muldiv=0 funct7=126 imm=ffffffffffffffc0
mem_data_hazard = 0
mems_valid = 1
mems_ctrl.rwb_en = 0
mems_rd_addr =  4
exs_rs1_addr =  0
compare = 0
check_start
riscv-tests success!
- src/top.sv:59: Verilog $finish

#                  713
IF ------
     pc : 0000000000000060
 is req : 1
 pc req : 000000000000005c
ID ------
  0000000000000048 : fc0f2023
  itype : 000100
  imm   : ffffffffffffffc0
EX -----
  0000000000000044 : 00001f17
  op1     : 0000000000000044
  op2     : 0000000000001000
  alu     : 0000000000001044
  rs1/rs2 : 0/0
  reg1/reg2 : 0000000000000000/0000000000000000
  dhazard : 0
  mem_hazard=0 wb_hazard=0
  muldiv_stall : 0
  wbs_valid=0 wbs_ctrl.rwb_en=1 wbs_rd=30
  exq_rready=0 memq_wready=0 if_fifo_rready=0
MEM -----
  0000000000000040 : fc3f2223
	mem stall : 1
	mem rdata : 0000000000000193
WB ----
