[   28.422563] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   28.432661] *** VIC IRQ: PRIMARY [1e0/1e4] zero; using CONTROL bank for mask/enable ***
[   28.449587] *** VIC IRQ: Using base b0023000 [1e0]=0x0 [1e4]=0x0 [1e8]=0x0 [1ec]=0x0 ***
[   28.468139] *** VIC IRQ: Calculated v1_7 = 0x0 v1_10 = 0x0 ***
[   28.488342] *** VIC IRQ FALLBACK: core[0x9a70]=0x00000001 core[0x9a7c]=0x00000001 ***
[   28.496453] *** VIC IRQ: About to write v1_7=0x1 to reg 0x1f0 ***
[   28.509143] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   28.525170] *** VIC IRQ: Register writes completed ***
[   28.535337] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   28.549147] *** VIC IRQ: vic_start_ok=1, v1_7=0x1, v1_10=0x0 ***
[   28.565514] *** VIC SUCCESS: FRAME DONE INTERRUPT detected (count=1) ***
[   28.575607] *** VIC SUCCESS: ISP FRAME COUNT UPDATED: 1 (for /proc/jz/isp/isp-w02) ***
[   28.595058] *** VIC SUCCESS: Calling vic_framedone_irq_function ***
[   28.609145] *** VIC FRAME DONE: Frame completion signaled ***
[   28.609161] *** VIC IRQ COMPLETE: Processed v1_7=0x1, v1_10=0x0 - returning IRQ_HANDLED ***
[   28.627951] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   28.627962] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   28.627969] *** VIC FRAME DONE: Frame completion signaled ***
[   28.627976] *** VIC TEST 2: Manual frame done function returned -1066702660 ***
[   28.627982] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   28.627989] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***