OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 31, default_operating_condition tt_025C_1v80 not found.
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/placement/i3c_slow_counters.placement.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 28 pins.
Notice 0:     Created 222 components and 1263 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 159 nets and 462 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/placement/i3c_slow_counters.placement.def
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): CLK_SLOW clk_SCL clk_SCL_n
[INFO]: Running Clock Tree Synthesis...
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Create characterization  *
 *****************************
Number of created patterns = 50000.
Number of created patterns = 100000.
Number of created patterns = 150000.
Number of created patterns = 200000.
Number of created patterns = 250000.
Number of created patterns = 300000.
Number of created patterns = 313632.
 Compiling LUT
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          39           1         199
    [WARNING] 6336 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 216480
    Num keys in characterization LUT: 1875
    Actual min input cap: 2
 **********************
 *  Find clock roots  *
 **********************
 Running TritonCTS with user-specified clock roots: CLK_SLOW clk_SCL clk_SCL_n
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
 Net "CLK_SLOW" found
 Initializing clock net for : "CLK_SLOW"
 Clock net "CLK_SLOW" has 19 sinks
 Net "clk_SCL" found
 Initializing clock net for : "clk_SCL"
    [WARNING] Net "clk_SCL" has 1 sinks. Skipping...
 Net "clk_SCL_n" found
 Initializing clock net for : "clk_SCL_n"
    [WARNING] Net "clk_SCL_n" has 1 sinks. Skipping...
 TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 4 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net CLK_SLOW...
    Tot. number of sinks: 19
    Sinks will be clustered in groups of 20 and a maximum diameter of 50 um
    Number of static layers: 0
 Wire segment unit: 13000 dbu (13 um)
 Original sink region: [(7165, 14900), (49415, 58420)]
 Normalized sink region: [(0.551154, 1.14615), (3.80115, 4.49385)]
    Width:  3.25
    Height: 3.34769
 [WARNING] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    # sinks per sub-region: 10
    Sub-region size: 3.25 X 1.67385
    Segment length (rounded): 1
    Key: 216712 outSlew: 11 load: 1 length: 1 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 19
 Clock topology of net "CLK_SLOW" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 19853.8 dbu.
 Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "CLK_SLOW" to DB
    Created 3 clock buffers.
    Minimum number of buffers in the clock path: 2.
    Maximum number of buffers in the clock path: 2.
    Created 3 clock nets.
    Fanout distribution for the current clock = 9:1, 10:1.
    Max level of the clock tree: 1.
 ... End of TritonCTS execution.
[INFO]: Repairing long wires on clock nets...
[INFO]: Legalizing...
Design Stats
--------------------------------
total instances           225
multi row instances         0
fixed instances            84
nets                      164
design area            3002.9 u^2
fixed area              205.2 u^2
movable area           1291.2 u^2
utilization                46 %
utilization padded         48 %
rows                       20
row height                2.7 u

Placement Analysis
--------------------------------
total displacement       27.7 u
average displacement      0.1 u
max displacement          6.7 u
original HPWL          2527.2 u
legalized HPWL         2618.1 u
delta HPWL                  4 %

[INFO DPL-0020] Mirrored 61 instances
[INFO DPL-0021] HPWL before            2618.1 u
[INFO DPL-0022] HPWL after             2538.0 u
[INFO DPL-0023] HPWL delta               -3.1 %
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
No paths found.
Startpoint: _184_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _192_ (rising edge-triggered flip-flop clocked by core_clock_1)
Path Group: core_clock_1
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock slow_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _184_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.06    0.21    0.21 ^ _184_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           check_idle_n (net)
                  0.06    0.00    0.21 ^ _137_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.05    0.26 ^ _137_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _013_ (net)
                  0.03    0.00    0.26 ^ _192_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.26   data arrival time

                  0.00    0.00    0.00   clock core_clock_1 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _192_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.26   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: _185_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _200_ (rising edge-triggered flip-flop clocked by core_clock_2)
Path Group: core_clock_2
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock slow_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _185_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.05    0.21    0.21 ^ _185_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           check_idle (net)
                  0.05    0.00    0.21 ^ _177_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.06    0.26 ^ _177_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _021_ (net)
                  0.03    0.00    0.26 ^ _200_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.26   data arrival time

                  0.00    0.00    0.00   clock core_clock_2 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _200_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.26   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: _182_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _184_ (rising edge-triggered flip-flop clocked by slow_clock)
Path Group: slow_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock slow_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _182_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.07    0.22    0.22 ^ _182_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           sync_idle_check_n.clk_copy (net)
                  0.07    0.00    0.22 ^ _166_/A1 (sky130_fd_sc_hd__o22a_1)
                  0.03    0.08    0.29 ^ _166_/X (sky130_fd_sc_hd__o22a_1)
     1    0.00                           _005_ (net)
                  0.03    0.00    0.29 ^ _184_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.29   data arrival time

                  0.00    0.00    0.00   clock slow_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _184_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _184_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _192_ (rising edge-triggered flip-flop clocked by core_clock_1)
Path Group: core_clock_1
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00   50.00   50.00   clock slow_clock (rise edge)
                          0.00   50.00   clock network delay (ideal)
                  0.00    0.00   50.00 ^ _184_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.11    0.74   50.74 v _184_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           check_idle_n (net)
                  0.11    0.00   50.74 v _137_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.17   50.91 v _137_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _013_ (net)
                  0.05    0.00   50.91 v _192_/D (sky130_fd_sc_hd__dfrtp_1)
                                 50.91   data arrival time

                  0.00   60.00   60.00   clock core_clock_1 (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ _192_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.29   59.71   library setup time
                                 59.71   data required time
-----------------------------------------------------------------------------
                                 59.71   data required time
                                -50.91   data arrival time
-----------------------------------------------------------------------------
                                  8.80   slack (MET)


Startpoint: _185_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _200_ (rising edge-triggered flip-flop clocked by core_clock_2)
Path Group: core_clock_2
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00   50.00   50.00   clock slow_clock (rise edge)
                          0.00   50.00   clock network delay (ideal)
                  0.00    0.00   50.00 ^ _185_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.10    0.73   50.73 v _185_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           check_idle (net)
                  0.10    0.00   50.73 v _177_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.18   50.91 v _177_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _021_ (net)
                  0.05    0.00   50.91 v _200_/D (sky130_fd_sc_hd__dfrtp_1)
                                 50.91   data arrival time

                  0.00   60.00   60.00   clock core_clock_2 (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ _200_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.29   59.71   library setup time
                                 59.71   data required time
-----------------------------------------------------------------------------
                                 59.71   data required time
                                -50.91   data arrival time
-----------------------------------------------------------------------------
                                  8.80   slack (MET)


Startpoint: _192_ (rising edge-triggered flip-flop clocked by core_clock_1)
Endpoint: _182_ (rising edge-triggered flip-flop clocked by slow_clock)
Path Group: slow_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00   40.00   40.00   clock core_clock_1 (rise edge)
                          0.00   40.00   clock network delay (ideal)
                  0.00    0.00   40.00 ^ _192_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.04    0.33   40.33 v _192_/Q (sky130_fd_sc_hd__dfrtp_1)
     1    0.00                           sync_idle_check_n.scl_data (net)
                  0.04    0.00   40.33 v _182_/D (sky130_fd_sc_hd__dfrtp_1)
                                 40.33   data arrival time

                  0.00   50.00   50.00   clock slow_clock (rise edge)
                          0.00   50.00   clock network delay (ideal)
                          0.00   50.00   clock reconvergence pessimism
                                 50.00 ^ _182_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.28   49.72   library setup time
                                 49.72   data required time
-----------------------------------------------------------------------------
                                 49.72   data required time
                                -40.33   data arrival time
-----------------------------------------------------------------------------
                                  9.38   slack (MET)


No paths found.
wns 0.00
tns 0.00
Clock core_clock_1
No launch/capture paths found.

Clock core_clock_2
No launch/capture paths found.

Clock slow_clock
Latency      CRPR       Skew
_188_/CLK ^
   0.55
_195_/CLK ^
   0.27      0.00       0.28

