// Seed: 2927387760
module module_0 (
    output tri0 id_0,
    input tri id_1,
    output wire id_2,
    output wand id_3,
    input tri0 id_4,
    output supply0 id_5
);
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wire id_3,
    input uwire id_4,
    input supply0 id_5,
    inout tri0 id_6,
    output tri0 id_7,
    input tri id_8
    , id_10
);
  wire id_11;
  if (1) begin : LABEL_0
    logic [-1 : 1] id_12;
    ;
  end else begin : LABEL_1
    always_comb id_10 = new;
  end
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_6,
      id_6,
      id_7
  );
  wire id_13;
endmodule
