\hypertarget{stm32f4xx__hal__flash_8h}{}\doxysection{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f4xx\+\_\+hal\+\_\+flash.h File Reference}
\label{stm32f4xx__hal__flash_8h}\index{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_flash.h@{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_flash.h}}


Header file of FLASH HAL module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+flash\+\_\+ramfunc.\+h\char`\"{}}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_f_l_a_s_h___process_type_def}{FLASH\+\_\+\+Process\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FLASH handle Structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___error___code_gae7fb9ee7198d393aba27ade3a9f50a70}{HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+NONE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___error___code_ga33008f2ad5085cd4158dd260fb2d124d}{HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+RD}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___error___code_ga7132ff3b7f45c0cfe818d61bdb01dc64}{HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+PGS}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___error___code_ga4c79d30899d81069a5a7d36c9a008114}{HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+PGP}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___error___code_gad9f62b6567543610f667bce580550662}{HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+PGA}}~0x00000008U
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___error___code_ga27e871d85f9311272098315bc3723075}{HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+WRP}}~0x00000010U
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___error___code_gafa1433e0ca2366478928c04244310d44}{HAL\+\_\+\+FLASH\+\_\+\+ERROR\+\_\+\+OPERATION}}~0x00000020U
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___type___program_gac975d7139325057ed0069c6b55e4faed}{FLASH\+\_\+\+TYPEPROGRAM\+\_\+\+BYTE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___type___program_ga2b607dfc2efd463a8530e327bc755582}{FLASH\+\_\+\+TYPEPROGRAM\+\_\+\+HALFWORD}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___type___program_gadd25c6821539030ba6711e7c0d586c3e}{FLASH\+\_\+\+TYPEPROGRAM\+\_\+\+WORD}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___type___program_gabdc2b0b4d2e66c2be90fafbfbf1e225f}{FLASH\+\_\+\+TYPEPROGRAM\+\_\+\+DOUBLEWORD}}~0x00000003U
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___flag__definition_gaf043ba4d8f837350bfc7754a99fae5a9}{FLASH\+\_\+\+FLAG\+\_\+\+EOP}}~FLASH\+\_\+\+SR\+\_\+\+EOP
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___flag__definition_gad8a96ceda91fcf0d1299da933b5816f1}{FLASH\+\_\+\+FLAG\+\_\+\+OPERR}}~FLASH\+\_\+\+SR\+\_\+\+SOP
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___flag__definition_ga6abf64f916992585899369166db3f266}{FLASH\+\_\+\+FLAG\+\_\+\+WRPERR}}~FLASH\+\_\+\+SR\+\_\+\+WRPERR
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___flag__definition_ga2c3f4dbea065f8ea2987eada4dab30bd}{FLASH\+\_\+\+FLAG\+\_\+\+PGAERR}}~FLASH\+\_\+\+SR\+\_\+\+PGAERR
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___flag__definition_ga88a93907641f5eeb4091a26b84c94897}{FLASH\+\_\+\+FLAG\+\_\+\+PGPERR}}~FLASH\+\_\+\+SR\+\_\+\+PGPERR
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___flag__definition_ga25b80c716320e667162846da8be09b68}{FLASH\+\_\+\+FLAG\+\_\+\+PGSERR}}~FLASH\+\_\+\+SR\+\_\+\+PGSERR
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___flag__definition_gad3bc368f954ad7744deda3315da2fff7}{FLASH\+\_\+\+FLAG\+\_\+\+BSY}}~FLASH\+\_\+\+SR\+\_\+\+BSY
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___interrupt__definition_gaea20e80e1806d58a7544cfe8659e7f11}{FLASH\+\_\+\+IT\+\_\+\+EOP}}~FLASH\+\_\+\+CR\+\_\+\+EOPIE
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___interrupt__definition_ga4e2c23ab8c1b9a5ee49bf6d695d9ae8c}{FLASH\+\_\+\+IT\+\_\+\+ERR}}~0x02000000U
\item 
\#define {\bfseries FLASH\+\_\+\+PSIZE\+\_\+\+BYTE}~0x00000000U
\item 
\#define {\bfseries FLASH\+\_\+\+PSIZE\+\_\+\+HALF\+\_\+\+WORD}~0x00000100U
\item 
\#define {\bfseries FLASH\+\_\+\+PSIZE\+\_\+\+WORD}~0x00000200U
\item 
\#define {\bfseries FLASH\+\_\+\+PSIZE\+\_\+\+DOUBLE\+\_\+\+WORD}~0x00000300U
\item 
\#define {\bfseries CR\+\_\+\+PSIZE\+\_\+\+MASK}~0x\+FFFFFCFFU
\item 
\#define {\bfseries RDP\+\_\+\+KEY}~((uint16\+\_\+t)0x00\+A5)
\item 
\#define {\bfseries FLASH\+\_\+\+KEY1}~0x45670123U
\item 
\#define {\bfseries FLASH\+\_\+\+KEY2}~0x\+CDEF89\+ABU
\item 
\#define {\bfseries FLASH\+\_\+\+OPT\+\_\+\+KEY1}~0x08192\+A3\+BU
\item 
\#define {\bfseries FLASH\+\_\+\+OPT\+\_\+\+KEY2}~0x4\+C5\+D6\+E7\+FU
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gac1c9f459b798cc3700b90a6245df5a1a}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+SET\+\_\+\+LATENCY}}(\+\_\+\+\_\+\+LATENCY\+\_\+\+\_\+)~($\ast$(\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t $\ast$)\mbox{\hyperlink{group___f_l_a_s_h___private___constants_gaeaca61fbcff69df08100280868bff214}{ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS}} = (uint8\+\_\+t)(\+\_\+\+\_\+\+LATENCY\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Set the FLASH Latency. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gaa537e44d74ce35ff5bfef80edf03f895}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+GET\+\_\+\+LATENCY}}()~(READ\+\_\+\+BIT((FLASH-\/$>$ACR), FLASH\+\_\+\+ACR\+\_\+\+LATENCY))
\begin{DoxyCompactList}\small\item\em Get the FLASH Latency. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gad36059641057f824516303ea92734e6f}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+PREFETCH\+\_\+\+BUFFER\+\_\+\+ENABLE}}()~(FLASH-\/$>$ACR $\vert$= FLASH\+\_\+\+ACR\+\_\+\+PRFTEN)
\begin{DoxyCompactList}\small\item\em Enable the FLASH prefetch buffer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga646a4cb92e85659334d14a8c78f0ede8}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+PREFETCH\+\_\+\+BUFFER\+\_\+\+DISABLE}}()~(FLASH-\/$>$ACR \&= ($\sim$FLASH\+\_\+\+ACR\+\_\+\+PRFTEN))
\begin{DoxyCompactList}\small\item\em Disable the FLASH prefetch buffer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gaddb00cd85fe48a524fad33c7fe63e038}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+INSTRUCTION\+\_\+\+CACHE\+\_\+\+ENABLE}}()~(FLASH-\/$>$ACR $\vert$= FLASH\+\_\+\+ACR\+\_\+\+ICEN)
\begin{DoxyCompactList}\small\item\em Enable the FLASH instruction cache. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga01bf00ed6e7c0e74ed0931f3b8b033ed}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+INSTRUCTION\+\_\+\+CACHE\+\_\+\+DISABLE}}()~(FLASH-\/$>$ACR \&= ($\sim$FLASH\+\_\+\+ACR\+\_\+\+ICEN))
\begin{DoxyCompactList}\small\item\em Disable the FLASH instruction cache. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gad94db5b43a234c8dd3dde8fcf0e4cedd}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+DATA\+\_\+\+CACHE\+\_\+\+ENABLE}}()~(FLASH-\/$>$ACR $\vert$= FLASH\+\_\+\+ACR\+\_\+\+DCEN)
\begin{DoxyCompactList}\small\item\em Enable the FLASH data cache. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga247f85a1fcc780be21f9fc2f1d29ee7e}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+DATA\+\_\+\+CACHE\+\_\+\+DISABLE}}()~(FLASH-\/$>$ACR \&= ($\sim$FLASH\+\_\+\+ACR\+\_\+\+DCEN))
\begin{DoxyCompactList}\small\item\em Disable the FLASH data cache. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga69dff538775ee23738d54eef4a259b66}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+INSTRUCTION\+\_\+\+CACHE\+\_\+\+RESET}}()
\begin{DoxyCompactList}\small\item\em Resets the FLASH instruction Cache. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga3b94f4f103ddab361802c8defd3a9c34}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+DATA\+\_\+\+CACHE\+\_\+\+RESET}}()
\begin{DoxyCompactList}\small\item\em Resets the FLASH data Cache. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga13fa137a911f02a2f94fb9fb0762a340}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(FLASH-\/$>$CR $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the specified FLASH interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga1f40f507b5d4b3a4da68e4244a1097ee}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(FLASH-\/$>$CR \&= $\sim$(uint32\+\_\+t)(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the specified FLASH interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga0d3dd161fecc0e47c9e109c7c28672c1}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((FLASH-\/$>$SR \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Get the specified FLASH flag status. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga68e49c4675761e2ec35153e747de7622}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(FLASH-\/$>$SR = (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the specified FLASH flags. \end{DoxyCompactList}\item 
\#define {\bfseries ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS}~0x40023\+C00U
\begin{DoxyCompactList}\small\item\em ACR register byte 0 (Bits\mbox{[}7\+:0\mbox{]}) base address ~\newline
 \end{DoxyCompactList}\item 
\#define {\bfseries OPTCR\+\_\+\+BYTE0\+\_\+\+ADDRESS}~0x40023\+C14U
\begin{DoxyCompactList}\small\item\em OPTCR register byte 0 (Bits\mbox{[}7\+:0\mbox{]}) base address ~\newline
 \end{DoxyCompactList}\item 
\#define {\bfseries OPTCR\+\_\+\+BYTE1\+\_\+\+ADDRESS}~0x40023\+C15U
\begin{DoxyCompactList}\small\item\em OPTCR register byte 1 (Bits\mbox{[}15\+:8\mbox{]}) base address ~\newline
 \end{DoxyCompactList}\item 
\#define {\bfseries OPTCR\+\_\+\+BYTE2\+\_\+\+ADDRESS}~0x40023\+C16U
\begin{DoxyCompactList}\small\item\em OPTCR register byte 2 (Bits\mbox{[}23\+:16\mbox{]}) base address ~\newline
 \end{DoxyCompactList}\item 
\#define {\bfseries OPTCR\+\_\+\+BYTE3\+\_\+\+ADDRESS}~0x40023\+C17U
\begin{DoxyCompactList}\small\item\em OPTCR register byte 3 (Bits\mbox{[}31\+:24\mbox{]}) base address ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___i_s___f_l_a_s_h___definitions_gaa189973d36fcbbaf7f758c682247ad39}{IS\+\_\+\+FLASH\+\_\+\+TYPEPROGRAM}}(VALUE)
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___f_l_a_s_h___exported___types_ga2b0268387bc11bcab76be9ce7c43eaaf}\label{group___f_l_a_s_h___exported___types_ga2b0268387bc11bcab76be9ce7c43eaaf}} 
enum \mbox{\hyperlink{group___f_l_a_s_h___exported___types_ga2b0268387bc11bcab76be9ce7c43eaaf}{FLASH\+\_\+\+Procedure\+Type\+Def}} \{ {\bfseries FLASH\+\_\+\+PROC\+\_\+\+NONE} = 0U
, {\bfseries FLASH\+\_\+\+PROC\+\_\+\+SECTERASE}
, {\bfseries FLASH\+\_\+\+PROC\+\_\+\+MASSERASE}
, {\bfseries FLASH\+\_\+\+PROC\+\_\+\+PROGRAM}
 \}
\begin{DoxyCompactList}\small\item\em FLASH Procedure structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+FLASH\+\_\+\+Program} (uint32\+\_\+t Type\+Program, uint32\+\_\+t Address, uint64\+\_\+t Data)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+FLASH\+\_\+\+Program\+\_\+\+IT} (uint32\+\_\+t Type\+Program, uint32\+\_\+t Address, uint64\+\_\+t Data)
\item 
void {\bfseries HAL\+\_\+\+FLASH\+\_\+\+IRQHandler} (void)
\item 
void {\bfseries HAL\+\_\+\+FLASH\+\_\+\+End\+Of\+Operation\+Callback} (uint32\+\_\+t Return\+Value)
\item 
void {\bfseries HAL\+\_\+\+FLASH\+\_\+\+Operation\+Error\+Callback} (uint32\+\_\+t Return\+Value)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+FLASH\+\_\+\+Unlock} (void)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+FLASH\+\_\+\+Lock} (void)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+FLASH\+\_\+\+OB\+\_\+\+Unlock} (void)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+FLASH\+\_\+\+OB\+\_\+\+Lock} (void)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+FLASH\+\_\+\+OB\+\_\+\+Launch} (void)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+FLASH\+\_\+\+Get\+Error} (void)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries FLASH\+\_\+\+Wait\+For\+Last\+Operation} (uint32\+\_\+t Timeout)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of FLASH HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 