library IEEE;
use ieee.std_logic_1164.all;

ENTITY pr2_er2 is
port(x1, x2, x3, x4 : in std_logic;
	f     : out std_logic);
end pr2_er2;

architecture behavior of pr2_er2 is
begin
	f<=(x3 or x4 or x1) and (x3 or not x4 or not x1) and (not x3 or not x4 or not x1) and (not x3 or x4 or not x1 or x2);
end behavior;