.include "macros.inc"
.file "mem_TRK.c"

# 0x80003590 - 0x800035E4
.section .init, "ax"
.balign 4

.fn TRK_memset, global
/* 80003590 00000670  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80003594 00000674  7C 08 02 A6 */	mflr r0
/* 80003598 00000678  90 01 00 14 */	stw r0, 0x14(r1)
/* 8000359C 0000067C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800035A0 00000680  7C 7F 1B 78 */	mr r31, r3
/* 800035A4 00000684  48 1F 05 85 */	bl TRK_fill_mem
/* 800035A8 00000688  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800035AC 0000068C  7F E3 FB 78 */	mr r3, r31
/* 800035B0 00000690  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 800035B4 00000694  7C 08 03 A6 */	mtlr r0
/* 800035B8 00000698  38 21 00 10 */	addi r1, r1, 0x10
/* 800035BC 0000069C  4E 80 00 20 */	blr
.endfn TRK_memset

.fn TRK_memcpy, global
/* 800035C0 000006A0  38 84 FF FF */	addi r4, r4, -0x1
/* 800035C4 000006A4  38 C3 FF FF */	addi r6, r3, -0x1
/* 800035C8 000006A8  38 A5 00 01 */	addi r5, r5, 0x1
/* 800035CC 000006AC  48 00 00 0C */	b .L_800035D8
.L_800035D0:
/* 800035D0 000006B0  8C 04 00 01 */	lbzu r0, 0x1(r4)
/* 800035D4 000006B4  9C 06 00 01 */	stbu r0, 0x1(r6)
.L_800035D8:
/* 800035D8 000006B8  34 A5 FF FF */	addic. r5, r5, -0x1
/* 800035DC 000006BC  40 82 FF F4 */	bne .L_800035D0
/* 800035E0 000006C0  4E 80 00 20 */	blr
.endfn TRK_memcpy

# 0x801F3B28 - 0x801F3BE0
.text
.balign 4

.fn TRK_fill_mem, local
/* 801F3B28 001F0C08  28 05 00 20 */	cmplwi r5, 0x20
/* 801F3B2C 001F0C0C  54 84 06 3E */	clrlwi r4, r4, 24
/* 801F3B30 001F0C10  38 C3 FF FF */	addi r6, r3, -0x1
/* 801F3B34 001F0C14  7C 87 23 78 */	mr r7, r4
/* 801F3B38 001F0C18  41 80 00 90 */	blt .L_801F3BC8
/* 801F3B3C 001F0C1C  7C C0 30 F8 */	nor r0, r6, r6
/* 801F3B40 001F0C20  54 03 07 BF */	clrlwi. r3, r0, 30
/* 801F3B44 001F0C24  41 82 00 14 */	beq .L_801F3B58
/* 801F3B48 001F0C28  7C A3 28 50 */	subf r5, r3, r5
.L_801F3B4C:
/* 801F3B4C 001F0C2C  34 63 FF FF */	addic. r3, r3, -0x1
/* 801F3B50 001F0C30  9C E6 00 01 */	stbu r7, 0x1(r6)
/* 801F3B54 001F0C34  40 82 FF F8 */	bne .L_801F3B4C
.L_801F3B58:
/* 801F3B58 001F0C38  28 07 00 00 */	cmplwi r7, 0x0
/* 801F3B5C 001F0C3C  41 82 00 1C */	beq .L_801F3B78
/* 801F3B60 001F0C40  54 E3 C0 0E */	slwi r3, r7, 24
/* 801F3B64 001F0C44  54 E0 80 1E */	slwi r0, r7, 16
/* 801F3B68 001F0C48  54 E4 40 2E */	slwi r4, r7, 8
/* 801F3B6C 001F0C4C  7C 60 03 78 */	or r0, r3, r0
/* 801F3B70 001F0C50  7C 80 03 78 */	or r0, r4, r0
/* 801F3B74 001F0C54  7C E7 03 78 */	or r7, r7, r0
.L_801F3B78:
/* 801F3B78 001F0C58  54 A4 D9 7F */	srwi. r4, r5, 5
/* 801F3B7C 001F0C5C  38 66 FF FD */	addi r3, r6, -0x3
/* 801F3B80 001F0C60  41 82 00 2C */	beq .L_801F3BAC
.L_801F3B84:
/* 801F3B84 001F0C64  90 E3 00 04 */	stw r7, 0x4(r3)
/* 801F3B88 001F0C68  34 84 FF FF */	addic. r4, r4, -0x1
/* 801F3B8C 001F0C6C  90 E3 00 08 */	stw r7, 0x8(r3)
/* 801F3B90 001F0C70  90 E3 00 0C */	stw r7, 0xc(r3)
/* 801F3B94 001F0C74  90 E3 00 10 */	stw r7, 0x10(r3)
/* 801F3B98 001F0C78  90 E3 00 14 */	stw r7, 0x14(r3)
/* 801F3B9C 001F0C7C  90 E3 00 18 */	stw r7, 0x18(r3)
/* 801F3BA0 001F0C80  90 E3 00 1C */	stw r7, 0x1c(r3)
/* 801F3BA4 001F0C84  94 E3 00 20 */	stwu r7, 0x20(r3)
/* 801F3BA8 001F0C88  40 82 FF DC */	bne .L_801F3B84
.L_801F3BAC:
/* 801F3BAC 001F0C8C  54 A4 F7 7F */	extrwi. r4, r5, 3, 27
/* 801F3BB0 001F0C90  41 82 00 10 */	beq .L_801F3BC0
.L_801F3BB4:
/* 801F3BB4 001F0C94  34 84 FF FF */	addic. r4, r4, -0x1
/* 801F3BB8 001F0C98  94 E3 00 04 */	stwu r7, 0x4(r3)
/* 801F3BBC 001F0C9C  40 82 FF F8 */	bne .L_801F3BB4
.L_801F3BC0:
/* 801F3BC0 001F0CA0  38 C3 00 03 */	addi r6, r3, 0x3
/* 801F3BC4 001F0CA4  54 A5 07 BE */	clrlwi r5, r5, 30
.L_801F3BC8:
/* 801F3BC8 001F0CA8  28 05 00 00 */	cmplwi r5, 0x0
/* 801F3BCC 001F0CAC  4D 82 00 20 */	beqlr
.L_801F3BD0:
/* 801F3BD0 001F0CB0  34 A5 FF FF */	addic. r5, r5, -0x1
/* 801F3BD4 001F0CB4  9C E6 00 01 */	stbu r7, 0x1(r6)
/* 801F3BD8 001F0CB8  40 82 FF F8 */	bne .L_801F3BD0
/* 801F3BDC 001F0CBC  4E 80 00 20 */	blr
.endfn TRK_fill_mem
