// Seed: 3359778949
module module_0 (
    input  tri1  id_0,
    output wor   id_1,
    input  tri   id_2,
    output tri1  id_3,
    input  tri0  id_4,
    input  wor   id_5,
    input  wor   id_6,
    input  tri0  id_7,
    output uwire id_8
);
  wire id_10;
  id_11(
      id_5, 1, 1
  );
  assign id_8 = id_7;
  always @(id_4 == 1'b0 or posedge id_4) begin : LABEL_0$display
    ;
  end
endmodule
module module_1 (
    input wand id_0,
    input wire id_1
    , id_4,
    output supply1 id_2
);
  assign id_4 = id_0;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_2,
      id_4,
      id_4,
      id_1,
      id_1,
      id_2
  );
endmodule
