|singleCycleProc
BranchOut <= Branch.DB_MAX_OUTPUT_PORT_TYPE
GClock => LPM_ROM:InstructionMemory.inclock
GClock => eightBitRegister:PC.i_clock
GClock => RegisterFile:RegFile.i_clock
GClock => LPM_RAM_DQ:DataMemory.inclock
GReset => eightBitRegister:PC.i_resetBar
GReset => RegisterFile:RegFile.i_resetBar
WriteRegAdd[0] <= MUX2_5bit:RegDstMUX.y[0]
WriteRegAdd[1] <= MUX2_5bit:RegDstMUX.y[1]
WriteRegAdd[2] <= MUX2_5bit:RegDstMUX.y[2]
WriteRegAdd[3] <= MUX2_5bit:RegDstMUX.y[3]
WriteRegAdd[4] <= MUX2_5bit:RegDstMUX.y[4]
ZeroOut <= Zero.DB_MAX_OUTPUT_PORT_TYPE
MemWriteOut <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE
RegWriteOut <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
DataMemOut[0] <= LPM_RAM_DQ:DataMemory.q[0]
DataMemOut[1] <= LPM_RAM_DQ:DataMemory.q[1]
DataMemOut[2] <= LPM_RAM_DQ:DataMemory.q[2]
DataMemOut[3] <= LPM_RAM_DQ:DataMemory.q[3]
DataMemOut[4] <= LPM_RAM_DQ:DataMemory.q[4]
DataMemOut[5] <= LPM_RAM_DQ:DataMemory.q[5]
DataMemOut[6] <= LPM_RAM_DQ:DataMemory.q[6]
DataMemOut[7] <= LPM_RAM_DQ:DataMemory.q[7]
InstructionOut[0] <= Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[1] <= Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[2] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[3] <= Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[4] <= Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[5] <= Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[6] <= Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[7] <= Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[8] <= Instruction[8].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[9] <= Instruction[9].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[10] <= Instruction[10].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[11] <= Instruction[11].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[12] <= Instruction[12].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[13] <= Instruction[13].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[14] <= Instruction[14].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[15] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[16] <= Instruction[16].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[17] <= Instruction[17].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[18] <= Instruction[18].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[19] <= Instruction[19].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[20] <= Instruction[20].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[21] <= Instruction[21].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[22] <= Instruction[22].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[23] <= Instruction[23].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[24] <= Instruction[24].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[25] <= Instruction[25].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[26] <= Instruction[26].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[27] <= Instruction[27].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[28] <= Instruction[28].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[29] <= Instruction[29].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[30] <= Instruction[30].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[31] <= Instruction[31].DB_MAX_OUTPUT_PORT_TYPE
MuxOut[0] <= MUX8_8bit:OutputMux.y[0]
MuxOut[1] <= MUX8_8bit:OutputMux.y[1]
MuxOut[2] <= MUX8_8bit:OutputMux.y[2]
MuxOut[3] <= MUX8_8bit:OutputMux.y[3]
MuxOut[4] <= MUX8_8bit:OutputMux.y[4]
MuxOut[5] <= MUX8_8bit:OutputMux.y[5]
MuxOut[6] <= MUX8_8bit:OutputMux.y[6]
MuxOut[7] <= MUX8_8bit:OutputMux.y[7]
ValueSelect[0] => MUX8_8bit:OutputMux.s[0]
ValueSelect[1] => MUX8_8bit:OutputMux.s[1]
ValueSelect[2] => MUX8_8bit:OutputMux.s[2]
Operation[0] <= aluCU:ALUControl.Operation[0]
Operation[1] <= aluCU:ALUControl.Operation[1]
Operation[2] <= aluCU:ALUControl.Operation[2]


|singleCycleProc|ControlUnit:ControlUnit
OpCode[0] => lw.IN0
OpCode[0] => bne.IN0
OpCode[0] => rFormat.IN0
OpCode[0] => j.IN0
OpCode[1] => lw.IN1
OpCode[1] => j.IN1
OpCode[1] => rFormat.IN1
OpCode[1] => bne.IN1
OpCode[2] => beq.IN1
OpCode[2] => bne.IN1
OpCode[2] => rFormat.IN1
OpCode[2] => lw.IN1
OpCode[2] => j.IN1
OpCode[3] => sw.IN1
OpCode[3] => rFormat.IN1
OpCode[3] => lw.IN1
OpCode[3] => beq.IN1
OpCode[3] => bne.IN1
OpCode[3] => j.IN1
OpCode[4] => rFormat.IN1
OpCode[4] => lw.IN1
OpCode[4] => sw.IN1
OpCode[4] => beq.IN1
OpCode[4] => bne.IN1
OpCode[4] => j.IN1
OpCode[5] => lw.IN1
OpCode[5] => sw.IN1
OpCode[5] => rFormat.IN1
OpCode[5] => beq.IN1
OpCode[5] => bne.IN1
OpCode[5] => j.IN1
RegDst <= rFormat.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= lw.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= lw.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= sw.DB_MAX_OUTPUT_PORT_TYPE
Branch <= beq.DB_MAX_OUTPUT_PORT_TYPE
BranchNEQ <= bne.DB_MAX_OUTPUT_PORT_TYPE
Jump <= j.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= ALUOp.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= rFormat.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|LPM_ROM:InstructionMemory
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
address[7] => altrom:srom.address[7]
inclock => altrom:srom.clocki
outclock => ~NO_FANOUT~
memenab => otri[31].OE
memenab => otri[30].OE
memenab => otri[29].OE
memenab => otri[28].OE
memenab => otri[27].OE
memenab => otri[26].OE
memenab => otri[25].OE
memenab => otri[24].OE
memenab => otri[23].OE
memenab => otri[22].OE
memenab => otri[21].OE
memenab => otri[20].OE
memenab => otri[19].OE
memenab => otri[18].OE
memenab => otri[17].OE
memenab => otri[16].OE
memenab => otri[15].OE
memenab => otri[14].OE
memenab => otri[13].OE
memenab => otri[12].OE
memenab => otri[11].OE
memenab => otri[10].OE
memenab => otri[9].OE
memenab => otri[8].OE
memenab => otri[7].OE
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= otri[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= otri[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= otri[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= otri[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= otri[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= otri[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= otri[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= otri[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= otri[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= otri[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= otri[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= otri[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= otri[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= otri[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= otri[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= otri[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= otri[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= otri[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= otri[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= otri[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= otri[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= otri[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= otri[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= otri[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= otri[31].DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|LPM_ROM:InstructionMemory|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
address[6] => altsyncram:rom_block.address_a[6]
address[7] => altsyncram:rom_block.address_a[7]
clocki => altsyncram:rom_block.clock0
clocko => ~NO_FANOUT~
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]
q[6] <= altsyncram:rom_block.q_a[6]
q[7] <= altsyncram:rom_block.q_a[7]
q[8] <= altsyncram:rom_block.q_a[8]
q[9] <= altsyncram:rom_block.q_a[9]
q[10] <= altsyncram:rom_block.q_a[10]
q[11] <= altsyncram:rom_block.q_a[11]
q[12] <= altsyncram:rom_block.q_a[12]
q[13] <= altsyncram:rom_block.q_a[13]
q[14] <= altsyncram:rom_block.q_a[14]
q[15] <= altsyncram:rom_block.q_a[15]
q[16] <= altsyncram:rom_block.q_a[16]
q[17] <= altsyncram:rom_block.q_a[17]
q[18] <= altsyncram:rom_block.q_a[18]
q[19] <= altsyncram:rom_block.q_a[19]
q[20] <= altsyncram:rom_block.q_a[20]
q[21] <= altsyncram:rom_block.q_a[21]
q[22] <= altsyncram:rom_block.q_a[22]
q[23] <= altsyncram:rom_block.q_a[23]
q[24] <= altsyncram:rom_block.q_a[24]
q[25] <= altsyncram:rom_block.q_a[25]
q[26] <= altsyncram:rom_block.q_a[26]
q[27] <= altsyncram:rom_block.q_a[27]
q[28] <= altsyncram:rom_block.q_a[28]
q[29] <= altsyncram:rom_block.q_a[29]
q[30] <= altsyncram:rom_block.q_a[30]
q[31] <= altsyncram:rom_block.q_a[31]


|singleCycleProc|LPM_ROM:InstructionMemory|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qd01:auto_generated.address_a[0]
address_a[1] => altsyncram_qd01:auto_generated.address_a[1]
address_a[2] => altsyncram_qd01:auto_generated.address_a[2]
address_a[3] => altsyncram_qd01:auto_generated.address_a[3]
address_a[4] => altsyncram_qd01:auto_generated.address_a[4]
address_a[5] => altsyncram_qd01:auto_generated.address_a[5]
address_a[6] => altsyncram_qd01:auto_generated.address_a[6]
address_a[7] => altsyncram_qd01:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qd01:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qd01:auto_generated.q_a[0]
q_a[1] <= altsyncram_qd01:auto_generated.q_a[1]
q_a[2] <= altsyncram_qd01:auto_generated.q_a[2]
q_a[3] <= altsyncram_qd01:auto_generated.q_a[3]
q_a[4] <= altsyncram_qd01:auto_generated.q_a[4]
q_a[5] <= altsyncram_qd01:auto_generated.q_a[5]
q_a[6] <= altsyncram_qd01:auto_generated.q_a[6]
q_a[7] <= altsyncram_qd01:auto_generated.q_a[7]
q_a[8] <= altsyncram_qd01:auto_generated.q_a[8]
q_a[9] <= altsyncram_qd01:auto_generated.q_a[9]
q_a[10] <= altsyncram_qd01:auto_generated.q_a[10]
q_a[11] <= altsyncram_qd01:auto_generated.q_a[11]
q_a[12] <= altsyncram_qd01:auto_generated.q_a[12]
q_a[13] <= altsyncram_qd01:auto_generated.q_a[13]
q_a[14] <= altsyncram_qd01:auto_generated.q_a[14]
q_a[15] <= altsyncram_qd01:auto_generated.q_a[15]
q_a[16] <= altsyncram_qd01:auto_generated.q_a[16]
q_a[17] <= altsyncram_qd01:auto_generated.q_a[17]
q_a[18] <= altsyncram_qd01:auto_generated.q_a[18]
q_a[19] <= altsyncram_qd01:auto_generated.q_a[19]
q_a[20] <= altsyncram_qd01:auto_generated.q_a[20]
q_a[21] <= altsyncram_qd01:auto_generated.q_a[21]
q_a[22] <= altsyncram_qd01:auto_generated.q_a[22]
q_a[23] <= altsyncram_qd01:auto_generated.q_a[23]
q_a[24] <= altsyncram_qd01:auto_generated.q_a[24]
q_a[25] <= altsyncram_qd01:auto_generated.q_a[25]
q_a[26] <= altsyncram_qd01:auto_generated.q_a[26]
q_a[27] <= altsyncram_qd01:auto_generated.q_a[27]
q_a[28] <= altsyncram_qd01:auto_generated.q_a[28]
q_a[29] <= altsyncram_qd01:auto_generated.q_a[29]
q_a[30] <= altsyncram_qd01:auto_generated.q_a[30]
q_a[31] <= altsyncram_qd01:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|singleCycleProc|LPM_ROM:InstructionMemory|altrom:srom|altsyncram:rom_block|altsyncram_qd01:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|singleCycleProc|eightBitRegister:PC
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|eightBitRegister:PC|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|eightBitRegister:PC|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|eightBitRegister:PC|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|eightBitRegister:PC|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|eightBitRegister:PC|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|eightBitRegister:PC|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|eightBitRegister:PC|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|eightBitRegister:PC|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:JumpMUX
s => MUX2_1bit:mux0.s
s => MUX2_1bit:mux1.s
s => MUX2_1bit:mux2.s
s => MUX2_1bit:mux3.s
s => MUX2_1bit:mux4.s
s => MUX2_1bit:mux5.s
s => MUX2_1bit:mux6.s
s => MUX2_1bit:mux7.s
d1[0] => MUX2_1bit:mux0.d1
d1[1] => MUX2_1bit:mux1.d1
d1[2] => MUX2_1bit:mux2.d1
d1[3] => MUX2_1bit:mux3.d1
d1[4] => MUX2_1bit:mux4.d1
d1[5] => MUX2_1bit:mux5.d1
d1[6] => MUX2_1bit:mux6.d1
d1[7] => MUX2_1bit:mux7.d1
d0[0] => MUX2_1bit:mux0.d0
d0[1] => MUX2_1bit:mux1.d0
d0[2] => MUX2_1bit:mux2.d0
d0[3] => MUX2_1bit:mux3.d0
d0[4] => MUX2_1bit:mux4.d0
d0[5] => MUX2_1bit:mux5.d0
d0[6] => MUX2_1bit:mux6.d0
d0[7] => MUX2_1bit:mux7.d0
y[0] <= MUX2_1bit:mux0.y
y[1] <= MUX2_1bit:mux1.y
y[2] <= MUX2_1bit:mux2.y
y[3] <= MUX2_1bit:mux3.y
y[4] <= MUX2_1bit:mux4.y
y[5] <= MUX2_1bit:mux5.y
y[6] <= MUX2_1bit:mux6.y
y[7] <= MUX2_1bit:mux7.y


|singleCycleProc|MUX2_8bit:JumpMUX|MUX2_1bit:mux0
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:JumpMUX|MUX2_1bit:mux1
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:JumpMUX|MUX2_1bit:mux2
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:JumpMUX|MUX2_1bit:mux3
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:JumpMUX|MUX2_1bit:mux4
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:JumpMUX|MUX2_1bit:mux5
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:JumpMUX|MUX2_1bit:mux6
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:JumpMUX|MUX2_1bit:mux7
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:BranchMUX
s => MUX2_1bit:mux0.s
s => MUX2_1bit:mux1.s
s => MUX2_1bit:mux2.s
s => MUX2_1bit:mux3.s
s => MUX2_1bit:mux4.s
s => MUX2_1bit:mux5.s
s => MUX2_1bit:mux6.s
s => MUX2_1bit:mux7.s
d1[0] => MUX2_1bit:mux0.d1
d1[1] => MUX2_1bit:mux1.d1
d1[2] => MUX2_1bit:mux2.d1
d1[3] => MUX2_1bit:mux3.d1
d1[4] => MUX2_1bit:mux4.d1
d1[5] => MUX2_1bit:mux5.d1
d1[6] => MUX2_1bit:mux6.d1
d1[7] => MUX2_1bit:mux7.d1
d0[0] => MUX2_1bit:mux0.d0
d0[1] => MUX2_1bit:mux1.d0
d0[2] => MUX2_1bit:mux2.d0
d0[3] => MUX2_1bit:mux3.d0
d0[4] => MUX2_1bit:mux4.d0
d0[5] => MUX2_1bit:mux5.d0
d0[6] => MUX2_1bit:mux6.d0
d0[7] => MUX2_1bit:mux7.d0
y[0] <= MUX2_1bit:mux0.y
y[1] <= MUX2_1bit:mux1.y
y[2] <= MUX2_1bit:mux2.y
y[3] <= MUX2_1bit:mux3.y
y[4] <= MUX2_1bit:mux4.y
y[5] <= MUX2_1bit:mux5.y
y[6] <= MUX2_1bit:mux6.y
y[7] <= MUX2_1bit:mux7.y


|singleCycleProc|MUX2_8bit:BranchMUX|MUX2_1bit:mux0
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:BranchMUX|MUX2_1bit:mux1
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:BranchMUX|MUX2_1bit:mux2
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:BranchMUX|MUX2_1bit:mux3
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:BranchMUX|MUX2_1bit:mux4
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:BranchMUX|MUX2_1bit:mux5
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:BranchMUX|MUX2_1bit:mux6
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:BranchMUX|MUX2_1bit:mux7
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3
A[0] => comb.IN0
A[0] => comb.IN0
A[0] => comparator8_bit:comparator.A[0]
A[0] => AddSub_8bit:fa.A[0]
A[1] => comb.IN0
A[1] => comb.IN0
A[1] => comparator8_bit:comparator.A[1]
A[1] => AddSub_8bit:fa.A[1]
A[2] => comb.IN0
A[2] => comb.IN0
A[2] => comparator8_bit:comparator.A[2]
A[2] => AddSub_8bit:fa.A[2]
A[3] => comb.IN0
A[3] => comb.IN0
A[3] => comparator8_bit:comparator.A[3]
A[3] => AddSub_8bit:fa.A[3]
A[4] => comb.IN0
A[4] => comb.IN0
A[4] => comparator8_bit:comparator.A[4]
A[4] => AddSub_8bit:fa.A[4]
A[5] => comb.IN0
A[5] => comb.IN0
A[5] => comparator8_bit:comparator.A[5]
A[5] => AddSub_8bit:fa.A[5]
A[6] => comb.IN0
A[6] => comb.IN0
A[6] => comparator8_bit:comparator.A[6]
A[6] => AddSub_8bit:fa.A[6]
A[7] => comb.IN0
A[7] => comb.IN0
A[7] => comparator8_bit:comparator.A[7]
A[7] => AddSub_8bit:fa.A[7]
B[0] => comb.IN1
B[0] => comb.IN1
B[0] => comparator8_bit:comparator.B[0]
B[0] => AddSub_8bit:fa.B[0]
B[1] => comb.IN1
B[1] => comb.IN1
B[1] => comparator8_bit:comparator.B[1]
B[1] => AddSub_8bit:fa.B[1]
B[2] => comb.IN1
B[2] => comb.IN1
B[2] => comparator8_bit:comparator.B[2]
B[2] => AddSub_8bit:fa.B[2]
B[3] => comb.IN1
B[3] => comb.IN1
B[3] => comparator8_bit:comparator.B[3]
B[3] => AddSub_8bit:fa.B[3]
B[4] => comb.IN1
B[4] => comb.IN1
B[4] => comparator8_bit:comparator.B[4]
B[4] => AddSub_8bit:fa.B[4]
B[5] => comb.IN1
B[5] => comb.IN1
B[5] => comparator8_bit:comparator.B[5]
B[5] => AddSub_8bit:fa.B[5]
B[6] => comb.IN1
B[6] => comb.IN1
B[6] => comparator8_bit:comparator.B[6]
B[6] => AddSub_8bit:fa.B[6]
B[7] => comb.IN1
B[7] => comb.IN1
B[7] => comparator8_bit:comparator.B[7]
B[7] => AddSub_8bit:fa.B[7]
Operation[0] => MUX8_8bit:mux.s[0]
Operation[1] => MUX8_8bit:mux.s[1]
Operation[2] => AddSub_8bit:fa.Sub
Operation[2] => MUX8_8bit:mux.s[2]
ALUResult[0] <= MUX8_8bit:mux.y[0]
ALUResult[1] <= MUX8_8bit:mux.y[1]
ALUResult[2] <= MUX8_8bit:mux.y[2]
ALUResult[3] <= MUX8_8bit:mux.y[3]
ALUResult[4] <= MUX8_8bit:mux.y[4]
ALUResult[5] <= MUX8_8bit:mux.y[5]
ALUResult[6] <= MUX8_8bit:mux.y[6]
ALUResult[7] <= MUX8_8bit:mux.y[7]
Zero <= Zero.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|comparator8_bit:comparator
A[0] => LessThan0.IN8
A[0] => Equal0.IN7
A[0] => LessThan1.IN8
A[1] => LessThan0.IN7
A[1] => Equal0.IN6
A[1] => LessThan1.IN7
A[2] => LessThan0.IN6
A[2] => Equal0.IN5
A[2] => LessThan1.IN6
A[3] => LessThan0.IN5
A[3] => Equal0.IN4
A[3] => LessThan1.IN5
A[4] => LessThan0.IN4
A[4] => Equal0.IN3
A[4] => LessThan1.IN4
A[5] => LessThan0.IN3
A[5] => Equal0.IN2
A[5] => LessThan1.IN3
A[6] => LessThan0.IN2
A[6] => Equal0.IN1
A[6] => LessThan1.IN2
A[7] => LessThan0.IN1
A[7] => Equal0.IN0
A[7] => LessThan1.IN1
B[0] => LessThan0.IN16
B[0] => Equal0.IN15
B[0] => LessThan1.IN16
B[1] => LessThan0.IN15
B[1] => Equal0.IN14
B[1] => LessThan1.IN15
B[2] => LessThan0.IN14
B[2] => Equal0.IN13
B[2] => LessThan1.IN14
B[3] => LessThan0.IN13
B[3] => Equal0.IN12
B[3] => LessThan1.IN13
B[4] => LessThan0.IN12
B[4] => Equal0.IN11
B[4] => LessThan1.IN12
B[5] => LessThan0.IN11
B[5] => Equal0.IN10
B[5] => LessThan1.IN11
B[6] => LessThan0.IN10
B[6] => Equal0.IN9
B[6] => LessThan1.IN10
B[7] => LessThan0.IN9
B[7] => Equal0.IN8
B[7] => LessThan1.IN9
AgtB <= outs[0].DB_MAX_OUTPUT_PORT_TYPE
BgtA <= outs[2].DB_MAX_OUTPUT_PORT_TYPE
AeqB <= outs[1].DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|AddSub_8bit:fa
A[0] => fullAdder:fa0.A
A[1] => fullAdder:fa1.A
A[2] => fullAdder:fa2.A
A[3] => fullAdder:fa3.A
A[4] => fullAdder:fa4.A
A[5] => fullAdder:fa5.A
A[6] => fullAdder:fa6.A
A[7] => fullAdder:fa7.A
B[0] => comb.IN0
B[1] => comb.IN0
B[2] => comb.IN0
B[3] => comb.IN0
B[4] => comb.IN0
B[5] => comb.IN0
B[6] => comb.IN0
B[7] => comb.IN0
Sub => comb.IN1
Sub => comb.IN1
Sub => comb.IN1
Sub => comb.IN1
Sub => comb.IN1
Sub => comb.IN1
Sub => comb.IN1
Sub => comb.IN1
Sub => fullAdder:fa0.Cin
Sum[0] <= fullAdder:fa0.Sum
Sum[1] <= fullAdder:fa1.Sum
Sum[2] <= fullAdder:fa2.Sum
Sum[3] <= fullAdder:fa3.Sum
Sum[4] <= fullAdder:fa4.Sum
Sum[5] <= fullAdder:fa5.Sum
Sum[6] <= fullAdder:fa6.Sum
Sum[7] <= fullAdder:fa7.Sum
Cout <= fullAdder:fa7.Cout


|singleCycleProc|ALU:inst3|AddSub_8bit:fa|fullAdder:fa0
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|AddSub_8bit:fa|fullAdder:fa1
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|AddSub_8bit:fa|fullAdder:fa2
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|AddSub_8bit:fa|fullAdder:fa3
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|AddSub_8bit:fa|fullAdder:fa4
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|AddSub_8bit:fa|fullAdder:fa5
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|AddSub_8bit:fa|fullAdder:fa6
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|AddSub_8bit:fa|fullAdder:fa7
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux
s[0] => MUX8_1bit:m0.s0
s[0] => MUX8_1bit:m1.s0
s[0] => MUX8_1bit:m2.s0
s[0] => MUX8_1bit:m3.s0
s[0] => MUX8_1bit:m4.s0
s[0] => MUX8_1bit:m5.s0
s[0] => MUX8_1bit:m6.s0
s[0] => MUX8_1bit:m7.s0
s[1] => MUX8_1bit:m0.s1
s[1] => MUX8_1bit:m1.s1
s[1] => MUX8_1bit:m2.s1
s[1] => MUX8_1bit:m3.s1
s[1] => MUX8_1bit:m4.s1
s[1] => MUX8_1bit:m5.s1
s[1] => MUX8_1bit:m6.s1
s[1] => MUX8_1bit:m7.s1
s[2] => MUX8_1bit:m0.s2
s[2] => MUX8_1bit:m1.s2
s[2] => MUX8_1bit:m2.s2
s[2] => MUX8_1bit:m3.s2
s[2] => MUX8_1bit:m4.s2
s[2] => MUX8_1bit:m5.s2
s[2] => MUX8_1bit:m6.s2
s[2] => MUX8_1bit:m7.s2
d0[0] => MUX8_1bit:m0.d[0]
d0[1] => MUX8_1bit:m1.d[0]
d0[2] => MUX8_1bit:m2.d[0]
d0[3] => MUX8_1bit:m3.d[0]
d0[4] => MUX8_1bit:m4.d[0]
d0[5] => MUX8_1bit:m5.d[0]
d0[6] => MUX8_1bit:m6.d[0]
d0[7] => MUX8_1bit:m7.d[0]
d1[0] => MUX8_1bit:m0.d[1]
d1[1] => MUX8_1bit:m1.d[1]
d1[2] => MUX8_1bit:m2.d[1]
d1[3] => MUX8_1bit:m3.d[1]
d1[4] => MUX8_1bit:m4.d[1]
d1[5] => MUX8_1bit:m5.d[1]
d1[6] => MUX8_1bit:m6.d[1]
d1[7] => MUX8_1bit:m7.d[1]
d2[0] => MUX8_1bit:m0.d[2]
d2[1] => MUX8_1bit:m1.d[2]
d2[2] => MUX8_1bit:m2.d[2]
d2[3] => MUX8_1bit:m3.d[2]
d2[4] => MUX8_1bit:m4.d[2]
d2[5] => MUX8_1bit:m5.d[2]
d2[6] => MUX8_1bit:m6.d[2]
d2[7] => MUX8_1bit:m7.d[2]
d3[0] => MUX8_1bit:m0.d[3]
d3[1] => MUX8_1bit:m1.d[3]
d3[2] => MUX8_1bit:m2.d[3]
d3[3] => MUX8_1bit:m3.d[3]
d3[4] => MUX8_1bit:m4.d[3]
d3[5] => MUX8_1bit:m5.d[3]
d3[6] => MUX8_1bit:m6.d[3]
d3[7] => MUX8_1bit:m7.d[3]
d4[0] => MUX8_1bit:m0.d[4]
d4[1] => MUX8_1bit:m1.d[4]
d4[2] => MUX8_1bit:m2.d[4]
d4[3] => MUX8_1bit:m3.d[4]
d4[4] => MUX8_1bit:m4.d[4]
d4[5] => MUX8_1bit:m5.d[4]
d4[6] => MUX8_1bit:m6.d[4]
d4[7] => MUX8_1bit:m7.d[4]
d5[0] => MUX8_1bit:m0.d[5]
d5[1] => MUX8_1bit:m1.d[5]
d5[2] => MUX8_1bit:m2.d[5]
d5[3] => MUX8_1bit:m3.d[5]
d5[4] => MUX8_1bit:m4.d[5]
d5[5] => MUX8_1bit:m5.d[5]
d5[6] => MUX8_1bit:m6.d[5]
d5[7] => MUX8_1bit:m7.d[5]
d6[0] => MUX8_1bit:m0.d[6]
d6[1] => MUX8_1bit:m1.d[6]
d6[2] => MUX8_1bit:m2.d[6]
d6[3] => MUX8_1bit:m3.d[6]
d6[4] => MUX8_1bit:m4.d[6]
d6[5] => MUX8_1bit:m5.d[6]
d6[6] => MUX8_1bit:m6.d[6]
d6[7] => MUX8_1bit:m7.d[6]
d7[0] => MUX8_1bit:m0.d[7]
d7[1] => MUX8_1bit:m1.d[7]
d7[2] => MUX8_1bit:m2.d[7]
d7[3] => MUX8_1bit:m3.d[7]
d7[4] => MUX8_1bit:m4.d[7]
d7[5] => MUX8_1bit:m5.d[7]
d7[6] => MUX8_1bit:m6.d[7]
d7[7] => MUX8_1bit:m7.d[7]
y[0] <= MUX8_1bit:m0.y
y[1] <= MUX8_1bit:m1.y
y[2] <= MUX8_1bit:m2.y
y[3] <= MUX8_1bit:m3.y
y[4] <= MUX8_1bit:m4.y
y[5] <= MUX8_1bit:m5.y
y[6] <= MUX8_1bit:m6.y
y[7] <= MUX8_1bit:m7.y


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m0
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m0|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m0|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m0|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m1
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m1|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m1|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m1|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m2
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m2|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m2|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m2|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m3
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m3|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m3|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m3|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m4
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m4|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m4|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m4|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m5
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m5|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m5|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m5|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m6
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m6|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m6|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m6|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m7
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m7|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m7|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:inst3|MUX8_8bit:mux|MUX8_1bit:m7|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile
i_resetBar => eightBitRegister:reg0.i_resetBar
i_resetBar => eightBitRegister:reg1.i_resetBar
i_resetBar => eightBitRegister:reg2.i_resetBar
i_resetBar => eightBitRegister:reg3.i_resetBar
i_resetBar => eightBitRegister:reg4.i_resetBar
i_resetBar => eightBitRegister:reg5.i_resetBar
i_resetBar => eightBitRegister:reg6.i_resetBar
i_resetBar => eightBitRegister:reg7.i_resetBar
i_resetBar => eightBitRegister:reg8.i_resetBar
i_resetBar => eightBitRegister:reg9.i_resetBar
i_resetBar => eightBitRegister:reg10.i_resetBar
i_resetBar => eightBitRegister:reg11.i_resetBar
i_resetBar => eightBitRegister:reg12.i_resetBar
i_resetBar => eightBitRegister:reg13.i_resetBar
i_resetBar => eightBitRegister:reg14.i_resetBar
i_resetBar => eightBitRegister:reg15.i_resetBar
i_resetBar => eightBitRegister:reg16.i_resetBar
i_resetBar => eightBitRegister:reg17.i_resetBar
i_resetBar => eightBitRegister:reg18.i_resetBar
i_resetBar => eightBitRegister:reg19.i_resetBar
i_resetBar => eightBitRegister:reg20.i_resetBar
i_resetBar => eightBitRegister:reg21.i_resetBar
i_resetBar => eightBitRegister:reg22.i_resetBar
i_resetBar => eightBitRegister:reg23.i_resetBar
i_resetBar => eightBitRegister:reg24.i_resetBar
i_resetBar => eightBitRegister:reg25.i_resetBar
i_resetBar => eightBitRegister:reg26.i_resetBar
i_resetBar => eightBitRegister:reg27.i_resetBar
i_resetBar => eightBitRegister:reg28.i_resetBar
i_resetBar => eightBitRegister:reg29.i_resetBar
i_resetBar => eightBitRegister:reg30.i_resetBar
i_resetBar => eightBitRegister:reg31.i_resetBar
RegWrite => Decode5x32:decodeTop.e
i_clock => ~NO_FANOUT~
ReadReg1[0] => MUX32_8bit:Mux1.s[0]
ReadReg1[1] => MUX32_8bit:Mux1.s[1]
ReadReg1[2] => MUX32_8bit:Mux1.s[2]
ReadReg1[3] => MUX32_8bit:Mux1.s[3]
ReadReg1[4] => MUX32_8bit:Mux1.s[4]
ReadReg2[0] => MUX32_8bit:Mux2.s[0]
ReadReg2[1] => MUX32_8bit:Mux2.s[1]
ReadReg2[2] => MUX32_8bit:Mux2.s[2]
ReadReg2[3] => MUX32_8bit:Mux2.s[3]
ReadReg2[4] => MUX32_8bit:Mux2.s[4]
WriteReg[0] => Decode5x32:decodeTop.s[0]
WriteReg[1] => Decode5x32:decodeTop.s[1]
WriteReg[2] => Decode5x32:decodeTop.s[2]
WriteReg[3] => Decode5x32:decodeTop.s[3]
WriteReg[4] => Decode5x32:decodeTop.s[4]
i_Value[0] => eightBitRegister:reg0.i_Value[0]
i_Value[0] => eightBitRegister:reg1.i_Value[0]
i_Value[0] => eightBitRegister:reg2.i_Value[0]
i_Value[0] => eightBitRegister:reg3.i_Value[0]
i_Value[0] => eightBitRegister:reg4.i_Value[0]
i_Value[0] => eightBitRegister:reg5.i_Value[0]
i_Value[0] => eightBitRegister:reg6.i_Value[0]
i_Value[0] => eightBitRegister:reg7.i_Value[0]
i_Value[0] => eightBitRegister:reg8.i_Value[0]
i_Value[0] => eightBitRegister:reg9.i_Value[0]
i_Value[0] => eightBitRegister:reg10.i_Value[0]
i_Value[0] => eightBitRegister:reg11.i_Value[0]
i_Value[0] => eightBitRegister:reg12.i_Value[0]
i_Value[0] => eightBitRegister:reg13.i_Value[0]
i_Value[0] => eightBitRegister:reg14.i_Value[0]
i_Value[0] => eightBitRegister:reg15.i_Value[0]
i_Value[0] => eightBitRegister:reg16.i_Value[0]
i_Value[0] => eightBitRegister:reg17.i_Value[0]
i_Value[0] => eightBitRegister:reg18.i_Value[0]
i_Value[0] => eightBitRegister:reg19.i_Value[0]
i_Value[0] => eightBitRegister:reg20.i_Value[0]
i_Value[0] => eightBitRegister:reg21.i_Value[0]
i_Value[0] => eightBitRegister:reg22.i_Value[0]
i_Value[0] => eightBitRegister:reg23.i_Value[0]
i_Value[0] => eightBitRegister:reg24.i_Value[0]
i_Value[0] => eightBitRegister:reg25.i_Value[0]
i_Value[0] => eightBitRegister:reg26.i_Value[0]
i_Value[0] => eightBitRegister:reg27.i_Value[0]
i_Value[0] => eightBitRegister:reg28.i_Value[0]
i_Value[0] => eightBitRegister:reg29.i_Value[0]
i_Value[0] => eightBitRegister:reg30.i_Value[0]
i_Value[0] => eightBitRegister:reg31.i_Value[0]
i_Value[1] => eightBitRegister:reg0.i_Value[1]
i_Value[1] => eightBitRegister:reg1.i_Value[1]
i_Value[1] => eightBitRegister:reg2.i_Value[1]
i_Value[1] => eightBitRegister:reg3.i_Value[1]
i_Value[1] => eightBitRegister:reg4.i_Value[1]
i_Value[1] => eightBitRegister:reg5.i_Value[1]
i_Value[1] => eightBitRegister:reg6.i_Value[1]
i_Value[1] => eightBitRegister:reg7.i_Value[1]
i_Value[1] => eightBitRegister:reg8.i_Value[1]
i_Value[1] => eightBitRegister:reg9.i_Value[1]
i_Value[1] => eightBitRegister:reg10.i_Value[1]
i_Value[1] => eightBitRegister:reg11.i_Value[1]
i_Value[1] => eightBitRegister:reg12.i_Value[1]
i_Value[1] => eightBitRegister:reg13.i_Value[1]
i_Value[1] => eightBitRegister:reg14.i_Value[1]
i_Value[1] => eightBitRegister:reg15.i_Value[1]
i_Value[1] => eightBitRegister:reg16.i_Value[1]
i_Value[1] => eightBitRegister:reg17.i_Value[1]
i_Value[1] => eightBitRegister:reg18.i_Value[1]
i_Value[1] => eightBitRegister:reg19.i_Value[1]
i_Value[1] => eightBitRegister:reg20.i_Value[1]
i_Value[1] => eightBitRegister:reg21.i_Value[1]
i_Value[1] => eightBitRegister:reg22.i_Value[1]
i_Value[1] => eightBitRegister:reg23.i_Value[1]
i_Value[1] => eightBitRegister:reg24.i_Value[1]
i_Value[1] => eightBitRegister:reg25.i_Value[1]
i_Value[1] => eightBitRegister:reg26.i_Value[1]
i_Value[1] => eightBitRegister:reg27.i_Value[1]
i_Value[1] => eightBitRegister:reg28.i_Value[1]
i_Value[1] => eightBitRegister:reg29.i_Value[1]
i_Value[1] => eightBitRegister:reg30.i_Value[1]
i_Value[1] => eightBitRegister:reg31.i_Value[1]
i_Value[2] => eightBitRegister:reg0.i_Value[2]
i_Value[2] => eightBitRegister:reg1.i_Value[2]
i_Value[2] => eightBitRegister:reg2.i_Value[2]
i_Value[2] => eightBitRegister:reg3.i_Value[2]
i_Value[2] => eightBitRegister:reg4.i_Value[2]
i_Value[2] => eightBitRegister:reg5.i_Value[2]
i_Value[2] => eightBitRegister:reg6.i_Value[2]
i_Value[2] => eightBitRegister:reg7.i_Value[2]
i_Value[2] => eightBitRegister:reg8.i_Value[2]
i_Value[2] => eightBitRegister:reg9.i_Value[2]
i_Value[2] => eightBitRegister:reg10.i_Value[2]
i_Value[2] => eightBitRegister:reg11.i_Value[2]
i_Value[2] => eightBitRegister:reg12.i_Value[2]
i_Value[2] => eightBitRegister:reg13.i_Value[2]
i_Value[2] => eightBitRegister:reg14.i_Value[2]
i_Value[2] => eightBitRegister:reg15.i_Value[2]
i_Value[2] => eightBitRegister:reg16.i_Value[2]
i_Value[2] => eightBitRegister:reg17.i_Value[2]
i_Value[2] => eightBitRegister:reg18.i_Value[2]
i_Value[2] => eightBitRegister:reg19.i_Value[2]
i_Value[2] => eightBitRegister:reg20.i_Value[2]
i_Value[2] => eightBitRegister:reg21.i_Value[2]
i_Value[2] => eightBitRegister:reg22.i_Value[2]
i_Value[2] => eightBitRegister:reg23.i_Value[2]
i_Value[2] => eightBitRegister:reg24.i_Value[2]
i_Value[2] => eightBitRegister:reg25.i_Value[2]
i_Value[2] => eightBitRegister:reg26.i_Value[2]
i_Value[2] => eightBitRegister:reg27.i_Value[2]
i_Value[2] => eightBitRegister:reg28.i_Value[2]
i_Value[2] => eightBitRegister:reg29.i_Value[2]
i_Value[2] => eightBitRegister:reg30.i_Value[2]
i_Value[2] => eightBitRegister:reg31.i_Value[2]
i_Value[3] => eightBitRegister:reg0.i_Value[3]
i_Value[3] => eightBitRegister:reg1.i_Value[3]
i_Value[3] => eightBitRegister:reg2.i_Value[3]
i_Value[3] => eightBitRegister:reg3.i_Value[3]
i_Value[3] => eightBitRegister:reg4.i_Value[3]
i_Value[3] => eightBitRegister:reg5.i_Value[3]
i_Value[3] => eightBitRegister:reg6.i_Value[3]
i_Value[3] => eightBitRegister:reg7.i_Value[3]
i_Value[3] => eightBitRegister:reg8.i_Value[3]
i_Value[3] => eightBitRegister:reg9.i_Value[3]
i_Value[3] => eightBitRegister:reg10.i_Value[3]
i_Value[3] => eightBitRegister:reg11.i_Value[3]
i_Value[3] => eightBitRegister:reg12.i_Value[3]
i_Value[3] => eightBitRegister:reg13.i_Value[3]
i_Value[3] => eightBitRegister:reg14.i_Value[3]
i_Value[3] => eightBitRegister:reg15.i_Value[3]
i_Value[3] => eightBitRegister:reg16.i_Value[3]
i_Value[3] => eightBitRegister:reg17.i_Value[3]
i_Value[3] => eightBitRegister:reg18.i_Value[3]
i_Value[3] => eightBitRegister:reg19.i_Value[3]
i_Value[3] => eightBitRegister:reg20.i_Value[3]
i_Value[3] => eightBitRegister:reg21.i_Value[3]
i_Value[3] => eightBitRegister:reg22.i_Value[3]
i_Value[3] => eightBitRegister:reg23.i_Value[3]
i_Value[3] => eightBitRegister:reg24.i_Value[3]
i_Value[3] => eightBitRegister:reg25.i_Value[3]
i_Value[3] => eightBitRegister:reg26.i_Value[3]
i_Value[3] => eightBitRegister:reg27.i_Value[3]
i_Value[3] => eightBitRegister:reg28.i_Value[3]
i_Value[3] => eightBitRegister:reg29.i_Value[3]
i_Value[3] => eightBitRegister:reg30.i_Value[3]
i_Value[3] => eightBitRegister:reg31.i_Value[3]
i_Value[4] => eightBitRegister:reg0.i_Value[4]
i_Value[4] => eightBitRegister:reg1.i_Value[4]
i_Value[4] => eightBitRegister:reg2.i_Value[4]
i_Value[4] => eightBitRegister:reg3.i_Value[4]
i_Value[4] => eightBitRegister:reg4.i_Value[4]
i_Value[4] => eightBitRegister:reg5.i_Value[4]
i_Value[4] => eightBitRegister:reg6.i_Value[4]
i_Value[4] => eightBitRegister:reg7.i_Value[4]
i_Value[4] => eightBitRegister:reg8.i_Value[4]
i_Value[4] => eightBitRegister:reg9.i_Value[4]
i_Value[4] => eightBitRegister:reg10.i_Value[4]
i_Value[4] => eightBitRegister:reg11.i_Value[4]
i_Value[4] => eightBitRegister:reg12.i_Value[4]
i_Value[4] => eightBitRegister:reg13.i_Value[4]
i_Value[4] => eightBitRegister:reg14.i_Value[4]
i_Value[4] => eightBitRegister:reg15.i_Value[4]
i_Value[4] => eightBitRegister:reg16.i_Value[4]
i_Value[4] => eightBitRegister:reg17.i_Value[4]
i_Value[4] => eightBitRegister:reg18.i_Value[4]
i_Value[4] => eightBitRegister:reg19.i_Value[4]
i_Value[4] => eightBitRegister:reg20.i_Value[4]
i_Value[4] => eightBitRegister:reg21.i_Value[4]
i_Value[4] => eightBitRegister:reg22.i_Value[4]
i_Value[4] => eightBitRegister:reg23.i_Value[4]
i_Value[4] => eightBitRegister:reg24.i_Value[4]
i_Value[4] => eightBitRegister:reg25.i_Value[4]
i_Value[4] => eightBitRegister:reg26.i_Value[4]
i_Value[4] => eightBitRegister:reg27.i_Value[4]
i_Value[4] => eightBitRegister:reg28.i_Value[4]
i_Value[4] => eightBitRegister:reg29.i_Value[4]
i_Value[4] => eightBitRegister:reg30.i_Value[4]
i_Value[4] => eightBitRegister:reg31.i_Value[4]
i_Value[5] => eightBitRegister:reg0.i_Value[5]
i_Value[5] => eightBitRegister:reg1.i_Value[5]
i_Value[5] => eightBitRegister:reg2.i_Value[5]
i_Value[5] => eightBitRegister:reg3.i_Value[5]
i_Value[5] => eightBitRegister:reg4.i_Value[5]
i_Value[5] => eightBitRegister:reg5.i_Value[5]
i_Value[5] => eightBitRegister:reg6.i_Value[5]
i_Value[5] => eightBitRegister:reg7.i_Value[5]
i_Value[5] => eightBitRegister:reg8.i_Value[5]
i_Value[5] => eightBitRegister:reg9.i_Value[5]
i_Value[5] => eightBitRegister:reg10.i_Value[5]
i_Value[5] => eightBitRegister:reg11.i_Value[5]
i_Value[5] => eightBitRegister:reg12.i_Value[5]
i_Value[5] => eightBitRegister:reg13.i_Value[5]
i_Value[5] => eightBitRegister:reg14.i_Value[5]
i_Value[5] => eightBitRegister:reg15.i_Value[5]
i_Value[5] => eightBitRegister:reg16.i_Value[5]
i_Value[5] => eightBitRegister:reg17.i_Value[5]
i_Value[5] => eightBitRegister:reg18.i_Value[5]
i_Value[5] => eightBitRegister:reg19.i_Value[5]
i_Value[5] => eightBitRegister:reg20.i_Value[5]
i_Value[5] => eightBitRegister:reg21.i_Value[5]
i_Value[5] => eightBitRegister:reg22.i_Value[5]
i_Value[5] => eightBitRegister:reg23.i_Value[5]
i_Value[5] => eightBitRegister:reg24.i_Value[5]
i_Value[5] => eightBitRegister:reg25.i_Value[5]
i_Value[5] => eightBitRegister:reg26.i_Value[5]
i_Value[5] => eightBitRegister:reg27.i_Value[5]
i_Value[5] => eightBitRegister:reg28.i_Value[5]
i_Value[5] => eightBitRegister:reg29.i_Value[5]
i_Value[5] => eightBitRegister:reg30.i_Value[5]
i_Value[5] => eightBitRegister:reg31.i_Value[5]
i_Value[6] => eightBitRegister:reg0.i_Value[6]
i_Value[6] => eightBitRegister:reg1.i_Value[6]
i_Value[6] => eightBitRegister:reg2.i_Value[6]
i_Value[6] => eightBitRegister:reg3.i_Value[6]
i_Value[6] => eightBitRegister:reg4.i_Value[6]
i_Value[6] => eightBitRegister:reg5.i_Value[6]
i_Value[6] => eightBitRegister:reg6.i_Value[6]
i_Value[6] => eightBitRegister:reg7.i_Value[6]
i_Value[6] => eightBitRegister:reg8.i_Value[6]
i_Value[6] => eightBitRegister:reg9.i_Value[6]
i_Value[6] => eightBitRegister:reg10.i_Value[6]
i_Value[6] => eightBitRegister:reg11.i_Value[6]
i_Value[6] => eightBitRegister:reg12.i_Value[6]
i_Value[6] => eightBitRegister:reg13.i_Value[6]
i_Value[6] => eightBitRegister:reg14.i_Value[6]
i_Value[6] => eightBitRegister:reg15.i_Value[6]
i_Value[6] => eightBitRegister:reg16.i_Value[6]
i_Value[6] => eightBitRegister:reg17.i_Value[6]
i_Value[6] => eightBitRegister:reg18.i_Value[6]
i_Value[6] => eightBitRegister:reg19.i_Value[6]
i_Value[6] => eightBitRegister:reg20.i_Value[6]
i_Value[6] => eightBitRegister:reg21.i_Value[6]
i_Value[6] => eightBitRegister:reg22.i_Value[6]
i_Value[6] => eightBitRegister:reg23.i_Value[6]
i_Value[6] => eightBitRegister:reg24.i_Value[6]
i_Value[6] => eightBitRegister:reg25.i_Value[6]
i_Value[6] => eightBitRegister:reg26.i_Value[6]
i_Value[6] => eightBitRegister:reg27.i_Value[6]
i_Value[6] => eightBitRegister:reg28.i_Value[6]
i_Value[6] => eightBitRegister:reg29.i_Value[6]
i_Value[6] => eightBitRegister:reg30.i_Value[6]
i_Value[6] => eightBitRegister:reg31.i_Value[6]
i_Value[7] => eightBitRegister:reg0.i_Value[7]
i_Value[7] => eightBitRegister:reg1.i_Value[7]
i_Value[7] => eightBitRegister:reg2.i_Value[7]
i_Value[7] => eightBitRegister:reg3.i_Value[7]
i_Value[7] => eightBitRegister:reg4.i_Value[7]
i_Value[7] => eightBitRegister:reg5.i_Value[7]
i_Value[7] => eightBitRegister:reg6.i_Value[7]
i_Value[7] => eightBitRegister:reg7.i_Value[7]
i_Value[7] => eightBitRegister:reg8.i_Value[7]
i_Value[7] => eightBitRegister:reg9.i_Value[7]
i_Value[7] => eightBitRegister:reg10.i_Value[7]
i_Value[7] => eightBitRegister:reg11.i_Value[7]
i_Value[7] => eightBitRegister:reg12.i_Value[7]
i_Value[7] => eightBitRegister:reg13.i_Value[7]
i_Value[7] => eightBitRegister:reg14.i_Value[7]
i_Value[7] => eightBitRegister:reg15.i_Value[7]
i_Value[7] => eightBitRegister:reg16.i_Value[7]
i_Value[7] => eightBitRegister:reg17.i_Value[7]
i_Value[7] => eightBitRegister:reg18.i_Value[7]
i_Value[7] => eightBitRegister:reg19.i_Value[7]
i_Value[7] => eightBitRegister:reg20.i_Value[7]
i_Value[7] => eightBitRegister:reg21.i_Value[7]
i_Value[7] => eightBitRegister:reg22.i_Value[7]
i_Value[7] => eightBitRegister:reg23.i_Value[7]
i_Value[7] => eightBitRegister:reg24.i_Value[7]
i_Value[7] => eightBitRegister:reg25.i_Value[7]
i_Value[7] => eightBitRegister:reg26.i_Value[7]
i_Value[7] => eightBitRegister:reg27.i_Value[7]
i_Value[7] => eightBitRegister:reg28.i_Value[7]
i_Value[7] => eightBitRegister:reg29.i_Value[7]
i_Value[7] => eightBitRegister:reg30.i_Value[7]
i_Value[7] => eightBitRegister:reg31.i_Value[7]
ReadData1[0] <= MUX32_8bit:Mux1.y[0]
ReadData1[1] <= MUX32_8bit:Mux1.y[1]
ReadData1[2] <= MUX32_8bit:Mux1.y[2]
ReadData1[3] <= MUX32_8bit:Mux1.y[3]
ReadData1[4] <= MUX32_8bit:Mux1.y[4]
ReadData1[5] <= MUX32_8bit:Mux1.y[5]
ReadData1[6] <= MUX32_8bit:Mux1.y[6]
ReadData1[7] <= MUX32_8bit:Mux1.y[7]
ReadData2[0] <= MUX32_8bit:Mux2.y[0]
ReadData2[1] <= MUX32_8bit:Mux2.y[1]
ReadData2[2] <= MUX32_8bit:Mux2.y[2]
ReadData2[3] <= MUX32_8bit:Mux2.y[3]
ReadData2[4] <= MUX32_8bit:Mux2.y[4]
ReadData2[5] <= MUX32_8bit:Mux2.y[5]
ReadData2[6] <= MUX32_8bit:Mux2.y[6]
ReadData2[7] <= MUX32_8bit:Mux2.y[7]


|singleCycleProc|RegisterFile:RegFile|Decode5x32:decodeTop
s[0] => Decode3x8:dec07.s[0]
s[0] => Decode3x8:dec158.s[0]
s[0] => Decode3x8:dec2316.s[0]
s[0] => Decode3x8:dec3124.s[0]
s[1] => Decode3x8:dec07.s[1]
s[1] => Decode3x8:dec158.s[1]
s[1] => Decode3x8:dec2316.s[1]
s[1] => Decode3x8:dec3124.s[1]
s[2] => Decode3x8:dec07.s[2]
s[2] => Decode3x8:dec158.s[2]
s[2] => Decode3x8:dec2316.s[2]
s[2] => Decode3x8:dec3124.s[2]
s[3] => Decode2x4:dec04.s[0]
s[4] => Decode2x4:dec04.s[1]
e => Decode2x4:dec04.e
decode[0] <= Decode3x8:dec07.d[0]
decode[1] <= Decode3x8:dec07.d[1]
decode[2] <= Decode3x8:dec07.d[2]
decode[3] <= Decode3x8:dec07.d[3]
decode[4] <= Decode3x8:dec07.d[4]
decode[5] <= Decode3x8:dec07.d[5]
decode[6] <= Decode3x8:dec07.d[6]
decode[7] <= Decode3x8:dec07.d[7]
decode[8] <= Decode3x8:dec158.d[0]
decode[9] <= Decode3x8:dec158.d[1]
decode[10] <= Decode3x8:dec158.d[2]
decode[11] <= Decode3x8:dec158.d[3]
decode[12] <= Decode3x8:dec158.d[4]
decode[13] <= Decode3x8:dec158.d[5]
decode[14] <= Decode3x8:dec158.d[6]
decode[15] <= Decode3x8:dec158.d[7]
decode[16] <= Decode3x8:dec2316.d[0]
decode[17] <= Decode3x8:dec2316.d[1]
decode[18] <= Decode3x8:dec2316.d[2]
decode[19] <= Decode3x8:dec2316.d[3]
decode[20] <= Decode3x8:dec2316.d[4]
decode[21] <= Decode3x8:dec2316.d[5]
decode[22] <= Decode3x8:dec2316.d[6]
decode[23] <= Decode3x8:dec2316.d[7]
decode[24] <= Decode3x8:dec3124.d[0]
decode[25] <= Decode3x8:dec3124.d[1]
decode[26] <= Decode3x8:dec3124.d[2]
decode[27] <= Decode3x8:dec3124.d[3]
decode[28] <= Decode3x8:dec3124.d[4]
decode[29] <= Decode3x8:dec3124.d[5]
decode[30] <= Decode3x8:dec3124.d[6]
decode[31] <= Decode3x8:dec3124.d[7]


|singleCycleProc|RegisterFile:RegFile|Decode5x32:decodeTop|Decode2x4:dec04
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[1] => d.IN0
s[1] => d.IN0
e => d.IN1
e => d.IN1
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec07
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[1] => d.IN1
s[1] => d.IN1
s[1] => d.IN1
s[1] => d.IN1
s[2] => d.IN0
s[2] => d.IN0
e => d.IN1
e => d.IN1
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec158
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[1] => d.IN1
s[1] => d.IN1
s[1] => d.IN1
s[1] => d.IN1
s[2] => d.IN0
s[2] => d.IN0
e => d.IN1
e => d.IN1
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec2316
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[1] => d.IN1
s[1] => d.IN1
s[1] => d.IN1
s[1] => d.IN1
s[2] => d.IN0
s[2] => d.IN0
e => d.IN1
e => d.IN1
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|Decode5x32:decodeTop|Decode3x8:dec3124
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[0] => d.IN1
s[1] => d.IN1
s[1] => d.IN1
s[1] => d.IN1
s[1] => d.IN1
s[2] => d.IN0
s[2] => d.IN0
e => d.IN1
e => d.IN1
d[0] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= d.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= d.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg0
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg0|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg0|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg0|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg0|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg0|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg0|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg0|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg0|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg1
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg1|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg1|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg1|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg1|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg1|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg1|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg1|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg1|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg2
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg2|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg2|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg2|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg2|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg2|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg2|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg2|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg2|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg3
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg3|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg3|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg3|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg3|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg3|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg3|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg3|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg3|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg4
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg4|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg4|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg4|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg4|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg4|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg4|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg4|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg4|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg5
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg5|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg5|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg5|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg5|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg5|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg5|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg5|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg5|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg6
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg6|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg6|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg6|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg6|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg6|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg6|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg6|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg6|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg7
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg7|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg7|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg7|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg7|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg7|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg7|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg7|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg7|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg8
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg8|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg8|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg8|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg8|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg8|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg8|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg8|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg8|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg9
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg9|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg9|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg9|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg9|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg9|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg9|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg9|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg9|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg10
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg10|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg10|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg10|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg10|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg10|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg10|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg10|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg10|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg11
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg11|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg11|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg11|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg11|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg11|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg11|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg11|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg11|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg12
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg12|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg12|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg12|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg12|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg12|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg12|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg12|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg12|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg13
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg13|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg13|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg13|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg13|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg13|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg13|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg13|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg13|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg14
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg14|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg14|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg14|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg14|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg14|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg14|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg14|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg14|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg15
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg15|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg15|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg15|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg15|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg15|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg15|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg15|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg15|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg16
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg16|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg16|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg16|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg16|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg16|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg16|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg16|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg16|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg17
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg17|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg17|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg17|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg17|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg17|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg17|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg17|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg17|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg18
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg18|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg18|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg18|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg18|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg18|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg18|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg18|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg18|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg19
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg19|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg19|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg19|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg19|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg19|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg19|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg19|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg19|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg20
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg20|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg20|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg20|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg20|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg20|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg20|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg20|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg20|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg21
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg21|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg21|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg21|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg21|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg21|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg21|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg21|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg21|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg22
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg22|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg22|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg22|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg22|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg22|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg22|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg22|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg22|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg23
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg23|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg23|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg23|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg23|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg23|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg23|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg23|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg23|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg24
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg24|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg24|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg24|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg24|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg24|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg24|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg24|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg24|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg25
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg25|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg25|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg25|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg25|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg25|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg25|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg25|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg25|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg26
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg26|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg26|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg26|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg26|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg26|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg26|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg26|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg26|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg27
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg27|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg27|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg27|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg27|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg27|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg27|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg27|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg27|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg28
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg28|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg28|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg28|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg28|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg28|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg28|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg28|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg28|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg29
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg29|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg29|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg29|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg29|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg29|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg29|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg29|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg29|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg30
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg30|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg30|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg30|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg30|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg30|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg30|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg30|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg30|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg31
i_resetBar => enARdFF_2:bit7.i_resetBar
i_resetBar => enARdFF_2:bit6.i_resetBar
i_resetBar => enARdFF_2:bit5.i_resetBar
i_resetBar => enARdFF_2:bit4.i_resetBar
i_resetBar => enARdFF_2:bit3.i_resetBar
i_resetBar => enARdFF_2:bit2.i_resetBar
i_resetBar => enARdFF_2:bit1.i_resetBar
i_resetBar => enARdFF_2:bit0.i_resetBar
i_load => enARdFF_2:bit7.i_enable
i_load => enARdFF_2:bit6.i_enable
i_load => enARdFF_2:bit5.i_enable
i_load => enARdFF_2:bit4.i_enable
i_load => enARdFF_2:bit3.i_enable
i_load => enARdFF_2:bit2.i_enable
i_load => enARdFF_2:bit1.i_enable
i_load => enARdFF_2:bit0.i_enable
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_Value[0] => enARdFF_2:bit0.i_d
i_Value[1] => enARdFF_2:bit1.i_d
i_Value[2] => enARdFF_2:bit2.i_d
i_Value[3] => enARdFF_2:bit3.i_d
i_Value[4] => enARdFF_2:bit4.i_d
i_Value[5] => enARdFF_2:bit5.i_d
i_Value[6] => enARdFF_2:bit6.i_d
i_Value[7] => enARdFF_2:bit7.i_d
o_Value[0] <= enARdFF_2:bit0.o_q
o_Value[1] <= enARdFF_2:bit1.o_q
o_Value[2] <= enARdFF_2:bit2.o_q
o_Value[3] <= enARdFF_2:bit3.o_q
o_Value[4] <= enARdFF_2:bit4.o_q
o_Value[5] <= enARdFF_2:bit5.o_q
o_Value[6] <= enARdFF_2:bit6.o_q
o_Value[7] <= enARdFF_2:bit7.o_q


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg31|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg31|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg31|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg31|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg31|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg31|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg31|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|eightBitRegister:reg31|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1
s[0] => MUX8_8bit:MUX07.s[0]
s[0] => MUX8_8bit:MUX815.s[0]
s[0] => MUX8_8bit:MUX1623.s[0]
s[0] => MUX8_8bit:MUX3124.s[0]
s[1] => MUX8_8bit:MUX07.s[1]
s[1] => MUX8_8bit:MUX815.s[1]
s[1] => MUX8_8bit:MUX1623.s[1]
s[1] => MUX8_8bit:MUX3124.s[1]
s[2] => MUX8_8bit:MUX07.s[2]
s[2] => MUX8_8bit:MUX815.s[2]
s[2] => MUX8_8bit:MUX1623.s[2]
s[2] => MUX8_8bit:MUX3124.s[2]
s[3] => MUX4_8bit:MUXTop.s[0]
s[4] => MUX4_8bit:MUXTop.s[1]
d0[0] => MUX8_8bit:MUX07.d0[0]
d0[1] => MUX8_8bit:MUX07.d0[1]
d0[2] => MUX8_8bit:MUX07.d0[2]
d0[3] => MUX8_8bit:MUX07.d0[3]
d0[4] => MUX8_8bit:MUX07.d0[4]
d0[5] => MUX8_8bit:MUX07.d0[5]
d0[6] => MUX8_8bit:MUX07.d0[6]
d0[7] => MUX8_8bit:MUX07.d0[7]
d1[0] => MUX8_8bit:MUX07.d1[0]
d1[1] => MUX8_8bit:MUX07.d1[1]
d1[2] => MUX8_8bit:MUX07.d1[2]
d1[3] => MUX8_8bit:MUX07.d1[3]
d1[4] => MUX8_8bit:MUX07.d1[4]
d1[5] => MUX8_8bit:MUX07.d1[5]
d1[6] => MUX8_8bit:MUX07.d1[6]
d1[7] => MUX8_8bit:MUX07.d1[7]
d2[0] => MUX8_8bit:MUX07.d2[0]
d2[1] => MUX8_8bit:MUX07.d2[1]
d2[2] => MUX8_8bit:MUX07.d2[2]
d2[3] => MUX8_8bit:MUX07.d2[3]
d2[4] => MUX8_8bit:MUX07.d2[4]
d2[5] => MUX8_8bit:MUX07.d2[5]
d2[6] => MUX8_8bit:MUX07.d2[6]
d2[7] => MUX8_8bit:MUX07.d2[7]
d3[0] => MUX8_8bit:MUX07.d3[0]
d3[1] => MUX8_8bit:MUX07.d3[1]
d3[2] => MUX8_8bit:MUX07.d3[2]
d3[3] => MUX8_8bit:MUX07.d3[3]
d3[4] => MUX8_8bit:MUX07.d3[4]
d3[5] => MUX8_8bit:MUX07.d3[5]
d3[6] => MUX8_8bit:MUX07.d3[6]
d3[7] => MUX8_8bit:MUX07.d3[7]
d4[0] => MUX8_8bit:MUX07.d4[0]
d4[1] => MUX8_8bit:MUX07.d4[1]
d4[2] => MUX8_8bit:MUX07.d4[2]
d4[3] => MUX8_8bit:MUX07.d4[3]
d4[4] => MUX8_8bit:MUX07.d4[4]
d4[5] => MUX8_8bit:MUX07.d4[5]
d4[6] => MUX8_8bit:MUX07.d4[6]
d4[7] => MUX8_8bit:MUX07.d4[7]
d5[0] => MUX8_8bit:MUX07.d5[0]
d5[1] => MUX8_8bit:MUX07.d5[1]
d5[2] => MUX8_8bit:MUX07.d5[2]
d5[3] => MUX8_8bit:MUX07.d5[3]
d5[4] => MUX8_8bit:MUX07.d5[4]
d5[5] => MUX8_8bit:MUX07.d5[5]
d5[6] => MUX8_8bit:MUX07.d5[6]
d5[7] => MUX8_8bit:MUX07.d5[7]
d6[0] => MUX8_8bit:MUX07.d6[0]
d6[1] => MUX8_8bit:MUX07.d6[1]
d6[2] => MUX8_8bit:MUX07.d6[2]
d6[3] => MUX8_8bit:MUX07.d6[3]
d6[4] => MUX8_8bit:MUX07.d6[4]
d6[5] => MUX8_8bit:MUX07.d6[5]
d6[6] => MUX8_8bit:MUX07.d6[6]
d6[7] => MUX8_8bit:MUX07.d6[7]
d7[0] => MUX8_8bit:MUX07.d7[0]
d7[1] => MUX8_8bit:MUX07.d7[1]
d7[2] => MUX8_8bit:MUX07.d7[2]
d7[3] => MUX8_8bit:MUX07.d7[3]
d7[4] => MUX8_8bit:MUX07.d7[4]
d7[5] => MUX8_8bit:MUX07.d7[5]
d7[6] => MUX8_8bit:MUX07.d7[6]
d7[7] => MUX8_8bit:MUX07.d7[7]
d8[0] => MUX8_8bit:MUX815.d0[0]
d8[1] => MUX8_8bit:MUX815.d0[1]
d8[2] => MUX8_8bit:MUX815.d0[2]
d8[3] => MUX8_8bit:MUX815.d0[3]
d8[4] => MUX8_8bit:MUX815.d0[4]
d8[5] => MUX8_8bit:MUX815.d0[5]
d8[6] => MUX8_8bit:MUX815.d0[6]
d8[7] => MUX8_8bit:MUX815.d0[7]
d9[0] => MUX8_8bit:MUX815.d1[0]
d9[1] => MUX8_8bit:MUX815.d1[1]
d9[2] => MUX8_8bit:MUX815.d1[2]
d9[3] => MUX8_8bit:MUX815.d1[3]
d9[4] => MUX8_8bit:MUX815.d1[4]
d9[5] => MUX8_8bit:MUX815.d1[5]
d9[6] => MUX8_8bit:MUX815.d1[6]
d9[7] => MUX8_8bit:MUX815.d1[7]
d10[0] => MUX8_8bit:MUX815.d2[0]
d10[1] => MUX8_8bit:MUX815.d2[1]
d10[2] => MUX8_8bit:MUX815.d2[2]
d10[3] => MUX8_8bit:MUX815.d2[3]
d10[4] => MUX8_8bit:MUX815.d2[4]
d10[5] => MUX8_8bit:MUX815.d2[5]
d10[6] => MUX8_8bit:MUX815.d2[6]
d10[7] => MUX8_8bit:MUX815.d2[7]
d11[0] => MUX8_8bit:MUX815.d3[0]
d11[1] => MUX8_8bit:MUX815.d3[1]
d11[2] => MUX8_8bit:MUX815.d3[2]
d11[3] => MUX8_8bit:MUX815.d3[3]
d11[4] => MUX8_8bit:MUX815.d3[4]
d11[5] => MUX8_8bit:MUX815.d3[5]
d11[6] => MUX8_8bit:MUX815.d3[6]
d11[7] => MUX8_8bit:MUX815.d3[7]
d12[0] => MUX8_8bit:MUX815.d4[0]
d12[1] => MUX8_8bit:MUX815.d4[1]
d12[2] => MUX8_8bit:MUX815.d4[2]
d12[3] => MUX8_8bit:MUX815.d4[3]
d12[4] => MUX8_8bit:MUX815.d4[4]
d12[5] => MUX8_8bit:MUX815.d4[5]
d12[6] => MUX8_8bit:MUX815.d4[6]
d12[7] => MUX8_8bit:MUX815.d4[7]
d13[0] => MUX8_8bit:MUX815.d5[0]
d13[1] => MUX8_8bit:MUX815.d5[1]
d13[2] => MUX8_8bit:MUX815.d5[2]
d13[3] => MUX8_8bit:MUX815.d5[3]
d13[4] => MUX8_8bit:MUX815.d5[4]
d13[5] => MUX8_8bit:MUX815.d5[5]
d13[6] => MUX8_8bit:MUX815.d5[6]
d13[7] => MUX8_8bit:MUX815.d5[7]
d14[0] => MUX8_8bit:MUX815.d6[0]
d14[1] => MUX8_8bit:MUX815.d6[1]
d14[2] => MUX8_8bit:MUX815.d6[2]
d14[3] => MUX8_8bit:MUX815.d6[3]
d14[4] => MUX8_8bit:MUX815.d6[4]
d14[5] => MUX8_8bit:MUX815.d6[5]
d14[6] => MUX8_8bit:MUX815.d6[6]
d14[7] => MUX8_8bit:MUX815.d6[7]
d15[0] => MUX8_8bit:MUX815.d7[0]
d15[1] => MUX8_8bit:MUX815.d7[1]
d15[2] => MUX8_8bit:MUX815.d7[2]
d15[3] => MUX8_8bit:MUX815.d7[3]
d15[4] => MUX8_8bit:MUX815.d7[4]
d15[5] => MUX8_8bit:MUX815.d7[5]
d15[6] => MUX8_8bit:MUX815.d7[6]
d15[7] => MUX8_8bit:MUX815.d7[7]
d16[0] => MUX8_8bit:MUX1623.d0[0]
d16[1] => MUX8_8bit:MUX1623.d0[1]
d16[2] => MUX8_8bit:MUX1623.d0[2]
d16[3] => MUX8_8bit:MUX1623.d0[3]
d16[4] => MUX8_8bit:MUX1623.d0[4]
d16[5] => MUX8_8bit:MUX1623.d0[5]
d16[6] => MUX8_8bit:MUX1623.d0[6]
d16[7] => MUX8_8bit:MUX1623.d0[7]
d17[0] => MUX8_8bit:MUX1623.d1[0]
d17[1] => MUX8_8bit:MUX1623.d1[1]
d17[2] => MUX8_8bit:MUX1623.d1[2]
d17[3] => MUX8_8bit:MUX1623.d1[3]
d17[4] => MUX8_8bit:MUX1623.d1[4]
d17[5] => MUX8_8bit:MUX1623.d1[5]
d17[6] => MUX8_8bit:MUX1623.d1[6]
d17[7] => MUX8_8bit:MUX1623.d1[7]
d18[0] => MUX8_8bit:MUX1623.d2[0]
d18[1] => MUX8_8bit:MUX1623.d2[1]
d18[2] => MUX8_8bit:MUX1623.d2[2]
d18[3] => MUX8_8bit:MUX1623.d2[3]
d18[4] => MUX8_8bit:MUX1623.d2[4]
d18[5] => MUX8_8bit:MUX1623.d2[5]
d18[6] => MUX8_8bit:MUX1623.d2[6]
d18[7] => MUX8_8bit:MUX1623.d2[7]
d19[0] => MUX8_8bit:MUX1623.d3[0]
d19[1] => MUX8_8bit:MUX1623.d3[1]
d19[2] => MUX8_8bit:MUX1623.d3[2]
d19[3] => MUX8_8bit:MUX1623.d3[3]
d19[4] => MUX8_8bit:MUX1623.d3[4]
d19[5] => MUX8_8bit:MUX1623.d3[5]
d19[6] => MUX8_8bit:MUX1623.d3[6]
d19[7] => MUX8_8bit:MUX1623.d3[7]
d20[0] => MUX8_8bit:MUX1623.d4[0]
d20[1] => MUX8_8bit:MUX1623.d4[1]
d20[2] => MUX8_8bit:MUX1623.d4[2]
d20[3] => MUX8_8bit:MUX1623.d4[3]
d20[4] => MUX8_8bit:MUX1623.d4[4]
d20[5] => MUX8_8bit:MUX1623.d4[5]
d20[6] => MUX8_8bit:MUX1623.d4[6]
d20[7] => MUX8_8bit:MUX1623.d4[7]
d21[0] => MUX8_8bit:MUX1623.d5[0]
d21[1] => MUX8_8bit:MUX1623.d5[1]
d21[2] => MUX8_8bit:MUX1623.d5[2]
d21[3] => MUX8_8bit:MUX1623.d5[3]
d21[4] => MUX8_8bit:MUX1623.d5[4]
d21[5] => MUX8_8bit:MUX1623.d5[5]
d21[6] => MUX8_8bit:MUX1623.d5[6]
d21[7] => MUX8_8bit:MUX1623.d5[7]
d22[0] => MUX8_8bit:MUX1623.d6[0]
d22[1] => MUX8_8bit:MUX1623.d6[1]
d22[2] => MUX8_8bit:MUX1623.d6[2]
d22[3] => MUX8_8bit:MUX1623.d6[3]
d22[4] => MUX8_8bit:MUX1623.d6[4]
d22[5] => MUX8_8bit:MUX1623.d6[5]
d22[6] => MUX8_8bit:MUX1623.d6[6]
d22[7] => MUX8_8bit:MUX1623.d6[7]
d23[0] => MUX8_8bit:MUX1623.d7[0]
d23[1] => MUX8_8bit:MUX1623.d7[1]
d23[2] => MUX8_8bit:MUX1623.d7[2]
d23[3] => MUX8_8bit:MUX1623.d7[3]
d23[4] => MUX8_8bit:MUX1623.d7[4]
d23[5] => MUX8_8bit:MUX1623.d7[5]
d23[6] => MUX8_8bit:MUX1623.d7[6]
d23[7] => MUX8_8bit:MUX1623.d7[7]
d24[0] => MUX8_8bit:MUX3124.d0[0]
d24[1] => MUX8_8bit:MUX3124.d0[1]
d24[2] => MUX8_8bit:MUX3124.d0[2]
d24[3] => MUX8_8bit:MUX3124.d0[3]
d24[4] => MUX8_8bit:MUX3124.d0[4]
d24[5] => MUX8_8bit:MUX3124.d0[5]
d24[6] => MUX8_8bit:MUX3124.d0[6]
d24[7] => MUX8_8bit:MUX3124.d0[7]
d25[0] => MUX8_8bit:MUX3124.d1[0]
d25[1] => MUX8_8bit:MUX3124.d1[1]
d25[2] => MUX8_8bit:MUX3124.d1[2]
d25[3] => MUX8_8bit:MUX3124.d1[3]
d25[4] => MUX8_8bit:MUX3124.d1[4]
d25[5] => MUX8_8bit:MUX3124.d1[5]
d25[6] => MUX8_8bit:MUX3124.d1[6]
d25[7] => MUX8_8bit:MUX3124.d1[7]
d26[0] => MUX8_8bit:MUX3124.d2[0]
d26[1] => MUX8_8bit:MUX3124.d2[1]
d26[2] => MUX8_8bit:MUX3124.d2[2]
d26[3] => MUX8_8bit:MUX3124.d2[3]
d26[4] => MUX8_8bit:MUX3124.d2[4]
d26[5] => MUX8_8bit:MUX3124.d2[5]
d26[6] => MUX8_8bit:MUX3124.d2[6]
d26[7] => MUX8_8bit:MUX3124.d2[7]
d27[0] => MUX8_8bit:MUX3124.d3[0]
d27[1] => MUX8_8bit:MUX3124.d3[1]
d27[2] => MUX8_8bit:MUX3124.d3[2]
d27[3] => MUX8_8bit:MUX3124.d3[3]
d27[4] => MUX8_8bit:MUX3124.d3[4]
d27[5] => MUX8_8bit:MUX3124.d3[5]
d27[6] => MUX8_8bit:MUX3124.d3[6]
d27[7] => MUX8_8bit:MUX3124.d3[7]
d28[0] => MUX8_8bit:MUX3124.d4[0]
d28[1] => MUX8_8bit:MUX3124.d4[1]
d28[2] => MUX8_8bit:MUX3124.d4[2]
d28[3] => MUX8_8bit:MUX3124.d4[3]
d28[4] => MUX8_8bit:MUX3124.d4[4]
d28[5] => MUX8_8bit:MUX3124.d4[5]
d28[6] => MUX8_8bit:MUX3124.d4[6]
d28[7] => MUX8_8bit:MUX3124.d4[7]
d29[0] => MUX8_8bit:MUX3124.d5[0]
d29[1] => MUX8_8bit:MUX3124.d5[1]
d29[2] => MUX8_8bit:MUX3124.d5[2]
d29[3] => MUX8_8bit:MUX3124.d5[3]
d29[4] => MUX8_8bit:MUX3124.d5[4]
d29[5] => MUX8_8bit:MUX3124.d5[5]
d29[6] => MUX8_8bit:MUX3124.d5[6]
d29[7] => MUX8_8bit:MUX3124.d5[7]
d30[0] => MUX8_8bit:MUX3124.d6[0]
d30[1] => MUX8_8bit:MUX3124.d6[1]
d30[2] => MUX8_8bit:MUX3124.d6[2]
d30[3] => MUX8_8bit:MUX3124.d6[3]
d30[4] => MUX8_8bit:MUX3124.d6[4]
d30[5] => MUX8_8bit:MUX3124.d6[5]
d30[6] => MUX8_8bit:MUX3124.d6[6]
d30[7] => MUX8_8bit:MUX3124.d6[7]
d31[0] => MUX8_8bit:MUX3124.d7[0]
d31[1] => MUX8_8bit:MUX3124.d7[1]
d31[2] => MUX8_8bit:MUX3124.d7[2]
d31[3] => MUX8_8bit:MUX3124.d7[3]
d31[4] => MUX8_8bit:MUX3124.d7[4]
d31[5] => MUX8_8bit:MUX3124.d7[5]
d31[6] => MUX8_8bit:MUX3124.d7[6]
d31[7] => MUX8_8bit:MUX3124.d7[7]
y[0] <= MUX4_8bit:MUXTop.y[0]
y[1] <= MUX4_8bit:MUXTop.y[1]
y[2] <= MUX4_8bit:MUXTop.y[2]
y[3] <= MUX4_8bit:MUXTop.y[3]
y[4] <= MUX4_8bit:MUXTop.y[4]
y[5] <= MUX4_8bit:MUXTop.y[5]
y[6] <= MUX4_8bit:MUXTop.y[6]
y[7] <= MUX4_8bit:MUXTop.y[7]


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX4_8bit:MUXTop
s[0] => MUX4_1bit:m0.s0
s[0] => MUX4_1bit:m1.s0
s[0] => MUX4_1bit:m2.s0
s[0] => MUX4_1bit:m3.s0
s[0] => MUX4_1bit:m4.s0
s[0] => MUX4_1bit:m5.s0
s[0] => MUX4_1bit:m6.s0
s[0] => MUX4_1bit:m7.s0
s[1] => MUX4_1bit:m0.s1
s[1] => MUX4_1bit:m1.s1
s[1] => MUX4_1bit:m2.s1
s[1] => MUX4_1bit:m3.s1
s[1] => MUX4_1bit:m4.s1
s[1] => MUX4_1bit:m5.s1
s[1] => MUX4_1bit:m6.s1
s[1] => MUX4_1bit:m7.s1
d0[0] => MUX4_1bit:m0.d[0]
d0[1] => MUX4_1bit:m1.d[0]
d0[2] => MUX4_1bit:m2.d[0]
d0[3] => MUX4_1bit:m3.d[0]
d0[4] => MUX4_1bit:m4.d[0]
d0[5] => MUX4_1bit:m5.d[0]
d0[6] => MUX4_1bit:m6.d[0]
d0[7] => MUX4_1bit:m7.d[0]
d1[0] => MUX4_1bit:m0.d[1]
d1[1] => MUX4_1bit:m1.d[1]
d1[2] => MUX4_1bit:m2.d[1]
d1[3] => MUX4_1bit:m3.d[1]
d1[4] => MUX4_1bit:m4.d[1]
d1[5] => MUX4_1bit:m5.d[1]
d1[6] => MUX4_1bit:m6.d[1]
d1[7] => MUX4_1bit:m7.d[1]
d2[0] => MUX4_1bit:m0.d[2]
d2[1] => MUX4_1bit:m1.d[2]
d2[2] => MUX4_1bit:m2.d[2]
d2[3] => MUX4_1bit:m3.d[2]
d2[4] => MUX4_1bit:m4.d[2]
d2[5] => MUX4_1bit:m5.d[2]
d2[6] => MUX4_1bit:m6.d[2]
d2[7] => MUX4_1bit:m7.d[2]
d3[0] => MUX4_1bit:m0.d[3]
d3[1] => MUX4_1bit:m1.d[3]
d3[2] => MUX4_1bit:m2.d[3]
d3[3] => MUX4_1bit:m3.d[3]
d3[4] => MUX4_1bit:m4.d[3]
d3[5] => MUX4_1bit:m5.d[3]
d3[6] => MUX4_1bit:m6.d[3]
d3[7] => MUX4_1bit:m7.d[3]
y[0] <= MUX4_1bit:m0.y
y[1] <= MUX4_1bit:m1.y
y[2] <= MUX4_1bit:m2.y
y[3] <= MUX4_1bit:m3.y
y[4] <= MUX4_1bit:m4.y
y[5] <= MUX4_1bit:m5.y
y[6] <= MUX4_1bit:m6.y
y[7] <= MUX4_1bit:m7.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX4_8bit:MUXTop|MUX4_1bit:m0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX4_8bit:MUXTop|MUX4_1bit:m1
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX4_8bit:MUXTop|MUX4_1bit:m2
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX4_8bit:MUXTop|MUX4_1bit:m3
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX4_8bit:MUXTop|MUX4_1bit:m4
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX4_8bit:MUXTop|MUX4_1bit:m5
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX4_8bit:MUXTop|MUX4_1bit:m6
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX4_8bit:MUXTop|MUX4_1bit:m7
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07
s[0] => MUX8_1bit:m0.s0
s[0] => MUX8_1bit:m1.s0
s[0] => MUX8_1bit:m2.s0
s[0] => MUX8_1bit:m3.s0
s[0] => MUX8_1bit:m4.s0
s[0] => MUX8_1bit:m5.s0
s[0] => MUX8_1bit:m6.s0
s[0] => MUX8_1bit:m7.s0
s[1] => MUX8_1bit:m0.s1
s[1] => MUX8_1bit:m1.s1
s[1] => MUX8_1bit:m2.s1
s[1] => MUX8_1bit:m3.s1
s[1] => MUX8_1bit:m4.s1
s[1] => MUX8_1bit:m5.s1
s[1] => MUX8_1bit:m6.s1
s[1] => MUX8_1bit:m7.s1
s[2] => MUX8_1bit:m0.s2
s[2] => MUX8_1bit:m1.s2
s[2] => MUX8_1bit:m2.s2
s[2] => MUX8_1bit:m3.s2
s[2] => MUX8_1bit:m4.s2
s[2] => MUX8_1bit:m5.s2
s[2] => MUX8_1bit:m6.s2
s[2] => MUX8_1bit:m7.s2
d0[0] => MUX8_1bit:m0.d[0]
d0[1] => MUX8_1bit:m1.d[0]
d0[2] => MUX8_1bit:m2.d[0]
d0[3] => MUX8_1bit:m3.d[0]
d0[4] => MUX8_1bit:m4.d[0]
d0[5] => MUX8_1bit:m5.d[0]
d0[6] => MUX8_1bit:m6.d[0]
d0[7] => MUX8_1bit:m7.d[0]
d1[0] => MUX8_1bit:m0.d[1]
d1[1] => MUX8_1bit:m1.d[1]
d1[2] => MUX8_1bit:m2.d[1]
d1[3] => MUX8_1bit:m3.d[1]
d1[4] => MUX8_1bit:m4.d[1]
d1[5] => MUX8_1bit:m5.d[1]
d1[6] => MUX8_1bit:m6.d[1]
d1[7] => MUX8_1bit:m7.d[1]
d2[0] => MUX8_1bit:m0.d[2]
d2[1] => MUX8_1bit:m1.d[2]
d2[2] => MUX8_1bit:m2.d[2]
d2[3] => MUX8_1bit:m3.d[2]
d2[4] => MUX8_1bit:m4.d[2]
d2[5] => MUX8_1bit:m5.d[2]
d2[6] => MUX8_1bit:m6.d[2]
d2[7] => MUX8_1bit:m7.d[2]
d3[0] => MUX8_1bit:m0.d[3]
d3[1] => MUX8_1bit:m1.d[3]
d3[2] => MUX8_1bit:m2.d[3]
d3[3] => MUX8_1bit:m3.d[3]
d3[4] => MUX8_1bit:m4.d[3]
d3[5] => MUX8_1bit:m5.d[3]
d3[6] => MUX8_1bit:m6.d[3]
d3[7] => MUX8_1bit:m7.d[3]
d4[0] => MUX8_1bit:m0.d[4]
d4[1] => MUX8_1bit:m1.d[4]
d4[2] => MUX8_1bit:m2.d[4]
d4[3] => MUX8_1bit:m3.d[4]
d4[4] => MUX8_1bit:m4.d[4]
d4[5] => MUX8_1bit:m5.d[4]
d4[6] => MUX8_1bit:m6.d[4]
d4[7] => MUX8_1bit:m7.d[4]
d5[0] => MUX8_1bit:m0.d[5]
d5[1] => MUX8_1bit:m1.d[5]
d5[2] => MUX8_1bit:m2.d[5]
d5[3] => MUX8_1bit:m3.d[5]
d5[4] => MUX8_1bit:m4.d[5]
d5[5] => MUX8_1bit:m5.d[5]
d5[6] => MUX8_1bit:m6.d[5]
d5[7] => MUX8_1bit:m7.d[5]
d6[0] => MUX8_1bit:m0.d[6]
d6[1] => MUX8_1bit:m1.d[6]
d6[2] => MUX8_1bit:m2.d[6]
d6[3] => MUX8_1bit:m3.d[6]
d6[4] => MUX8_1bit:m4.d[6]
d6[5] => MUX8_1bit:m5.d[6]
d6[6] => MUX8_1bit:m6.d[6]
d6[7] => MUX8_1bit:m7.d[6]
d7[0] => MUX8_1bit:m0.d[7]
d7[1] => MUX8_1bit:m1.d[7]
d7[2] => MUX8_1bit:m2.d[7]
d7[3] => MUX8_1bit:m3.d[7]
d7[4] => MUX8_1bit:m4.d[7]
d7[5] => MUX8_1bit:m5.d[7]
d7[6] => MUX8_1bit:m6.d[7]
d7[7] => MUX8_1bit:m7.d[7]
y[0] <= MUX8_1bit:m0.y
y[1] <= MUX8_1bit:m1.y
y[2] <= MUX8_1bit:m2.y
y[3] <= MUX8_1bit:m3.y
y[4] <= MUX8_1bit:m4.y
y[5] <= MUX8_1bit:m5.y
y[6] <= MUX8_1bit:m6.y
y[7] <= MUX8_1bit:m7.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m0
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m0|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m0|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m0|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m1
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m1|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m1|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m1|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m2
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m2|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m2|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m2|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m3
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m3|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m3|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m3|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m4
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m4|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m4|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m4|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m5
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m5|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m5|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m5|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m6
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m6|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m6|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m6|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m7
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m7|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m7|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX07|MUX8_1bit:m7|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815
s[0] => MUX8_1bit:m0.s0
s[0] => MUX8_1bit:m1.s0
s[0] => MUX8_1bit:m2.s0
s[0] => MUX8_1bit:m3.s0
s[0] => MUX8_1bit:m4.s0
s[0] => MUX8_1bit:m5.s0
s[0] => MUX8_1bit:m6.s0
s[0] => MUX8_1bit:m7.s0
s[1] => MUX8_1bit:m0.s1
s[1] => MUX8_1bit:m1.s1
s[1] => MUX8_1bit:m2.s1
s[1] => MUX8_1bit:m3.s1
s[1] => MUX8_1bit:m4.s1
s[1] => MUX8_1bit:m5.s1
s[1] => MUX8_1bit:m6.s1
s[1] => MUX8_1bit:m7.s1
s[2] => MUX8_1bit:m0.s2
s[2] => MUX8_1bit:m1.s2
s[2] => MUX8_1bit:m2.s2
s[2] => MUX8_1bit:m3.s2
s[2] => MUX8_1bit:m4.s2
s[2] => MUX8_1bit:m5.s2
s[2] => MUX8_1bit:m6.s2
s[2] => MUX8_1bit:m7.s2
d0[0] => MUX8_1bit:m0.d[0]
d0[1] => MUX8_1bit:m1.d[0]
d0[2] => MUX8_1bit:m2.d[0]
d0[3] => MUX8_1bit:m3.d[0]
d0[4] => MUX8_1bit:m4.d[0]
d0[5] => MUX8_1bit:m5.d[0]
d0[6] => MUX8_1bit:m6.d[0]
d0[7] => MUX8_1bit:m7.d[0]
d1[0] => MUX8_1bit:m0.d[1]
d1[1] => MUX8_1bit:m1.d[1]
d1[2] => MUX8_1bit:m2.d[1]
d1[3] => MUX8_1bit:m3.d[1]
d1[4] => MUX8_1bit:m4.d[1]
d1[5] => MUX8_1bit:m5.d[1]
d1[6] => MUX8_1bit:m6.d[1]
d1[7] => MUX8_1bit:m7.d[1]
d2[0] => MUX8_1bit:m0.d[2]
d2[1] => MUX8_1bit:m1.d[2]
d2[2] => MUX8_1bit:m2.d[2]
d2[3] => MUX8_1bit:m3.d[2]
d2[4] => MUX8_1bit:m4.d[2]
d2[5] => MUX8_1bit:m5.d[2]
d2[6] => MUX8_1bit:m6.d[2]
d2[7] => MUX8_1bit:m7.d[2]
d3[0] => MUX8_1bit:m0.d[3]
d3[1] => MUX8_1bit:m1.d[3]
d3[2] => MUX8_1bit:m2.d[3]
d3[3] => MUX8_1bit:m3.d[3]
d3[4] => MUX8_1bit:m4.d[3]
d3[5] => MUX8_1bit:m5.d[3]
d3[6] => MUX8_1bit:m6.d[3]
d3[7] => MUX8_1bit:m7.d[3]
d4[0] => MUX8_1bit:m0.d[4]
d4[1] => MUX8_1bit:m1.d[4]
d4[2] => MUX8_1bit:m2.d[4]
d4[3] => MUX8_1bit:m3.d[4]
d4[4] => MUX8_1bit:m4.d[4]
d4[5] => MUX8_1bit:m5.d[4]
d4[6] => MUX8_1bit:m6.d[4]
d4[7] => MUX8_1bit:m7.d[4]
d5[0] => MUX8_1bit:m0.d[5]
d5[1] => MUX8_1bit:m1.d[5]
d5[2] => MUX8_1bit:m2.d[5]
d5[3] => MUX8_1bit:m3.d[5]
d5[4] => MUX8_1bit:m4.d[5]
d5[5] => MUX8_1bit:m5.d[5]
d5[6] => MUX8_1bit:m6.d[5]
d5[7] => MUX8_1bit:m7.d[5]
d6[0] => MUX8_1bit:m0.d[6]
d6[1] => MUX8_1bit:m1.d[6]
d6[2] => MUX8_1bit:m2.d[6]
d6[3] => MUX8_1bit:m3.d[6]
d6[4] => MUX8_1bit:m4.d[6]
d6[5] => MUX8_1bit:m5.d[6]
d6[6] => MUX8_1bit:m6.d[6]
d6[7] => MUX8_1bit:m7.d[6]
d7[0] => MUX8_1bit:m0.d[7]
d7[1] => MUX8_1bit:m1.d[7]
d7[2] => MUX8_1bit:m2.d[7]
d7[3] => MUX8_1bit:m3.d[7]
d7[4] => MUX8_1bit:m4.d[7]
d7[5] => MUX8_1bit:m5.d[7]
d7[6] => MUX8_1bit:m6.d[7]
d7[7] => MUX8_1bit:m7.d[7]
y[0] <= MUX8_1bit:m0.y
y[1] <= MUX8_1bit:m1.y
y[2] <= MUX8_1bit:m2.y
y[3] <= MUX8_1bit:m3.y
y[4] <= MUX8_1bit:m4.y
y[5] <= MUX8_1bit:m5.y
y[6] <= MUX8_1bit:m6.y
y[7] <= MUX8_1bit:m7.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m0
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m0|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m0|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m0|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m1
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m1|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m1|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m1|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m2
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m2|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m2|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m2|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m3
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m3|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m3|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m3|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m4
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m4|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m4|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m4|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m5
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m5|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m5|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m5|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m6
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m6|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m6|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m6|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m7
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m7|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m7|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX815|MUX8_1bit:m7|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623
s[0] => MUX8_1bit:m0.s0
s[0] => MUX8_1bit:m1.s0
s[0] => MUX8_1bit:m2.s0
s[0] => MUX8_1bit:m3.s0
s[0] => MUX8_1bit:m4.s0
s[0] => MUX8_1bit:m5.s0
s[0] => MUX8_1bit:m6.s0
s[0] => MUX8_1bit:m7.s0
s[1] => MUX8_1bit:m0.s1
s[1] => MUX8_1bit:m1.s1
s[1] => MUX8_1bit:m2.s1
s[1] => MUX8_1bit:m3.s1
s[1] => MUX8_1bit:m4.s1
s[1] => MUX8_1bit:m5.s1
s[1] => MUX8_1bit:m6.s1
s[1] => MUX8_1bit:m7.s1
s[2] => MUX8_1bit:m0.s2
s[2] => MUX8_1bit:m1.s2
s[2] => MUX8_1bit:m2.s2
s[2] => MUX8_1bit:m3.s2
s[2] => MUX8_1bit:m4.s2
s[2] => MUX8_1bit:m5.s2
s[2] => MUX8_1bit:m6.s2
s[2] => MUX8_1bit:m7.s2
d0[0] => MUX8_1bit:m0.d[0]
d0[1] => MUX8_1bit:m1.d[0]
d0[2] => MUX8_1bit:m2.d[0]
d0[3] => MUX8_1bit:m3.d[0]
d0[4] => MUX8_1bit:m4.d[0]
d0[5] => MUX8_1bit:m5.d[0]
d0[6] => MUX8_1bit:m6.d[0]
d0[7] => MUX8_1bit:m7.d[0]
d1[0] => MUX8_1bit:m0.d[1]
d1[1] => MUX8_1bit:m1.d[1]
d1[2] => MUX8_1bit:m2.d[1]
d1[3] => MUX8_1bit:m3.d[1]
d1[4] => MUX8_1bit:m4.d[1]
d1[5] => MUX8_1bit:m5.d[1]
d1[6] => MUX8_1bit:m6.d[1]
d1[7] => MUX8_1bit:m7.d[1]
d2[0] => MUX8_1bit:m0.d[2]
d2[1] => MUX8_1bit:m1.d[2]
d2[2] => MUX8_1bit:m2.d[2]
d2[3] => MUX8_1bit:m3.d[2]
d2[4] => MUX8_1bit:m4.d[2]
d2[5] => MUX8_1bit:m5.d[2]
d2[6] => MUX8_1bit:m6.d[2]
d2[7] => MUX8_1bit:m7.d[2]
d3[0] => MUX8_1bit:m0.d[3]
d3[1] => MUX8_1bit:m1.d[3]
d3[2] => MUX8_1bit:m2.d[3]
d3[3] => MUX8_1bit:m3.d[3]
d3[4] => MUX8_1bit:m4.d[3]
d3[5] => MUX8_1bit:m5.d[3]
d3[6] => MUX8_1bit:m6.d[3]
d3[7] => MUX8_1bit:m7.d[3]
d4[0] => MUX8_1bit:m0.d[4]
d4[1] => MUX8_1bit:m1.d[4]
d4[2] => MUX8_1bit:m2.d[4]
d4[3] => MUX8_1bit:m3.d[4]
d4[4] => MUX8_1bit:m4.d[4]
d4[5] => MUX8_1bit:m5.d[4]
d4[6] => MUX8_1bit:m6.d[4]
d4[7] => MUX8_1bit:m7.d[4]
d5[0] => MUX8_1bit:m0.d[5]
d5[1] => MUX8_1bit:m1.d[5]
d5[2] => MUX8_1bit:m2.d[5]
d5[3] => MUX8_1bit:m3.d[5]
d5[4] => MUX8_1bit:m4.d[5]
d5[5] => MUX8_1bit:m5.d[5]
d5[6] => MUX8_1bit:m6.d[5]
d5[7] => MUX8_1bit:m7.d[5]
d6[0] => MUX8_1bit:m0.d[6]
d6[1] => MUX8_1bit:m1.d[6]
d6[2] => MUX8_1bit:m2.d[6]
d6[3] => MUX8_1bit:m3.d[6]
d6[4] => MUX8_1bit:m4.d[6]
d6[5] => MUX8_1bit:m5.d[6]
d6[6] => MUX8_1bit:m6.d[6]
d6[7] => MUX8_1bit:m7.d[6]
d7[0] => MUX8_1bit:m0.d[7]
d7[1] => MUX8_1bit:m1.d[7]
d7[2] => MUX8_1bit:m2.d[7]
d7[3] => MUX8_1bit:m3.d[7]
d7[4] => MUX8_1bit:m4.d[7]
d7[5] => MUX8_1bit:m5.d[7]
d7[6] => MUX8_1bit:m6.d[7]
d7[7] => MUX8_1bit:m7.d[7]
y[0] <= MUX8_1bit:m0.y
y[1] <= MUX8_1bit:m1.y
y[2] <= MUX8_1bit:m2.y
y[3] <= MUX8_1bit:m3.y
y[4] <= MUX8_1bit:m4.y
y[5] <= MUX8_1bit:m5.y
y[6] <= MUX8_1bit:m6.y
y[7] <= MUX8_1bit:m7.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m0
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m0|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m0|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m0|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m1
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m1|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m1|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m1|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m2
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m2|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m2|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m2|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m3
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m3|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m3|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m3|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m4
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m4|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m4|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m4|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m5
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m5|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m5|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m5|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m6
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m6|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m6|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m6|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m7
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m7|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m7|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX1623|MUX8_1bit:m7|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124
s[0] => MUX8_1bit:m0.s0
s[0] => MUX8_1bit:m1.s0
s[0] => MUX8_1bit:m2.s0
s[0] => MUX8_1bit:m3.s0
s[0] => MUX8_1bit:m4.s0
s[0] => MUX8_1bit:m5.s0
s[0] => MUX8_1bit:m6.s0
s[0] => MUX8_1bit:m7.s0
s[1] => MUX8_1bit:m0.s1
s[1] => MUX8_1bit:m1.s1
s[1] => MUX8_1bit:m2.s1
s[1] => MUX8_1bit:m3.s1
s[1] => MUX8_1bit:m4.s1
s[1] => MUX8_1bit:m5.s1
s[1] => MUX8_1bit:m6.s1
s[1] => MUX8_1bit:m7.s1
s[2] => MUX8_1bit:m0.s2
s[2] => MUX8_1bit:m1.s2
s[2] => MUX8_1bit:m2.s2
s[2] => MUX8_1bit:m3.s2
s[2] => MUX8_1bit:m4.s2
s[2] => MUX8_1bit:m5.s2
s[2] => MUX8_1bit:m6.s2
s[2] => MUX8_1bit:m7.s2
d0[0] => MUX8_1bit:m0.d[0]
d0[1] => MUX8_1bit:m1.d[0]
d0[2] => MUX8_1bit:m2.d[0]
d0[3] => MUX8_1bit:m3.d[0]
d0[4] => MUX8_1bit:m4.d[0]
d0[5] => MUX8_1bit:m5.d[0]
d0[6] => MUX8_1bit:m6.d[0]
d0[7] => MUX8_1bit:m7.d[0]
d1[0] => MUX8_1bit:m0.d[1]
d1[1] => MUX8_1bit:m1.d[1]
d1[2] => MUX8_1bit:m2.d[1]
d1[3] => MUX8_1bit:m3.d[1]
d1[4] => MUX8_1bit:m4.d[1]
d1[5] => MUX8_1bit:m5.d[1]
d1[6] => MUX8_1bit:m6.d[1]
d1[7] => MUX8_1bit:m7.d[1]
d2[0] => MUX8_1bit:m0.d[2]
d2[1] => MUX8_1bit:m1.d[2]
d2[2] => MUX8_1bit:m2.d[2]
d2[3] => MUX8_1bit:m3.d[2]
d2[4] => MUX8_1bit:m4.d[2]
d2[5] => MUX8_1bit:m5.d[2]
d2[6] => MUX8_1bit:m6.d[2]
d2[7] => MUX8_1bit:m7.d[2]
d3[0] => MUX8_1bit:m0.d[3]
d3[1] => MUX8_1bit:m1.d[3]
d3[2] => MUX8_1bit:m2.d[3]
d3[3] => MUX8_1bit:m3.d[3]
d3[4] => MUX8_1bit:m4.d[3]
d3[5] => MUX8_1bit:m5.d[3]
d3[6] => MUX8_1bit:m6.d[3]
d3[7] => MUX8_1bit:m7.d[3]
d4[0] => MUX8_1bit:m0.d[4]
d4[1] => MUX8_1bit:m1.d[4]
d4[2] => MUX8_1bit:m2.d[4]
d4[3] => MUX8_1bit:m3.d[4]
d4[4] => MUX8_1bit:m4.d[4]
d4[5] => MUX8_1bit:m5.d[4]
d4[6] => MUX8_1bit:m6.d[4]
d4[7] => MUX8_1bit:m7.d[4]
d5[0] => MUX8_1bit:m0.d[5]
d5[1] => MUX8_1bit:m1.d[5]
d5[2] => MUX8_1bit:m2.d[5]
d5[3] => MUX8_1bit:m3.d[5]
d5[4] => MUX8_1bit:m4.d[5]
d5[5] => MUX8_1bit:m5.d[5]
d5[6] => MUX8_1bit:m6.d[5]
d5[7] => MUX8_1bit:m7.d[5]
d6[0] => MUX8_1bit:m0.d[6]
d6[1] => MUX8_1bit:m1.d[6]
d6[2] => MUX8_1bit:m2.d[6]
d6[3] => MUX8_1bit:m3.d[6]
d6[4] => MUX8_1bit:m4.d[6]
d6[5] => MUX8_1bit:m5.d[6]
d6[6] => MUX8_1bit:m6.d[6]
d6[7] => MUX8_1bit:m7.d[6]
d7[0] => MUX8_1bit:m0.d[7]
d7[1] => MUX8_1bit:m1.d[7]
d7[2] => MUX8_1bit:m2.d[7]
d7[3] => MUX8_1bit:m3.d[7]
d7[4] => MUX8_1bit:m4.d[7]
d7[5] => MUX8_1bit:m5.d[7]
d7[6] => MUX8_1bit:m6.d[7]
d7[7] => MUX8_1bit:m7.d[7]
y[0] <= MUX8_1bit:m0.y
y[1] <= MUX8_1bit:m1.y
y[2] <= MUX8_1bit:m2.y
y[3] <= MUX8_1bit:m3.y
y[4] <= MUX8_1bit:m4.y
y[5] <= MUX8_1bit:m5.y
y[6] <= MUX8_1bit:m6.y
y[7] <= MUX8_1bit:m7.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m0
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m0|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m0|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m0|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m1
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m1|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m1|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m1|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m2
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m2|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m2|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m2|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m3
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m3|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m3|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m3|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m4
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m4|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m4|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m4|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m5
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m5|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m5|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m5|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m6
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m6|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m6|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m6|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m7
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m7|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m7|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux1|MUX8_8bit:MUX3124|MUX8_1bit:m7|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2
s[0] => MUX8_8bit:MUX07.s[0]
s[0] => MUX8_8bit:MUX815.s[0]
s[0] => MUX8_8bit:MUX1623.s[0]
s[0] => MUX8_8bit:MUX3124.s[0]
s[1] => MUX8_8bit:MUX07.s[1]
s[1] => MUX8_8bit:MUX815.s[1]
s[1] => MUX8_8bit:MUX1623.s[1]
s[1] => MUX8_8bit:MUX3124.s[1]
s[2] => MUX8_8bit:MUX07.s[2]
s[2] => MUX8_8bit:MUX815.s[2]
s[2] => MUX8_8bit:MUX1623.s[2]
s[2] => MUX8_8bit:MUX3124.s[2]
s[3] => MUX4_8bit:MUXTop.s[0]
s[4] => MUX4_8bit:MUXTop.s[1]
d0[0] => MUX8_8bit:MUX07.d0[0]
d0[1] => MUX8_8bit:MUX07.d0[1]
d0[2] => MUX8_8bit:MUX07.d0[2]
d0[3] => MUX8_8bit:MUX07.d0[3]
d0[4] => MUX8_8bit:MUX07.d0[4]
d0[5] => MUX8_8bit:MUX07.d0[5]
d0[6] => MUX8_8bit:MUX07.d0[6]
d0[7] => MUX8_8bit:MUX07.d0[7]
d1[0] => MUX8_8bit:MUX07.d1[0]
d1[1] => MUX8_8bit:MUX07.d1[1]
d1[2] => MUX8_8bit:MUX07.d1[2]
d1[3] => MUX8_8bit:MUX07.d1[3]
d1[4] => MUX8_8bit:MUX07.d1[4]
d1[5] => MUX8_8bit:MUX07.d1[5]
d1[6] => MUX8_8bit:MUX07.d1[6]
d1[7] => MUX8_8bit:MUX07.d1[7]
d2[0] => MUX8_8bit:MUX07.d2[0]
d2[1] => MUX8_8bit:MUX07.d2[1]
d2[2] => MUX8_8bit:MUX07.d2[2]
d2[3] => MUX8_8bit:MUX07.d2[3]
d2[4] => MUX8_8bit:MUX07.d2[4]
d2[5] => MUX8_8bit:MUX07.d2[5]
d2[6] => MUX8_8bit:MUX07.d2[6]
d2[7] => MUX8_8bit:MUX07.d2[7]
d3[0] => MUX8_8bit:MUX07.d3[0]
d3[1] => MUX8_8bit:MUX07.d3[1]
d3[2] => MUX8_8bit:MUX07.d3[2]
d3[3] => MUX8_8bit:MUX07.d3[3]
d3[4] => MUX8_8bit:MUX07.d3[4]
d3[5] => MUX8_8bit:MUX07.d3[5]
d3[6] => MUX8_8bit:MUX07.d3[6]
d3[7] => MUX8_8bit:MUX07.d3[7]
d4[0] => MUX8_8bit:MUX07.d4[0]
d4[1] => MUX8_8bit:MUX07.d4[1]
d4[2] => MUX8_8bit:MUX07.d4[2]
d4[3] => MUX8_8bit:MUX07.d4[3]
d4[4] => MUX8_8bit:MUX07.d4[4]
d4[5] => MUX8_8bit:MUX07.d4[5]
d4[6] => MUX8_8bit:MUX07.d4[6]
d4[7] => MUX8_8bit:MUX07.d4[7]
d5[0] => MUX8_8bit:MUX07.d5[0]
d5[1] => MUX8_8bit:MUX07.d5[1]
d5[2] => MUX8_8bit:MUX07.d5[2]
d5[3] => MUX8_8bit:MUX07.d5[3]
d5[4] => MUX8_8bit:MUX07.d5[4]
d5[5] => MUX8_8bit:MUX07.d5[5]
d5[6] => MUX8_8bit:MUX07.d5[6]
d5[7] => MUX8_8bit:MUX07.d5[7]
d6[0] => MUX8_8bit:MUX07.d6[0]
d6[1] => MUX8_8bit:MUX07.d6[1]
d6[2] => MUX8_8bit:MUX07.d6[2]
d6[3] => MUX8_8bit:MUX07.d6[3]
d6[4] => MUX8_8bit:MUX07.d6[4]
d6[5] => MUX8_8bit:MUX07.d6[5]
d6[6] => MUX8_8bit:MUX07.d6[6]
d6[7] => MUX8_8bit:MUX07.d6[7]
d7[0] => MUX8_8bit:MUX07.d7[0]
d7[1] => MUX8_8bit:MUX07.d7[1]
d7[2] => MUX8_8bit:MUX07.d7[2]
d7[3] => MUX8_8bit:MUX07.d7[3]
d7[4] => MUX8_8bit:MUX07.d7[4]
d7[5] => MUX8_8bit:MUX07.d7[5]
d7[6] => MUX8_8bit:MUX07.d7[6]
d7[7] => MUX8_8bit:MUX07.d7[7]
d8[0] => MUX8_8bit:MUX815.d0[0]
d8[1] => MUX8_8bit:MUX815.d0[1]
d8[2] => MUX8_8bit:MUX815.d0[2]
d8[3] => MUX8_8bit:MUX815.d0[3]
d8[4] => MUX8_8bit:MUX815.d0[4]
d8[5] => MUX8_8bit:MUX815.d0[5]
d8[6] => MUX8_8bit:MUX815.d0[6]
d8[7] => MUX8_8bit:MUX815.d0[7]
d9[0] => MUX8_8bit:MUX815.d1[0]
d9[1] => MUX8_8bit:MUX815.d1[1]
d9[2] => MUX8_8bit:MUX815.d1[2]
d9[3] => MUX8_8bit:MUX815.d1[3]
d9[4] => MUX8_8bit:MUX815.d1[4]
d9[5] => MUX8_8bit:MUX815.d1[5]
d9[6] => MUX8_8bit:MUX815.d1[6]
d9[7] => MUX8_8bit:MUX815.d1[7]
d10[0] => MUX8_8bit:MUX815.d2[0]
d10[1] => MUX8_8bit:MUX815.d2[1]
d10[2] => MUX8_8bit:MUX815.d2[2]
d10[3] => MUX8_8bit:MUX815.d2[3]
d10[4] => MUX8_8bit:MUX815.d2[4]
d10[5] => MUX8_8bit:MUX815.d2[5]
d10[6] => MUX8_8bit:MUX815.d2[6]
d10[7] => MUX8_8bit:MUX815.d2[7]
d11[0] => MUX8_8bit:MUX815.d3[0]
d11[1] => MUX8_8bit:MUX815.d3[1]
d11[2] => MUX8_8bit:MUX815.d3[2]
d11[3] => MUX8_8bit:MUX815.d3[3]
d11[4] => MUX8_8bit:MUX815.d3[4]
d11[5] => MUX8_8bit:MUX815.d3[5]
d11[6] => MUX8_8bit:MUX815.d3[6]
d11[7] => MUX8_8bit:MUX815.d3[7]
d12[0] => MUX8_8bit:MUX815.d4[0]
d12[1] => MUX8_8bit:MUX815.d4[1]
d12[2] => MUX8_8bit:MUX815.d4[2]
d12[3] => MUX8_8bit:MUX815.d4[3]
d12[4] => MUX8_8bit:MUX815.d4[4]
d12[5] => MUX8_8bit:MUX815.d4[5]
d12[6] => MUX8_8bit:MUX815.d4[6]
d12[7] => MUX8_8bit:MUX815.d4[7]
d13[0] => MUX8_8bit:MUX815.d5[0]
d13[1] => MUX8_8bit:MUX815.d5[1]
d13[2] => MUX8_8bit:MUX815.d5[2]
d13[3] => MUX8_8bit:MUX815.d5[3]
d13[4] => MUX8_8bit:MUX815.d5[4]
d13[5] => MUX8_8bit:MUX815.d5[5]
d13[6] => MUX8_8bit:MUX815.d5[6]
d13[7] => MUX8_8bit:MUX815.d5[7]
d14[0] => MUX8_8bit:MUX815.d6[0]
d14[1] => MUX8_8bit:MUX815.d6[1]
d14[2] => MUX8_8bit:MUX815.d6[2]
d14[3] => MUX8_8bit:MUX815.d6[3]
d14[4] => MUX8_8bit:MUX815.d6[4]
d14[5] => MUX8_8bit:MUX815.d6[5]
d14[6] => MUX8_8bit:MUX815.d6[6]
d14[7] => MUX8_8bit:MUX815.d6[7]
d15[0] => MUX8_8bit:MUX815.d7[0]
d15[1] => MUX8_8bit:MUX815.d7[1]
d15[2] => MUX8_8bit:MUX815.d7[2]
d15[3] => MUX8_8bit:MUX815.d7[3]
d15[4] => MUX8_8bit:MUX815.d7[4]
d15[5] => MUX8_8bit:MUX815.d7[5]
d15[6] => MUX8_8bit:MUX815.d7[6]
d15[7] => MUX8_8bit:MUX815.d7[7]
d16[0] => MUX8_8bit:MUX1623.d0[0]
d16[1] => MUX8_8bit:MUX1623.d0[1]
d16[2] => MUX8_8bit:MUX1623.d0[2]
d16[3] => MUX8_8bit:MUX1623.d0[3]
d16[4] => MUX8_8bit:MUX1623.d0[4]
d16[5] => MUX8_8bit:MUX1623.d0[5]
d16[6] => MUX8_8bit:MUX1623.d0[6]
d16[7] => MUX8_8bit:MUX1623.d0[7]
d17[0] => MUX8_8bit:MUX1623.d1[0]
d17[1] => MUX8_8bit:MUX1623.d1[1]
d17[2] => MUX8_8bit:MUX1623.d1[2]
d17[3] => MUX8_8bit:MUX1623.d1[3]
d17[4] => MUX8_8bit:MUX1623.d1[4]
d17[5] => MUX8_8bit:MUX1623.d1[5]
d17[6] => MUX8_8bit:MUX1623.d1[6]
d17[7] => MUX8_8bit:MUX1623.d1[7]
d18[0] => MUX8_8bit:MUX1623.d2[0]
d18[1] => MUX8_8bit:MUX1623.d2[1]
d18[2] => MUX8_8bit:MUX1623.d2[2]
d18[3] => MUX8_8bit:MUX1623.d2[3]
d18[4] => MUX8_8bit:MUX1623.d2[4]
d18[5] => MUX8_8bit:MUX1623.d2[5]
d18[6] => MUX8_8bit:MUX1623.d2[6]
d18[7] => MUX8_8bit:MUX1623.d2[7]
d19[0] => MUX8_8bit:MUX1623.d3[0]
d19[1] => MUX8_8bit:MUX1623.d3[1]
d19[2] => MUX8_8bit:MUX1623.d3[2]
d19[3] => MUX8_8bit:MUX1623.d3[3]
d19[4] => MUX8_8bit:MUX1623.d3[4]
d19[5] => MUX8_8bit:MUX1623.d3[5]
d19[6] => MUX8_8bit:MUX1623.d3[6]
d19[7] => MUX8_8bit:MUX1623.d3[7]
d20[0] => MUX8_8bit:MUX1623.d4[0]
d20[1] => MUX8_8bit:MUX1623.d4[1]
d20[2] => MUX8_8bit:MUX1623.d4[2]
d20[3] => MUX8_8bit:MUX1623.d4[3]
d20[4] => MUX8_8bit:MUX1623.d4[4]
d20[5] => MUX8_8bit:MUX1623.d4[5]
d20[6] => MUX8_8bit:MUX1623.d4[6]
d20[7] => MUX8_8bit:MUX1623.d4[7]
d21[0] => MUX8_8bit:MUX1623.d5[0]
d21[1] => MUX8_8bit:MUX1623.d5[1]
d21[2] => MUX8_8bit:MUX1623.d5[2]
d21[3] => MUX8_8bit:MUX1623.d5[3]
d21[4] => MUX8_8bit:MUX1623.d5[4]
d21[5] => MUX8_8bit:MUX1623.d5[5]
d21[6] => MUX8_8bit:MUX1623.d5[6]
d21[7] => MUX8_8bit:MUX1623.d5[7]
d22[0] => MUX8_8bit:MUX1623.d6[0]
d22[1] => MUX8_8bit:MUX1623.d6[1]
d22[2] => MUX8_8bit:MUX1623.d6[2]
d22[3] => MUX8_8bit:MUX1623.d6[3]
d22[4] => MUX8_8bit:MUX1623.d6[4]
d22[5] => MUX8_8bit:MUX1623.d6[5]
d22[6] => MUX8_8bit:MUX1623.d6[6]
d22[7] => MUX8_8bit:MUX1623.d6[7]
d23[0] => MUX8_8bit:MUX1623.d7[0]
d23[1] => MUX8_8bit:MUX1623.d7[1]
d23[2] => MUX8_8bit:MUX1623.d7[2]
d23[3] => MUX8_8bit:MUX1623.d7[3]
d23[4] => MUX8_8bit:MUX1623.d7[4]
d23[5] => MUX8_8bit:MUX1623.d7[5]
d23[6] => MUX8_8bit:MUX1623.d7[6]
d23[7] => MUX8_8bit:MUX1623.d7[7]
d24[0] => MUX8_8bit:MUX3124.d0[0]
d24[1] => MUX8_8bit:MUX3124.d0[1]
d24[2] => MUX8_8bit:MUX3124.d0[2]
d24[3] => MUX8_8bit:MUX3124.d0[3]
d24[4] => MUX8_8bit:MUX3124.d0[4]
d24[5] => MUX8_8bit:MUX3124.d0[5]
d24[6] => MUX8_8bit:MUX3124.d0[6]
d24[7] => MUX8_8bit:MUX3124.d0[7]
d25[0] => MUX8_8bit:MUX3124.d1[0]
d25[1] => MUX8_8bit:MUX3124.d1[1]
d25[2] => MUX8_8bit:MUX3124.d1[2]
d25[3] => MUX8_8bit:MUX3124.d1[3]
d25[4] => MUX8_8bit:MUX3124.d1[4]
d25[5] => MUX8_8bit:MUX3124.d1[5]
d25[6] => MUX8_8bit:MUX3124.d1[6]
d25[7] => MUX8_8bit:MUX3124.d1[7]
d26[0] => MUX8_8bit:MUX3124.d2[0]
d26[1] => MUX8_8bit:MUX3124.d2[1]
d26[2] => MUX8_8bit:MUX3124.d2[2]
d26[3] => MUX8_8bit:MUX3124.d2[3]
d26[4] => MUX8_8bit:MUX3124.d2[4]
d26[5] => MUX8_8bit:MUX3124.d2[5]
d26[6] => MUX8_8bit:MUX3124.d2[6]
d26[7] => MUX8_8bit:MUX3124.d2[7]
d27[0] => MUX8_8bit:MUX3124.d3[0]
d27[1] => MUX8_8bit:MUX3124.d3[1]
d27[2] => MUX8_8bit:MUX3124.d3[2]
d27[3] => MUX8_8bit:MUX3124.d3[3]
d27[4] => MUX8_8bit:MUX3124.d3[4]
d27[5] => MUX8_8bit:MUX3124.d3[5]
d27[6] => MUX8_8bit:MUX3124.d3[6]
d27[7] => MUX8_8bit:MUX3124.d3[7]
d28[0] => MUX8_8bit:MUX3124.d4[0]
d28[1] => MUX8_8bit:MUX3124.d4[1]
d28[2] => MUX8_8bit:MUX3124.d4[2]
d28[3] => MUX8_8bit:MUX3124.d4[3]
d28[4] => MUX8_8bit:MUX3124.d4[4]
d28[5] => MUX8_8bit:MUX3124.d4[5]
d28[6] => MUX8_8bit:MUX3124.d4[6]
d28[7] => MUX8_8bit:MUX3124.d4[7]
d29[0] => MUX8_8bit:MUX3124.d5[0]
d29[1] => MUX8_8bit:MUX3124.d5[1]
d29[2] => MUX8_8bit:MUX3124.d5[2]
d29[3] => MUX8_8bit:MUX3124.d5[3]
d29[4] => MUX8_8bit:MUX3124.d5[4]
d29[5] => MUX8_8bit:MUX3124.d5[5]
d29[6] => MUX8_8bit:MUX3124.d5[6]
d29[7] => MUX8_8bit:MUX3124.d5[7]
d30[0] => MUX8_8bit:MUX3124.d6[0]
d30[1] => MUX8_8bit:MUX3124.d6[1]
d30[2] => MUX8_8bit:MUX3124.d6[2]
d30[3] => MUX8_8bit:MUX3124.d6[3]
d30[4] => MUX8_8bit:MUX3124.d6[4]
d30[5] => MUX8_8bit:MUX3124.d6[5]
d30[6] => MUX8_8bit:MUX3124.d6[6]
d30[7] => MUX8_8bit:MUX3124.d6[7]
d31[0] => MUX8_8bit:MUX3124.d7[0]
d31[1] => MUX8_8bit:MUX3124.d7[1]
d31[2] => MUX8_8bit:MUX3124.d7[2]
d31[3] => MUX8_8bit:MUX3124.d7[3]
d31[4] => MUX8_8bit:MUX3124.d7[4]
d31[5] => MUX8_8bit:MUX3124.d7[5]
d31[6] => MUX8_8bit:MUX3124.d7[6]
d31[7] => MUX8_8bit:MUX3124.d7[7]
y[0] <= MUX4_8bit:MUXTop.y[0]
y[1] <= MUX4_8bit:MUXTop.y[1]
y[2] <= MUX4_8bit:MUXTop.y[2]
y[3] <= MUX4_8bit:MUXTop.y[3]
y[4] <= MUX4_8bit:MUXTop.y[4]
y[5] <= MUX4_8bit:MUXTop.y[5]
y[6] <= MUX4_8bit:MUXTop.y[6]
y[7] <= MUX4_8bit:MUXTop.y[7]


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX4_8bit:MUXTop
s[0] => MUX4_1bit:m0.s0
s[0] => MUX4_1bit:m1.s0
s[0] => MUX4_1bit:m2.s0
s[0] => MUX4_1bit:m3.s0
s[0] => MUX4_1bit:m4.s0
s[0] => MUX4_1bit:m5.s0
s[0] => MUX4_1bit:m6.s0
s[0] => MUX4_1bit:m7.s0
s[1] => MUX4_1bit:m0.s1
s[1] => MUX4_1bit:m1.s1
s[1] => MUX4_1bit:m2.s1
s[1] => MUX4_1bit:m3.s1
s[1] => MUX4_1bit:m4.s1
s[1] => MUX4_1bit:m5.s1
s[1] => MUX4_1bit:m6.s1
s[1] => MUX4_1bit:m7.s1
d0[0] => MUX4_1bit:m0.d[0]
d0[1] => MUX4_1bit:m1.d[0]
d0[2] => MUX4_1bit:m2.d[0]
d0[3] => MUX4_1bit:m3.d[0]
d0[4] => MUX4_1bit:m4.d[0]
d0[5] => MUX4_1bit:m5.d[0]
d0[6] => MUX4_1bit:m6.d[0]
d0[7] => MUX4_1bit:m7.d[0]
d1[0] => MUX4_1bit:m0.d[1]
d1[1] => MUX4_1bit:m1.d[1]
d1[2] => MUX4_1bit:m2.d[1]
d1[3] => MUX4_1bit:m3.d[1]
d1[4] => MUX4_1bit:m4.d[1]
d1[5] => MUX4_1bit:m5.d[1]
d1[6] => MUX4_1bit:m6.d[1]
d1[7] => MUX4_1bit:m7.d[1]
d2[0] => MUX4_1bit:m0.d[2]
d2[1] => MUX4_1bit:m1.d[2]
d2[2] => MUX4_1bit:m2.d[2]
d2[3] => MUX4_1bit:m3.d[2]
d2[4] => MUX4_1bit:m4.d[2]
d2[5] => MUX4_1bit:m5.d[2]
d2[6] => MUX4_1bit:m6.d[2]
d2[7] => MUX4_1bit:m7.d[2]
d3[0] => MUX4_1bit:m0.d[3]
d3[1] => MUX4_1bit:m1.d[3]
d3[2] => MUX4_1bit:m2.d[3]
d3[3] => MUX4_1bit:m3.d[3]
d3[4] => MUX4_1bit:m4.d[3]
d3[5] => MUX4_1bit:m5.d[3]
d3[6] => MUX4_1bit:m6.d[3]
d3[7] => MUX4_1bit:m7.d[3]
y[0] <= MUX4_1bit:m0.y
y[1] <= MUX4_1bit:m1.y
y[2] <= MUX4_1bit:m2.y
y[3] <= MUX4_1bit:m3.y
y[4] <= MUX4_1bit:m4.y
y[5] <= MUX4_1bit:m5.y
y[6] <= MUX4_1bit:m6.y
y[7] <= MUX4_1bit:m7.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX4_8bit:MUXTop|MUX4_1bit:m0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX4_8bit:MUXTop|MUX4_1bit:m1
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX4_8bit:MUXTop|MUX4_1bit:m2
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX4_8bit:MUXTop|MUX4_1bit:m3
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX4_8bit:MUXTop|MUX4_1bit:m4
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX4_8bit:MUXTop|MUX4_1bit:m5
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX4_8bit:MUXTop|MUX4_1bit:m6
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX4_8bit:MUXTop|MUX4_1bit:m7
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07
s[0] => MUX8_1bit:m0.s0
s[0] => MUX8_1bit:m1.s0
s[0] => MUX8_1bit:m2.s0
s[0] => MUX8_1bit:m3.s0
s[0] => MUX8_1bit:m4.s0
s[0] => MUX8_1bit:m5.s0
s[0] => MUX8_1bit:m6.s0
s[0] => MUX8_1bit:m7.s0
s[1] => MUX8_1bit:m0.s1
s[1] => MUX8_1bit:m1.s1
s[1] => MUX8_1bit:m2.s1
s[1] => MUX8_1bit:m3.s1
s[1] => MUX8_1bit:m4.s1
s[1] => MUX8_1bit:m5.s1
s[1] => MUX8_1bit:m6.s1
s[1] => MUX8_1bit:m7.s1
s[2] => MUX8_1bit:m0.s2
s[2] => MUX8_1bit:m1.s2
s[2] => MUX8_1bit:m2.s2
s[2] => MUX8_1bit:m3.s2
s[2] => MUX8_1bit:m4.s2
s[2] => MUX8_1bit:m5.s2
s[2] => MUX8_1bit:m6.s2
s[2] => MUX8_1bit:m7.s2
d0[0] => MUX8_1bit:m0.d[0]
d0[1] => MUX8_1bit:m1.d[0]
d0[2] => MUX8_1bit:m2.d[0]
d0[3] => MUX8_1bit:m3.d[0]
d0[4] => MUX8_1bit:m4.d[0]
d0[5] => MUX8_1bit:m5.d[0]
d0[6] => MUX8_1bit:m6.d[0]
d0[7] => MUX8_1bit:m7.d[0]
d1[0] => MUX8_1bit:m0.d[1]
d1[1] => MUX8_1bit:m1.d[1]
d1[2] => MUX8_1bit:m2.d[1]
d1[3] => MUX8_1bit:m3.d[1]
d1[4] => MUX8_1bit:m4.d[1]
d1[5] => MUX8_1bit:m5.d[1]
d1[6] => MUX8_1bit:m6.d[1]
d1[7] => MUX8_1bit:m7.d[1]
d2[0] => MUX8_1bit:m0.d[2]
d2[1] => MUX8_1bit:m1.d[2]
d2[2] => MUX8_1bit:m2.d[2]
d2[3] => MUX8_1bit:m3.d[2]
d2[4] => MUX8_1bit:m4.d[2]
d2[5] => MUX8_1bit:m5.d[2]
d2[6] => MUX8_1bit:m6.d[2]
d2[7] => MUX8_1bit:m7.d[2]
d3[0] => MUX8_1bit:m0.d[3]
d3[1] => MUX8_1bit:m1.d[3]
d3[2] => MUX8_1bit:m2.d[3]
d3[3] => MUX8_1bit:m3.d[3]
d3[4] => MUX8_1bit:m4.d[3]
d3[5] => MUX8_1bit:m5.d[3]
d3[6] => MUX8_1bit:m6.d[3]
d3[7] => MUX8_1bit:m7.d[3]
d4[0] => MUX8_1bit:m0.d[4]
d4[1] => MUX8_1bit:m1.d[4]
d4[2] => MUX8_1bit:m2.d[4]
d4[3] => MUX8_1bit:m3.d[4]
d4[4] => MUX8_1bit:m4.d[4]
d4[5] => MUX8_1bit:m5.d[4]
d4[6] => MUX8_1bit:m6.d[4]
d4[7] => MUX8_1bit:m7.d[4]
d5[0] => MUX8_1bit:m0.d[5]
d5[1] => MUX8_1bit:m1.d[5]
d5[2] => MUX8_1bit:m2.d[5]
d5[3] => MUX8_1bit:m3.d[5]
d5[4] => MUX8_1bit:m4.d[5]
d5[5] => MUX8_1bit:m5.d[5]
d5[6] => MUX8_1bit:m6.d[5]
d5[7] => MUX8_1bit:m7.d[5]
d6[0] => MUX8_1bit:m0.d[6]
d6[1] => MUX8_1bit:m1.d[6]
d6[2] => MUX8_1bit:m2.d[6]
d6[3] => MUX8_1bit:m3.d[6]
d6[4] => MUX8_1bit:m4.d[6]
d6[5] => MUX8_1bit:m5.d[6]
d6[6] => MUX8_1bit:m6.d[6]
d6[7] => MUX8_1bit:m7.d[6]
d7[0] => MUX8_1bit:m0.d[7]
d7[1] => MUX8_1bit:m1.d[7]
d7[2] => MUX8_1bit:m2.d[7]
d7[3] => MUX8_1bit:m3.d[7]
d7[4] => MUX8_1bit:m4.d[7]
d7[5] => MUX8_1bit:m5.d[7]
d7[6] => MUX8_1bit:m6.d[7]
d7[7] => MUX8_1bit:m7.d[7]
y[0] <= MUX8_1bit:m0.y
y[1] <= MUX8_1bit:m1.y
y[2] <= MUX8_1bit:m2.y
y[3] <= MUX8_1bit:m3.y
y[4] <= MUX8_1bit:m4.y
y[5] <= MUX8_1bit:m5.y
y[6] <= MUX8_1bit:m6.y
y[7] <= MUX8_1bit:m7.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m0
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m0|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m0|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m0|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m1
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m1|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m1|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m1|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m2
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m2|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m2|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m2|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m3
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m3|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m3|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m3|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m4
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m4|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m4|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m4|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m5
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m5|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m5|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m5|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m6
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m6|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m6|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m6|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m7
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m7|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m7|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX07|MUX8_1bit:m7|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815
s[0] => MUX8_1bit:m0.s0
s[0] => MUX8_1bit:m1.s0
s[0] => MUX8_1bit:m2.s0
s[0] => MUX8_1bit:m3.s0
s[0] => MUX8_1bit:m4.s0
s[0] => MUX8_1bit:m5.s0
s[0] => MUX8_1bit:m6.s0
s[0] => MUX8_1bit:m7.s0
s[1] => MUX8_1bit:m0.s1
s[1] => MUX8_1bit:m1.s1
s[1] => MUX8_1bit:m2.s1
s[1] => MUX8_1bit:m3.s1
s[1] => MUX8_1bit:m4.s1
s[1] => MUX8_1bit:m5.s1
s[1] => MUX8_1bit:m6.s1
s[1] => MUX8_1bit:m7.s1
s[2] => MUX8_1bit:m0.s2
s[2] => MUX8_1bit:m1.s2
s[2] => MUX8_1bit:m2.s2
s[2] => MUX8_1bit:m3.s2
s[2] => MUX8_1bit:m4.s2
s[2] => MUX8_1bit:m5.s2
s[2] => MUX8_1bit:m6.s2
s[2] => MUX8_1bit:m7.s2
d0[0] => MUX8_1bit:m0.d[0]
d0[1] => MUX8_1bit:m1.d[0]
d0[2] => MUX8_1bit:m2.d[0]
d0[3] => MUX8_1bit:m3.d[0]
d0[4] => MUX8_1bit:m4.d[0]
d0[5] => MUX8_1bit:m5.d[0]
d0[6] => MUX8_1bit:m6.d[0]
d0[7] => MUX8_1bit:m7.d[0]
d1[0] => MUX8_1bit:m0.d[1]
d1[1] => MUX8_1bit:m1.d[1]
d1[2] => MUX8_1bit:m2.d[1]
d1[3] => MUX8_1bit:m3.d[1]
d1[4] => MUX8_1bit:m4.d[1]
d1[5] => MUX8_1bit:m5.d[1]
d1[6] => MUX8_1bit:m6.d[1]
d1[7] => MUX8_1bit:m7.d[1]
d2[0] => MUX8_1bit:m0.d[2]
d2[1] => MUX8_1bit:m1.d[2]
d2[2] => MUX8_1bit:m2.d[2]
d2[3] => MUX8_1bit:m3.d[2]
d2[4] => MUX8_1bit:m4.d[2]
d2[5] => MUX8_1bit:m5.d[2]
d2[6] => MUX8_1bit:m6.d[2]
d2[7] => MUX8_1bit:m7.d[2]
d3[0] => MUX8_1bit:m0.d[3]
d3[1] => MUX8_1bit:m1.d[3]
d3[2] => MUX8_1bit:m2.d[3]
d3[3] => MUX8_1bit:m3.d[3]
d3[4] => MUX8_1bit:m4.d[3]
d3[5] => MUX8_1bit:m5.d[3]
d3[6] => MUX8_1bit:m6.d[3]
d3[7] => MUX8_1bit:m7.d[3]
d4[0] => MUX8_1bit:m0.d[4]
d4[1] => MUX8_1bit:m1.d[4]
d4[2] => MUX8_1bit:m2.d[4]
d4[3] => MUX8_1bit:m3.d[4]
d4[4] => MUX8_1bit:m4.d[4]
d4[5] => MUX8_1bit:m5.d[4]
d4[6] => MUX8_1bit:m6.d[4]
d4[7] => MUX8_1bit:m7.d[4]
d5[0] => MUX8_1bit:m0.d[5]
d5[1] => MUX8_1bit:m1.d[5]
d5[2] => MUX8_1bit:m2.d[5]
d5[3] => MUX8_1bit:m3.d[5]
d5[4] => MUX8_1bit:m4.d[5]
d5[5] => MUX8_1bit:m5.d[5]
d5[6] => MUX8_1bit:m6.d[5]
d5[7] => MUX8_1bit:m7.d[5]
d6[0] => MUX8_1bit:m0.d[6]
d6[1] => MUX8_1bit:m1.d[6]
d6[2] => MUX8_1bit:m2.d[6]
d6[3] => MUX8_1bit:m3.d[6]
d6[4] => MUX8_1bit:m4.d[6]
d6[5] => MUX8_1bit:m5.d[6]
d6[6] => MUX8_1bit:m6.d[6]
d6[7] => MUX8_1bit:m7.d[6]
d7[0] => MUX8_1bit:m0.d[7]
d7[1] => MUX8_1bit:m1.d[7]
d7[2] => MUX8_1bit:m2.d[7]
d7[3] => MUX8_1bit:m3.d[7]
d7[4] => MUX8_1bit:m4.d[7]
d7[5] => MUX8_1bit:m5.d[7]
d7[6] => MUX8_1bit:m6.d[7]
d7[7] => MUX8_1bit:m7.d[7]
y[0] <= MUX8_1bit:m0.y
y[1] <= MUX8_1bit:m1.y
y[2] <= MUX8_1bit:m2.y
y[3] <= MUX8_1bit:m3.y
y[4] <= MUX8_1bit:m4.y
y[5] <= MUX8_1bit:m5.y
y[6] <= MUX8_1bit:m6.y
y[7] <= MUX8_1bit:m7.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m0
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m0|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m0|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m0|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m1
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m1|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m1|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m1|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m2
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m2|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m2|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m2|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m3
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m3|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m3|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m3|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m4
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m4|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m4|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m4|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m5
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m5|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m5|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m5|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m6
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m6|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m6|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m6|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m7
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m7|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m7|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX815|MUX8_1bit:m7|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623
s[0] => MUX8_1bit:m0.s0
s[0] => MUX8_1bit:m1.s0
s[0] => MUX8_1bit:m2.s0
s[0] => MUX8_1bit:m3.s0
s[0] => MUX8_1bit:m4.s0
s[0] => MUX8_1bit:m5.s0
s[0] => MUX8_1bit:m6.s0
s[0] => MUX8_1bit:m7.s0
s[1] => MUX8_1bit:m0.s1
s[1] => MUX8_1bit:m1.s1
s[1] => MUX8_1bit:m2.s1
s[1] => MUX8_1bit:m3.s1
s[1] => MUX8_1bit:m4.s1
s[1] => MUX8_1bit:m5.s1
s[1] => MUX8_1bit:m6.s1
s[1] => MUX8_1bit:m7.s1
s[2] => MUX8_1bit:m0.s2
s[2] => MUX8_1bit:m1.s2
s[2] => MUX8_1bit:m2.s2
s[2] => MUX8_1bit:m3.s2
s[2] => MUX8_1bit:m4.s2
s[2] => MUX8_1bit:m5.s2
s[2] => MUX8_1bit:m6.s2
s[2] => MUX8_1bit:m7.s2
d0[0] => MUX8_1bit:m0.d[0]
d0[1] => MUX8_1bit:m1.d[0]
d0[2] => MUX8_1bit:m2.d[0]
d0[3] => MUX8_1bit:m3.d[0]
d0[4] => MUX8_1bit:m4.d[0]
d0[5] => MUX8_1bit:m5.d[0]
d0[6] => MUX8_1bit:m6.d[0]
d0[7] => MUX8_1bit:m7.d[0]
d1[0] => MUX8_1bit:m0.d[1]
d1[1] => MUX8_1bit:m1.d[1]
d1[2] => MUX8_1bit:m2.d[1]
d1[3] => MUX8_1bit:m3.d[1]
d1[4] => MUX8_1bit:m4.d[1]
d1[5] => MUX8_1bit:m5.d[1]
d1[6] => MUX8_1bit:m6.d[1]
d1[7] => MUX8_1bit:m7.d[1]
d2[0] => MUX8_1bit:m0.d[2]
d2[1] => MUX8_1bit:m1.d[2]
d2[2] => MUX8_1bit:m2.d[2]
d2[3] => MUX8_1bit:m3.d[2]
d2[4] => MUX8_1bit:m4.d[2]
d2[5] => MUX8_1bit:m5.d[2]
d2[6] => MUX8_1bit:m6.d[2]
d2[7] => MUX8_1bit:m7.d[2]
d3[0] => MUX8_1bit:m0.d[3]
d3[1] => MUX8_1bit:m1.d[3]
d3[2] => MUX8_1bit:m2.d[3]
d3[3] => MUX8_1bit:m3.d[3]
d3[4] => MUX8_1bit:m4.d[3]
d3[5] => MUX8_1bit:m5.d[3]
d3[6] => MUX8_1bit:m6.d[3]
d3[7] => MUX8_1bit:m7.d[3]
d4[0] => MUX8_1bit:m0.d[4]
d4[1] => MUX8_1bit:m1.d[4]
d4[2] => MUX8_1bit:m2.d[4]
d4[3] => MUX8_1bit:m3.d[4]
d4[4] => MUX8_1bit:m4.d[4]
d4[5] => MUX8_1bit:m5.d[4]
d4[6] => MUX8_1bit:m6.d[4]
d4[7] => MUX8_1bit:m7.d[4]
d5[0] => MUX8_1bit:m0.d[5]
d5[1] => MUX8_1bit:m1.d[5]
d5[2] => MUX8_1bit:m2.d[5]
d5[3] => MUX8_1bit:m3.d[5]
d5[4] => MUX8_1bit:m4.d[5]
d5[5] => MUX8_1bit:m5.d[5]
d5[6] => MUX8_1bit:m6.d[5]
d5[7] => MUX8_1bit:m7.d[5]
d6[0] => MUX8_1bit:m0.d[6]
d6[1] => MUX8_1bit:m1.d[6]
d6[2] => MUX8_1bit:m2.d[6]
d6[3] => MUX8_1bit:m3.d[6]
d6[4] => MUX8_1bit:m4.d[6]
d6[5] => MUX8_1bit:m5.d[6]
d6[6] => MUX8_1bit:m6.d[6]
d6[7] => MUX8_1bit:m7.d[6]
d7[0] => MUX8_1bit:m0.d[7]
d7[1] => MUX8_1bit:m1.d[7]
d7[2] => MUX8_1bit:m2.d[7]
d7[3] => MUX8_1bit:m3.d[7]
d7[4] => MUX8_1bit:m4.d[7]
d7[5] => MUX8_1bit:m5.d[7]
d7[6] => MUX8_1bit:m6.d[7]
d7[7] => MUX8_1bit:m7.d[7]
y[0] <= MUX8_1bit:m0.y
y[1] <= MUX8_1bit:m1.y
y[2] <= MUX8_1bit:m2.y
y[3] <= MUX8_1bit:m3.y
y[4] <= MUX8_1bit:m4.y
y[5] <= MUX8_1bit:m5.y
y[6] <= MUX8_1bit:m6.y
y[7] <= MUX8_1bit:m7.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m0
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m0|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m0|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m0|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m1
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m1|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m1|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m1|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m2
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m2|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m2|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m2|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m3
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m3|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m3|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m3|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m4
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m4|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m4|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m4|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m5
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m5|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m5|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m5|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m6
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m6|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m6|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m6|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m7
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m7|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m7|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX1623|MUX8_1bit:m7|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124
s[0] => MUX8_1bit:m0.s0
s[0] => MUX8_1bit:m1.s0
s[0] => MUX8_1bit:m2.s0
s[0] => MUX8_1bit:m3.s0
s[0] => MUX8_1bit:m4.s0
s[0] => MUX8_1bit:m5.s0
s[0] => MUX8_1bit:m6.s0
s[0] => MUX8_1bit:m7.s0
s[1] => MUX8_1bit:m0.s1
s[1] => MUX8_1bit:m1.s1
s[1] => MUX8_1bit:m2.s1
s[1] => MUX8_1bit:m3.s1
s[1] => MUX8_1bit:m4.s1
s[1] => MUX8_1bit:m5.s1
s[1] => MUX8_1bit:m6.s1
s[1] => MUX8_1bit:m7.s1
s[2] => MUX8_1bit:m0.s2
s[2] => MUX8_1bit:m1.s2
s[2] => MUX8_1bit:m2.s2
s[2] => MUX8_1bit:m3.s2
s[2] => MUX8_1bit:m4.s2
s[2] => MUX8_1bit:m5.s2
s[2] => MUX8_1bit:m6.s2
s[2] => MUX8_1bit:m7.s2
d0[0] => MUX8_1bit:m0.d[0]
d0[1] => MUX8_1bit:m1.d[0]
d0[2] => MUX8_1bit:m2.d[0]
d0[3] => MUX8_1bit:m3.d[0]
d0[4] => MUX8_1bit:m4.d[0]
d0[5] => MUX8_1bit:m5.d[0]
d0[6] => MUX8_1bit:m6.d[0]
d0[7] => MUX8_1bit:m7.d[0]
d1[0] => MUX8_1bit:m0.d[1]
d1[1] => MUX8_1bit:m1.d[1]
d1[2] => MUX8_1bit:m2.d[1]
d1[3] => MUX8_1bit:m3.d[1]
d1[4] => MUX8_1bit:m4.d[1]
d1[5] => MUX8_1bit:m5.d[1]
d1[6] => MUX8_1bit:m6.d[1]
d1[7] => MUX8_1bit:m7.d[1]
d2[0] => MUX8_1bit:m0.d[2]
d2[1] => MUX8_1bit:m1.d[2]
d2[2] => MUX8_1bit:m2.d[2]
d2[3] => MUX8_1bit:m3.d[2]
d2[4] => MUX8_1bit:m4.d[2]
d2[5] => MUX8_1bit:m5.d[2]
d2[6] => MUX8_1bit:m6.d[2]
d2[7] => MUX8_1bit:m7.d[2]
d3[0] => MUX8_1bit:m0.d[3]
d3[1] => MUX8_1bit:m1.d[3]
d3[2] => MUX8_1bit:m2.d[3]
d3[3] => MUX8_1bit:m3.d[3]
d3[4] => MUX8_1bit:m4.d[3]
d3[5] => MUX8_1bit:m5.d[3]
d3[6] => MUX8_1bit:m6.d[3]
d3[7] => MUX8_1bit:m7.d[3]
d4[0] => MUX8_1bit:m0.d[4]
d4[1] => MUX8_1bit:m1.d[4]
d4[2] => MUX8_1bit:m2.d[4]
d4[3] => MUX8_1bit:m3.d[4]
d4[4] => MUX8_1bit:m4.d[4]
d4[5] => MUX8_1bit:m5.d[4]
d4[6] => MUX8_1bit:m6.d[4]
d4[7] => MUX8_1bit:m7.d[4]
d5[0] => MUX8_1bit:m0.d[5]
d5[1] => MUX8_1bit:m1.d[5]
d5[2] => MUX8_1bit:m2.d[5]
d5[3] => MUX8_1bit:m3.d[5]
d5[4] => MUX8_1bit:m4.d[5]
d5[5] => MUX8_1bit:m5.d[5]
d5[6] => MUX8_1bit:m6.d[5]
d5[7] => MUX8_1bit:m7.d[5]
d6[0] => MUX8_1bit:m0.d[6]
d6[1] => MUX8_1bit:m1.d[6]
d6[2] => MUX8_1bit:m2.d[6]
d6[3] => MUX8_1bit:m3.d[6]
d6[4] => MUX8_1bit:m4.d[6]
d6[5] => MUX8_1bit:m5.d[6]
d6[6] => MUX8_1bit:m6.d[6]
d6[7] => MUX8_1bit:m7.d[6]
d7[0] => MUX8_1bit:m0.d[7]
d7[1] => MUX8_1bit:m1.d[7]
d7[2] => MUX8_1bit:m2.d[7]
d7[3] => MUX8_1bit:m3.d[7]
d7[4] => MUX8_1bit:m4.d[7]
d7[5] => MUX8_1bit:m5.d[7]
d7[6] => MUX8_1bit:m6.d[7]
d7[7] => MUX8_1bit:m7.d[7]
y[0] <= MUX8_1bit:m0.y
y[1] <= MUX8_1bit:m1.y
y[2] <= MUX8_1bit:m2.y
y[3] <= MUX8_1bit:m3.y
y[4] <= MUX8_1bit:m4.y
y[5] <= MUX8_1bit:m5.y
y[6] <= MUX8_1bit:m6.y
y[7] <= MUX8_1bit:m7.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m0
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m0|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m0|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m0|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m1
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m1|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m1|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m1|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m2
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m2|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m2|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m2|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m3
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m3|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m3|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m3|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m4
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m4|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m4|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m4|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m5
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m5|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m5|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m5|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m6
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m6|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m6|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m6|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m7
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m7|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m7|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile:RegFile|MUX32_8bit:Mux2|MUX8_8bit:MUX3124|MUX8_1bit:m7|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:MemToRegMUX
s => MUX2_1bit:mux0.s
s => MUX2_1bit:mux1.s
s => MUX2_1bit:mux2.s
s => MUX2_1bit:mux3.s
s => MUX2_1bit:mux4.s
s => MUX2_1bit:mux5.s
s => MUX2_1bit:mux6.s
s => MUX2_1bit:mux7.s
d1[0] => MUX2_1bit:mux0.d1
d1[1] => MUX2_1bit:mux1.d1
d1[2] => MUX2_1bit:mux2.d1
d1[3] => MUX2_1bit:mux3.d1
d1[4] => MUX2_1bit:mux4.d1
d1[5] => MUX2_1bit:mux5.d1
d1[6] => MUX2_1bit:mux6.d1
d1[7] => MUX2_1bit:mux7.d1
d0[0] => MUX2_1bit:mux0.d0
d0[1] => MUX2_1bit:mux1.d0
d0[2] => MUX2_1bit:mux2.d0
d0[3] => MUX2_1bit:mux3.d0
d0[4] => MUX2_1bit:mux4.d0
d0[5] => MUX2_1bit:mux5.d0
d0[6] => MUX2_1bit:mux6.d0
d0[7] => MUX2_1bit:mux7.d0
y[0] <= MUX2_1bit:mux0.y
y[1] <= MUX2_1bit:mux1.y
y[2] <= MUX2_1bit:mux2.y
y[3] <= MUX2_1bit:mux3.y
y[4] <= MUX2_1bit:mux4.y
y[5] <= MUX2_1bit:mux5.y
y[6] <= MUX2_1bit:mux6.y
y[7] <= MUX2_1bit:mux7.y


|singleCycleProc|MUX2_8bit:MemToRegMUX|MUX2_1bit:mux0
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:MemToRegMUX|MUX2_1bit:mux1
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:MemToRegMUX|MUX2_1bit:mux2
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:MemToRegMUX|MUX2_1bit:mux3
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:MemToRegMUX|MUX2_1bit:mux4
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:MemToRegMUX|MUX2_1bit:mux5
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:MemToRegMUX|MUX2_1bit:mux6
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:MemToRegMUX|MUX2_1bit:mux7
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|LPM_RAM_DQ:DataMemory
data[0] => altram:sram.data[0]
data[1] => altram:sram.data[1]
data[2] => altram:sram.data[2]
data[3] => altram:sram.data[3]
data[4] => altram:sram.data[4]
data[5] => altram:sram.data[5]
data[6] => altram:sram.data[6]
data[7] => altram:sram.data[7]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
inclock => altram:sram.clocki
outclock => ~NO_FANOUT~
we => altram:sram.we
q[0] <= altram:sram.q[0]
q[1] <= altram:sram.q[1]
q[2] <= altram:sram.q[2]
q[3] <= altram:sram.q[3]
q[4] <= altram:sram.q[4]
q[5] <= altram:sram.q[5]
q[6] <= altram:sram.q[6]
q[7] <= altram:sram.q[7]


|singleCycleProc|LPM_RAM_DQ:DataMemory|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
clocki => altsyncram:ram_block.clock0
clocko => ~NO_FANOUT~
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]


|singleCycleProc|LPM_RAM_DQ:DataMemory|altram:sram|altsyncram:ram_block
wren_a => altsyncram_1u91:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1u91:auto_generated.data_a[0]
data_a[1] => altsyncram_1u91:auto_generated.data_a[1]
data_a[2] => altsyncram_1u91:auto_generated.data_a[2]
data_a[3] => altsyncram_1u91:auto_generated.data_a[3]
data_a[4] => altsyncram_1u91:auto_generated.data_a[4]
data_a[5] => altsyncram_1u91:auto_generated.data_a[5]
data_a[6] => altsyncram_1u91:auto_generated.data_a[6]
data_a[7] => altsyncram_1u91:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1u91:auto_generated.address_a[0]
address_a[1] => altsyncram_1u91:auto_generated.address_a[1]
address_a[2] => altsyncram_1u91:auto_generated.address_a[2]
address_a[3] => altsyncram_1u91:auto_generated.address_a[3]
address_a[4] => altsyncram_1u91:auto_generated.address_a[4]
address_a[5] => altsyncram_1u91:auto_generated.address_a[5]
address_a[6] => altsyncram_1u91:auto_generated.address_a[6]
address_a[7] => altsyncram_1u91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1u91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1u91:auto_generated.q_a[0]
q_a[1] <= altsyncram_1u91:auto_generated.q_a[1]
q_a[2] <= altsyncram_1u91:auto_generated.q_a[2]
q_a[3] <= altsyncram_1u91:auto_generated.q_a[3]
q_a[4] <= altsyncram_1u91:auto_generated.q_a[4]
q_a[5] <= altsyncram_1u91:auto_generated.q_a[5]
q_a[6] <= altsyncram_1u91:auto_generated.q_a[6]
q_a[7] <= altsyncram_1u91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|singleCycleProc|LPM_RAM_DQ:DataMemory|altram:sram|altsyncram:ram_block|altsyncram_1u91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|singleCycleProc|MUX2_5bit:RegDstMUX
s => MUX2_1bit:mux0.s
s => MUX2_1bit:mux1.s
s => MUX2_1bit:mux2.s
s => MUX2_1bit:mux3.s
s => MUX2_1bit:mux4.s
d1[0] => MUX2_1bit:mux0.d1
d1[1] => MUX2_1bit:mux1.d1
d1[2] => MUX2_1bit:mux2.d1
d1[3] => MUX2_1bit:mux3.d1
d1[4] => MUX2_1bit:mux4.d1
d0[0] => MUX2_1bit:mux0.d0
d0[1] => MUX2_1bit:mux1.d0
d0[2] => MUX2_1bit:mux2.d0
d0[3] => MUX2_1bit:mux3.d0
d0[4] => MUX2_1bit:mux4.d0
y[0] <= MUX2_1bit:mux0.y
y[1] <= MUX2_1bit:mux1.y
y[2] <= MUX2_1bit:mux2.y
y[3] <= MUX2_1bit:mux3.y
y[4] <= MUX2_1bit:mux4.y


|singleCycleProc|MUX2_5bit:RegDstMUX|MUX2_1bit:mux0
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_5bit:RegDstMUX|MUX2_1bit:mux1
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_5bit:RegDstMUX|MUX2_1bit:mux2
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_5bit:RegDstMUX|MUX2_1bit:mux3
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_5bit:RegDstMUX|MUX2_1bit:mux4
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:inst6
s => MUX2_1bit:mux0.s
s => MUX2_1bit:mux1.s
s => MUX2_1bit:mux2.s
s => MUX2_1bit:mux3.s
s => MUX2_1bit:mux4.s
s => MUX2_1bit:mux5.s
s => MUX2_1bit:mux6.s
s => MUX2_1bit:mux7.s
d1[0] => MUX2_1bit:mux0.d1
d1[1] => MUX2_1bit:mux1.d1
d1[2] => MUX2_1bit:mux2.d1
d1[3] => MUX2_1bit:mux3.d1
d1[4] => MUX2_1bit:mux4.d1
d1[5] => MUX2_1bit:mux5.d1
d1[6] => MUX2_1bit:mux6.d1
d1[7] => MUX2_1bit:mux7.d1
d0[0] => MUX2_1bit:mux0.d0
d0[1] => MUX2_1bit:mux1.d0
d0[2] => MUX2_1bit:mux2.d0
d0[3] => MUX2_1bit:mux3.d0
d0[4] => MUX2_1bit:mux4.d0
d0[5] => MUX2_1bit:mux5.d0
d0[6] => MUX2_1bit:mux6.d0
d0[7] => MUX2_1bit:mux7.d0
y[0] <= MUX2_1bit:mux0.y
y[1] <= MUX2_1bit:mux1.y
y[2] <= MUX2_1bit:mux2.y
y[3] <= MUX2_1bit:mux3.y
y[4] <= MUX2_1bit:mux4.y
y[5] <= MUX2_1bit:mux5.y
y[6] <= MUX2_1bit:mux6.y
y[7] <= MUX2_1bit:mux7.y


|singleCycleProc|MUX2_8bit:inst6|MUX2_1bit:mux0
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:inst6|MUX2_1bit:mux1
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:inst6|MUX2_1bit:mux2
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:inst6|MUX2_1bit:mux3
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:inst6|MUX2_1bit:mux4
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:inst6|MUX2_1bit:mux5
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:inst6|MUX2_1bit:mux6
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX2_8bit:inst6|MUX2_1bit:mux7
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|aluCU:ALUControl
ALUOp[0] => nextOP.IN1
ALUOp[1] => nextOP.IN0
ALUOp[1] => nextOP.IN1
ALUOp[1] => nextOP.IN0
Funct[0] => nextOP.IN0
Funct[1] => nextOP.IN1
Funct[2] => nextOP.IN1
Funct[3] => nextOP.IN1
Funct[4] => ~NO_FANOUT~
Funct[5] => ~NO_FANOUT~
Operation[0] <= nextOP.DB_MAX_OUTPUT_PORT_TYPE
Operation[1] <= nextOP.DB_MAX_OUTPUT_PORT_TYPE
Operation[2] <= nextOP.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|fullAdder_8bit:PCadd4
A[0] => fullAdder:fa0.A
A[1] => fullAdder:fa1.A
A[2] => fullAdder:fa2.A
A[3] => fullAdder:fa3.A
A[4] => fullAdder:fa4.A
A[5] => fullAdder:fa5.A
A[6] => fullAdder:fa6.A
A[7] => fullAdder:fa7.A
B[0] => fullAdder:fa0.B
B[1] => fullAdder:fa1.B
B[2] => fullAdder:fa2.B
B[3] => fullAdder:fa3.B
B[4] => fullAdder:fa4.B
B[5] => fullAdder:fa5.B
B[6] => fullAdder:fa6.B
B[7] => fullAdder:fa7.B
Cin => fullAdder:fa0.Cin
Sum[0] <= fullAdder:fa0.Sum
Sum[1] <= fullAdder:fa1.Sum
Sum[2] <= fullAdder:fa2.Sum
Sum[3] <= fullAdder:fa3.Sum
Sum[4] <= fullAdder:fa4.Sum
Sum[5] <= fullAdder:fa5.Sum
Sum[6] <= fullAdder:fa6.Sum
Sum[7] <= fullAdder:fa7.Sum
Cout <= fullAdder:fa7.Cout


|singleCycleProc|fullAdder_8bit:PCadd4|fullAdder:fa0
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|fullAdder_8bit:PCadd4|fullAdder:fa1
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|fullAdder_8bit:PCadd4|fullAdder:fa2
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|fullAdder_8bit:PCadd4|fullAdder:fa3
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|fullAdder_8bit:PCadd4|fullAdder:fa4
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|fullAdder_8bit:PCadd4|fullAdder:fa5
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|fullAdder_8bit:PCadd4|fullAdder:fa6
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|fullAdder_8bit:PCadd4|fullAdder:fa7
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|AddSub_8bit:inst15
A[0] => fullAdder:fa0.A
A[1] => fullAdder:fa1.A
A[2] => fullAdder:fa2.A
A[3] => fullAdder:fa3.A
A[4] => fullAdder:fa4.A
A[5] => fullAdder:fa5.A
A[6] => fullAdder:fa6.A
A[7] => fullAdder:fa7.A
B[0] => comb.IN0
B[1] => comb.IN0
B[2] => comb.IN0
B[3] => comb.IN0
B[4] => comb.IN0
B[5] => comb.IN0
B[6] => comb.IN0
B[7] => comb.IN0
Sub => comb.IN1
Sub => comb.IN1
Sub => comb.IN1
Sub => comb.IN1
Sub => comb.IN1
Sub => comb.IN1
Sub => comb.IN1
Sub => comb.IN1
Sub => fullAdder:fa0.Cin
Sum[0] <= fullAdder:fa0.Sum
Sum[1] <= fullAdder:fa1.Sum
Sum[2] <= fullAdder:fa2.Sum
Sum[3] <= fullAdder:fa3.Sum
Sum[4] <= fullAdder:fa4.Sum
Sum[5] <= fullAdder:fa5.Sum
Sum[6] <= fullAdder:fa6.Sum
Sum[7] <= fullAdder:fa7.Sum
Cout <= fullAdder:fa7.Cout


|singleCycleProc|AddSub_8bit:inst15|fullAdder:fa0
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|AddSub_8bit:inst15|fullAdder:fa1
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|AddSub_8bit:inst15|fullAdder:fa2
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|AddSub_8bit:inst15|fullAdder:fa3
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|AddSub_8bit:inst15|fullAdder:fa4
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|AddSub_8bit:inst15|fullAdder:fa5
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|AddSub_8bit:inst15|fullAdder:fa6
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|AddSub_8bit:inst15|fullAdder:fa7
A => Sum.IN0
A => Cout.IN0
B => Sum.IN1
B => Cout.IN1
Cin => Sum.IN1
Cin => Cout.IN1
Sum <= Sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux
s[0] => MUX8_1bit:m0.s0
s[0] => MUX8_1bit:m1.s0
s[0] => MUX8_1bit:m2.s0
s[0] => MUX8_1bit:m3.s0
s[0] => MUX8_1bit:m4.s0
s[0] => MUX8_1bit:m5.s0
s[0] => MUX8_1bit:m6.s0
s[0] => MUX8_1bit:m7.s0
s[1] => MUX8_1bit:m0.s1
s[1] => MUX8_1bit:m1.s1
s[1] => MUX8_1bit:m2.s1
s[1] => MUX8_1bit:m3.s1
s[1] => MUX8_1bit:m4.s1
s[1] => MUX8_1bit:m5.s1
s[1] => MUX8_1bit:m6.s1
s[1] => MUX8_1bit:m7.s1
s[2] => MUX8_1bit:m0.s2
s[2] => MUX8_1bit:m1.s2
s[2] => MUX8_1bit:m2.s2
s[2] => MUX8_1bit:m3.s2
s[2] => MUX8_1bit:m4.s2
s[2] => MUX8_1bit:m5.s2
s[2] => MUX8_1bit:m6.s2
s[2] => MUX8_1bit:m7.s2
d0[0] => MUX8_1bit:m0.d[0]
d0[1] => MUX8_1bit:m1.d[0]
d0[2] => MUX8_1bit:m2.d[0]
d0[3] => MUX8_1bit:m3.d[0]
d0[4] => MUX8_1bit:m4.d[0]
d0[5] => MUX8_1bit:m5.d[0]
d0[6] => MUX8_1bit:m6.d[0]
d0[7] => MUX8_1bit:m7.d[0]
d1[0] => MUX8_1bit:m0.d[1]
d1[1] => MUX8_1bit:m1.d[1]
d1[2] => MUX8_1bit:m2.d[1]
d1[3] => MUX8_1bit:m3.d[1]
d1[4] => MUX8_1bit:m4.d[1]
d1[5] => MUX8_1bit:m5.d[1]
d1[6] => MUX8_1bit:m6.d[1]
d1[7] => MUX8_1bit:m7.d[1]
d2[0] => MUX8_1bit:m0.d[2]
d2[1] => MUX8_1bit:m1.d[2]
d2[2] => MUX8_1bit:m2.d[2]
d2[3] => MUX8_1bit:m3.d[2]
d2[4] => MUX8_1bit:m4.d[2]
d2[5] => MUX8_1bit:m5.d[2]
d2[6] => MUX8_1bit:m6.d[2]
d2[7] => MUX8_1bit:m7.d[2]
d3[0] => MUX8_1bit:m0.d[3]
d3[1] => MUX8_1bit:m1.d[3]
d3[2] => MUX8_1bit:m2.d[3]
d3[3] => MUX8_1bit:m3.d[3]
d3[4] => MUX8_1bit:m4.d[3]
d3[5] => MUX8_1bit:m5.d[3]
d3[6] => MUX8_1bit:m6.d[3]
d3[7] => MUX8_1bit:m7.d[3]
d4[0] => MUX8_1bit:m0.d[4]
d4[1] => MUX8_1bit:m1.d[4]
d4[2] => MUX8_1bit:m2.d[4]
d4[3] => MUX8_1bit:m3.d[4]
d4[4] => MUX8_1bit:m4.d[4]
d4[5] => MUX8_1bit:m5.d[4]
d4[6] => MUX8_1bit:m6.d[4]
d4[7] => MUX8_1bit:m7.d[4]
d5[0] => MUX8_1bit:m0.d[5]
d5[1] => MUX8_1bit:m1.d[5]
d5[2] => MUX8_1bit:m2.d[5]
d5[3] => MUX8_1bit:m3.d[5]
d5[4] => MUX8_1bit:m4.d[5]
d5[5] => MUX8_1bit:m5.d[5]
d5[6] => MUX8_1bit:m6.d[5]
d5[7] => MUX8_1bit:m7.d[5]
d6[0] => MUX8_1bit:m0.d[6]
d6[1] => MUX8_1bit:m1.d[6]
d6[2] => MUX8_1bit:m2.d[6]
d6[3] => MUX8_1bit:m3.d[6]
d6[4] => MUX8_1bit:m4.d[6]
d6[5] => MUX8_1bit:m5.d[6]
d6[6] => MUX8_1bit:m6.d[6]
d6[7] => MUX8_1bit:m7.d[6]
d7[0] => MUX8_1bit:m0.d[7]
d7[1] => MUX8_1bit:m1.d[7]
d7[2] => MUX8_1bit:m2.d[7]
d7[3] => MUX8_1bit:m3.d[7]
d7[4] => MUX8_1bit:m4.d[7]
d7[5] => MUX8_1bit:m5.d[7]
d7[6] => MUX8_1bit:m6.d[7]
d7[7] => MUX8_1bit:m7.d[7]
y[0] <= MUX8_1bit:m0.y
y[1] <= MUX8_1bit:m1.y
y[2] <= MUX8_1bit:m2.y
y[3] <= MUX8_1bit:m3.y
y[4] <= MUX8_1bit:m4.y
y[5] <= MUX8_1bit:m5.y
y[6] <= MUX8_1bit:m6.y
y[7] <= MUX8_1bit:m7.y


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m0
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m0|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m0|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m0|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m1
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m1|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m1|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m1|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m2
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m2|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m2|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m2|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m3
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m3|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m3|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m3|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m4
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m4|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m4|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m4|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m5
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m5|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m5|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m5|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m6
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m6|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m6|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m6|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m7
s2 => MUX2_1bit:muxtop.s
s1 => MUX4_1bit:mux03.s1
s1 => MUX4_1bit:mux47.s1
s0 => MUX4_1bit:mux03.s0
s0 => MUX4_1bit:mux47.s0
d[0] => MUX4_1bit:mux03.d[0]
d[1] => MUX4_1bit:mux03.d[1]
d[2] => MUX4_1bit:mux03.d[2]
d[3] => MUX4_1bit:mux03.d[3]
d[4] => MUX4_1bit:mux47.d[0]
d[5] => MUX4_1bit:mux47.d[1]
d[6] => MUX4_1bit:mux47.d[2]
d[7] => MUX4_1bit:mux47.d[3]
y <= MUX2_1bit:muxtop.y


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m7|MUX4_1bit:mux03
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m7|MUX4_1bit:mux47
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s1 => y.IN0
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
s0 => y.IN1
d[0] => y.IN1
d[1] => y.IN1
d[2] => y.IN1
d[3] => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|MUX8_8bit:OutputMux|MUX8_1bit:m7|MUX2_1bit:muxtop
s => y.IN0
s => y.IN0
d0 => y.IN1
d1 => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


