# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab1.0.srcs/sources_1/new/TOP.v" \
"../../../../lab1.0.srcs/sources_1/imports/new/REG-file.v" \
"../../../../lab1.0.srcs/sources_1/new/lab1.0" \
"../../../../lab1.0.srcs/sim_1/new/Alu-sim.v" \
"../../../../lab1.0.srcs/sim_1/new/FIB_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
