begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2012 Olivier Houchard<cognet@FreeBSD.org>  * Copyright (c) 2011  *	Ben Gray<ben.r.gray@gmail.com>.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  * 3. The name of the company nor the name of the author may be used to  *    endorse or promote products derived from this software without specific  *    prior written permission.  *  * THIS SOFTWARE IS PROVIDED BY BEN GRAY ``AS IS'' AND ANY EXPRESS OR  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  * IN NO EVENT SHALL BEN GRAY BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;  * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR  * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF  * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<machine/intr.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm.h>
end_include

begin_include
include|#
directive|include
file|<vm/pmap.h>
end_include

begin_include
include|#
directive|include
file|<machine/pl310.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/fdt/fdt_common.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/openfirm.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus_subr.h>
end_include

begin_comment
comment|/**  *	PL310 - L2 Cache Controller register offsets.  *  */
end_comment

begin_define
define|#
directive|define
name|PL310_CACHE_ID
value|0x000
end_define

begin_define
define|#
directive|define
name|PL310_CACHE_TYPE
value|0x004
end_define

begin_define
define|#
directive|define
name|PL310_CTRL
value|0x100
end_define

begin_define
define|#
directive|define
name|PL310_AUX_CTRL
value|0x104
end_define

begin_define
define|#
directive|define
name|PL310_EVENT_COUNTER_CTRL
value|0x200
end_define

begin_define
define|#
directive|define
name|PL310_EVENT_COUNTER1_CONF
value|0x204
end_define

begin_define
define|#
directive|define
name|PL310_EVENT_COUNTER0_CONF
value|0x208
end_define

begin_define
define|#
directive|define
name|PL310_EVENT_COUNTER1_VAL
value|0x20C
end_define

begin_define
define|#
directive|define
name|PL310_EVENT_COUNTER0_VAL
value|0x210
end_define

begin_define
define|#
directive|define
name|PL310_INTR_MASK
value|0x214
end_define

begin_define
define|#
directive|define
name|PL310_MASKED_INTR_STAT
value|0x218
end_define

begin_define
define|#
directive|define
name|PL310_RAW_INTR_STAT
value|0x21C
end_define

begin_define
define|#
directive|define
name|PL310_INTR_CLEAR
value|0x220
end_define

begin_define
define|#
directive|define
name|PL310_CACHE_SYNC
value|0x730
end_define

begin_define
define|#
directive|define
name|PL310_INV_LINE_PA
value|0x770
end_define

begin_define
define|#
directive|define
name|PL310_INV_WAY
value|0x77C
end_define

begin_define
define|#
directive|define
name|PL310_CLEAN_LINE_PA
value|0x7B0
end_define

begin_define
define|#
directive|define
name|PL310_CLEAN_LINE_IDX
value|0x7B8
end_define

begin_define
define|#
directive|define
name|PL310_CLEAN_WAY
value|0x7BC
end_define

begin_define
define|#
directive|define
name|PL310_CLEAN_INV_LINE_PA
value|0x7F0
end_define

begin_define
define|#
directive|define
name|PL310_CLEAN_INV_LINE_IDX
value|0x7F8
end_define

begin_define
define|#
directive|define
name|PL310_CLEAN_INV_WAY
value|0x7FC
end_define

begin_define
define|#
directive|define
name|PL310_LOCKDOWN_D_WAY
parameter_list|(
name|x
parameter_list|)
value|(0x900 + ((x) * 8))
end_define

begin_define
define|#
directive|define
name|PL310_LOCKDOWN_I_WAY
parameter_list|(
name|x
parameter_list|)
value|(0x904 + ((x) * 8))
end_define

begin_define
define|#
directive|define
name|PL310_LOCKDOWN_LINE_ENABLE
value|0x950
end_define

begin_define
define|#
directive|define
name|PL310_UNLOCK_ALL_LINES_WAY
value|0x954
end_define

begin_define
define|#
directive|define
name|PL310_ADDR_FILTER_START
value|0xC00
end_define

begin_define
define|#
directive|define
name|PL310_ADDR_FILTER_END
value|0xC04
end_define

begin_define
define|#
directive|define
name|PL310_DEBUG_CTRL
value|0xF40
end_define

begin_define
define|#
directive|define
name|PL310_AUX_CTRL_MASK
value|0xc0000fff
end_define

begin_define
define|#
directive|define
name|PL310_AUX_CTRL_ASSOCIATIVITY_SHIFT
value|16
end_define

begin_define
define|#
directive|define
name|PL310_AUX_CTRL_WAY_SIZE_SHIFT
value|17
end_define

begin_define
define|#
directive|define
name|PL310_AUX_CTRL_WAY_SIZE_MASK
value|(0x7<< 17)
end_define

begin_define
define|#
directive|define
name|PL310_AUX_CTRL_SHARE_OVERRIDE_SHIFT
value|22
end_define

begin_define
define|#
directive|define
name|PL310_AUX_CTRL_NS_LOCKDOWN_SHIFT
value|26
end_define

begin_define
define|#
directive|define
name|PL310_AUX_CTRL_NS_INT_CTRL_SHIFT
value|27
end_define

begin_define
define|#
directive|define
name|PL310_AUX_CTRL_DATA_PREFETCH_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|PL310_AUX_CTRL_INSTR_PREFETCH_SHIFT
value|29
end_define

begin_define
define|#
directive|define
name|PL310_AUX_CTRL_EARLY_BRESP_SHIFT
value|30
end_define

begin_function_decl
name|void
name|omap4_l2cache_wbinv_range
parameter_list|(
name|vm_paddr_t
name|physaddr
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|void
name|omap4_l2cache_inv_range
parameter_list|(
name|vm_paddr_t
name|physaddr
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|void
name|omap4_l2cache_wb_range
parameter_list|(
name|vm_paddr_t
name|physaddr
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|void
name|omap4_l2cache_wbinv_all
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|void
name|omap4_l2cache_inv_all
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|void
name|omap4_l2cache_wb_all
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_decl_stmt
specifier|static
name|uint32_t
name|g_l2cache_way_mask
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint32_t
name|g_l2cache_line_size
init|=
literal|32
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|uint32_t
name|g_l2cache_align_mask
init|=
operator|(
literal|32
operator|-
literal|1
operator|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|uint32_t
name|g_l2cache_size
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|struct
name|pl310_softc
modifier|*
name|pl310_softc
decl_stmt|;
end_decl_stmt

begin_comment
comment|/**  *	pl310_read4 - read a 32-bit value from the PL310 registers  *	pl310_write4 - write a 32-bit value from the PL310 registers  *	@off: byte offset within the register set to read from  *	@val: the value to write into the register  *	  *  *	LOCKING:  *	None  *  *	RETURNS:  *	nothing in case of write function, if read function returns the value read.  */
end_comment

begin_function
specifier|static
name|__inline
name|uint32_t
name|pl310_read4
parameter_list|(
name|bus_size_t
name|off
parameter_list|)
block|{
return|return
name|bus_read_4
argument_list|(
name|pl310_softc
operator|->
name|sc_mem_res
argument_list|,
name|off
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|__inline
name|void
name|pl310_write4
parameter_list|(
name|bus_size_t
name|off
parameter_list|,
name|uint32_t
name|val
parameter_list|)
block|{
name|bus_write_4
argument_list|(
name|pl310_softc
operator|->
name|sc_mem_res
argument_list|,
name|off
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|__inline
name|void
name|pl310_wait_background_op
parameter_list|(
name|uint32_t
name|off
parameter_list|,
name|uint32_t
name|mask
parameter_list|)
block|{
while|while
condition|(
name|pl310_read4
argument_list|(
name|off
argument_list|)
operator|&
name|mask
condition|)
empty_stmt|;
block|}
end_function

begin_comment
comment|/**  *	pl310_cache_sync - performs a cache sync operation  *   *	According to the TRM:  *  *  "Before writing to any other register you must perform an explicit  *   Cache Sync operation. This is particularly important when the cache is  *   enabled and changes to how the cache allocates new lines are to be made."  *  *  */
end_comment

begin_function
specifier|static
name|__inline
name|void
name|pl310_cache_sync
parameter_list|(
name|void
parameter_list|)
block|{
name|pl310_write4
argument_list|(
name|PL310_CACHE_SYNC
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|pl310_wbinv_all
parameter_list|(
name|void
parameter_list|)
block|{
if|#
directive|if
literal|1
name|pl310_write4
argument_list|(
name|PL310_DEBUG_CTRL
argument_list|,
literal|3
argument_list|)
expr_stmt|;
endif|#
directive|endif
name|pl310_write4
argument_list|(
name|PL310_CLEAN_INV_WAY
argument_list|,
name|g_l2cache_way_mask
argument_list|)
expr_stmt|;
name|pl310_wait_background_op
argument_list|(
name|PL310_CLEAN_INV_WAY
argument_list|,
name|g_l2cache_way_mask
argument_list|)
expr_stmt|;
name|pl310_cache_sync
argument_list|()
expr_stmt|;
if|#
directive|if
literal|1
name|pl310_write4
argument_list|(
name|PL310_DEBUG_CTRL
argument_list|,
literal|0
argument_list|)
expr_stmt|;
endif|#
directive|endif
block|}
end_function

begin_function
specifier|static
name|void
name|pl310_wbinv_range
parameter_list|(
name|vm_paddr_t
name|start
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
if|if
condition|(
name|size
operator|&
name|g_l2cache_align_mask
condition|)
block|{
name|size
operator|&=
operator|~
name|g_l2cache_align_mask
expr_stmt|;
name|size
operator|+=
name|g_l2cache_line_size
expr_stmt|;
block|}
if|#
directive|if
literal|1
name|pl310_write4
argument_list|(
name|PL310_DEBUG_CTRL
argument_list|,
literal|3
argument_list|)
expr_stmt|;
endif|#
directive|endif
while|while
condition|(
name|size
operator|>
literal|0
condition|)
block|{
if|#
directive|if
literal|1
comment|/*  		 * Errata 588369 says that clean + inv may keep the  		 * cache line if it was clean, the recommanded workaround 		 * is to clean then invalidate the cache line, with 		 * write-back and cache linefill disabled 		 */
name|pl310_write4
argument_list|(
name|PL310_CLEAN_LINE_PA
argument_list|,
name|start
argument_list|)
expr_stmt|;
name|pl310_write4
argument_list|(
name|PL310_INV_LINE_PA
argument_list|,
name|start
argument_list|)
expr_stmt|;
else|#
directive|else
name|pl310_write4
argument_list|(
name|PL310_CLEAN_INV_LINE_PA
argument_list|,
name|start
argument_list|)
expr_stmt|;
endif|#
directive|endif
name|start
operator|+=
name|g_l2cache_line_size
expr_stmt|;
name|size
operator|-=
name|g_l2cache_line_size
expr_stmt|;
block|}
if|#
directive|if
literal|1
name|pl310_write4
argument_list|(
name|PL310_DEBUG_CTRL
argument_list|,
literal|0
argument_list|)
expr_stmt|;
endif|#
directive|endif
name|pl310_wait_background_op
argument_list|(
name|PL310_CLEAN_INV_LINE_PA
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|pl310_cache_sync
argument_list|()
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|pl310_wb_range
parameter_list|(
name|vm_paddr_t
name|start
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
if|if
condition|(
name|size
operator|&
name|g_l2cache_align_mask
condition|)
block|{
name|size
operator|&=
operator|~
name|g_l2cache_align_mask
expr_stmt|;
name|size
operator|+=
name|g_l2cache_line_size
expr_stmt|;
block|}
while|while
condition|(
name|size
operator|>
literal|0
condition|)
block|{
name|pl310_write4
argument_list|(
name|PL310_CLEAN_LINE_PA
argument_list|,
name|start
argument_list|)
expr_stmt|;
name|start
operator|+=
name|g_l2cache_line_size
expr_stmt|;
name|size
operator|-=
name|g_l2cache_line_size
expr_stmt|;
block|}
name|pl310_cache_sync
argument_list|()
expr_stmt|;
name|pl310_wait_background_op
argument_list|(
name|PL310_CLEAN_LINE_PA
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|pl310_inv_range
parameter_list|(
name|vm_paddr_t
name|start
parameter_list|,
name|vm_size_t
name|size
parameter_list|)
block|{
if|if
condition|(
name|size
operator|&
name|g_l2cache_align_mask
condition|)
block|{
name|size
operator|&=
operator|~
name|g_l2cache_align_mask
expr_stmt|;
name|size
operator|+=
name|g_l2cache_line_size
expr_stmt|;
block|}
while|while
condition|(
name|size
operator|>
literal|0
condition|)
block|{
name|pl310_write4
argument_list|(
name|PL310_INV_LINE_PA
argument_list|,
name|start
argument_list|)
expr_stmt|;
name|start
operator|+=
name|g_l2cache_line_size
expr_stmt|;
name|size
operator|-=
name|g_l2cache_line_size
expr_stmt|;
block|}
name|pl310_cache_sync
argument_list|()
expr_stmt|;
name|pl310_wait_background_op
argument_list|(
name|PL310_INV_LINE_PA
argument_list|,
literal|1
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|pl310_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
if|if
condition|(
operator|!
name|ofw_bus_is_compatible
argument_list|(
name|dev
argument_list|,
literal|"arm,pl310"
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"PL310 L2 cache controller"
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|pl310_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|pl310_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|int
name|rid
init|=
literal|0
decl_stmt|;
name|uint32_t
name|aux_value
decl_stmt|;
name|uint32_t
name|way_size
decl_stmt|;
name|uint32_t
name|ways_assoc
decl_stmt|;
name|uint32_t
name|ctrl_value
decl_stmt|;
name|sc
operator|->
name|sc_mem_res
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
operator|&
name|rid
argument_list|,
name|RF_ACTIVE
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_mem_res
operator|==
name|NULL
condition|)
name|panic
argument_list|(
literal|"%s: Cannot map registers"
argument_list|,
name|device_get_name
argument_list|(
name|dev
argument_list|)
argument_list|)
expr_stmt|;
name|pl310_softc
operator|=
name|sc
expr_stmt|;
name|platform_init_pl310
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|aux_value
operator|=
name|pl310_read4
argument_list|(
name|PL310_AUX_CTRL
argument_list|)
expr_stmt|;
name|way_size
operator|=
operator|(
name|aux_value
operator|&
name|PL310_AUX_CTRL_WAY_SIZE_MASK
operator|)
operator|>>
name|PL310_AUX_CTRL_WAY_SIZE_SHIFT
expr_stmt|;
name|way_size
operator|=
literal|1
operator|<<
operator|(
name|way_size
operator|+
literal|13
operator|)
expr_stmt|;
if|if
condition|(
name|aux_value
operator|&
operator|(
literal|1
operator|<<
name|PL310_AUX_CTRL_ASSOCIATIVITY_SHIFT
operator|)
condition|)
name|ways_assoc
operator|=
literal|16
expr_stmt|;
else|else
name|ways_assoc
operator|=
literal|8
expr_stmt|;
name|g_l2cache_way_mask
operator|=
operator|(
literal|1
operator|<<
name|ways_assoc
operator|)
operator|-
literal|1
expr_stmt|;
name|g_l2cache_size
operator|=
name|way_size
operator|*
name|ways_assoc
expr_stmt|;
comment|/* Print the information */
name|printf
argument_list|(
literal|"  L2 Cache: %uKB/%dB %d ways\n"
argument_list|,
operator|(
name|g_l2cache_size
operator|/
literal|1024
operator|)
argument_list|,
name|g_l2cache_line_size
argument_list|,
name|ways_assoc
argument_list|)
expr_stmt|;
name|ctrl_value
operator|=
name|pl310_read4
argument_list|(
name|PL310_CTRL
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
operator|(
name|ctrl_value
operator|&
literal|0x1
operator|)
condition|)
block|{
comment|/* Enable the L2 cache if disabled */
name|pl310_write4
argument_list|(
name|PL310_CTRL
argument_list|,
name|ctrl_value
operator|&
literal|0x1
argument_list|)
expr_stmt|;
block|}
name|pl310_wbinv_all
argument_list|()
expr_stmt|;
comment|/* Set the l2 functions in the set of cpufuncs */
name|cpufuncs
operator|.
name|cf_l2cache_wbinv_all
operator|=
name|pl310_wbinv_all
expr_stmt|;
name|cpufuncs
operator|.
name|cf_l2cache_wbinv_range
operator|=
name|pl310_wbinv_range
expr_stmt|;
name|cpufuncs
operator|.
name|cf_l2cache_inv_range
operator|=
name|pl310_inv_range
expr_stmt|;
name|cpufuncs
operator|.
name|cf_l2cache_wb_range
operator|=
name|pl310_wb_range
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|device_method_t
name|pl310_methods
index|[]
init|=
block|{
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|pl310_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|pl310_attach
argument_list|)
block|,
block|{
literal|0
block|,
literal|0
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|pl310_driver
init|=
block|{
literal|"l2cache"
block|,
name|pl310_methods
block|,
sizeof|sizeof
argument_list|(
expr|struct
name|pl310_softc
argument_list|)
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|pl310_devclass
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DRIVER_MODULE
argument_list|(
name|pl310
argument_list|,
name|simplebus
argument_list|,
name|pl310_driver
argument_list|,
name|pl310_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
end_expr_stmt

end_unit

