// Seed: 970664012
module module_0 (
    output wire id_0,
    input tri id_1,
    output wor id_2,
    input supply0 id_3,
    output wand id_4,
    input tri id_5,
    input supply1 id_6,
    output uwire id_7,
    input wire id_8,
    output supply0 id_9,
    input supply0 id_10,
    output tri1 id_11,
    output wor id_12,
    output wand id_13,
    input supply0 id_14,
    input uwire id_15,
    output wire id_16,
    output tri0 id_17,
    output wor id_18,
    input wor id_19,
    output wand id_20,
    input supply1 id_21,
    input wor id_22,
    input tri id_23,
    output supply1 id_24,
    input tri id_25,
    inout tri1 id_26
);
  assign id_2 = 1;
  wire id_28;
  assign id_20 = 1'b0 + 1 + 1;
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    inout tri id_2,
    input wand id_3,
    input supply0 id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri1 id_7
);
  always begin
    #1 begin
      if (id_7) id_0 <= 1;
    end
    $display(id_5 - 0, id_5);
    id_0 <= ^1;
  end
  module_0(
      id_2,
      id_5,
      id_1,
      id_5,
      id_1,
      id_4,
      id_5,
      id_2,
      id_3,
      id_1,
      id_3,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_6,
      id_2,
      id_3,
      id_4,
      id_4,
      id_1,
      id_7,
      id_2
  );
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  assign id_9 = id_10;
endmodule
