{
  "module_name": "qcom,gcc-ipq4019.h",
  "hash_id": "e4878a2b631d50a4c0ab4339b5ff879478d19106a81206698231b62564110895",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,gcc-ipq4019.h",
  "human_readable_source": " \n#ifndef __QCOM_CLK_IPQ4019_H__\n#define __QCOM_CLK_IPQ4019_H__\n\n#define GCC_DUMMY_CLK\t\t\t\t\t0\n#define AUDIO_CLK_SRC\t\t\t\t\t1\n#define BLSP1_QUP1_I2C_APPS_CLK_SRC\t\t\t2\n#define BLSP1_QUP1_SPI_APPS_CLK_SRC\t\t\t3\n#define BLSP1_QUP2_I2C_APPS_CLK_SRC\t\t\t4\n#define BLSP1_QUP2_SPI_APPS_CLK_SRC\t\t\t5\n#define BLSP1_UART1_APPS_CLK_SRC\t\t\t6\n#define BLSP1_UART2_APPS_CLK_SRC\t\t\t7\n#define GCC_USB3_MOCK_UTMI_CLK_SRC\t\t\t8\n#define GCC_APPS_CLK_SRC\t\t\t\t9\n#define GCC_APPS_AHB_CLK_SRC\t\t\t\t10\n#define GP1_CLK_SRC\t\t\t\t\t11\n#define GP2_CLK_SRC\t\t\t\t\t12\n#define GP3_CLK_SRC\t\t\t\t\t13\n#define SDCC1_APPS_CLK_SRC\t\t\t\t14\n#define FEPHY_125M_DLY_CLK_SRC\t\t\t\t15\n#define WCSS2G_CLK_SRC\t\t\t\t\t16\n#define WCSS5G_CLK_SRC\t\t\t\t\t17\n#define GCC_APSS_AHB_CLK\t\t\t\t18\n#define GCC_AUDIO_AHB_CLK\t\t\t\t19\n#define GCC_AUDIO_PWM_CLK\t\t\t\t20\n#define GCC_BLSP1_AHB_CLK\t\t\t\t21\n#define GCC_BLSP1_QUP1_I2C_APPS_CLK\t\t\t22\n#define GCC_BLSP1_QUP1_SPI_APPS_CLK\t\t\t23\n#define GCC_BLSP1_QUP2_I2C_APPS_CLK\t\t\t24\n#define GCC_BLSP1_QUP2_SPI_APPS_CLK\t\t\t25\n#define GCC_BLSP1_UART1_APPS_CLK\t\t\t26\n#define GCC_BLSP1_UART2_APPS_CLK\t\t\t27\n#define GCC_DCD_XO_CLK\t\t\t\t\t28\n#define GCC_GP1_CLK\t\t\t\t\t29\n#define GCC_GP2_CLK\t\t\t\t\t30\n#define GCC_GP3_CLK\t\t\t\t\t31\n#define GCC_BOOT_ROM_AHB_CLK\t\t\t\t32\n#define GCC_CRYPTO_AHB_CLK\t\t\t\t33\n#define GCC_CRYPTO_AXI_CLK\t\t\t\t34\n#define GCC_CRYPTO_CLK\t\t\t\t\t35\n#define GCC_ESS_CLK\t\t\t\t\t36\n#define GCC_IMEM_AXI_CLK\t\t\t\t37\n#define GCC_IMEM_CFG_AHB_CLK\t\t\t\t38\n#define GCC_PCIE_AHB_CLK\t\t\t\t39\n#define GCC_PCIE_AXI_M_CLK\t\t\t\t40\n#define GCC_PCIE_AXI_S_CLK\t\t\t\t41\n#define GCC_PCNOC_AHB_CLK\t\t\t\t42\n#define GCC_PRNG_AHB_CLK\t\t\t\t43\n#define GCC_QPIC_AHB_CLK\t\t\t\t44\n#define GCC_QPIC_CLK\t\t\t\t\t45\n#define GCC_SDCC1_AHB_CLK\t\t\t\t46\n#define GCC_SDCC1_APPS_CLK\t\t\t\t47\n#define GCC_SNOC_PCNOC_AHB_CLK\t\t\t\t48\n#define GCC_SYS_NOC_125M_CLK\t\t\t\t49\n#define GCC_SYS_NOC_AXI_CLK\t\t\t\t50\n#define GCC_TCSR_AHB_CLK\t\t\t\t51\n#define GCC_TLMM_AHB_CLK\t\t\t\t52\n#define GCC_USB2_MASTER_CLK\t\t\t\t53\n#define GCC_USB2_SLEEP_CLK\t\t\t\t54\n#define GCC_USB2_MOCK_UTMI_CLK\t\t\t\t55\n#define GCC_USB3_MASTER_CLK\t\t\t\t56\n#define GCC_USB3_SLEEP_CLK\t\t\t\t57\n#define GCC_USB3_MOCK_UTMI_CLK\t\t\t\t58\n#define GCC_WCSS2G_CLK\t\t\t\t\t59\n#define GCC_WCSS2G_REF_CLK\t\t\t\t60\n#define GCC_WCSS2G_RTC_CLK\t\t\t\t61\n#define GCC_WCSS5G_CLK\t\t\t\t\t62\n#define GCC_WCSS5G_REF_CLK\t\t\t\t63\n#define GCC_WCSS5G_RTC_CLK\t\t\t\t64\n#define GCC_APSS_DDRPLL_VCO\t\t\t\t65\n#define GCC_SDCC_PLLDIV_CLK\t\t\t\t66\n#define GCC_FEPLL_VCO\t\t\t\t\t67\n#define GCC_FEPLL125_CLK\t\t\t\t68\n#define GCC_FEPLL125DLY_CLK\t\t\t\t69\n#define GCC_FEPLL200_CLK\t\t\t\t70\n#define GCC_FEPLL500_CLK\t\t\t\t71\n#define GCC_FEPLL_WCSS2G_CLK\t\t\t\t72\n#define GCC_FEPLL_WCSS5G_CLK\t\t\t\t73\n#define GCC_APSS_CPU_PLLDIV_CLK\t\t\t\t74\n#define GCC_PCNOC_AHB_CLK_SRC\t\t\t\t75\n\n#define WIFI0_CPU_INIT_RESET\t\t\t\t0\n#define WIFI0_RADIO_SRIF_RESET\t\t\t\t1\n#define WIFI0_RADIO_WARM_RESET\t\t\t\t2\n#define WIFI0_RADIO_COLD_RESET\t\t\t\t3\n#define WIFI0_CORE_WARM_RESET\t\t\t\t4\n#define WIFI0_CORE_COLD_RESET\t\t\t\t5\n#define WIFI1_CPU_INIT_RESET\t\t\t\t6\n#define WIFI1_RADIO_SRIF_RESET\t\t\t\t7\n#define WIFI1_RADIO_WARM_RESET\t\t\t\t8\n#define WIFI1_RADIO_COLD_RESET\t\t\t\t9\n#define WIFI1_CORE_WARM_RESET\t\t\t\t10\n#define WIFI1_CORE_COLD_RESET\t\t\t\t11\n#define USB3_UNIPHY_PHY_ARES\t\t\t\t12\n#define USB3_HSPHY_POR_ARES\t\t\t\t13\n#define USB3_HSPHY_S_ARES\t\t\t\t14\n#define USB2_HSPHY_POR_ARES\t\t\t\t15\n#define USB2_HSPHY_S_ARES\t\t\t\t16\n#define PCIE_PHY_AHB_ARES\t\t\t\t17\n#define PCIE_AHB_ARES\t\t\t\t\t18\n#define PCIE_PWR_ARES\t\t\t\t\t19\n#define PCIE_PIPE_STICKY_ARES\t\t\t\t20\n#define PCIE_AXI_M_STICKY_ARES\t\t\t\t21\n#define PCIE_PHY_ARES\t\t\t\t\t22\n#define PCIE_PARF_XPU_ARES\t\t\t\t23\n#define PCIE_AXI_S_XPU_ARES\t\t\t\t24\n#define PCIE_AXI_M_VMIDMT_ARES\t\t\t\t25\n#define PCIE_PIPE_ARES\t\t\t\t\t26\n#define PCIE_AXI_S_ARES\t\t\t\t\t27\n#define PCIE_AXI_M_ARES\t\t\t\t\t28\n#define ESS_RESET\t\t\t\t\t29\n#define GCC_BLSP1_BCR\t\t\t\t\t30\n#define GCC_BLSP1_QUP1_BCR\t\t\t\t31\n#define GCC_BLSP1_UART1_BCR\t\t\t\t32\n#define GCC_BLSP1_QUP2_BCR\t\t\t\t33\n#define GCC_BLSP1_UART2_BCR\t\t\t\t34\n#define GCC_BIMC_BCR\t\t\t\t\t35\n#define GCC_TLMM_BCR\t\t\t\t\t36\n#define GCC_IMEM_BCR\t\t\t\t\t37\n#define GCC_ESS_BCR\t\t\t\t\t38\n#define GCC_PRNG_BCR\t\t\t\t\t39\n#define GCC_BOOT_ROM_BCR\t\t\t\t40\n#define GCC_CRYPTO_BCR\t\t\t\t\t41\n#define GCC_SDCC1_BCR\t\t\t\t\t42\n#define GCC_SEC_CTRL_BCR\t\t\t\t43\n#define GCC_AUDIO_BCR\t\t\t\t\t44\n#define GCC_QPIC_BCR\t\t\t\t\t45\n#define GCC_PCIE_BCR\t\t\t\t\t46\n#define GCC_USB2_BCR\t\t\t\t\t47\n#define GCC_USB2_PHY_BCR\t\t\t\t48\n#define GCC_USB3_BCR\t\t\t\t\t49\n#define GCC_USB3_PHY_BCR\t\t\t\t50\n#define GCC_SYSTEM_NOC_BCR\t\t\t\t51\n#define GCC_PCNOC_BCR\t\t\t\t\t52\n#define GCC_DCD_BCR\t\t\t\t\t53\n#define GCC_SNOC_BUS_TIMEOUT0_BCR\t\t\t54\n#define GCC_SNOC_BUS_TIMEOUT1_BCR\t\t\t55\n#define GCC_SNOC_BUS_TIMEOUT2_BCR\t\t\t56\n#define GCC_SNOC_BUS_TIMEOUT3_BCR\t\t\t57\n#define GCC_PCNOC_BUS_TIMEOUT0_BCR\t\t\t58\n#define GCC_PCNOC_BUS_TIMEOUT1_BCR\t\t\t59\n#define GCC_PCNOC_BUS_TIMEOUT2_BCR\t\t\t60\n#define GCC_PCNOC_BUS_TIMEOUT3_BCR\t\t\t61\n#define GCC_PCNOC_BUS_TIMEOUT4_BCR\t\t\t62\n#define GCC_PCNOC_BUS_TIMEOUT5_BCR\t\t\t63\n#define GCC_PCNOC_BUS_TIMEOUT6_BCR\t\t\t64\n#define GCC_PCNOC_BUS_TIMEOUT7_BCR\t\t\t65\n#define GCC_PCNOC_BUS_TIMEOUT8_BCR\t\t\t66\n#define GCC_PCNOC_BUS_TIMEOUT9_BCR\t\t\t67\n#define GCC_TCSR_BCR\t\t\t\t\t68\n#define GCC_QDSS_BCR\t\t\t\t\t69\n#define GCC_MPM_BCR\t\t\t\t\t70\n#define GCC_SPDM_BCR\t\t\t\t\t71\n#define ESS_MAC1_ARES\t\t\t\t\t72\n#define ESS_MAC2_ARES\t\t\t\t\t73\n#define ESS_MAC3_ARES\t\t\t\t\t74\n#define ESS_MAC4_ARES\t\t\t\t\t75\n#define ESS_MAC5_ARES\t\t\t\t\t76\n#define ESS_PSGMII_ARES\t\t\t\t\t77\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}