
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.031118                       # Number of seconds simulated
sim_ticks                                 31118134000                       # Number of ticks simulated
final_tick                                31118134000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  46969                       # Simulator instruction rate (inst/s)
host_op_rate                                    75651                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              426487550                       # Simulator tick rate (ticks/s)
host_mem_usage                                 688356                       # Number of bytes of host memory used
host_seconds                                    72.96                       # Real time elapsed on the host
sim_insts                                     3427008                       # Number of instructions simulated
sim_ops                                       5519789                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31118134000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          61120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16934656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16995776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        61120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         61120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8421376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8421376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          264604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              265559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       131584                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             131584                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1964128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         544205382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             546169510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1964128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1964128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      270625996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            270625996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      270625996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1964128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        544205382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            816795506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    131584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    264572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000192921750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8222                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8222                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              658599                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             123591                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      265559                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     131584                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265559                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   131584                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16993728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8419328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16995776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8421376                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8199                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   31117990000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265559                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               131584                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  264397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    849.468744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   699.942854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.167208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2454      8.20%      8.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          837      2.80%     11.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          878      2.94%     13.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          829      2.77%     16.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          843      2.82%     19.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          831      2.78%     22.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          926      3.10%     25.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1423      4.76%     30.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20893     69.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29914                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.837752                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.104413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.584650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8220     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8222                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8222    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8222                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        61120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16932608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8419328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1964128.054722047411                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 544139568.265886425972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 270560182.046905517578                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          955                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       264604                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       131584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     31763500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8646459750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 383004114000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33260.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32676.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2910719.49                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   3699592000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8678223250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1327635000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13933.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32683.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       546.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       270.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    546.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    270.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.62                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   244098                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  123053                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      78354.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                107050020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 56871870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               949098780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              342891360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1334998080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2038747500                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            106632960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      4893798270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       566484000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3475155120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            13871727960                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            445.776343                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          26369203250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     80933000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     564720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  14162276000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1475213000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4102946250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  10732045750                       # Time in different power states
system.mem_ctrls_1.actEnergy                106635900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 56651760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               946764000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              343810080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1341759120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2071462080                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            107876640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      4898745870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       564897120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3452786220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            13891388790                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            446.408155                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          26294393000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     83162000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     567580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  14080575250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1471085750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4172934750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  10742796250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  31118134000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  348287                       # Number of BP lookups
system.cpu.branchPred.condPredicted            348287                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7146                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               332950                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2344                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                399                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          332950                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             291499                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            41451                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3797                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31118134000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1771045                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      540346                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3689                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          2132                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  31118134000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31118134000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      570377                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           134                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    29                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     31118134000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         31118135                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             597141                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3667087                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      348287                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             293843                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      30472757                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   14446                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        108                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           339                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           16                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    570326                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2245                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           31077659                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.192097                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.105130                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 29915484     96.26%     96.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73976      0.24%     96.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   265831      0.86%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    73303      0.24%     97.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   136382      0.44%     98.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    73004      0.23%     98.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     6311      0.02%     98.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    70975      0.23%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   462393      1.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             31077659                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.011192                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.117844                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   254333                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              30066895                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    213353                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                535855                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7223                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5904962                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7223                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   457884                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                14371907                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2757                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    544035                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15693853                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5871951                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1632                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1058655                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    615                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               14565874                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             7864661                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              15117942                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         10109451                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             14995                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7426548                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   438113                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 93                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             66                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3418067                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1782269                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              545101                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1050409                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           262806                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5812221                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 140                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5720195                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2215                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          292571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       421504                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             99                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      31077659                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.184061                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.648230                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            27746773     89.28%     89.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2058282      6.62%     95.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              596480      1.92%     97.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              403665      1.30%     99.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              157516      0.51%     99.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               83143      0.27%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               16929      0.05%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                8363      0.03%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                6508      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        31077659                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    7365     83.02%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.16%     83.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     15      0.17%     83.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.02%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    898     10.12%     93.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   486      5.48%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                42      0.47%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               49      0.55%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3158      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3395984     59.37%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  159      0.00%     59.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1210      0.02%     59.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 226      0.00%     59.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  487      0.01%     59.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  987      0.02%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1202      0.02%     59.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 657      0.01%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                285      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1772589     30.99%     90.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              540768      9.45%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1999      0.03%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            484      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5720195                       # Type of FU issued
system.cpu.iq.rate                           0.183822                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        8871                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001551                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           42516129                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6091744                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      5685362                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               13006                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              13252                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5754                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                5719385                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6523                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           789908                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        40478                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8517                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           240                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7223                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  469823                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5126                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5812361                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               178                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1782269                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               545101                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 82                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    856                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3937                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             69                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1963                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7123                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9086                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5703793                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1770993                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             16402                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2311335                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   306590                       # Number of branches executed
system.cpu.iew.exec_stores                     540342                       # Number of stores executed
system.cpu.iew.exec_rate                     0.183295                       # Inst execution rate
system.cpu.iew.wb_sent                        5696282                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5691116                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4352553                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5624405                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.182887                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.773869                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          292634                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7171                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     31034032                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.177862                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.663632                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     28207742     90.89%     90.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1331288      4.29%     95.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       794905      2.56%     97.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       276970      0.89%     98.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       399214      1.29%     99.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4796      0.02%     99.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2397      0.01%     99.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1197      0.00%     99.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        15523      0.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     31034032                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3427008                       # Number of instructions committed
system.cpu.commit.committedOps                5519789                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2278375                       # Number of memory references committed
system.cpu.commit.loads                       1741791                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                     294201                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3532                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   5516465                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  960                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1317      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3236572     58.64%     58.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             138      0.00%     58.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1150      0.02%     58.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             21      0.00%     58.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             332      0.01%     58.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             471      0.01%     58.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             742      0.01%     58.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            512      0.01%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           159      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     58.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1740955     31.54%     90.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         536168      9.71%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          836      0.02%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          416      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5519789                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 15523                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     36830932                       # The number of ROB reads
system.cpu.rob.rob_writes                    11668974                       # The number of ROB writes
system.cpu.timesIdled                             571                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           40476                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3427008                       # Number of Instructions Simulated
system.cpu.committedOps                       5519789                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               9.080263                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         9.080263                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.110129                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.110129                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  9807349                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4842439                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      8901                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4879                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1814498                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2784555                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2943118                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31118134000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.809499                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1504922                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            264802                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.683197                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.809499                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          741                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6328490                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6328490                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31118134000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       835090                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          835090                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       405030                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         405030                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1240120                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1240120                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1240120                       # number of overall hits
system.cpu.dcache.overall_hits::total         1240120                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       144248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        144248                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       131554                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       131554                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       275802                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         275802                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       275802                       # number of overall misses
system.cpu.dcache.overall_misses::total        275802                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14849471000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14849471000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14794624000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14794624000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  29644095000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29644095000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29644095000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29644095000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       979338                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       979338                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       536584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       536584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1515922                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1515922                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1515922                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1515922                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.147291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.147291                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.245169                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.245169                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.181937                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.181937                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.181937                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.181937                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 102944.033886                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 102944.033886                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 112460.464904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 112460.464904                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 107483.248852                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 107483.248852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 107483.248852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 107483.248852                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8056                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          571                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               181                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.508287                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    43.923077                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       131677                       # number of writebacks
system.cpu.dcache.writebacks::total            131677                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10995                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10995                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11000                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11000                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11000                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11000                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       133253                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       133253                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       131549                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       131549                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       264802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       264802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       264802                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       264802                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13770880000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13770880000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14531233000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14531233000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  28302113000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28302113000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28302113000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28302113000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.136064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.136064                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.245160                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.245160                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.174680                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.174680                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.174680                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.174680                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 103343.864678                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 103343.864678                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 110462.512068                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 110462.512068                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 106880.284137                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 106880.284137                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 106880.284137                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 106880.284137                       # average overall mshr miss latency
system.cpu.dcache.replacements                 263778                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  31118134000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  31118134000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31118134000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.793602                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              569989                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1002                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            568.851297                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   500.793602                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.978113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1141654                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1141654                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31118134000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       568987                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          568987                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       568987                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           568987                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       568987                       # number of overall hits
system.cpu.icache.overall_hits::total          568987                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1339                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1339                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1339                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1339                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1339                       # number of overall misses
system.cpu.icache.overall_misses::total          1339                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    130838997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    130838997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    130838997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    130838997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    130838997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    130838997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       570326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       570326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       570326                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       570326                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       570326                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       570326                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002348                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002348                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002348                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002348                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002348                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002348                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97713.963406                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97713.963406                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97713.963406                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97713.963406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97713.963406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97713.963406                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          513                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          497                       # number of writebacks
system.cpu.icache.writebacks::total               497                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          337                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          337                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          337                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          337                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          337                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          337                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1002                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1002                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1002                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1002                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1002                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1002                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    103922998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    103922998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    103922998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    103922998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    103922998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    103922998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001757                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001757                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001757                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001757                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001757                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001757                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 103715.566866                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 103715.566866                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 103715.566866                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 103715.566866                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 103715.566866                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 103715.566866                       # average overall mshr miss latency
system.cpu.icache.replacements                    497                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  31118134000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  31118134000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  31118134000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4071.813255                       # Cycle average of tags in use
system.l2.tags.total_refs                      530065                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    265619                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.995584                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.084159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        11.688952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4060.040144                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.991221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994095                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          750                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3124                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8746707                       # Number of tag accesses
system.l2.tags.data_accesses                  8746707                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  31118134000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       131677                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           131677                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          495                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              495                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    19                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             47                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 47                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           179                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               179                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   47                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  198                       # number of demand (read+write) hits
system.l2.demand_hits::total                      245                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  47                       # number of overall hits
system.l2.overall_hits::.cpu.data                 198                       # number of overall hits
system.l2.overall_hits::total                     245                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data          131530                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              131530                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          955                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              955                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data       133074                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          133074                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                955                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             264604                       # number of demand (read+write) misses
system.l2.demand_misses::total                 265559                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               955                       # number of overall misses
system.l2.overall_misses::.cpu.data            264604                       # number of overall misses
system.l2.overall_misses::total                265559                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data  14136161000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14136161000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     99871000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     99871000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data  13367291000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13367291000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     99871000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27503452000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27603323000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     99871000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27503452000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27603323000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       131677                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       131677                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          495                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          495                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        131549                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            131549                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         1002                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1002                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       133253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        133253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             1002                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           264802                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               265804                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1002                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          264802                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              265804                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.999856                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999856                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.953094                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.953094                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.998657                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998657                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.953094                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999252                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999078                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.953094                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999252                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999078                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107474.804227                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107474.804227                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104576.963351                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104576.963351                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100450.057863                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100450.057863                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 104576.963351                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103941.935874                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103944.219552                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104576.963351                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103941.935874                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103944.219552                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              131584                       # number of writebacks
system.l2.writebacks::total                    131584                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data       131530                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         131530                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          955                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          955                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       133074                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       133074                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           955                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        264604                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            265559                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       264604                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           265559                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11505561000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11505561000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80771000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80771000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  10705811000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10705811000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     80771000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  22211372000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22292143000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80771000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  22211372000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22292143000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999856                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999856                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.953094                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.953094                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.998657                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998657                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.953094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999078                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.953094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999078                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87474.804227                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87474.804227                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84576.963351                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84576.963351                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80450.057863                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80450.057863                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84576.963351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83941.935874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83944.219552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84576.963351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83941.935874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83944.219552                       # average overall mshr miss latency
system.l2.replacements                         261523                       # number of replacements
system.membus.snoop_filter.tot_requests        526570                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       261011                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  31118134000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             134029                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       131584                       # Transaction distribution
system.membus.trans_dist::CleanEvict           129427                       # Transaction distribution
system.membus.trans_dist::ReadExReq            131530                       # Transaction distribution
system.membus.trans_dist::ReadExResp           131530                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        134029                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       792129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       792129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 792129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25417152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25417152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25417152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            265559                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  265559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              265559                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1052906000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1398412250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       530079                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       264275                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            514                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          514                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  31118134000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            134255                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       263261                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          497                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          262040                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           131549                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          131549                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1002                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       133253                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       793382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                795883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        95936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     25374656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               25470592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          261523                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8421376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           527327                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000996                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031537                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 526802     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    525      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             527327                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          794427000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3009996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         794406000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
