$date
	Wed Jul 17 00:48:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux_tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " data_in $end
$var reg 3 # select [2:0] $end
$scope module uut $end
$var wire 1 " data_in $end
$var wire 3 $ select [2:0] $end
$var reg 8 % data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
0"
b0 !
$end
#100
b101 #
b101 $
0"
#110
