
002LED_Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007284  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  08007414  08007414  00017414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075a4  080075a4  0002001c  2**0
                  CONTENTS
  4 .ARM          00000008  080075a4  080075a4  000175a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080075ac  080075ac  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075ac  080075ac  000175ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080075b0  080075b0  000175b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  080075b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002001c  2**0
                  CONTENTS
 10 .bss          00014490  2000001c  2000001c  0002001c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200144ac  200144ac  0002001c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00013b45  00000000  00000000  0002008f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003139  00000000  00000000  00033bd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001350  00000000  00000000  00036d10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000ed3  00000000  00000000  00038060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00023b3d  00000000  00000000  00038f33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001656a  00000000  00000000  0005ca70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d80a7  00000000  00000000  00072fda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005094  00000000  00000000  0014b084  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000d1  00000000  00000000  00150118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000001c 	.word	0x2000001c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080073fc 	.word	0x080073fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000020 	.word	0x20000020
 80001cc:	080073fc 	.word	0x080073fc

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20012ed8 	.word	0x20012ed8

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295
 8000274:	f04f 30ff 	movne.w	r0, #4294967295
 8000278:	f000 b970 	b.w	800055c <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9e08      	ldr	r6, [sp, #32]
 800029a:	460d      	mov	r5, r1
 800029c:	4604      	mov	r4, r0
 800029e:	460f      	mov	r7, r1
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d14a      	bne.n	800033a <__udivmoddi4+0xa6>
 80002a4:	428a      	cmp	r2, r1
 80002a6:	4694      	mov	ip, r2
 80002a8:	d965      	bls.n	8000376 <__udivmoddi4+0xe2>
 80002aa:	fab2 f382 	clz	r3, r2
 80002ae:	b143      	cbz	r3, 80002c2 <__udivmoddi4+0x2e>
 80002b0:	fa02 fc03 	lsl.w	ip, r2, r3
 80002b4:	f1c3 0220 	rsb	r2, r3, #32
 80002b8:	409f      	lsls	r7, r3
 80002ba:	fa20 f202 	lsr.w	r2, r0, r2
 80002be:	4317      	orrs	r7, r2
 80002c0:	409c      	lsls	r4, r3
 80002c2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002c6:	fa1f f58c 	uxth.w	r5, ip
 80002ca:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ce:	0c22      	lsrs	r2, r4, #16
 80002d0:	fb0e 7711 	mls	r7, lr, r1, r7
 80002d4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002d8:	fb01 f005 	mul.w	r0, r1, r5
 80002dc:	4290      	cmp	r0, r2
 80002de:	d90a      	bls.n	80002f6 <__udivmoddi4+0x62>
 80002e0:	eb1c 0202 	adds.w	r2, ip, r2
 80002e4:	f101 37ff 	add.w	r7, r1, #4294967295
 80002e8:	f080 811c 	bcs.w	8000524 <__udivmoddi4+0x290>
 80002ec:	4290      	cmp	r0, r2
 80002ee:	f240 8119 	bls.w	8000524 <__udivmoddi4+0x290>
 80002f2:	3902      	subs	r1, #2
 80002f4:	4462      	add	r2, ip
 80002f6:	1a12      	subs	r2, r2, r0
 80002f8:	b2a4      	uxth	r4, r4
 80002fa:	fbb2 f0fe 	udiv	r0, r2, lr
 80002fe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000302:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000306:	fb00 f505 	mul.w	r5, r0, r5
 800030a:	42a5      	cmp	r5, r4
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x90>
 800030e:	eb1c 0404 	adds.w	r4, ip, r4
 8000312:	f100 32ff 	add.w	r2, r0, #4294967295
 8000316:	f080 8107 	bcs.w	8000528 <__udivmoddi4+0x294>
 800031a:	42a5      	cmp	r5, r4
 800031c:	f240 8104 	bls.w	8000528 <__udivmoddi4+0x294>
 8000320:	4464      	add	r4, ip
 8000322:	3802      	subs	r0, #2
 8000324:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000328:	1b64      	subs	r4, r4, r5
 800032a:	2100      	movs	r1, #0
 800032c:	b11e      	cbz	r6, 8000336 <__udivmoddi4+0xa2>
 800032e:	40dc      	lsrs	r4, r3
 8000330:	2300      	movs	r3, #0
 8000332:	e9c6 4300 	strd	r4, r3, [r6]
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	428b      	cmp	r3, r1
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0xbc>
 800033e:	2e00      	cmp	r6, #0
 8000340:	f000 80ed 	beq.w	800051e <__udivmoddi4+0x28a>
 8000344:	2100      	movs	r1, #0
 8000346:	e9c6 0500 	strd	r0, r5, [r6]
 800034a:	4608      	mov	r0, r1
 800034c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000350:	fab3 f183 	clz	r1, r3
 8000354:	2900      	cmp	r1, #0
 8000356:	d149      	bne.n	80003ec <__udivmoddi4+0x158>
 8000358:	42ab      	cmp	r3, r5
 800035a:	d302      	bcc.n	8000362 <__udivmoddi4+0xce>
 800035c:	4282      	cmp	r2, r0
 800035e:	f200 80f8 	bhi.w	8000552 <__udivmoddi4+0x2be>
 8000362:	1a84      	subs	r4, r0, r2
 8000364:	eb65 0203 	sbc.w	r2, r5, r3
 8000368:	2001      	movs	r0, #1
 800036a:	4617      	mov	r7, r2
 800036c:	2e00      	cmp	r6, #0
 800036e:	d0e2      	beq.n	8000336 <__udivmoddi4+0xa2>
 8000370:	e9c6 4700 	strd	r4, r7, [r6]
 8000374:	e7df      	b.n	8000336 <__udivmoddi4+0xa2>
 8000376:	b902      	cbnz	r2, 800037a <__udivmoddi4+0xe6>
 8000378:	deff      	udf	#255	; 0xff
 800037a:	fab2 f382 	clz	r3, r2
 800037e:	2b00      	cmp	r3, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x210>
 8000384:	1a8a      	subs	r2, r1, r2
 8000386:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800038a:	fa1f fe8c 	uxth.w	lr, ip
 800038e:	2101      	movs	r1, #1
 8000390:	fbb2 f5f7 	udiv	r5, r2, r7
 8000394:	fb07 2015 	mls	r0, r7, r5, r2
 8000398:	0c22      	lsrs	r2, r4, #16
 800039a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800039e:	fb0e f005 	mul.w	r0, lr, r5
 80003a2:	4290      	cmp	r0, r2
 80003a4:	d908      	bls.n	80003b8 <__udivmoddi4+0x124>
 80003a6:	eb1c 0202 	adds.w	r2, ip, r2
 80003aa:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ae:	d202      	bcs.n	80003b6 <__udivmoddi4+0x122>
 80003b0:	4290      	cmp	r0, r2
 80003b2:	f200 80cb 	bhi.w	800054c <__udivmoddi4+0x2b8>
 80003b6:	4645      	mov	r5, r8
 80003b8:	1a12      	subs	r2, r2, r0
 80003ba:	b2a4      	uxth	r4, r4
 80003bc:	fbb2 f0f7 	udiv	r0, r2, r7
 80003c0:	fb07 2210 	mls	r2, r7, r0, r2
 80003c4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003c8:	fb0e fe00 	mul.w	lr, lr, r0
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x14e>
 80003d0:	eb1c 0404 	adds.w	r4, ip, r4
 80003d4:	f100 32ff 	add.w	r2, r0, #4294967295
 80003d8:	d202      	bcs.n	80003e0 <__udivmoddi4+0x14c>
 80003da:	45a6      	cmp	lr, r4
 80003dc:	f200 80bb 	bhi.w	8000556 <__udivmoddi4+0x2c2>
 80003e0:	4610      	mov	r0, r2
 80003e2:	eba4 040e 	sub.w	r4, r4, lr
 80003e6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003ea:	e79f      	b.n	800032c <__udivmoddi4+0x98>
 80003ec:	f1c1 0720 	rsb	r7, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 fc07 	lsr.w	ip, r2, r7
 80003f6:	ea4c 0c03 	orr.w	ip, ip, r3
 80003fa:	fa05 f401 	lsl.w	r4, r5, r1
 80003fe:	fa20 f307 	lsr.w	r3, r0, r7
 8000402:	40fd      	lsrs	r5, r7
 8000404:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fbb5 f8f9 	udiv	r8, r5, r9
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	fb09 5518 	mls	r5, r9, r8, r5
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800041c:	fb08 f50e 	mul.w	r5, r8, lr
 8000420:	42a5      	cmp	r5, r4
 8000422:	fa02 f201 	lsl.w	r2, r2, r1
 8000426:	fa00 f001 	lsl.w	r0, r0, r1
 800042a:	d90b      	bls.n	8000444 <__udivmoddi4+0x1b0>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f108 3aff 	add.w	sl, r8, #4294967295
 8000434:	f080 8088 	bcs.w	8000548 <__udivmoddi4+0x2b4>
 8000438:	42a5      	cmp	r5, r4
 800043a:	f240 8085 	bls.w	8000548 <__udivmoddi4+0x2b4>
 800043e:	f1a8 0802 	sub.w	r8, r8, #2
 8000442:	4464      	add	r4, ip
 8000444:	1b64      	subs	r4, r4, r5
 8000446:	b29d      	uxth	r5, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000454:	fb03 fe0e 	mul.w	lr, r3, lr
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1da>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f103 35ff 	add.w	r5, r3, #4294967295
 8000464:	d26c      	bcs.n	8000540 <__udivmoddi4+0x2ac>
 8000466:	45a6      	cmp	lr, r4
 8000468:	d96a      	bls.n	8000540 <__udivmoddi4+0x2ac>
 800046a:	3b02      	subs	r3, #2
 800046c:	4464      	add	r4, ip
 800046e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000472:	fba3 9502 	umull	r9, r5, r3, r2
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	42ac      	cmp	r4, r5
 800047c:	46c8      	mov	r8, r9
 800047e:	46ae      	mov	lr, r5
 8000480:	d356      	bcc.n	8000530 <__udivmoddi4+0x29c>
 8000482:	d053      	beq.n	800052c <__udivmoddi4+0x298>
 8000484:	b156      	cbz	r6, 800049c <__udivmoddi4+0x208>
 8000486:	ebb0 0208 	subs.w	r2, r0, r8
 800048a:	eb64 040e 	sbc.w	r4, r4, lr
 800048e:	fa04 f707 	lsl.w	r7, r4, r7
 8000492:	40ca      	lsrs	r2, r1
 8000494:	40cc      	lsrs	r4, r1
 8000496:	4317      	orrs	r7, r2
 8000498:	e9c6 7400 	strd	r7, r4, [r6]
 800049c:	4618      	mov	r0, r3
 800049e:	2100      	movs	r1, #0
 80004a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004a4:	f1c3 0120 	rsb	r1, r3, #32
 80004a8:	fa02 fc03 	lsl.w	ip, r2, r3
 80004ac:	fa20 f201 	lsr.w	r2, r0, r1
 80004b0:	fa25 f101 	lsr.w	r1, r5, r1
 80004b4:	409d      	lsls	r5, r3
 80004b6:	432a      	orrs	r2, r5
 80004b8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004bc:	fa1f fe8c 	uxth.w	lr, ip
 80004c0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004c4:	fb07 1510 	mls	r5, r7, r0, r1
 80004c8:	0c11      	lsrs	r1, r2, #16
 80004ca:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ce:	fb00 f50e 	mul.w	r5, r0, lr
 80004d2:	428d      	cmp	r5, r1
 80004d4:	fa04 f403 	lsl.w	r4, r4, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x258>
 80004da:	eb1c 0101 	adds.w	r1, ip, r1
 80004de:	f100 38ff 	add.w	r8, r0, #4294967295
 80004e2:	d22f      	bcs.n	8000544 <__udivmoddi4+0x2b0>
 80004e4:	428d      	cmp	r5, r1
 80004e6:	d92d      	bls.n	8000544 <__udivmoddi4+0x2b0>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4461      	add	r1, ip
 80004ec:	1b49      	subs	r1, r1, r5
 80004ee:	b292      	uxth	r2, r2
 80004f0:	fbb1 f5f7 	udiv	r5, r1, r7
 80004f4:	fb07 1115 	mls	r1, r7, r5, r1
 80004f8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004fc:	fb05 f10e 	mul.w	r1, r5, lr
 8000500:	4291      	cmp	r1, r2
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x282>
 8000504:	eb1c 0202 	adds.w	r2, ip, r2
 8000508:	f105 38ff 	add.w	r8, r5, #4294967295
 800050c:	d216      	bcs.n	800053c <__udivmoddi4+0x2a8>
 800050e:	4291      	cmp	r1, r2
 8000510:	d914      	bls.n	800053c <__udivmoddi4+0x2a8>
 8000512:	3d02      	subs	r5, #2
 8000514:	4462      	add	r2, ip
 8000516:	1a52      	subs	r2, r2, r1
 8000518:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 800051c:	e738      	b.n	8000390 <__udivmoddi4+0xfc>
 800051e:	4631      	mov	r1, r6
 8000520:	4630      	mov	r0, r6
 8000522:	e708      	b.n	8000336 <__udivmoddi4+0xa2>
 8000524:	4639      	mov	r1, r7
 8000526:	e6e6      	b.n	80002f6 <__udivmoddi4+0x62>
 8000528:	4610      	mov	r0, r2
 800052a:	e6fb      	b.n	8000324 <__udivmoddi4+0x90>
 800052c:	4548      	cmp	r0, r9
 800052e:	d2a9      	bcs.n	8000484 <__udivmoddi4+0x1f0>
 8000530:	ebb9 0802 	subs.w	r8, r9, r2
 8000534:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000538:	3b01      	subs	r3, #1
 800053a:	e7a3      	b.n	8000484 <__udivmoddi4+0x1f0>
 800053c:	4645      	mov	r5, r8
 800053e:	e7ea      	b.n	8000516 <__udivmoddi4+0x282>
 8000540:	462b      	mov	r3, r5
 8000542:	e794      	b.n	800046e <__udivmoddi4+0x1da>
 8000544:	4640      	mov	r0, r8
 8000546:	e7d1      	b.n	80004ec <__udivmoddi4+0x258>
 8000548:	46d0      	mov	r8, sl
 800054a:	e77b      	b.n	8000444 <__udivmoddi4+0x1b0>
 800054c:	3d02      	subs	r5, #2
 800054e:	4462      	add	r2, ip
 8000550:	e732      	b.n	80003b8 <__udivmoddi4+0x124>
 8000552:	4608      	mov	r0, r1
 8000554:	e70a      	b.n	800036c <__udivmoddi4+0xd8>
 8000556:	4464      	add	r4, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e742      	b.n	80003e2 <__udivmoddi4+0x14e>

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b08a      	sub	sp, #40	; 0x28
 8000564:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000566:	f000 fb91 	bl	8000c8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800056a:	f000 f86d 	bl	8000648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800056e:	f000 f8d5 	bl	800071c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  SEGGER_UART_init(500000);
 8000572:	482d      	ldr	r0, [pc, #180]	; (8000628 <main+0xc8>)
 8000574:	f004 fc9c 	bl	8004eb0 <SEGGER_UART_init>

//  Cyclic count enable
  DWT_CTRL |=(1<<0);
 8000578:	4b2c      	ldr	r3, [pc, #176]	; (800062c <main+0xcc>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a2b      	ldr	r2, [pc, #172]	; (800062c <main+0xcc>)
 800057e:	f043 0301 	orr.w	r3, r3, #1
 8000582:	6013      	str	r3, [r2, #0]

  SEGGER_SYSVIEW_Conf();
 8000584:	f004 fabe 	bl	8004b04 <SEGGER_SYSVIEW_Conf>

//  task creation
  status = xTaskCreate(led_green_handler,
 8000588:	f107 030c 	add.w	r3, r7, #12
 800058c:	9301      	str	r3, [sp, #4]
 800058e:	2302      	movs	r3, #2
 8000590:	9300      	str	r3, [sp, #0]
 8000592:	2300      	movs	r3, #0
 8000594:	22c8      	movs	r2, #200	; 0xc8
 8000596:	4926      	ldr	r1, [pc, #152]	; (8000630 <main+0xd0>)
 8000598:	4826      	ldr	r0, [pc, #152]	; (8000634 <main+0xd4>)
 800059a:	f002 fbf5 	bl	8002d88 <xTaskCreate>
 800059e:	61f8      	str	r0, [r7, #28]
              NULL,
              2,
              &task1_handle
                            );

  configASSERT(status == pdPASS);
 80005a0:	69fb      	ldr	r3, [r7, #28]
 80005a2:	2b01      	cmp	r3, #1
 80005a4:	d00a      	beq.n	80005bc <main+0x5c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80005a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005aa:	f383 8811 	msr	BASEPRI, r3
 80005ae:	f3bf 8f6f 	isb	sy
 80005b2:	f3bf 8f4f 	dsb	sy
 80005b6:	61bb      	str	r3, [r7, #24]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80005b8:	bf00      	nop
 80005ba:	e7fe      	b.n	80005ba <main+0x5a>

  status = xTaskCreate(led_red_handler,
 80005bc:	f107 0308 	add.w	r3, r7, #8
 80005c0:	9301      	str	r3, [sp, #4]
 80005c2:	2302      	movs	r3, #2
 80005c4:	9300      	str	r3, [sp, #0]
 80005c6:	2300      	movs	r3, #0
 80005c8:	22c8      	movs	r2, #200	; 0xc8
 80005ca:	491b      	ldr	r1, [pc, #108]	; (8000638 <main+0xd8>)
 80005cc:	481b      	ldr	r0, [pc, #108]	; (800063c <main+0xdc>)
 80005ce:	f002 fbdb 	bl	8002d88 <xTaskCreate>
 80005d2:	61f8      	str	r0, [r7, #28]
                NULL,
                2,
                &task2_handle
                              );

    configASSERT(status == pdPASS);
 80005d4:	69fb      	ldr	r3, [r7, #28]
 80005d6:	2b01      	cmp	r3, #1
 80005d8:	d00a      	beq.n	80005f0 <main+0x90>
        __asm volatile
 80005da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005de:	f383 8811 	msr	BASEPRI, r3
 80005e2:	f3bf 8f6f 	isb	sy
 80005e6:	f3bf 8f4f 	dsb	sy
 80005ea:	617b      	str	r3, [r7, #20]
    }
 80005ec:	bf00      	nop
 80005ee:	e7fe      	b.n	80005ee <main+0x8e>

  status = xTaskCreate(led_orange_handler,
 80005f0:	1d3b      	adds	r3, r7, #4
 80005f2:	9301      	str	r3, [sp, #4]
 80005f4:	2302      	movs	r3, #2
 80005f6:	9300      	str	r3, [sp, #0]
 80005f8:	2300      	movs	r3, #0
 80005fa:	22c8      	movs	r2, #200	; 0xc8
 80005fc:	4910      	ldr	r1, [pc, #64]	; (8000640 <main+0xe0>)
 80005fe:	4811      	ldr	r0, [pc, #68]	; (8000644 <main+0xe4>)
 8000600:	f002 fbc2 	bl	8002d88 <xTaskCreate>
 8000604:	61f8      	str	r0, [r7, #28]
                NULL,
                2,
                &task3_handle
                              );

    configASSERT(status == pdPASS);
 8000606:	69fb      	ldr	r3, [r7, #28]
 8000608:	2b01      	cmp	r3, #1
 800060a:	d00a      	beq.n	8000622 <main+0xc2>
        __asm volatile
 800060c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000610:	f383 8811 	msr	BASEPRI, r3
 8000614:	f3bf 8f6f 	isb	sy
 8000618:	f3bf 8f4f 	dsb	sy
 800061c:	613b      	str	r3, [r7, #16]
    }
 800061e:	bf00      	nop
 8000620:	e7fe      	b.n	8000620 <main+0xc0>

//    Start the scheduler

    vTaskStartScheduler();
 8000622:	f002 fd15 	bl	8003050 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000626:	e7fe      	b.n	8000626 <main+0xc6>
 8000628:	0007a120 	.word	0x0007a120
 800062c:	e0001000 	.word	0xe0001000
 8000630:	08007414 	.word	0x08007414
 8000634:	080009d9 	.word	0x080009d9
 8000638:	08007424 	.word	0x08007424
 800063c:	08000a31 	.word	0x08000a31
 8000640:	08007434 	.word	0x08007434
 8000644:	08000a05 	.word	0x08000a05

08000648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b094      	sub	sp, #80	; 0x50
 800064c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064e:	f107 0320 	add.w	r3, r7, #32
 8000652:	2230      	movs	r2, #48	; 0x30
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f006 fe96 	bl	8007388 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800065c:	f107 030c 	add.w	r3, r7, #12
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	605a      	str	r2, [r3, #4]
 8000666:	609a      	str	r2, [r3, #8]
 8000668:	60da      	str	r2, [r3, #12]
 800066a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800066c:	2300      	movs	r3, #0
 800066e:	60bb      	str	r3, [r7, #8]
 8000670:	4b28      	ldr	r3, [pc, #160]	; (8000714 <SystemClock_Config+0xcc>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000674:	4a27      	ldr	r2, [pc, #156]	; (8000714 <SystemClock_Config+0xcc>)
 8000676:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800067a:	6413      	str	r3, [r2, #64]	; 0x40
 800067c:	4b25      	ldr	r3, [pc, #148]	; (8000714 <SystemClock_Config+0xcc>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000680:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000684:	60bb      	str	r3, [r7, #8]
 8000686:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000688:	2300      	movs	r3, #0
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	4b22      	ldr	r3, [pc, #136]	; (8000718 <SystemClock_Config+0xd0>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a21      	ldr	r2, [pc, #132]	; (8000718 <SystemClock_Config+0xd0>)
 8000692:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000696:	6013      	str	r3, [r2, #0]
 8000698:	4b1f      	ldr	r3, [pc, #124]	; (8000718 <SystemClock_Config+0xd0>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006a0:	607b      	str	r3, [r7, #4]
 80006a2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006a4:	2302      	movs	r3, #2
 80006a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a8:	2301      	movs	r3, #1
 80006aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ac:	2310      	movs	r3, #16
 80006ae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b0:	2302      	movs	r3, #2
 80006b2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006b4:	2300      	movs	r3, #0
 80006b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006b8:	2308      	movs	r3, #8
 80006ba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006bc:	23a8      	movs	r3, #168	; 0xa8
 80006be:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006c0:	2302      	movs	r3, #2
 80006c2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006c4:	2307      	movs	r3, #7
 80006c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c8:	f107 0320 	add.w	r3, r7, #32
 80006cc:	4618      	mov	r0, r3
 80006ce:	f000 fdf5 	bl	80012bc <HAL_RCC_OscConfig>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006d8:	f000 f9d2 	bl	8000a80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006dc:	230f      	movs	r3, #15
 80006de:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e0:	2302      	movs	r3, #2
 80006e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e4:	2300      	movs	r3, #0
 80006e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006e8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006f2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006f4:	f107 030c 	add.w	r3, r7, #12
 80006f8:	2105      	movs	r1, #5
 80006fa:	4618      	mov	r0, r3
 80006fc:	f001 f856 	bl	80017ac <HAL_RCC_ClockConfig>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000706:	f000 f9bb 	bl	8000a80 <Error_Handler>
  }
}
 800070a:	bf00      	nop
 800070c:	3750      	adds	r7, #80	; 0x50
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	40023800 	.word	0x40023800
 8000718:	40007000 	.word	0x40007000

0800071c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b08c      	sub	sp, #48	; 0x30
 8000720:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000722:	f107 031c 	add.w	r3, r7, #28
 8000726:	2200      	movs	r2, #0
 8000728:	601a      	str	r2, [r3, #0]
 800072a:	605a      	str	r2, [r3, #4]
 800072c:	609a      	str	r2, [r3, #8]
 800072e:	60da      	str	r2, [r3, #12]
 8000730:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000732:	2300      	movs	r3, #0
 8000734:	61bb      	str	r3, [r7, #24]
 8000736:	4ba2      	ldr	r3, [pc, #648]	; (80009c0 <MX_GPIO_Init+0x2a4>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073a:	4aa1      	ldr	r2, [pc, #644]	; (80009c0 <MX_GPIO_Init+0x2a4>)
 800073c:	f043 0310 	orr.w	r3, r3, #16
 8000740:	6313      	str	r3, [r2, #48]	; 0x30
 8000742:	4b9f      	ldr	r3, [pc, #636]	; (80009c0 <MX_GPIO_Init+0x2a4>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000746:	f003 0310 	and.w	r3, r3, #16
 800074a:	61bb      	str	r3, [r7, #24]
 800074c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800074e:	2300      	movs	r3, #0
 8000750:	617b      	str	r3, [r7, #20]
 8000752:	4b9b      	ldr	r3, [pc, #620]	; (80009c0 <MX_GPIO_Init+0x2a4>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000756:	4a9a      	ldr	r2, [pc, #616]	; (80009c0 <MX_GPIO_Init+0x2a4>)
 8000758:	f043 0304 	orr.w	r3, r3, #4
 800075c:	6313      	str	r3, [r2, #48]	; 0x30
 800075e:	4b98      	ldr	r3, [pc, #608]	; (80009c0 <MX_GPIO_Init+0x2a4>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	f003 0304 	and.w	r3, r3, #4
 8000766:	617b      	str	r3, [r7, #20]
 8000768:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800076a:	2300      	movs	r3, #0
 800076c:	613b      	str	r3, [r7, #16]
 800076e:	4b94      	ldr	r3, [pc, #592]	; (80009c0 <MX_GPIO_Init+0x2a4>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000772:	4a93      	ldr	r2, [pc, #588]	; (80009c0 <MX_GPIO_Init+0x2a4>)
 8000774:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000778:	6313      	str	r3, [r2, #48]	; 0x30
 800077a:	4b91      	ldr	r3, [pc, #580]	; (80009c0 <MX_GPIO_Init+0x2a4>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000782:	613b      	str	r3, [r7, #16]
 8000784:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	60fb      	str	r3, [r7, #12]
 800078a:	4b8d      	ldr	r3, [pc, #564]	; (80009c0 <MX_GPIO_Init+0x2a4>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	4a8c      	ldr	r2, [pc, #560]	; (80009c0 <MX_GPIO_Init+0x2a4>)
 8000790:	f043 0301 	orr.w	r3, r3, #1
 8000794:	6313      	str	r3, [r2, #48]	; 0x30
 8000796:	4b8a      	ldr	r3, [pc, #552]	; (80009c0 <MX_GPIO_Init+0x2a4>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	f003 0301 	and.w	r3, r3, #1
 800079e:	60fb      	str	r3, [r7, #12]
 80007a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	60bb      	str	r3, [r7, #8]
 80007a6:	4b86      	ldr	r3, [pc, #536]	; (80009c0 <MX_GPIO_Init+0x2a4>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007aa:	4a85      	ldr	r2, [pc, #532]	; (80009c0 <MX_GPIO_Init+0x2a4>)
 80007ac:	f043 0302 	orr.w	r3, r3, #2
 80007b0:	6313      	str	r3, [r2, #48]	; 0x30
 80007b2:	4b83      	ldr	r3, [pc, #524]	; (80009c0 <MX_GPIO_Init+0x2a4>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	f003 0302 	and.w	r3, r3, #2
 80007ba:	60bb      	str	r3, [r7, #8]
 80007bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	607b      	str	r3, [r7, #4]
 80007c2:	4b7f      	ldr	r3, [pc, #508]	; (80009c0 <MX_GPIO_Init+0x2a4>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c6:	4a7e      	ldr	r2, [pc, #504]	; (80009c0 <MX_GPIO_Init+0x2a4>)
 80007c8:	f043 0308 	orr.w	r3, r3, #8
 80007cc:	6313      	str	r3, [r2, #48]	; 0x30
 80007ce:	4b7c      	ldr	r3, [pc, #496]	; (80009c0 <MX_GPIO_Init+0x2a4>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	f003 0308 	and.w	r3, r3, #8
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007da:	2200      	movs	r2, #0
 80007dc:	2108      	movs	r1, #8
 80007de:	4879      	ldr	r0, [pc, #484]	; (80009c4 <MX_GPIO_Init+0x2a8>)
 80007e0:	f000 fd38 	bl	8001254 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80007e4:	2201      	movs	r2, #1
 80007e6:	2101      	movs	r1, #1
 80007e8:	4877      	ldr	r0, [pc, #476]	; (80009c8 <MX_GPIO_Init+0x2ac>)
 80007ea:	f000 fd33 	bl	8001254 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80007ee:	2200      	movs	r2, #0
 80007f0:	f24f 0110 	movw	r1, #61456	; 0xf010
 80007f4:	4875      	ldr	r0, [pc, #468]	; (80009cc <MX_GPIO_Init+0x2b0>)
 80007f6:	f000 fd2d 	bl	8001254 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80007fa:	2308      	movs	r3, #8
 80007fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fe:	2301      	movs	r3, #1
 8000800:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000802:	2300      	movs	r3, #0
 8000804:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000806:	2300      	movs	r3, #0
 8000808:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800080a:	f107 031c 	add.w	r3, r7, #28
 800080e:	4619      	mov	r1, r3
 8000810:	486c      	ldr	r0, [pc, #432]	; (80009c4 <MX_GPIO_Init+0x2a8>)
 8000812:	f000 fb83 	bl	8000f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000816:	2301      	movs	r3, #1
 8000818:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800081a:	2301      	movs	r3, #1
 800081c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081e:	2300      	movs	r3, #0
 8000820:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000822:	2300      	movs	r3, #0
 8000824:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000826:	f107 031c 	add.w	r3, r7, #28
 800082a:	4619      	mov	r1, r3
 800082c:	4866      	ldr	r0, [pc, #408]	; (80009c8 <MX_GPIO_Init+0x2ac>)
 800082e:	f000 fb75 	bl	8000f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000832:	2308      	movs	r3, #8
 8000834:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000836:	2302      	movs	r3, #2
 8000838:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	2300      	movs	r3, #0
 800083c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083e:	2300      	movs	r3, #0
 8000840:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000842:	2305      	movs	r3, #5
 8000844:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000846:	f107 031c 	add.w	r3, r7, #28
 800084a:	4619      	mov	r1, r3
 800084c:	485e      	ldr	r0, [pc, #376]	; (80009c8 <MX_GPIO_Init+0x2ac>)
 800084e:	f000 fb65 	bl	8000f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000852:	2301      	movs	r3, #1
 8000854:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000856:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800085a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085c:	2300      	movs	r3, #0
 800085e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000860:	f107 031c 	add.w	r3, r7, #28
 8000864:	4619      	mov	r1, r3
 8000866:	485a      	ldr	r0, [pc, #360]	; (80009d0 <MX_GPIO_Init+0x2b4>)
 8000868:	f000 fb58 	bl	8000f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800086c:	2310      	movs	r3, #16
 800086e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000870:	2302      	movs	r3, #2
 8000872:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	2300      	movs	r3, #0
 8000876:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000878:	2300      	movs	r3, #0
 800087a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800087c:	2306      	movs	r3, #6
 800087e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000880:	f107 031c 	add.w	r3, r7, #28
 8000884:	4619      	mov	r1, r3
 8000886:	4852      	ldr	r0, [pc, #328]	; (80009d0 <MX_GPIO_Init+0x2b4>)
 8000888:	f000 fb48 	bl	8000f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800088c:	23e0      	movs	r3, #224	; 0xe0
 800088e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000890:	2302      	movs	r3, #2
 8000892:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000898:	2300      	movs	r3, #0
 800089a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800089c:	2305      	movs	r3, #5
 800089e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a0:	f107 031c 	add.w	r3, r7, #28
 80008a4:	4619      	mov	r1, r3
 80008a6:	484a      	ldr	r0, [pc, #296]	; (80009d0 <MX_GPIO_Init+0x2b4>)
 80008a8:	f000 fb38 	bl	8000f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80008ac:	2304      	movs	r3, #4
 80008ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008b0:	2300      	movs	r3, #0
 80008b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b4:	2300      	movs	r3, #0
 80008b6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80008b8:	f107 031c 	add.w	r3, r7, #28
 80008bc:	4619      	mov	r1, r3
 80008be:	4845      	ldr	r0, [pc, #276]	; (80009d4 <MX_GPIO_Init+0x2b8>)
 80008c0:	f000 fb2c 	bl	8000f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80008c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ca:	2302      	movs	r3, #2
 80008cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d2:	2300      	movs	r3, #0
 80008d4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008d6:	2305      	movs	r3, #5
 80008d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008da:	f107 031c 	add.w	r3, r7, #28
 80008de:	4619      	mov	r1, r3
 80008e0:	483c      	ldr	r0, [pc, #240]	; (80009d4 <MX_GPIO_Init+0x2b8>)
 80008e2:	f000 fb1b 	bl	8000f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008e6:	f24f 0310 	movw	r3, #61456	; 0xf010
 80008ea:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ec:	2301      	movs	r3, #1
 80008ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f0:	2300      	movs	r3, #0
 80008f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f4:	2300      	movs	r3, #0
 80008f6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008f8:	f107 031c 	add.w	r3, r7, #28
 80008fc:	4619      	mov	r1, r3
 80008fe:	4833      	ldr	r0, [pc, #204]	; (80009cc <MX_GPIO_Init+0x2b0>)
 8000900:	f000 fb0c 	bl	8000f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000904:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000908:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800090a:	2302      	movs	r3, #2
 800090c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090e:	2300      	movs	r3, #0
 8000910:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000912:	2300      	movs	r3, #0
 8000914:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000916:	2306      	movs	r3, #6
 8000918:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800091a:	f107 031c 	add.w	r3, r7, #28
 800091e:	4619      	mov	r1, r3
 8000920:	4829      	ldr	r0, [pc, #164]	; (80009c8 <MX_GPIO_Init+0x2ac>)
 8000922:	f000 fafb 	bl	8000f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000926:	f44f 7300 	mov.w	r3, #512	; 0x200
 800092a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800092c:	2300      	movs	r3, #0
 800092e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	2300      	movs	r3, #0
 8000932:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000934:	f107 031c 	add.w	r3, r7, #28
 8000938:	4619      	mov	r1, r3
 800093a:	4825      	ldr	r0, [pc, #148]	; (80009d0 <MX_GPIO_Init+0x2b4>)
 800093c:	f000 faee 	bl	8000f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000940:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000944:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000946:	2302      	movs	r3, #2
 8000948:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	2300      	movs	r3, #0
 800094c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094e:	2300      	movs	r3, #0
 8000950:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000952:	230a      	movs	r3, #10
 8000954:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000956:	f107 031c 	add.w	r3, r7, #28
 800095a:	4619      	mov	r1, r3
 800095c:	481c      	ldr	r0, [pc, #112]	; (80009d0 <MX_GPIO_Init+0x2b4>)
 800095e:	f000 fadd 	bl	8000f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000962:	2320      	movs	r3, #32
 8000964:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000966:	2300      	movs	r3, #0
 8000968:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096a:	2300      	movs	r3, #0
 800096c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800096e:	f107 031c 	add.w	r3, r7, #28
 8000972:	4619      	mov	r1, r3
 8000974:	4815      	ldr	r0, [pc, #84]	; (80009cc <MX_GPIO_Init+0x2b0>)
 8000976:	f000 fad1 	bl	8000f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800097a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800097e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000980:	2312      	movs	r3, #18
 8000982:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	2300      	movs	r3, #0
 8000986:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000988:	2300      	movs	r3, #0
 800098a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800098c:	2304      	movs	r3, #4
 800098e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000990:	f107 031c 	add.w	r3, r7, #28
 8000994:	4619      	mov	r1, r3
 8000996:	480f      	ldr	r0, [pc, #60]	; (80009d4 <MX_GPIO_Init+0x2b8>)
 8000998:	f000 fac0 	bl	8000f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800099c:	2302      	movs	r3, #2
 800099e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009a0:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	2300      	movs	r3, #0
 80009a8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009aa:	f107 031c 	add.w	r3, r7, #28
 80009ae:	4619      	mov	r1, r3
 80009b0:	4804      	ldr	r0, [pc, #16]	; (80009c4 <MX_GPIO_Init+0x2a8>)
 80009b2:	f000 fab3 	bl	8000f1c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009b6:	bf00      	nop
 80009b8:	3730      	adds	r7, #48	; 0x30
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40023800 	.word	0x40023800
 80009c4:	40021000 	.word	0x40021000
 80009c8:	40020800 	.word	0x40020800
 80009cc:	40020c00 	.word	0x40020c00
 80009d0:	40020000 	.word	0x40020000
 80009d4:	40020400 	.word	0x40020400

080009d8 <led_green_handler>:

/* USER CODE BEGIN 4 */


static void led_green_handler(void* parameters)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
	while(1)
	{
		SEGGER_SYSVIEW_PrintfTarget("Toggling green led");
 80009e0:	4806      	ldr	r0, [pc, #24]	; (80009fc <led_green_handler+0x24>)
 80009e2:	f006 fc23 	bl	800722c <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_GREEN_PIN);
 80009e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009ea:	4805      	ldr	r0, [pc, #20]	; (8000a00 <led_green_handler+0x28>)
 80009ec:	f000 fc4b 	bl	8001286 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 80009f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009f4:	f000 f98c 	bl	8000d10 <HAL_Delay>
		SEGGER_SYSVIEW_PrintfTarget("Toggling green led");
 80009f8:	e7f2      	b.n	80009e0 <led_green_handler+0x8>
 80009fa:	bf00      	nop
 80009fc:	08007444 	.word	0x08007444
 8000a00:	40020c00 	.word	0x40020c00

08000a04 <led_orange_handler>:
	}
}


static void led_orange_handler(void* parameters)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
	while(1)
	{
		SEGGER_SYSVIEW_PrintfTarget("Toggling orange led");
 8000a0c:	4806      	ldr	r0, [pc, #24]	; (8000a28 <led_orange_handler+0x24>)
 8000a0e:	f006 fc0d 	bl	800722c <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_ORANGE_PIN);
 8000a12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a16:	4805      	ldr	r0, [pc, #20]	; (8000a2c <led_orange_handler+0x28>)
 8000a18:	f000 fc35 	bl	8001286 <HAL_GPIO_TogglePin>
		HAL_Delay(800);
 8000a1c:	f44f 7048 	mov.w	r0, #800	; 0x320
 8000a20:	f000 f976 	bl	8000d10 <HAL_Delay>
		SEGGER_SYSVIEW_PrintfTarget("Toggling orange led");
 8000a24:	e7f2      	b.n	8000a0c <led_orange_handler+0x8>
 8000a26:	bf00      	nop
 8000a28:	08007458 	.word	0x08007458
 8000a2c:	40020c00 	.word	0x40020c00

08000a30 <led_red_handler>:
	}

}

static void led_red_handler(void* parameters)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
	while(1)
	{
		SEGGER_SYSVIEW_PrintfTarget("Toggling red led");
 8000a38:	4806      	ldr	r0, [pc, #24]	; (8000a54 <led_red_handler+0x24>)
 8000a3a:	f006 fbf7 	bl	800722c <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_RED_PIN);
 8000a3e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a42:	4805      	ldr	r0, [pc, #20]	; (8000a58 <led_red_handler+0x28>)
 8000a44:	f000 fc1f 	bl	8001286 <HAL_GPIO_TogglePin>
		HAL_Delay(400);
 8000a48:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000a4c:	f000 f960 	bl	8000d10 <HAL_Delay>
		SEGGER_SYSVIEW_PrintfTarget("Toggling red led");
 8000a50:	e7f2      	b.n	8000a38 <led_red_handler+0x8>
 8000a52:	bf00      	nop
 8000a54:	0800746c 	.word	0x0800746c
 8000a58:	40020c00 	.word	0x40020c00

08000a5c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a04      	ldr	r2, [pc, #16]	; (8000a7c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d101      	bne.n	8000a72 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a6e:	f000 f92f 	bl	8000cd0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a72:	bf00      	nop
 8000a74:	3708      	adds	r7, #8
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	40001000 	.word	0x40001000

08000a80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a84:	b672      	cpsid	i
}
 8000a86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a88:	e7fe      	b.n	8000a88 <Error_Handler+0x8>
	...

08000a8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a92:	2300      	movs	r3, #0
 8000a94:	607b      	str	r3, [r7, #4]
 8000a96:	4b10      	ldr	r3, [pc, #64]	; (8000ad8 <HAL_MspInit+0x4c>)
 8000a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a9a:	4a0f      	ldr	r2, [pc, #60]	; (8000ad8 <HAL_MspInit+0x4c>)
 8000a9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000aa0:	6453      	str	r3, [r2, #68]	; 0x44
 8000aa2:	4b0d      	ldr	r3, [pc, #52]	; (8000ad8 <HAL_MspInit+0x4c>)
 8000aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aa6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aaa:	607b      	str	r3, [r7, #4]
 8000aac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aae:	2300      	movs	r3, #0
 8000ab0:	603b      	str	r3, [r7, #0]
 8000ab2:	4b09      	ldr	r3, [pc, #36]	; (8000ad8 <HAL_MspInit+0x4c>)
 8000ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab6:	4a08      	ldr	r2, [pc, #32]	; (8000ad8 <HAL_MspInit+0x4c>)
 8000ab8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000abc:	6413      	str	r3, [r2, #64]	; 0x40
 8000abe:	4b06      	ldr	r3, [pc, #24]	; (8000ad8 <HAL_MspInit+0x4c>)
 8000ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ac6:	603b      	str	r3, [r7, #0]
 8000ac8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8000aca:	f003 fc65 	bl	8004398 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000ace:	bf00      	nop
 8000ad0:	3708      	adds	r7, #8
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	40023800 	.word	0x40023800

08000adc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b08e      	sub	sp, #56	; 0x38
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000aec:	2300      	movs	r3, #0
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	4b33      	ldr	r3, [pc, #204]	; (8000bc0 <HAL_InitTick+0xe4>)
 8000af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af4:	4a32      	ldr	r2, [pc, #200]	; (8000bc0 <HAL_InitTick+0xe4>)
 8000af6:	f043 0310 	orr.w	r3, r3, #16
 8000afa:	6413      	str	r3, [r2, #64]	; 0x40
 8000afc:	4b30      	ldr	r3, [pc, #192]	; (8000bc0 <HAL_InitTick+0xe4>)
 8000afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b00:	f003 0310 	and.w	r3, r3, #16
 8000b04:	60fb      	str	r3, [r7, #12]
 8000b06:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b08:	f107 0210 	add.w	r2, r7, #16
 8000b0c:	f107 0314 	add.w	r3, r7, #20
 8000b10:	4611      	mov	r1, r2
 8000b12:	4618      	mov	r0, r3
 8000b14:	f001 f856 	bl	8001bc4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000b18:	6a3b      	ldr	r3, [r7, #32]
 8000b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d103      	bne.n	8000b2a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000b22:	f001 f83b 	bl	8001b9c <HAL_RCC_GetPCLK1Freq>
 8000b26:	6378      	str	r0, [r7, #52]	; 0x34
 8000b28:	e004      	b.n	8000b34 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000b2a:	f001 f837 	bl	8001b9c <HAL_RCC_GetPCLK1Freq>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	005b      	lsls	r3, r3, #1
 8000b32:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b36:	4a23      	ldr	r2, [pc, #140]	; (8000bc4 <HAL_InitTick+0xe8>)
 8000b38:	fba2 2303 	umull	r2, r3, r2, r3
 8000b3c:	0c9b      	lsrs	r3, r3, #18
 8000b3e:	3b01      	subs	r3, #1
 8000b40:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b42:	4b21      	ldr	r3, [pc, #132]	; (8000bc8 <HAL_InitTick+0xec>)
 8000b44:	4a21      	ldr	r2, [pc, #132]	; (8000bcc <HAL_InitTick+0xf0>)
 8000b46:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b48:	4b1f      	ldr	r3, [pc, #124]	; (8000bc8 <HAL_InitTick+0xec>)
 8000b4a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b4e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b50:	4a1d      	ldr	r2, [pc, #116]	; (8000bc8 <HAL_InitTick+0xec>)
 8000b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b54:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b56:	4b1c      	ldr	r3, [pc, #112]	; (8000bc8 <HAL_InitTick+0xec>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b5c:	4b1a      	ldr	r3, [pc, #104]	; (8000bc8 <HAL_InitTick+0xec>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b62:	4b19      	ldr	r3, [pc, #100]	; (8000bc8 <HAL_InitTick+0xec>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000b68:	4817      	ldr	r0, [pc, #92]	; (8000bc8 <HAL_InitTick+0xec>)
 8000b6a:	f001 f85d 	bl	8001c28 <HAL_TIM_Base_Init>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000b74:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d11b      	bne.n	8000bb4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000b7c:	4812      	ldr	r0, [pc, #72]	; (8000bc8 <HAL_InitTick+0xec>)
 8000b7e:	f001 f8ad 	bl	8001cdc <HAL_TIM_Base_Start_IT>
 8000b82:	4603      	mov	r3, r0
 8000b84:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000b88:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d111      	bne.n	8000bb4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b90:	2036      	movs	r0, #54	; 0x36
 8000b92:	f000 f9b5 	bl	8000f00 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	2b0f      	cmp	r3, #15
 8000b9a:	d808      	bhi.n	8000bae <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	6879      	ldr	r1, [r7, #4]
 8000ba0:	2036      	movs	r0, #54	; 0x36
 8000ba2:	f000 f991 	bl	8000ec8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ba6:	4a0a      	ldr	r2, [pc, #40]	; (8000bd0 <HAL_InitTick+0xf4>)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	6013      	str	r3, [r2, #0]
 8000bac:	e002      	b.n	8000bb4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000bb4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	3738      	adds	r7, #56	; 0x38
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	40023800 	.word	0x40023800
 8000bc4:	431bde83 	.word	0x431bde83
 8000bc8:	20000038 	.word	0x20000038
 8000bcc:	40001000 	.word	0x40001000
 8000bd0:	20000004 	.word	0x20000004

08000bd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bd8:	e7fe      	b.n	8000bd8 <NMI_Handler+0x4>

08000bda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bda:	b480      	push	{r7}
 8000bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bde:	e7fe      	b.n	8000bde <HardFault_Handler+0x4>

08000be0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000be4:	e7fe      	b.n	8000be4 <MemManage_Handler+0x4>

08000be6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000be6:	b480      	push	{r7}
 8000be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bea:	e7fe      	b.n	8000bea <BusFault_Handler+0x4>

08000bec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bf0:	e7fe      	b.n	8000bf0 <UsageFault_Handler+0x4>

08000bf2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bf2:	b480      	push	{r7}
 8000bf4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bf6:	bf00      	nop
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000c04:	4802      	ldr	r0, [pc, #8]	; (8000c10 <TIM6_DAC_IRQHandler+0x10>)
 8000c06:	f001 f8d9 	bl	8001dbc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c0a:	bf00      	nop
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	20000038 	.word	0x20000038

08000c14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c18:	4b06      	ldr	r3, [pc, #24]	; (8000c34 <SystemInit+0x20>)
 8000c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c1e:	4a05      	ldr	r2, [pc, #20]	; (8000c34 <SystemInit+0x20>)
 8000c20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c28:	bf00      	nop
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	e000ed00 	.word	0xe000ed00

08000c38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c70 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c3c:	f7ff ffea 	bl	8000c14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c40:	480c      	ldr	r0, [pc, #48]	; (8000c74 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c42:	490d      	ldr	r1, [pc, #52]	; (8000c78 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c44:	4a0d      	ldr	r2, [pc, #52]	; (8000c7c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c48:	e002      	b.n	8000c50 <LoopCopyDataInit>

08000c4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c4e:	3304      	adds	r3, #4

08000c50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c54:	d3f9      	bcc.n	8000c4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c56:	4a0a      	ldr	r2, [pc, #40]	; (8000c80 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c58:	4c0a      	ldr	r4, [pc, #40]	; (8000c84 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c5c:	e001      	b.n	8000c62 <LoopFillZerobss>

08000c5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c60:	3204      	adds	r2, #4

08000c62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c64:	d3fb      	bcc.n	8000c5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c66:	f006 fb97 	bl	8007398 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c6a:	f7ff fc79 	bl	8000560 <main>
  bx  lr    
 8000c6e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c70:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c78:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8000c7c:	080075b4 	.word	0x080075b4
  ldr r2, =_sbss
 8000c80:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8000c84:	200144ac 	.word	0x200144ac

08000c88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c88:	e7fe      	b.n	8000c88 <ADC_IRQHandler>
	...

08000c8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c90:	4b0e      	ldr	r3, [pc, #56]	; (8000ccc <HAL_Init+0x40>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a0d      	ldr	r2, [pc, #52]	; (8000ccc <HAL_Init+0x40>)
 8000c96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c9c:	4b0b      	ldr	r3, [pc, #44]	; (8000ccc <HAL_Init+0x40>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a0a      	ldr	r2, [pc, #40]	; (8000ccc <HAL_Init+0x40>)
 8000ca2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ca6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ca8:	4b08      	ldr	r3, [pc, #32]	; (8000ccc <HAL_Init+0x40>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a07      	ldr	r2, [pc, #28]	; (8000ccc <HAL_Init+0x40>)
 8000cae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cb2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cb4:	2003      	movs	r0, #3
 8000cb6:	f000 f8fc 	bl	8000eb2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cba:	2000      	movs	r0, #0
 8000cbc:	f7ff ff0e 	bl	8000adc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cc0:	f7ff fee4 	bl	8000a8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cc4:	2300      	movs	r3, #0
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	40023c00 	.word	0x40023c00

08000cd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cd4:	4b06      	ldr	r3, [pc, #24]	; (8000cf0 <HAL_IncTick+0x20>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	461a      	mov	r2, r3
 8000cda:	4b06      	ldr	r3, [pc, #24]	; (8000cf4 <HAL_IncTick+0x24>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	4413      	add	r3, r2
 8000ce0:	4a04      	ldr	r2, [pc, #16]	; (8000cf4 <HAL_IncTick+0x24>)
 8000ce2:	6013      	str	r3, [r2, #0]
}
 8000ce4:	bf00      	nop
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	20000008 	.word	0x20000008
 8000cf4:	20000080 	.word	0x20000080

08000cf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  return uwTick;
 8000cfc:	4b03      	ldr	r3, [pc, #12]	; (8000d0c <HAL_GetTick+0x14>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	20000080 	.word	0x20000080

08000d10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d18:	f7ff ffee 	bl	8000cf8 <HAL_GetTick>
 8000d1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d28:	d005      	beq.n	8000d36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d2a:	4b0a      	ldr	r3, [pc, #40]	; (8000d54 <HAL_Delay+0x44>)
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	461a      	mov	r2, r3
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	4413      	add	r3, r2
 8000d34:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d36:	bf00      	nop
 8000d38:	f7ff ffde 	bl	8000cf8 <HAL_GetTick>
 8000d3c:	4602      	mov	r2, r0
 8000d3e:	68bb      	ldr	r3, [r7, #8]
 8000d40:	1ad3      	subs	r3, r2, r3
 8000d42:	68fa      	ldr	r2, [r7, #12]
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d8f7      	bhi.n	8000d38 <HAL_Delay+0x28>
  {
  }
}
 8000d48:	bf00      	nop
 8000d4a:	bf00      	nop
 8000d4c:	3710      	adds	r7, #16
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	20000008 	.word	0x20000008

08000d58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b085      	sub	sp, #20
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	f003 0307 	and.w	r3, r3, #7
 8000d66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d68:	4b0c      	ldr	r3, [pc, #48]	; (8000d9c <__NVIC_SetPriorityGrouping+0x44>)
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d6e:	68ba      	ldr	r2, [r7, #8]
 8000d70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d74:	4013      	ands	r3, r2
 8000d76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d7c:	68bb      	ldr	r3, [r7, #8]
 8000d7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d8a:	4a04      	ldr	r2, [pc, #16]	; (8000d9c <__NVIC_SetPriorityGrouping+0x44>)
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	60d3      	str	r3, [r2, #12]
}
 8000d90:	bf00      	nop
 8000d92:	3714      	adds	r7, #20
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr
 8000d9c:	e000ed00 	.word	0xe000ed00

08000da0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000da4:	4b04      	ldr	r3, [pc, #16]	; (8000db8 <__NVIC_GetPriorityGrouping+0x18>)
 8000da6:	68db      	ldr	r3, [r3, #12]
 8000da8:	0a1b      	lsrs	r3, r3, #8
 8000daa:	f003 0307 	and.w	r3, r3, #7
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr
 8000db8:	e000ed00 	.word	0xe000ed00

08000dbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	db0b      	blt.n	8000de6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dce:	79fb      	ldrb	r3, [r7, #7]
 8000dd0:	f003 021f 	and.w	r2, r3, #31
 8000dd4:	4907      	ldr	r1, [pc, #28]	; (8000df4 <__NVIC_EnableIRQ+0x38>)
 8000dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dda:	095b      	lsrs	r3, r3, #5
 8000ddc:	2001      	movs	r0, #1
 8000dde:	fa00 f202 	lsl.w	r2, r0, r2
 8000de2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000de6:	bf00      	nop
 8000de8:	370c      	adds	r7, #12
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	e000e100 	.word	0xe000e100

08000df8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b083      	sub	sp, #12
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	4603      	mov	r3, r0
 8000e00:	6039      	str	r1, [r7, #0]
 8000e02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	db0a      	blt.n	8000e22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	b2da      	uxtb	r2, r3
 8000e10:	490c      	ldr	r1, [pc, #48]	; (8000e44 <__NVIC_SetPriority+0x4c>)
 8000e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e16:	0112      	lsls	r2, r2, #4
 8000e18:	b2d2      	uxtb	r2, r2
 8000e1a:	440b      	add	r3, r1
 8000e1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e20:	e00a      	b.n	8000e38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	b2da      	uxtb	r2, r3
 8000e26:	4908      	ldr	r1, [pc, #32]	; (8000e48 <__NVIC_SetPriority+0x50>)
 8000e28:	79fb      	ldrb	r3, [r7, #7]
 8000e2a:	f003 030f 	and.w	r3, r3, #15
 8000e2e:	3b04      	subs	r3, #4
 8000e30:	0112      	lsls	r2, r2, #4
 8000e32:	b2d2      	uxtb	r2, r2
 8000e34:	440b      	add	r3, r1
 8000e36:	761a      	strb	r2, [r3, #24]
}
 8000e38:	bf00      	nop
 8000e3a:	370c      	adds	r7, #12
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr
 8000e44:	e000e100 	.word	0xe000e100
 8000e48:	e000ed00 	.word	0xe000ed00

08000e4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b089      	sub	sp, #36	; 0x24
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	60f8      	str	r0, [r7, #12]
 8000e54:	60b9      	str	r1, [r7, #8]
 8000e56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	f003 0307 	and.w	r3, r3, #7
 8000e5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e60:	69fb      	ldr	r3, [r7, #28]
 8000e62:	f1c3 0307 	rsb	r3, r3, #7
 8000e66:	2b04      	cmp	r3, #4
 8000e68:	bf28      	it	cs
 8000e6a:	2304      	movcs	r3, #4
 8000e6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e6e:	69fb      	ldr	r3, [r7, #28]
 8000e70:	3304      	adds	r3, #4
 8000e72:	2b06      	cmp	r3, #6
 8000e74:	d902      	bls.n	8000e7c <NVIC_EncodePriority+0x30>
 8000e76:	69fb      	ldr	r3, [r7, #28]
 8000e78:	3b03      	subs	r3, #3
 8000e7a:	e000      	b.n	8000e7e <NVIC_EncodePriority+0x32>
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e80:	f04f 32ff 	mov.w	r2, #4294967295
 8000e84:	69bb      	ldr	r3, [r7, #24]
 8000e86:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8a:	43da      	mvns	r2, r3
 8000e8c:	68bb      	ldr	r3, [r7, #8]
 8000e8e:	401a      	ands	r2, r3
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e94:	f04f 31ff 	mov.w	r1, #4294967295
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e9e:	43d9      	mvns	r1, r3
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ea4:	4313      	orrs	r3, r2
         );
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3724      	adds	r7, #36	; 0x24
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr

08000eb2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eb2:	b580      	push	{r7, lr}
 8000eb4:	b082      	sub	sp, #8
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eba:	6878      	ldr	r0, [r7, #4]
 8000ebc:	f7ff ff4c 	bl	8000d58 <__NVIC_SetPriorityGrouping>
}
 8000ec0:	bf00      	nop
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}

08000ec8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b086      	sub	sp, #24
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	60b9      	str	r1, [r7, #8]
 8000ed2:	607a      	str	r2, [r7, #4]
 8000ed4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000eda:	f7ff ff61 	bl	8000da0 <__NVIC_GetPriorityGrouping>
 8000ede:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ee0:	687a      	ldr	r2, [r7, #4]
 8000ee2:	68b9      	ldr	r1, [r7, #8]
 8000ee4:	6978      	ldr	r0, [r7, #20]
 8000ee6:	f7ff ffb1 	bl	8000e4c <NVIC_EncodePriority>
 8000eea:	4602      	mov	r2, r0
 8000eec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ef0:	4611      	mov	r1, r2
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff ff80 	bl	8000df8 <__NVIC_SetPriority>
}
 8000ef8:	bf00      	nop
 8000efa:	3718      	adds	r7, #24
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff ff54 	bl	8000dbc <__NVIC_EnableIRQ>
}
 8000f14:	bf00      	nop
 8000f16:	3708      	adds	r7, #8
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b089      	sub	sp, #36	; 0x24
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f26:	2300      	movs	r3, #0
 8000f28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f32:	2300      	movs	r3, #0
 8000f34:	61fb      	str	r3, [r7, #28]
 8000f36:	e16b      	b.n	8001210 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f38:	2201      	movs	r2, #1
 8000f3a:	69fb      	ldr	r3, [r7, #28]
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	697a      	ldr	r2, [r7, #20]
 8000f48:	4013      	ands	r3, r2
 8000f4a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f4c:	693a      	ldr	r2, [r7, #16]
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	429a      	cmp	r2, r3
 8000f52:	f040 815a 	bne.w	800120a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	f003 0303 	and.w	r3, r3, #3
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	d005      	beq.n	8000f6e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f6a:	2b02      	cmp	r3, #2
 8000f6c:	d130      	bne.n	8000fd0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	689b      	ldr	r3, [r3, #8]
 8000f72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f74:	69fb      	ldr	r3, [r7, #28]
 8000f76:	005b      	lsls	r3, r3, #1
 8000f78:	2203      	movs	r2, #3
 8000f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7e:	43db      	mvns	r3, r3
 8000f80:	69ba      	ldr	r2, [r7, #24]
 8000f82:	4013      	ands	r3, r2
 8000f84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	68da      	ldr	r2, [r3, #12]
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	005b      	lsls	r3, r3, #1
 8000f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f92:	69ba      	ldr	r2, [r7, #24]
 8000f94:	4313      	orrs	r3, r2
 8000f96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	69ba      	ldr	r2, [r7, #24]
 8000f9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	69fb      	ldr	r3, [r7, #28]
 8000fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fac:	43db      	mvns	r3, r3
 8000fae:	69ba      	ldr	r2, [r7, #24]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	091b      	lsrs	r3, r3, #4
 8000fba:	f003 0201 	and.w	r2, r3, #1
 8000fbe:	69fb      	ldr	r3, [r7, #28]
 8000fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc4:	69ba      	ldr	r2, [r7, #24]
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	69ba      	ldr	r2, [r7, #24]
 8000fce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	f003 0303 	and.w	r3, r3, #3
 8000fd8:	2b03      	cmp	r3, #3
 8000fda:	d017      	beq.n	800100c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	68db      	ldr	r3, [r3, #12]
 8000fe0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fe2:	69fb      	ldr	r3, [r7, #28]
 8000fe4:	005b      	lsls	r3, r3, #1
 8000fe6:	2203      	movs	r2, #3
 8000fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fec:	43db      	mvns	r3, r3
 8000fee:	69ba      	ldr	r2, [r7, #24]
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	689a      	ldr	r2, [r3, #8]
 8000ff8:	69fb      	ldr	r3, [r7, #28]
 8000ffa:	005b      	lsls	r3, r3, #1
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	4313      	orrs	r3, r2
 8001004:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	69ba      	ldr	r2, [r7, #24]
 800100a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f003 0303 	and.w	r3, r3, #3
 8001014:	2b02      	cmp	r3, #2
 8001016:	d123      	bne.n	8001060 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001018:	69fb      	ldr	r3, [r7, #28]
 800101a:	08da      	lsrs	r2, r3, #3
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	3208      	adds	r2, #8
 8001020:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001024:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	f003 0307 	and.w	r3, r3, #7
 800102c:	009b      	lsls	r3, r3, #2
 800102e:	220f      	movs	r2, #15
 8001030:	fa02 f303 	lsl.w	r3, r2, r3
 8001034:	43db      	mvns	r3, r3
 8001036:	69ba      	ldr	r2, [r7, #24]
 8001038:	4013      	ands	r3, r2
 800103a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	691a      	ldr	r2, [r3, #16]
 8001040:	69fb      	ldr	r3, [r7, #28]
 8001042:	f003 0307 	and.w	r3, r3, #7
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	fa02 f303 	lsl.w	r3, r2, r3
 800104c:	69ba      	ldr	r2, [r7, #24]
 800104e:	4313      	orrs	r3, r2
 8001050:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	08da      	lsrs	r2, r3, #3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	3208      	adds	r2, #8
 800105a:	69b9      	ldr	r1, [r7, #24]
 800105c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	2203      	movs	r2, #3
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	43db      	mvns	r3, r3
 8001072:	69ba      	ldr	r2, [r7, #24]
 8001074:	4013      	ands	r3, r2
 8001076:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	f003 0203 	and.w	r2, r3, #3
 8001080:	69fb      	ldr	r3, [r7, #28]
 8001082:	005b      	lsls	r3, r3, #1
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	69ba      	ldr	r2, [r7, #24]
 800108a:	4313      	orrs	r3, r2
 800108c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800109c:	2b00      	cmp	r3, #0
 800109e:	f000 80b4 	beq.w	800120a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010a2:	2300      	movs	r3, #0
 80010a4:	60fb      	str	r3, [r7, #12]
 80010a6:	4b60      	ldr	r3, [pc, #384]	; (8001228 <HAL_GPIO_Init+0x30c>)
 80010a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010aa:	4a5f      	ldr	r2, [pc, #380]	; (8001228 <HAL_GPIO_Init+0x30c>)
 80010ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010b0:	6453      	str	r3, [r2, #68]	; 0x44
 80010b2:	4b5d      	ldr	r3, [pc, #372]	; (8001228 <HAL_GPIO_Init+0x30c>)
 80010b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010ba:	60fb      	str	r3, [r7, #12]
 80010bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010be:	4a5b      	ldr	r2, [pc, #364]	; (800122c <HAL_GPIO_Init+0x310>)
 80010c0:	69fb      	ldr	r3, [r7, #28]
 80010c2:	089b      	lsrs	r3, r3, #2
 80010c4:	3302      	adds	r3, #2
 80010c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	f003 0303 	and.w	r3, r3, #3
 80010d2:	009b      	lsls	r3, r3, #2
 80010d4:	220f      	movs	r2, #15
 80010d6:	fa02 f303 	lsl.w	r3, r2, r3
 80010da:	43db      	mvns	r3, r3
 80010dc:	69ba      	ldr	r2, [r7, #24]
 80010de:	4013      	ands	r3, r2
 80010e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4a52      	ldr	r2, [pc, #328]	; (8001230 <HAL_GPIO_Init+0x314>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d02b      	beq.n	8001142 <HAL_GPIO_Init+0x226>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4a51      	ldr	r2, [pc, #324]	; (8001234 <HAL_GPIO_Init+0x318>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d025      	beq.n	800113e <HAL_GPIO_Init+0x222>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a50      	ldr	r2, [pc, #320]	; (8001238 <HAL_GPIO_Init+0x31c>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d01f      	beq.n	800113a <HAL_GPIO_Init+0x21e>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4a4f      	ldr	r2, [pc, #316]	; (800123c <HAL_GPIO_Init+0x320>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d019      	beq.n	8001136 <HAL_GPIO_Init+0x21a>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a4e      	ldr	r2, [pc, #312]	; (8001240 <HAL_GPIO_Init+0x324>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d013      	beq.n	8001132 <HAL_GPIO_Init+0x216>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4a4d      	ldr	r2, [pc, #308]	; (8001244 <HAL_GPIO_Init+0x328>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d00d      	beq.n	800112e <HAL_GPIO_Init+0x212>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a4c      	ldr	r2, [pc, #304]	; (8001248 <HAL_GPIO_Init+0x32c>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d007      	beq.n	800112a <HAL_GPIO_Init+0x20e>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a4b      	ldr	r2, [pc, #300]	; (800124c <HAL_GPIO_Init+0x330>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d101      	bne.n	8001126 <HAL_GPIO_Init+0x20a>
 8001122:	2307      	movs	r3, #7
 8001124:	e00e      	b.n	8001144 <HAL_GPIO_Init+0x228>
 8001126:	2308      	movs	r3, #8
 8001128:	e00c      	b.n	8001144 <HAL_GPIO_Init+0x228>
 800112a:	2306      	movs	r3, #6
 800112c:	e00a      	b.n	8001144 <HAL_GPIO_Init+0x228>
 800112e:	2305      	movs	r3, #5
 8001130:	e008      	b.n	8001144 <HAL_GPIO_Init+0x228>
 8001132:	2304      	movs	r3, #4
 8001134:	e006      	b.n	8001144 <HAL_GPIO_Init+0x228>
 8001136:	2303      	movs	r3, #3
 8001138:	e004      	b.n	8001144 <HAL_GPIO_Init+0x228>
 800113a:	2302      	movs	r3, #2
 800113c:	e002      	b.n	8001144 <HAL_GPIO_Init+0x228>
 800113e:	2301      	movs	r3, #1
 8001140:	e000      	b.n	8001144 <HAL_GPIO_Init+0x228>
 8001142:	2300      	movs	r3, #0
 8001144:	69fa      	ldr	r2, [r7, #28]
 8001146:	f002 0203 	and.w	r2, r2, #3
 800114a:	0092      	lsls	r2, r2, #2
 800114c:	4093      	lsls	r3, r2
 800114e:	69ba      	ldr	r2, [r7, #24]
 8001150:	4313      	orrs	r3, r2
 8001152:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001154:	4935      	ldr	r1, [pc, #212]	; (800122c <HAL_GPIO_Init+0x310>)
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	089b      	lsrs	r3, r3, #2
 800115a:	3302      	adds	r3, #2
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001162:	4b3b      	ldr	r3, [pc, #236]	; (8001250 <HAL_GPIO_Init+0x334>)
 8001164:	689b      	ldr	r3, [r3, #8]
 8001166:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	43db      	mvns	r3, r3
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	4013      	ands	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800117a:	2b00      	cmp	r3, #0
 800117c:	d003      	beq.n	8001186 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	4313      	orrs	r3, r2
 8001184:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001186:	4a32      	ldr	r2, [pc, #200]	; (8001250 <HAL_GPIO_Init+0x334>)
 8001188:	69bb      	ldr	r3, [r7, #24]
 800118a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800118c:	4b30      	ldr	r3, [pc, #192]	; (8001250 <HAL_GPIO_Init+0x334>)
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	43db      	mvns	r3, r3
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	4013      	ands	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d003      	beq.n	80011b0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011b0:	4a27      	ldr	r2, [pc, #156]	; (8001250 <HAL_GPIO_Init+0x334>)
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011b6:	4b26      	ldr	r3, [pc, #152]	; (8001250 <HAL_GPIO_Init+0x334>)
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	43db      	mvns	r3, r3
 80011c0:	69ba      	ldr	r2, [r7, #24]
 80011c2:	4013      	ands	r3, r2
 80011c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d003      	beq.n	80011da <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	693b      	ldr	r3, [r7, #16]
 80011d6:	4313      	orrs	r3, r2
 80011d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011da:	4a1d      	ldr	r2, [pc, #116]	; (8001250 <HAL_GPIO_Init+0x334>)
 80011dc:	69bb      	ldr	r3, [r7, #24]
 80011de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011e0:	4b1b      	ldr	r3, [pc, #108]	; (8001250 <HAL_GPIO_Init+0x334>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	43db      	mvns	r3, r3
 80011ea:	69ba      	ldr	r2, [r7, #24]
 80011ec:	4013      	ands	r3, r2
 80011ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d003      	beq.n	8001204 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	4313      	orrs	r3, r2
 8001202:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001204:	4a12      	ldr	r2, [pc, #72]	; (8001250 <HAL_GPIO_Init+0x334>)
 8001206:	69bb      	ldr	r3, [r7, #24]
 8001208:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	3301      	adds	r3, #1
 800120e:	61fb      	str	r3, [r7, #28]
 8001210:	69fb      	ldr	r3, [r7, #28]
 8001212:	2b0f      	cmp	r3, #15
 8001214:	f67f ae90 	bls.w	8000f38 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001218:	bf00      	nop
 800121a:	bf00      	nop
 800121c:	3724      	adds	r7, #36	; 0x24
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	40023800 	.word	0x40023800
 800122c:	40013800 	.word	0x40013800
 8001230:	40020000 	.word	0x40020000
 8001234:	40020400 	.word	0x40020400
 8001238:	40020800 	.word	0x40020800
 800123c:	40020c00 	.word	0x40020c00
 8001240:	40021000 	.word	0x40021000
 8001244:	40021400 	.word	0x40021400
 8001248:	40021800 	.word	0x40021800
 800124c:	40021c00 	.word	0x40021c00
 8001250:	40013c00 	.word	0x40013c00

08001254 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	460b      	mov	r3, r1
 800125e:	807b      	strh	r3, [r7, #2]
 8001260:	4613      	mov	r3, r2
 8001262:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001264:	787b      	ldrb	r3, [r7, #1]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d003      	beq.n	8001272 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800126a:	887a      	ldrh	r2, [r7, #2]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001270:	e003      	b.n	800127a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001272:	887b      	ldrh	r3, [r7, #2]
 8001274:	041a      	lsls	r2, r3, #16
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	619a      	str	r2, [r3, #24]
}
 800127a:	bf00      	nop
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr

08001286 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001286:	b480      	push	{r7}
 8001288:	b085      	sub	sp, #20
 800128a:	af00      	add	r7, sp, #0
 800128c:	6078      	str	r0, [r7, #4]
 800128e:	460b      	mov	r3, r1
 8001290:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	695b      	ldr	r3, [r3, #20]
 8001296:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001298:	887a      	ldrh	r2, [r7, #2]
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	4013      	ands	r3, r2
 800129e:	041a      	lsls	r2, r3, #16
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	43d9      	mvns	r1, r3
 80012a4:	887b      	ldrh	r3, [r7, #2]
 80012a6:	400b      	ands	r3, r1
 80012a8:	431a      	orrs	r2, r3
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	619a      	str	r2, [r3, #24]
}
 80012ae:	bf00      	nop
 80012b0:	3714      	adds	r7, #20
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
	...

080012bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d101      	bne.n	80012ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	e267      	b.n	800179e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f003 0301 	and.w	r3, r3, #1
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d075      	beq.n	80013c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012da:	4b88      	ldr	r3, [pc, #544]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 80012dc:	689b      	ldr	r3, [r3, #8]
 80012de:	f003 030c 	and.w	r3, r3, #12
 80012e2:	2b04      	cmp	r3, #4
 80012e4:	d00c      	beq.n	8001300 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012e6:	4b85      	ldr	r3, [pc, #532]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 80012e8:	689b      	ldr	r3, [r3, #8]
 80012ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012ee:	2b08      	cmp	r3, #8
 80012f0:	d112      	bne.n	8001318 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012f2:	4b82      	ldr	r3, [pc, #520]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80012fe:	d10b      	bne.n	8001318 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001300:	4b7e      	ldr	r3, [pc, #504]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001308:	2b00      	cmp	r3, #0
 800130a:	d05b      	beq.n	80013c4 <HAL_RCC_OscConfig+0x108>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d157      	bne.n	80013c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001314:	2301      	movs	r3, #1
 8001316:	e242      	b.n	800179e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001320:	d106      	bne.n	8001330 <HAL_RCC_OscConfig+0x74>
 8001322:	4b76      	ldr	r3, [pc, #472]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a75      	ldr	r2, [pc, #468]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 8001328:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800132c:	6013      	str	r3, [r2, #0]
 800132e:	e01d      	b.n	800136c <HAL_RCC_OscConfig+0xb0>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001338:	d10c      	bne.n	8001354 <HAL_RCC_OscConfig+0x98>
 800133a:	4b70      	ldr	r3, [pc, #448]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a6f      	ldr	r2, [pc, #444]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 8001340:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001344:	6013      	str	r3, [r2, #0]
 8001346:	4b6d      	ldr	r3, [pc, #436]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a6c      	ldr	r2, [pc, #432]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 800134c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001350:	6013      	str	r3, [r2, #0]
 8001352:	e00b      	b.n	800136c <HAL_RCC_OscConfig+0xb0>
 8001354:	4b69      	ldr	r3, [pc, #420]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a68      	ldr	r2, [pc, #416]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 800135a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800135e:	6013      	str	r3, [r2, #0]
 8001360:	4b66      	ldr	r3, [pc, #408]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a65      	ldr	r2, [pc, #404]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 8001366:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800136a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d013      	beq.n	800139c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001374:	f7ff fcc0 	bl	8000cf8 <HAL_GetTick>
 8001378:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800137a:	e008      	b.n	800138e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800137c:	f7ff fcbc 	bl	8000cf8 <HAL_GetTick>
 8001380:	4602      	mov	r2, r0
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	1ad3      	subs	r3, r2, r3
 8001386:	2b64      	cmp	r3, #100	; 0x64
 8001388:	d901      	bls.n	800138e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800138a:	2303      	movs	r3, #3
 800138c:	e207      	b.n	800179e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800138e:	4b5b      	ldr	r3, [pc, #364]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001396:	2b00      	cmp	r3, #0
 8001398:	d0f0      	beq.n	800137c <HAL_RCC_OscConfig+0xc0>
 800139a:	e014      	b.n	80013c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800139c:	f7ff fcac 	bl	8000cf8 <HAL_GetTick>
 80013a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013a2:	e008      	b.n	80013b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013a4:	f7ff fca8 	bl	8000cf8 <HAL_GetTick>
 80013a8:	4602      	mov	r2, r0
 80013aa:	693b      	ldr	r3, [r7, #16]
 80013ac:	1ad3      	subs	r3, r2, r3
 80013ae:	2b64      	cmp	r3, #100	; 0x64
 80013b0:	d901      	bls.n	80013b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013b2:	2303      	movs	r3, #3
 80013b4:	e1f3      	b.n	800179e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013b6:	4b51      	ldr	r3, [pc, #324]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d1f0      	bne.n	80013a4 <HAL_RCC_OscConfig+0xe8>
 80013c2:	e000      	b.n	80013c6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f003 0302 	and.w	r3, r3, #2
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d063      	beq.n	800149a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013d2:	4b4a      	ldr	r3, [pc, #296]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 80013d4:	689b      	ldr	r3, [r3, #8]
 80013d6:	f003 030c 	and.w	r3, r3, #12
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d00b      	beq.n	80013f6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013de:	4b47      	ldr	r3, [pc, #284]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013e6:	2b08      	cmp	r3, #8
 80013e8:	d11c      	bne.n	8001424 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013ea:	4b44      	ldr	r3, [pc, #272]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d116      	bne.n	8001424 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013f6:	4b41      	ldr	r3, [pc, #260]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f003 0302 	and.w	r3, r3, #2
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d005      	beq.n	800140e <HAL_RCC_OscConfig+0x152>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	68db      	ldr	r3, [r3, #12]
 8001406:	2b01      	cmp	r3, #1
 8001408:	d001      	beq.n	800140e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
 800140c:	e1c7      	b.n	800179e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800140e:	4b3b      	ldr	r3, [pc, #236]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	691b      	ldr	r3, [r3, #16]
 800141a:	00db      	lsls	r3, r3, #3
 800141c:	4937      	ldr	r1, [pc, #220]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 800141e:	4313      	orrs	r3, r2
 8001420:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001422:	e03a      	b.n	800149a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d020      	beq.n	800146e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800142c:	4b34      	ldr	r3, [pc, #208]	; (8001500 <HAL_RCC_OscConfig+0x244>)
 800142e:	2201      	movs	r2, #1
 8001430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001432:	f7ff fc61 	bl	8000cf8 <HAL_GetTick>
 8001436:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001438:	e008      	b.n	800144c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800143a:	f7ff fc5d 	bl	8000cf8 <HAL_GetTick>
 800143e:	4602      	mov	r2, r0
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	1ad3      	subs	r3, r2, r3
 8001444:	2b02      	cmp	r3, #2
 8001446:	d901      	bls.n	800144c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001448:	2303      	movs	r3, #3
 800144a:	e1a8      	b.n	800179e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800144c:	4b2b      	ldr	r3, [pc, #172]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f003 0302 	and.w	r3, r3, #2
 8001454:	2b00      	cmp	r3, #0
 8001456:	d0f0      	beq.n	800143a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001458:	4b28      	ldr	r3, [pc, #160]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	691b      	ldr	r3, [r3, #16]
 8001464:	00db      	lsls	r3, r3, #3
 8001466:	4925      	ldr	r1, [pc, #148]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 8001468:	4313      	orrs	r3, r2
 800146a:	600b      	str	r3, [r1, #0]
 800146c:	e015      	b.n	800149a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800146e:	4b24      	ldr	r3, [pc, #144]	; (8001500 <HAL_RCC_OscConfig+0x244>)
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001474:	f7ff fc40 	bl	8000cf8 <HAL_GetTick>
 8001478:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800147a:	e008      	b.n	800148e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800147c:	f7ff fc3c 	bl	8000cf8 <HAL_GetTick>
 8001480:	4602      	mov	r2, r0
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	2b02      	cmp	r3, #2
 8001488:	d901      	bls.n	800148e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800148a:	2303      	movs	r3, #3
 800148c:	e187      	b.n	800179e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800148e:	4b1b      	ldr	r3, [pc, #108]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0302 	and.w	r3, r3, #2
 8001496:	2b00      	cmp	r3, #0
 8001498:	d1f0      	bne.n	800147c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f003 0308 	and.w	r3, r3, #8
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d036      	beq.n	8001514 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	695b      	ldr	r3, [r3, #20]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d016      	beq.n	80014dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014ae:	4b15      	ldr	r3, [pc, #84]	; (8001504 <HAL_RCC_OscConfig+0x248>)
 80014b0:	2201      	movs	r2, #1
 80014b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014b4:	f7ff fc20 	bl	8000cf8 <HAL_GetTick>
 80014b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014ba:	e008      	b.n	80014ce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014bc:	f7ff fc1c 	bl	8000cf8 <HAL_GetTick>
 80014c0:	4602      	mov	r2, r0
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	2b02      	cmp	r3, #2
 80014c8:	d901      	bls.n	80014ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014ca:	2303      	movs	r3, #3
 80014cc:	e167      	b.n	800179e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014ce:	4b0b      	ldr	r3, [pc, #44]	; (80014fc <HAL_RCC_OscConfig+0x240>)
 80014d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014d2:	f003 0302 	and.w	r3, r3, #2
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d0f0      	beq.n	80014bc <HAL_RCC_OscConfig+0x200>
 80014da:	e01b      	b.n	8001514 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014dc:	4b09      	ldr	r3, [pc, #36]	; (8001504 <HAL_RCC_OscConfig+0x248>)
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014e2:	f7ff fc09 	bl	8000cf8 <HAL_GetTick>
 80014e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014e8:	e00e      	b.n	8001508 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014ea:	f7ff fc05 	bl	8000cf8 <HAL_GetTick>
 80014ee:	4602      	mov	r2, r0
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	2b02      	cmp	r3, #2
 80014f6:	d907      	bls.n	8001508 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80014f8:	2303      	movs	r3, #3
 80014fa:	e150      	b.n	800179e <HAL_RCC_OscConfig+0x4e2>
 80014fc:	40023800 	.word	0x40023800
 8001500:	42470000 	.word	0x42470000
 8001504:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001508:	4b88      	ldr	r3, [pc, #544]	; (800172c <HAL_RCC_OscConfig+0x470>)
 800150a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800150c:	f003 0302 	and.w	r3, r3, #2
 8001510:	2b00      	cmp	r3, #0
 8001512:	d1ea      	bne.n	80014ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f003 0304 	and.w	r3, r3, #4
 800151c:	2b00      	cmp	r3, #0
 800151e:	f000 8097 	beq.w	8001650 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001522:	2300      	movs	r3, #0
 8001524:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001526:	4b81      	ldr	r3, [pc, #516]	; (800172c <HAL_RCC_OscConfig+0x470>)
 8001528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800152a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d10f      	bne.n	8001552 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	60bb      	str	r3, [r7, #8]
 8001536:	4b7d      	ldr	r3, [pc, #500]	; (800172c <HAL_RCC_OscConfig+0x470>)
 8001538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800153a:	4a7c      	ldr	r2, [pc, #496]	; (800172c <HAL_RCC_OscConfig+0x470>)
 800153c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001540:	6413      	str	r3, [r2, #64]	; 0x40
 8001542:	4b7a      	ldr	r3, [pc, #488]	; (800172c <HAL_RCC_OscConfig+0x470>)
 8001544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800154a:	60bb      	str	r3, [r7, #8]
 800154c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800154e:	2301      	movs	r3, #1
 8001550:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001552:	4b77      	ldr	r3, [pc, #476]	; (8001730 <HAL_RCC_OscConfig+0x474>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800155a:	2b00      	cmp	r3, #0
 800155c:	d118      	bne.n	8001590 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800155e:	4b74      	ldr	r3, [pc, #464]	; (8001730 <HAL_RCC_OscConfig+0x474>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a73      	ldr	r2, [pc, #460]	; (8001730 <HAL_RCC_OscConfig+0x474>)
 8001564:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001568:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800156a:	f7ff fbc5 	bl	8000cf8 <HAL_GetTick>
 800156e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001570:	e008      	b.n	8001584 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001572:	f7ff fbc1 	bl	8000cf8 <HAL_GetTick>
 8001576:	4602      	mov	r2, r0
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	2b02      	cmp	r3, #2
 800157e:	d901      	bls.n	8001584 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001580:	2303      	movs	r3, #3
 8001582:	e10c      	b.n	800179e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001584:	4b6a      	ldr	r3, [pc, #424]	; (8001730 <HAL_RCC_OscConfig+0x474>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800158c:	2b00      	cmp	r3, #0
 800158e:	d0f0      	beq.n	8001572 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	689b      	ldr	r3, [r3, #8]
 8001594:	2b01      	cmp	r3, #1
 8001596:	d106      	bne.n	80015a6 <HAL_RCC_OscConfig+0x2ea>
 8001598:	4b64      	ldr	r3, [pc, #400]	; (800172c <HAL_RCC_OscConfig+0x470>)
 800159a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800159c:	4a63      	ldr	r2, [pc, #396]	; (800172c <HAL_RCC_OscConfig+0x470>)
 800159e:	f043 0301 	orr.w	r3, r3, #1
 80015a2:	6713      	str	r3, [r2, #112]	; 0x70
 80015a4:	e01c      	b.n	80015e0 <HAL_RCC_OscConfig+0x324>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	2b05      	cmp	r3, #5
 80015ac:	d10c      	bne.n	80015c8 <HAL_RCC_OscConfig+0x30c>
 80015ae:	4b5f      	ldr	r3, [pc, #380]	; (800172c <HAL_RCC_OscConfig+0x470>)
 80015b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015b2:	4a5e      	ldr	r2, [pc, #376]	; (800172c <HAL_RCC_OscConfig+0x470>)
 80015b4:	f043 0304 	orr.w	r3, r3, #4
 80015b8:	6713      	str	r3, [r2, #112]	; 0x70
 80015ba:	4b5c      	ldr	r3, [pc, #368]	; (800172c <HAL_RCC_OscConfig+0x470>)
 80015bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015be:	4a5b      	ldr	r2, [pc, #364]	; (800172c <HAL_RCC_OscConfig+0x470>)
 80015c0:	f043 0301 	orr.w	r3, r3, #1
 80015c4:	6713      	str	r3, [r2, #112]	; 0x70
 80015c6:	e00b      	b.n	80015e0 <HAL_RCC_OscConfig+0x324>
 80015c8:	4b58      	ldr	r3, [pc, #352]	; (800172c <HAL_RCC_OscConfig+0x470>)
 80015ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015cc:	4a57      	ldr	r2, [pc, #348]	; (800172c <HAL_RCC_OscConfig+0x470>)
 80015ce:	f023 0301 	bic.w	r3, r3, #1
 80015d2:	6713      	str	r3, [r2, #112]	; 0x70
 80015d4:	4b55      	ldr	r3, [pc, #340]	; (800172c <HAL_RCC_OscConfig+0x470>)
 80015d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015d8:	4a54      	ldr	r2, [pc, #336]	; (800172c <HAL_RCC_OscConfig+0x470>)
 80015da:	f023 0304 	bic.w	r3, r3, #4
 80015de:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	689b      	ldr	r3, [r3, #8]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d015      	beq.n	8001614 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015e8:	f7ff fb86 	bl	8000cf8 <HAL_GetTick>
 80015ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015ee:	e00a      	b.n	8001606 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015f0:	f7ff fb82 	bl	8000cf8 <HAL_GetTick>
 80015f4:	4602      	mov	r2, r0
 80015f6:	693b      	ldr	r3, [r7, #16]
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80015fe:	4293      	cmp	r3, r2
 8001600:	d901      	bls.n	8001606 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001602:	2303      	movs	r3, #3
 8001604:	e0cb      	b.n	800179e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001606:	4b49      	ldr	r3, [pc, #292]	; (800172c <HAL_RCC_OscConfig+0x470>)
 8001608:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800160a:	f003 0302 	and.w	r3, r3, #2
 800160e:	2b00      	cmp	r3, #0
 8001610:	d0ee      	beq.n	80015f0 <HAL_RCC_OscConfig+0x334>
 8001612:	e014      	b.n	800163e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001614:	f7ff fb70 	bl	8000cf8 <HAL_GetTick>
 8001618:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800161a:	e00a      	b.n	8001632 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800161c:	f7ff fb6c 	bl	8000cf8 <HAL_GetTick>
 8001620:	4602      	mov	r2, r0
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	1ad3      	subs	r3, r2, r3
 8001626:	f241 3288 	movw	r2, #5000	; 0x1388
 800162a:	4293      	cmp	r3, r2
 800162c:	d901      	bls.n	8001632 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e0b5      	b.n	800179e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001632:	4b3e      	ldr	r3, [pc, #248]	; (800172c <HAL_RCC_OscConfig+0x470>)
 8001634:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001636:	f003 0302 	and.w	r3, r3, #2
 800163a:	2b00      	cmp	r3, #0
 800163c:	d1ee      	bne.n	800161c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800163e:	7dfb      	ldrb	r3, [r7, #23]
 8001640:	2b01      	cmp	r3, #1
 8001642:	d105      	bne.n	8001650 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001644:	4b39      	ldr	r3, [pc, #228]	; (800172c <HAL_RCC_OscConfig+0x470>)
 8001646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001648:	4a38      	ldr	r2, [pc, #224]	; (800172c <HAL_RCC_OscConfig+0x470>)
 800164a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800164e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	699b      	ldr	r3, [r3, #24]
 8001654:	2b00      	cmp	r3, #0
 8001656:	f000 80a1 	beq.w	800179c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800165a:	4b34      	ldr	r3, [pc, #208]	; (800172c <HAL_RCC_OscConfig+0x470>)
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	f003 030c 	and.w	r3, r3, #12
 8001662:	2b08      	cmp	r3, #8
 8001664:	d05c      	beq.n	8001720 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	699b      	ldr	r3, [r3, #24]
 800166a:	2b02      	cmp	r3, #2
 800166c:	d141      	bne.n	80016f2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800166e:	4b31      	ldr	r3, [pc, #196]	; (8001734 <HAL_RCC_OscConfig+0x478>)
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001674:	f7ff fb40 	bl	8000cf8 <HAL_GetTick>
 8001678:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800167a:	e008      	b.n	800168e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800167c:	f7ff fb3c 	bl	8000cf8 <HAL_GetTick>
 8001680:	4602      	mov	r2, r0
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	2b02      	cmp	r3, #2
 8001688:	d901      	bls.n	800168e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800168a:	2303      	movs	r3, #3
 800168c:	e087      	b.n	800179e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800168e:	4b27      	ldr	r3, [pc, #156]	; (800172c <HAL_RCC_OscConfig+0x470>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d1f0      	bne.n	800167c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	69da      	ldr	r2, [r3, #28]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6a1b      	ldr	r3, [r3, #32]
 80016a2:	431a      	orrs	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a8:	019b      	lsls	r3, r3, #6
 80016aa:	431a      	orrs	r2, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016b0:	085b      	lsrs	r3, r3, #1
 80016b2:	3b01      	subs	r3, #1
 80016b4:	041b      	lsls	r3, r3, #16
 80016b6:	431a      	orrs	r2, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016bc:	061b      	lsls	r3, r3, #24
 80016be:	491b      	ldr	r1, [pc, #108]	; (800172c <HAL_RCC_OscConfig+0x470>)
 80016c0:	4313      	orrs	r3, r2
 80016c2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016c4:	4b1b      	ldr	r3, [pc, #108]	; (8001734 <HAL_RCC_OscConfig+0x478>)
 80016c6:	2201      	movs	r2, #1
 80016c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ca:	f7ff fb15 	bl	8000cf8 <HAL_GetTick>
 80016ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016d0:	e008      	b.n	80016e4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016d2:	f7ff fb11 	bl	8000cf8 <HAL_GetTick>
 80016d6:	4602      	mov	r2, r0
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	1ad3      	subs	r3, r2, r3
 80016dc:	2b02      	cmp	r3, #2
 80016de:	d901      	bls.n	80016e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80016e0:	2303      	movs	r3, #3
 80016e2:	e05c      	b.n	800179e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016e4:	4b11      	ldr	r3, [pc, #68]	; (800172c <HAL_RCC_OscConfig+0x470>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d0f0      	beq.n	80016d2 <HAL_RCC_OscConfig+0x416>
 80016f0:	e054      	b.n	800179c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016f2:	4b10      	ldr	r3, [pc, #64]	; (8001734 <HAL_RCC_OscConfig+0x478>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f8:	f7ff fafe 	bl	8000cf8 <HAL_GetTick>
 80016fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016fe:	e008      	b.n	8001712 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001700:	f7ff fafa 	bl	8000cf8 <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	2b02      	cmp	r3, #2
 800170c:	d901      	bls.n	8001712 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800170e:	2303      	movs	r3, #3
 8001710:	e045      	b.n	800179e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001712:	4b06      	ldr	r3, [pc, #24]	; (800172c <HAL_RCC_OscConfig+0x470>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d1f0      	bne.n	8001700 <HAL_RCC_OscConfig+0x444>
 800171e:	e03d      	b.n	800179c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	699b      	ldr	r3, [r3, #24]
 8001724:	2b01      	cmp	r3, #1
 8001726:	d107      	bne.n	8001738 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001728:	2301      	movs	r3, #1
 800172a:	e038      	b.n	800179e <HAL_RCC_OscConfig+0x4e2>
 800172c:	40023800 	.word	0x40023800
 8001730:	40007000 	.word	0x40007000
 8001734:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001738:	4b1b      	ldr	r3, [pc, #108]	; (80017a8 <HAL_RCC_OscConfig+0x4ec>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	699b      	ldr	r3, [r3, #24]
 8001742:	2b01      	cmp	r3, #1
 8001744:	d028      	beq.n	8001798 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001750:	429a      	cmp	r2, r3
 8001752:	d121      	bne.n	8001798 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800175e:	429a      	cmp	r2, r3
 8001760:	d11a      	bne.n	8001798 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001762:	68fa      	ldr	r2, [r7, #12]
 8001764:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001768:	4013      	ands	r3, r2
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800176e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001770:	4293      	cmp	r3, r2
 8001772:	d111      	bne.n	8001798 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800177e:	085b      	lsrs	r3, r3, #1
 8001780:	3b01      	subs	r3, #1
 8001782:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001784:	429a      	cmp	r2, r3
 8001786:	d107      	bne.n	8001798 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001792:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001794:	429a      	cmp	r2, r3
 8001796:	d001      	beq.n	800179c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	e000      	b.n	800179e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3718      	adds	r7, #24
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	40023800 	.word	0x40023800

080017ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d101      	bne.n	80017c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e0cc      	b.n	800195a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017c0:	4b68      	ldr	r3, [pc, #416]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f003 0307 	and.w	r3, r3, #7
 80017c8:	683a      	ldr	r2, [r7, #0]
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d90c      	bls.n	80017e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ce:	4b65      	ldr	r3, [pc, #404]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 80017d0:	683a      	ldr	r2, [r7, #0]
 80017d2:	b2d2      	uxtb	r2, r2
 80017d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017d6:	4b63      	ldr	r3, [pc, #396]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 0307 	and.w	r3, r3, #7
 80017de:	683a      	ldr	r2, [r7, #0]
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d001      	beq.n	80017e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017e4:	2301      	movs	r3, #1
 80017e6:	e0b8      	b.n	800195a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 0302 	and.w	r3, r3, #2
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d020      	beq.n	8001836 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 0304 	and.w	r3, r3, #4
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d005      	beq.n	800180c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001800:	4b59      	ldr	r3, [pc, #356]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	4a58      	ldr	r2, [pc, #352]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 8001806:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800180a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0308 	and.w	r3, r3, #8
 8001814:	2b00      	cmp	r3, #0
 8001816:	d005      	beq.n	8001824 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001818:	4b53      	ldr	r3, [pc, #332]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	4a52      	ldr	r2, [pc, #328]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 800181e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001822:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001824:	4b50      	ldr	r3, [pc, #320]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	494d      	ldr	r1, [pc, #308]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 8001832:	4313      	orrs	r3, r2
 8001834:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	2b00      	cmp	r3, #0
 8001840:	d044      	beq.n	80018cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	2b01      	cmp	r3, #1
 8001848:	d107      	bne.n	800185a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800184a:	4b47      	ldr	r3, [pc, #284]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d119      	bne.n	800188a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e07f      	b.n	800195a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	2b02      	cmp	r3, #2
 8001860:	d003      	beq.n	800186a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001866:	2b03      	cmp	r3, #3
 8001868:	d107      	bne.n	800187a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800186a:	4b3f      	ldr	r3, [pc, #252]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d109      	bne.n	800188a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e06f      	b.n	800195a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800187a:	4b3b      	ldr	r3, [pc, #236]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	2b00      	cmp	r3, #0
 8001884:	d101      	bne.n	800188a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	e067      	b.n	800195a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800188a:	4b37      	ldr	r3, [pc, #220]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	f023 0203 	bic.w	r2, r3, #3
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	4934      	ldr	r1, [pc, #208]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 8001898:	4313      	orrs	r3, r2
 800189a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800189c:	f7ff fa2c 	bl	8000cf8 <HAL_GetTick>
 80018a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018a2:	e00a      	b.n	80018ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018a4:	f7ff fa28 	bl	8000cf8 <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d901      	bls.n	80018ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018b6:	2303      	movs	r3, #3
 80018b8:	e04f      	b.n	800195a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ba:	4b2b      	ldr	r3, [pc, #172]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	f003 020c 	and.w	r2, r3, #12
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d1eb      	bne.n	80018a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018cc:	4b25      	ldr	r3, [pc, #148]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f003 0307 	and.w	r3, r3, #7
 80018d4:	683a      	ldr	r2, [r7, #0]
 80018d6:	429a      	cmp	r2, r3
 80018d8:	d20c      	bcs.n	80018f4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018da:	4b22      	ldr	r3, [pc, #136]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 80018dc:	683a      	ldr	r2, [r7, #0]
 80018de:	b2d2      	uxtb	r2, r2
 80018e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018e2:	4b20      	ldr	r3, [pc, #128]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 0307 	and.w	r3, r3, #7
 80018ea:	683a      	ldr	r2, [r7, #0]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d001      	beq.n	80018f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e032      	b.n	800195a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f003 0304 	and.w	r3, r3, #4
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d008      	beq.n	8001912 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001900:	4b19      	ldr	r3, [pc, #100]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	4916      	ldr	r1, [pc, #88]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 800190e:	4313      	orrs	r3, r2
 8001910:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0308 	and.w	r3, r3, #8
 800191a:	2b00      	cmp	r3, #0
 800191c:	d009      	beq.n	8001932 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800191e:	4b12      	ldr	r3, [pc, #72]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	691b      	ldr	r3, [r3, #16]
 800192a:	00db      	lsls	r3, r3, #3
 800192c:	490e      	ldr	r1, [pc, #56]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 800192e:	4313      	orrs	r3, r2
 8001930:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001932:	f000 f821 	bl	8001978 <HAL_RCC_GetSysClockFreq>
 8001936:	4602      	mov	r2, r0
 8001938:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	091b      	lsrs	r3, r3, #4
 800193e:	f003 030f 	and.w	r3, r3, #15
 8001942:	490a      	ldr	r1, [pc, #40]	; (800196c <HAL_RCC_ClockConfig+0x1c0>)
 8001944:	5ccb      	ldrb	r3, [r1, r3]
 8001946:	fa22 f303 	lsr.w	r3, r2, r3
 800194a:	4a09      	ldr	r2, [pc, #36]	; (8001970 <HAL_RCC_ClockConfig+0x1c4>)
 800194c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800194e:	4b09      	ldr	r3, [pc, #36]	; (8001974 <HAL_RCC_ClockConfig+0x1c8>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4618      	mov	r0, r3
 8001954:	f7ff f8c2 	bl	8000adc <HAL_InitTick>

  return HAL_OK;
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	3710      	adds	r7, #16
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40023c00 	.word	0x40023c00
 8001968:	40023800 	.word	0x40023800
 800196c:	08007564 	.word	0x08007564
 8001970:	20000000 	.word	0x20000000
 8001974:	20000004 	.word	0x20000004

08001978 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001978:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800197c:	b094      	sub	sp, #80	; 0x50
 800197e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001980:	2300      	movs	r3, #0
 8001982:	647b      	str	r3, [r7, #68]	; 0x44
 8001984:	2300      	movs	r3, #0
 8001986:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001988:	2300      	movs	r3, #0
 800198a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800198c:	2300      	movs	r3, #0
 800198e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001990:	4b79      	ldr	r3, [pc, #484]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x200>)
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	f003 030c 	and.w	r3, r3, #12
 8001998:	2b08      	cmp	r3, #8
 800199a:	d00d      	beq.n	80019b8 <HAL_RCC_GetSysClockFreq+0x40>
 800199c:	2b08      	cmp	r3, #8
 800199e:	f200 80e1 	bhi.w	8001b64 <HAL_RCC_GetSysClockFreq+0x1ec>
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d002      	beq.n	80019ac <HAL_RCC_GetSysClockFreq+0x34>
 80019a6:	2b04      	cmp	r3, #4
 80019a8:	d003      	beq.n	80019b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80019aa:	e0db      	b.n	8001b64 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019ac:	4b73      	ldr	r3, [pc, #460]	; (8001b7c <HAL_RCC_GetSysClockFreq+0x204>)
 80019ae:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80019b0:	e0db      	b.n	8001b6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019b2:	4b73      	ldr	r3, [pc, #460]	; (8001b80 <HAL_RCC_GetSysClockFreq+0x208>)
 80019b4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80019b6:	e0d8      	b.n	8001b6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019b8:	4b6f      	ldr	r3, [pc, #444]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x200>)
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019c0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019c2:	4b6d      	ldr	r3, [pc, #436]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x200>)
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d063      	beq.n	8001a96 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019ce:	4b6a      	ldr	r3, [pc, #424]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x200>)
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	099b      	lsrs	r3, r3, #6
 80019d4:	2200      	movs	r2, #0
 80019d6:	63bb      	str	r3, [r7, #56]	; 0x38
 80019d8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80019da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019e0:	633b      	str	r3, [r7, #48]	; 0x30
 80019e2:	2300      	movs	r3, #0
 80019e4:	637b      	str	r3, [r7, #52]	; 0x34
 80019e6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80019ea:	4622      	mov	r2, r4
 80019ec:	462b      	mov	r3, r5
 80019ee:	f04f 0000 	mov.w	r0, #0
 80019f2:	f04f 0100 	mov.w	r1, #0
 80019f6:	0159      	lsls	r1, r3, #5
 80019f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019fc:	0150      	lsls	r0, r2, #5
 80019fe:	4602      	mov	r2, r0
 8001a00:	460b      	mov	r3, r1
 8001a02:	4621      	mov	r1, r4
 8001a04:	1a51      	subs	r1, r2, r1
 8001a06:	6139      	str	r1, [r7, #16]
 8001a08:	4629      	mov	r1, r5
 8001a0a:	eb63 0301 	sbc.w	r3, r3, r1
 8001a0e:	617b      	str	r3, [r7, #20]
 8001a10:	f04f 0200 	mov.w	r2, #0
 8001a14:	f04f 0300 	mov.w	r3, #0
 8001a18:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a1c:	4659      	mov	r1, fp
 8001a1e:	018b      	lsls	r3, r1, #6
 8001a20:	4651      	mov	r1, sl
 8001a22:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a26:	4651      	mov	r1, sl
 8001a28:	018a      	lsls	r2, r1, #6
 8001a2a:	4651      	mov	r1, sl
 8001a2c:	ebb2 0801 	subs.w	r8, r2, r1
 8001a30:	4659      	mov	r1, fp
 8001a32:	eb63 0901 	sbc.w	r9, r3, r1
 8001a36:	f04f 0200 	mov.w	r2, #0
 8001a3a:	f04f 0300 	mov.w	r3, #0
 8001a3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a4a:	4690      	mov	r8, r2
 8001a4c:	4699      	mov	r9, r3
 8001a4e:	4623      	mov	r3, r4
 8001a50:	eb18 0303 	adds.w	r3, r8, r3
 8001a54:	60bb      	str	r3, [r7, #8]
 8001a56:	462b      	mov	r3, r5
 8001a58:	eb49 0303 	adc.w	r3, r9, r3
 8001a5c:	60fb      	str	r3, [r7, #12]
 8001a5e:	f04f 0200 	mov.w	r2, #0
 8001a62:	f04f 0300 	mov.w	r3, #0
 8001a66:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a6a:	4629      	mov	r1, r5
 8001a6c:	024b      	lsls	r3, r1, #9
 8001a6e:	4621      	mov	r1, r4
 8001a70:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a74:	4621      	mov	r1, r4
 8001a76:	024a      	lsls	r2, r1, #9
 8001a78:	4610      	mov	r0, r2
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a7e:	2200      	movs	r2, #0
 8001a80:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a82:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001a84:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001a88:	f7fe fbec 	bl	8000264 <__aeabi_uldivmod>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	4613      	mov	r3, r2
 8001a92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001a94:	e058      	b.n	8001b48 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a96:	4b38      	ldr	r3, [pc, #224]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	099b      	lsrs	r3, r3, #6
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	4611      	mov	r1, r2
 8001aa2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001aa6:	623b      	str	r3, [r7, #32]
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	627b      	str	r3, [r7, #36]	; 0x24
 8001aac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001ab0:	4642      	mov	r2, r8
 8001ab2:	464b      	mov	r3, r9
 8001ab4:	f04f 0000 	mov.w	r0, #0
 8001ab8:	f04f 0100 	mov.w	r1, #0
 8001abc:	0159      	lsls	r1, r3, #5
 8001abe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ac2:	0150      	lsls	r0, r2, #5
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	4641      	mov	r1, r8
 8001aca:	ebb2 0a01 	subs.w	sl, r2, r1
 8001ace:	4649      	mov	r1, r9
 8001ad0:	eb63 0b01 	sbc.w	fp, r3, r1
 8001ad4:	f04f 0200 	mov.w	r2, #0
 8001ad8:	f04f 0300 	mov.w	r3, #0
 8001adc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001ae0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001ae4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001ae8:	ebb2 040a 	subs.w	r4, r2, sl
 8001aec:	eb63 050b 	sbc.w	r5, r3, fp
 8001af0:	f04f 0200 	mov.w	r2, #0
 8001af4:	f04f 0300 	mov.w	r3, #0
 8001af8:	00eb      	lsls	r3, r5, #3
 8001afa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001afe:	00e2      	lsls	r2, r4, #3
 8001b00:	4614      	mov	r4, r2
 8001b02:	461d      	mov	r5, r3
 8001b04:	4643      	mov	r3, r8
 8001b06:	18e3      	adds	r3, r4, r3
 8001b08:	603b      	str	r3, [r7, #0]
 8001b0a:	464b      	mov	r3, r9
 8001b0c:	eb45 0303 	adc.w	r3, r5, r3
 8001b10:	607b      	str	r3, [r7, #4]
 8001b12:	f04f 0200 	mov.w	r2, #0
 8001b16:	f04f 0300 	mov.w	r3, #0
 8001b1a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b1e:	4629      	mov	r1, r5
 8001b20:	028b      	lsls	r3, r1, #10
 8001b22:	4621      	mov	r1, r4
 8001b24:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b28:	4621      	mov	r1, r4
 8001b2a:	028a      	lsls	r2, r1, #10
 8001b2c:	4610      	mov	r0, r2
 8001b2e:	4619      	mov	r1, r3
 8001b30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b32:	2200      	movs	r2, #0
 8001b34:	61bb      	str	r3, [r7, #24]
 8001b36:	61fa      	str	r2, [r7, #28]
 8001b38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b3c:	f7fe fb92 	bl	8000264 <__aeabi_uldivmod>
 8001b40:	4602      	mov	r2, r0
 8001b42:	460b      	mov	r3, r1
 8001b44:	4613      	mov	r3, r2
 8001b46:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b48:	4b0b      	ldr	r3, [pc, #44]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	0c1b      	lsrs	r3, r3, #16
 8001b4e:	f003 0303 	and.w	r3, r3, #3
 8001b52:	3301      	adds	r3, #1
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001b58:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001b5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b60:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b62:	e002      	b.n	8001b6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b64:	4b05      	ldr	r3, [pc, #20]	; (8001b7c <HAL_RCC_GetSysClockFreq+0x204>)
 8001b66:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3750      	adds	r7, #80	; 0x50
 8001b70:	46bd      	mov	sp, r7
 8001b72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b76:	bf00      	nop
 8001b78:	40023800 	.word	0x40023800
 8001b7c:	00f42400 	.word	0x00f42400
 8001b80:	007a1200 	.word	0x007a1200

08001b84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b88:	4b03      	ldr	r3, [pc, #12]	; (8001b98 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	20000000 	.word	0x20000000

08001b9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ba0:	f7ff fff0 	bl	8001b84 <HAL_RCC_GetHCLKFreq>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	4b05      	ldr	r3, [pc, #20]	; (8001bbc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	0a9b      	lsrs	r3, r3, #10
 8001bac:	f003 0307 	and.w	r3, r3, #7
 8001bb0:	4903      	ldr	r1, [pc, #12]	; (8001bc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bb2:	5ccb      	ldrb	r3, [r1, r3]
 8001bb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	08007574 	.word	0x08007574

08001bc4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	220f      	movs	r2, #15
 8001bd2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001bd4:	4b12      	ldr	r3, [pc, #72]	; (8001c20 <HAL_RCC_GetClockConfig+0x5c>)
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	f003 0203 	and.w	r2, r3, #3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001be0:	4b0f      	ldr	r3, [pc, #60]	; (8001c20 <HAL_RCC_GetClockConfig+0x5c>)
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001bec:	4b0c      	ldr	r3, [pc, #48]	; (8001c20 <HAL_RCC_GetClockConfig+0x5c>)
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001bf8:	4b09      	ldr	r3, [pc, #36]	; (8001c20 <HAL_RCC_GetClockConfig+0x5c>)
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	08db      	lsrs	r3, r3, #3
 8001bfe:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001c06:	4b07      	ldr	r3, [pc, #28]	; (8001c24 <HAL_RCC_GetClockConfig+0x60>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 0207 	and.w	r2, r3, #7
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	601a      	str	r2, [r3, #0]
}
 8001c12:	bf00      	nop
 8001c14:	370c      	adds	r7, #12
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	40023800 	.word	0x40023800
 8001c24:	40023c00 	.word	0x40023c00

08001c28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e041      	b.n	8001cbe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d106      	bne.n	8001c54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f000 f839 	bl	8001cc6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2202      	movs	r2, #2
 8001c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	3304      	adds	r3, #4
 8001c64:	4619      	mov	r1, r3
 8001c66:	4610      	mov	r0, r2
 8001c68:	f000 f9c0 	bl	8001fec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2201      	movs	r2, #1
 8001c70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2201      	movs	r2, #1
 8001c78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2201      	movs	r2, #1
 8001c80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2201      	movs	r2, #1
 8001c88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2201      	movs	r2, #1
 8001c90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2201      	movs	r2, #1
 8001c98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2201      	movs	r2, #1
 8001cb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	b083      	sub	sp, #12
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001cce:	bf00      	nop
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
	...

08001cdc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b085      	sub	sp, #20
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d001      	beq.n	8001cf4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e04e      	b.n	8001d92 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2202      	movs	r2, #2
 8001cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	68da      	ldr	r2, [r3, #12]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f042 0201 	orr.w	r2, r2, #1
 8001d0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a23      	ldr	r2, [pc, #140]	; (8001da0 <HAL_TIM_Base_Start_IT+0xc4>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d022      	beq.n	8001d5c <HAL_TIM_Base_Start_IT+0x80>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d1e:	d01d      	beq.n	8001d5c <HAL_TIM_Base_Start_IT+0x80>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a1f      	ldr	r2, [pc, #124]	; (8001da4 <HAL_TIM_Base_Start_IT+0xc8>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d018      	beq.n	8001d5c <HAL_TIM_Base_Start_IT+0x80>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a1e      	ldr	r2, [pc, #120]	; (8001da8 <HAL_TIM_Base_Start_IT+0xcc>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d013      	beq.n	8001d5c <HAL_TIM_Base_Start_IT+0x80>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a1c      	ldr	r2, [pc, #112]	; (8001dac <HAL_TIM_Base_Start_IT+0xd0>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d00e      	beq.n	8001d5c <HAL_TIM_Base_Start_IT+0x80>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a1b      	ldr	r2, [pc, #108]	; (8001db0 <HAL_TIM_Base_Start_IT+0xd4>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d009      	beq.n	8001d5c <HAL_TIM_Base_Start_IT+0x80>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a19      	ldr	r2, [pc, #100]	; (8001db4 <HAL_TIM_Base_Start_IT+0xd8>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d004      	beq.n	8001d5c <HAL_TIM_Base_Start_IT+0x80>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a18      	ldr	r2, [pc, #96]	; (8001db8 <HAL_TIM_Base_Start_IT+0xdc>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d111      	bne.n	8001d80 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	f003 0307 	and.w	r3, r3, #7
 8001d66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	2b06      	cmp	r3, #6
 8001d6c:	d010      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f042 0201 	orr.w	r2, r2, #1
 8001d7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d7e:	e007      	b.n	8001d90 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f042 0201 	orr.w	r2, r2, #1
 8001d8e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3714      	adds	r7, #20
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	40010000 	.word	0x40010000
 8001da4:	40000400 	.word	0x40000400
 8001da8:	40000800 	.word	0x40000800
 8001dac:	40000c00 	.word	0x40000c00
 8001db0:	40010400 	.word	0x40010400
 8001db4:	40014000 	.word	0x40014000
 8001db8:	40001800 	.word	0x40001800

08001dbc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b084      	sub	sp, #16
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	68db      	ldr	r3, [r3, #12]
 8001dca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	691b      	ldr	r3, [r3, #16]
 8001dd2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	f003 0302 	and.w	r3, r3, #2
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d020      	beq.n	8001e20 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	f003 0302 	and.w	r3, r3, #2
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d01b      	beq.n	8001e20 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f06f 0202 	mvn.w	r2, #2
 8001df0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2201      	movs	r2, #1
 8001df6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	699b      	ldr	r3, [r3, #24]
 8001dfe:	f003 0303 	and.w	r3, r3, #3
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d003      	beq.n	8001e0e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f000 f8d2 	bl	8001fb0 <HAL_TIM_IC_CaptureCallback>
 8001e0c:	e005      	b.n	8001e1a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f000 f8c4 	bl	8001f9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f000 f8d5 	bl	8001fc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	f003 0304 	and.w	r3, r3, #4
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d020      	beq.n	8001e6c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	f003 0304 	and.w	r3, r3, #4
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d01b      	beq.n	8001e6c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f06f 0204 	mvn.w	r2, #4
 8001e3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2202      	movs	r2, #2
 8001e42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	699b      	ldr	r3, [r3, #24]
 8001e4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d003      	beq.n	8001e5a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f000 f8ac 	bl	8001fb0 <HAL_TIM_IC_CaptureCallback>
 8001e58:	e005      	b.n	8001e66 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f000 f89e 	bl	8001f9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f000 f8af 	bl	8001fc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	f003 0308 	and.w	r3, r3, #8
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d020      	beq.n	8001eb8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	f003 0308 	and.w	r3, r3, #8
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d01b      	beq.n	8001eb8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f06f 0208 	mvn.w	r2, #8
 8001e88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2204      	movs	r2, #4
 8001e8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	69db      	ldr	r3, [r3, #28]
 8001e96:	f003 0303 	and.w	r3, r3, #3
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d003      	beq.n	8001ea6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f000 f886 	bl	8001fb0 <HAL_TIM_IC_CaptureCallback>
 8001ea4:	e005      	b.n	8001eb2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f000 f878 	bl	8001f9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f000 f889 	bl	8001fc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	f003 0310 	and.w	r3, r3, #16
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d020      	beq.n	8001f04 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	f003 0310 	and.w	r3, r3, #16
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d01b      	beq.n	8001f04 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f06f 0210 	mvn.w	r2, #16
 8001ed4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2208      	movs	r2, #8
 8001eda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	69db      	ldr	r3, [r3, #28]
 8001ee2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d003      	beq.n	8001ef2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f000 f860 	bl	8001fb0 <HAL_TIM_IC_CaptureCallback>
 8001ef0:	e005      	b.n	8001efe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f000 f852 	bl	8001f9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f000 f863 	bl	8001fc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2200      	movs	r2, #0
 8001f02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	f003 0301 	and.w	r3, r3, #1
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d00c      	beq.n	8001f28 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	f003 0301 	and.w	r3, r3, #1
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d007      	beq.n	8001f28 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f06f 0201 	mvn.w	r2, #1
 8001f20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f7fe fd9a 	bl	8000a5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d00c      	beq.n	8001f4c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d007      	beq.n	8001f4c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001f44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f46:	6878      	ldr	r0, [r7, #4]
 8001f48:	f000 f906 	bl	8002158 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d00c      	beq.n	8001f70 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d007      	beq.n	8001f70 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f000 f834 	bl	8001fd8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	f003 0320 	and.w	r3, r3, #32
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d00c      	beq.n	8001f94 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	f003 0320 	and.w	r3, r3, #32
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d007      	beq.n	8001f94 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f06f 0220 	mvn.w	r2, #32
 8001f8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f000 f8d8 	bl	8002144 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f94:	bf00      	nop
 8001f96:	3710      	adds	r7, #16
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}

08001f9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001fa4:	bf00      	nop
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr

08001fb0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001fb8:	bf00      	nop
 8001fba:	370c      	adds	r7, #12
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001fcc:	bf00      	nop
 8001fce:	370c      	adds	r7, #12
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr

08001fd8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001fe0:	bf00      	nop
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b085      	sub	sp, #20
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	4a46      	ldr	r2, [pc, #280]	; (8002118 <TIM_Base_SetConfig+0x12c>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d013      	beq.n	800202c <TIM_Base_SetConfig+0x40>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800200a:	d00f      	beq.n	800202c <TIM_Base_SetConfig+0x40>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	4a43      	ldr	r2, [pc, #268]	; (800211c <TIM_Base_SetConfig+0x130>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d00b      	beq.n	800202c <TIM_Base_SetConfig+0x40>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	4a42      	ldr	r2, [pc, #264]	; (8002120 <TIM_Base_SetConfig+0x134>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d007      	beq.n	800202c <TIM_Base_SetConfig+0x40>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	4a41      	ldr	r2, [pc, #260]	; (8002124 <TIM_Base_SetConfig+0x138>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d003      	beq.n	800202c <TIM_Base_SetConfig+0x40>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	4a40      	ldr	r2, [pc, #256]	; (8002128 <TIM_Base_SetConfig+0x13c>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d108      	bne.n	800203e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002032:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	68fa      	ldr	r2, [r7, #12]
 800203a:	4313      	orrs	r3, r2
 800203c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4a35      	ldr	r2, [pc, #212]	; (8002118 <TIM_Base_SetConfig+0x12c>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d02b      	beq.n	800209e <TIM_Base_SetConfig+0xb2>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800204c:	d027      	beq.n	800209e <TIM_Base_SetConfig+0xb2>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4a32      	ldr	r2, [pc, #200]	; (800211c <TIM_Base_SetConfig+0x130>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d023      	beq.n	800209e <TIM_Base_SetConfig+0xb2>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	4a31      	ldr	r2, [pc, #196]	; (8002120 <TIM_Base_SetConfig+0x134>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d01f      	beq.n	800209e <TIM_Base_SetConfig+0xb2>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4a30      	ldr	r2, [pc, #192]	; (8002124 <TIM_Base_SetConfig+0x138>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d01b      	beq.n	800209e <TIM_Base_SetConfig+0xb2>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	4a2f      	ldr	r2, [pc, #188]	; (8002128 <TIM_Base_SetConfig+0x13c>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d017      	beq.n	800209e <TIM_Base_SetConfig+0xb2>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4a2e      	ldr	r2, [pc, #184]	; (800212c <TIM_Base_SetConfig+0x140>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d013      	beq.n	800209e <TIM_Base_SetConfig+0xb2>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4a2d      	ldr	r2, [pc, #180]	; (8002130 <TIM_Base_SetConfig+0x144>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d00f      	beq.n	800209e <TIM_Base_SetConfig+0xb2>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4a2c      	ldr	r2, [pc, #176]	; (8002134 <TIM_Base_SetConfig+0x148>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d00b      	beq.n	800209e <TIM_Base_SetConfig+0xb2>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a2b      	ldr	r2, [pc, #172]	; (8002138 <TIM_Base_SetConfig+0x14c>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d007      	beq.n	800209e <TIM_Base_SetConfig+0xb2>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4a2a      	ldr	r2, [pc, #168]	; (800213c <TIM_Base_SetConfig+0x150>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d003      	beq.n	800209e <TIM_Base_SetConfig+0xb2>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a29      	ldr	r2, [pc, #164]	; (8002140 <TIM_Base_SetConfig+0x154>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d108      	bne.n	80020b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	68fa      	ldr	r2, [r7, #12]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	695b      	ldr	r3, [r3, #20]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	68fa      	ldr	r2, [r7, #12]
 80020c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	689a      	ldr	r2, [r3, #8]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4a10      	ldr	r2, [pc, #64]	; (8002118 <TIM_Base_SetConfig+0x12c>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d003      	beq.n	80020e4 <TIM_Base_SetConfig+0xf8>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4a12      	ldr	r2, [pc, #72]	; (8002128 <TIM_Base_SetConfig+0x13c>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d103      	bne.n	80020ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	691a      	ldr	r2, [r3, #16]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2201      	movs	r2, #1
 80020f0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	691b      	ldr	r3, [r3, #16]
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d105      	bne.n	800210a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	691b      	ldr	r3, [r3, #16]
 8002102:	f023 0201 	bic.w	r2, r3, #1
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	611a      	str	r2, [r3, #16]
  }
}
 800210a:	bf00      	nop
 800210c:	3714      	adds	r7, #20
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	40010000 	.word	0x40010000
 800211c:	40000400 	.word	0x40000400
 8002120:	40000800 	.word	0x40000800
 8002124:	40000c00 	.word	0x40000c00
 8002128:	40010400 	.word	0x40010400
 800212c:	40014000 	.word	0x40014000
 8002130:	40014400 	.word	0x40014400
 8002134:	40014800 	.word	0x40014800
 8002138:	40001800 	.word	0x40001800
 800213c:	40001c00 	.word	0x40001c00
 8002140:	40002000 	.word	0x40002000

08002144 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800214c:	bf00      	nop
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002160:	bf00      	nop
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	f103 0208 	add.w	r2, r3, #8
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	f04f 32ff 	mov.w	r2, #4294967295
 8002184:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	f103 0208 	add.w	r2, r3, #8
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	f103 0208 	add.w	r2, r3, #8
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80021a0:	bf00      	nop
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2200      	movs	r2, #0
 80021b8:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80021ba:	bf00      	nop
 80021bc:	370c      	adds	r7, #12
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr

080021c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80021c6:	b480      	push	{r7}
 80021c8:	b085      	sub	sp, #20
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	6078      	str	r0, [r7, #4]
 80021ce:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	68fa      	ldr	r2, [r7, #12]
 80021da:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	689a      	ldr	r2, [r3, #8]
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	683a      	ldr	r2, [r7, #0]
 80021ea:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	683a      	ldr	r2, [r7, #0]
 80021f0:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	687a      	ldr	r2, [r7, #4]
 80021f6:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	1c5a      	adds	r2, r3, #1
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	601a      	str	r2, [r3, #0]
}
 8002202:	bf00      	nop
 8002204:	3714      	adds	r7, #20
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr

0800220e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800220e:	b480      	push	{r7}
 8002210:	b085      	sub	sp, #20
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
 8002216:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002224:	d103      	bne.n	800222e <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	691b      	ldr	r3, [r3, #16]
 800222a:	60fb      	str	r3, [r7, #12]
 800222c:	e00c      	b.n	8002248 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	3308      	adds	r3, #8
 8002232:	60fb      	str	r3, [r7, #12]
 8002234:	e002      	b.n	800223c <vListInsert+0x2e>
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	60fb      	str	r3, [r7, #12]
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	68ba      	ldr	r2, [r7, #8]
 8002244:	429a      	cmp	r2, r3
 8002246:	d2f6      	bcs.n	8002236 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	685a      	ldr	r2, [r3, #4]
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	683a      	ldr	r2, [r7, #0]
 8002256:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	68fa      	ldr	r2, [r7, #12]
 800225c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	683a      	ldr	r2, [r7, #0]
 8002262:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	1c5a      	adds	r2, r3, #1
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	601a      	str	r2, [r3, #0]
}
 8002274:	bf00      	nop
 8002276:	3714      	adds	r7, #20
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002280:	b480      	push	{r7}
 8002282:	b085      	sub	sp, #20
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	691b      	ldr	r3, [r3, #16]
 800228c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	6892      	ldr	r2, [r2, #8]
 8002296:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	687a      	ldr	r2, [r7, #4]
 800229e:	6852      	ldr	r2, [r2, #4]
 80022a0:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	687a      	ldr	r2, [r7, #4]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d103      	bne.n	80022b4 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689a      	ldr	r2, [r3, #8]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2200      	movs	r2, #0
 80022b8:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	1e5a      	subs	r2, r3, #1
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3714      	adds	r7, #20
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr

080022d4 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d10a      	bne.n	80022fe <xQueueGenericReset+0x2a>
        __asm volatile
 80022e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022ec:	f383 8811 	msr	BASEPRI, r3
 80022f0:	f3bf 8f6f 	isb	sy
 80022f4:	f3bf 8f4f 	dsb	sy
 80022f8:	60bb      	str	r3, [r7, #8]
    }
 80022fa:	bf00      	nop
 80022fc:	e7fe      	b.n	80022fc <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 80022fe:	f002 f8c9 	bl	8004494 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800230a:	68f9      	ldr	r1, [r7, #12]
 800230c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800230e:	fb01 f303 	mul.w	r3, r1, r3
 8002312:	441a      	add	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2200      	movs	r2, #0
 800231c:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800232e:	3b01      	subs	r3, #1
 8002330:	68f9      	ldr	r1, [r7, #12]
 8002332:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002334:	fb01 f303 	mul.w	r3, r1, r3
 8002338:	441a      	add	r2, r3
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	22ff      	movs	r2, #255	; 0xff
 8002342:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	22ff      	movs	r2, #255	; 0xff
 800234a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d114      	bne.n	800237e <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	691b      	ldr	r3, [r3, #16]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d01a      	beq.n	8002392 <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	3310      	adds	r3, #16
 8002360:	4618      	mov	r0, r3
 8002362:	f001 f91f 	bl	80035a4 <xTaskRemoveFromEventList>
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	d012      	beq.n	8002392 <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 800236c:	4b0c      	ldr	r3, [pc, #48]	; (80023a0 <xQueueGenericReset+0xcc>)
 800236e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	f3bf 8f4f 	dsb	sy
 8002378:	f3bf 8f6f 	isb	sy
 800237c:	e009      	b.n	8002392 <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	3310      	adds	r3, #16
 8002382:	4618      	mov	r0, r3
 8002384:	f7ff fef2 	bl	800216c <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	3324      	adds	r3, #36	; 0x24
 800238c:	4618      	mov	r0, r3
 800238e:	f7ff feed 	bl	800216c <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8002392:	f002 f8af 	bl	80044f4 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8002396:	2301      	movs	r3, #1
}
 8002398:	4618      	mov	r0, r3
 800239a:	3710      	adds	r7, #16
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	e000ed04 	.word	0xe000ed04

080023a4 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b08c      	sub	sp, #48	; 0x30
 80023a8:	af02      	add	r7, sp, #8
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	60b9      	str	r1, [r7, #8]
 80023ae:	4613      	mov	r3, r2
 80023b0:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d10a      	bne.n	80023ce <xQueueGenericCreate+0x2a>
        __asm volatile
 80023b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023bc:	f383 8811 	msr	BASEPRI, r3
 80023c0:	f3bf 8f6f 	isb	sy
 80023c4:	f3bf 8f4f 	dsb	sy
 80023c8:	61bb      	str	r3, [r7, #24]
    }
 80023ca:	bf00      	nop
 80023cc:	e7fe      	b.n	80023cc <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	68ba      	ldr	r2, [r7, #8]
 80023d2:	fb02 f303 	mul.w	r3, r2, r3
 80023d6:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d006      	beq.n	80023ec <xQueueGenericCreate+0x48>
 80023de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023e6:	68fa      	ldr	r2, [r7, #12]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d101      	bne.n	80023f0 <xQueueGenericCreate+0x4c>
 80023ec:	2301      	movs	r3, #1
 80023ee:	e000      	b.n	80023f2 <xQueueGenericCreate+0x4e>
 80023f0:	2300      	movs	r3, #0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d10a      	bne.n	800240c <xQueueGenericCreate+0x68>
        __asm volatile
 80023f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023fa:	f383 8811 	msr	BASEPRI, r3
 80023fe:	f3bf 8f6f 	isb	sy
 8002402:	f3bf 8f4f 	dsb	sy
 8002406:	617b      	str	r3, [r7, #20]
    }
 8002408:	bf00      	nop
 800240a:	e7fe      	b.n	800240a <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 800240c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240e:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8002412:	d90a      	bls.n	800242a <xQueueGenericCreate+0x86>
        __asm volatile
 8002414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002418:	f383 8811 	msr	BASEPRI, r3
 800241c:	f3bf 8f6f 	isb	sy
 8002420:	f3bf 8f4f 	dsb	sy
 8002424:	613b      	str	r3, [r7, #16]
    }
 8002426:	bf00      	nop
 8002428:	e7fe      	b.n	8002428 <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800242a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800242c:	3350      	adds	r3, #80	; 0x50
 800242e:	4618      	mov	r0, r3
 8002430:	f002 f95c 	bl	80046ec <pvPortMalloc>
 8002434:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8002436:	6a3b      	ldr	r3, [r7, #32]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d00d      	beq.n	8002458 <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800243c:	6a3b      	ldr	r3, [r7, #32]
 800243e:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	3350      	adds	r3, #80	; 0x50
 8002444:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002446:	79fa      	ldrb	r2, [r7, #7]
 8002448:	6a3b      	ldr	r3, [r7, #32]
 800244a:	9300      	str	r3, [sp, #0]
 800244c:	4613      	mov	r3, r2
 800244e:	69fa      	ldr	r2, [r7, #28]
 8002450:	68b9      	ldr	r1, [r7, #8]
 8002452:	68f8      	ldr	r0, [r7, #12]
 8002454:	f000 f805 	bl	8002462 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8002458:	6a3b      	ldr	r3, [r7, #32]
    }
 800245a:	4618      	mov	r0, r3
 800245c:	3728      	adds	r7, #40	; 0x28
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002462:	b580      	push	{r7, lr}
 8002464:	b084      	sub	sp, #16
 8002466:	af00      	add	r7, sp, #0
 8002468:	60f8      	str	r0, [r7, #12]
 800246a:	60b9      	str	r1, [r7, #8]
 800246c:	607a      	str	r2, [r7, #4]
 800246e:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d103      	bne.n	800247e <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	601a      	str	r2, [r3, #0]
 800247c:	e002      	b.n	8002484 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800247e:	69bb      	ldr	r3, [r7, #24]
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002484:	69bb      	ldr	r3, [r7, #24]
 8002486:	68fa      	ldr	r2, [r7, #12]
 8002488:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800248a:	69bb      	ldr	r3, [r7, #24]
 800248c:	68ba      	ldr	r2, [r7, #8]
 800248e:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002490:	2101      	movs	r1, #1
 8002492:	69b8      	ldr	r0, [r7, #24]
 8002494:	f7ff ff1e 	bl	80022d4 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	78fa      	ldrb	r2, [r7, #3]
 800249c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 80024a0:	78fb      	ldrb	r3, [r7, #3]
 80024a2:	68ba      	ldr	r2, [r7, #8]
 80024a4:	68f9      	ldr	r1, [r7, #12]
 80024a6:	2073      	movs	r0, #115	; 0x73
 80024a8:	f004 f846 	bl	8006538 <SEGGER_SYSVIEW_RecordU32x3>
}
 80024ac:	bf00      	nop
 80024ae:	3710      	adds	r7, #16
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b090      	sub	sp, #64	; 0x40
 80024b8:	af02      	add	r7, sp, #8
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
 80024c0:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80024c2:	2300      	movs	r3, #0
 80024c4:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 80024ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d10a      	bne.n	80024e6 <xQueueGenericSend+0x32>
        __asm volatile
 80024d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024d4:	f383 8811 	msr	BASEPRI, r3
 80024d8:	f3bf 8f6f 	isb	sy
 80024dc:	f3bf 8f4f 	dsb	sy
 80024e0:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80024e2:	bf00      	nop
 80024e4:	e7fe      	b.n	80024e4 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d103      	bne.n	80024f4 <xQueueGenericSend+0x40>
 80024ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d101      	bne.n	80024f8 <xQueueGenericSend+0x44>
 80024f4:	2301      	movs	r3, #1
 80024f6:	e000      	b.n	80024fa <xQueueGenericSend+0x46>
 80024f8:	2300      	movs	r3, #0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d10a      	bne.n	8002514 <xQueueGenericSend+0x60>
        __asm volatile
 80024fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002502:	f383 8811 	msr	BASEPRI, r3
 8002506:	f3bf 8f6f 	isb	sy
 800250a:	f3bf 8f4f 	dsb	sy
 800250e:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8002510:	bf00      	nop
 8002512:	e7fe      	b.n	8002512 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	2b02      	cmp	r3, #2
 8002518:	d103      	bne.n	8002522 <xQueueGenericSend+0x6e>
 800251a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800251c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800251e:	2b01      	cmp	r3, #1
 8002520:	d101      	bne.n	8002526 <xQueueGenericSend+0x72>
 8002522:	2301      	movs	r3, #1
 8002524:	e000      	b.n	8002528 <xQueueGenericSend+0x74>
 8002526:	2300      	movs	r3, #0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d10a      	bne.n	8002542 <xQueueGenericSend+0x8e>
        __asm volatile
 800252c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002530:	f383 8811 	msr	BASEPRI, r3
 8002534:	f3bf 8f6f 	isb	sy
 8002538:	f3bf 8f4f 	dsb	sy
 800253c:	623b      	str	r3, [r7, #32]
    }
 800253e:	bf00      	nop
 8002540:	e7fe      	b.n	8002540 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002542:	f001 f9cf 	bl	80038e4 <xTaskGetSchedulerState>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d102      	bne.n	8002552 <xQueueGenericSend+0x9e>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d101      	bne.n	8002556 <xQueueGenericSend+0xa2>
 8002552:	2301      	movs	r3, #1
 8002554:	e000      	b.n	8002558 <xQueueGenericSend+0xa4>
 8002556:	2300      	movs	r3, #0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d10a      	bne.n	8002572 <xQueueGenericSend+0xbe>
        __asm volatile
 800255c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002560:	f383 8811 	msr	BASEPRI, r3
 8002564:	f3bf 8f6f 	isb	sy
 8002568:	f3bf 8f4f 	dsb	sy
 800256c:	61fb      	str	r3, [r7, #28]
    }
 800256e:	bf00      	nop
 8002570:	e7fe      	b.n	8002570 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002572:	f001 ff8f 	bl	8004494 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002578:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800257a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800257c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800257e:	429a      	cmp	r2, r3
 8002580:	d302      	bcc.n	8002588 <xQueueGenericSend+0xd4>
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	2b02      	cmp	r3, #2
 8002586:	d136      	bne.n	80025f6 <xQueueGenericSend+0x142>
            {
                traceQUEUE_SEND( pxQueue );
 8002588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800258a:	4618      	mov	r0, r3
 800258c:	f004 fd62 	bl	8007054 <SEGGER_SYSVIEW_ShrinkId>
 8002590:	68ba      	ldr	r2, [r7, #8]
 8002592:	6879      	ldr	r1, [r7, #4]
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	9300      	str	r3, [sp, #0]
 8002598:	460b      	mov	r3, r1
 800259a:	4601      	mov	r1, r0
 800259c:	205a      	movs	r0, #90	; 0x5a
 800259e:	f004 f841 	bl	8006624 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80025a2:	683a      	ldr	r2, [r7, #0]
 80025a4:	68b9      	ldr	r1, [r7, #8]
 80025a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80025a8:	f000 fa78 	bl	8002a9c <prvCopyDataToQueue>
 80025ac:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80025ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d010      	beq.n	80025d8 <xQueueGenericSend+0x124>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80025b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025b8:	3324      	adds	r3, #36	; 0x24
 80025ba:	4618      	mov	r0, r3
 80025bc:	f000 fff2 	bl	80035a4 <xTaskRemoveFromEventList>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d013      	beq.n	80025ee <xQueueGenericSend+0x13a>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 80025c6:	4b4d      	ldr	r3, [pc, #308]	; (80026fc <xQueueGenericSend+0x248>)
 80025c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025cc:	601a      	str	r2, [r3, #0]
 80025ce:	f3bf 8f4f 	dsb	sy
 80025d2:	f3bf 8f6f 	isb	sy
 80025d6:	e00a      	b.n	80025ee <xQueueGenericSend+0x13a>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 80025d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d007      	beq.n	80025ee <xQueueGenericSend+0x13a>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 80025de:	4b47      	ldr	r3, [pc, #284]	; (80026fc <xQueueGenericSend+0x248>)
 80025e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025e4:	601a      	str	r2, [r3, #0]
 80025e6:	f3bf 8f4f 	dsb	sy
 80025ea:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80025ee:	f001 ff81 	bl	80044f4 <vPortExitCritical>
                return pdPASS;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e07d      	b.n	80026f2 <xQueueGenericSend+0x23e>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d110      	bne.n	800261e <xQueueGenericSend+0x16a>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80025fc:	f001 ff7a 	bl	80044f4 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 8002600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002602:	4618      	mov	r0, r3
 8002604:	f004 fd26 	bl	8007054 <SEGGER_SYSVIEW_ShrinkId>
 8002608:	68ba      	ldr	r2, [r7, #8]
 800260a:	6879      	ldr	r1, [r7, #4]
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	9300      	str	r3, [sp, #0]
 8002610:	460b      	mov	r3, r1
 8002612:	4601      	mov	r1, r0
 8002614:	205a      	movs	r0, #90	; 0x5a
 8002616:	f004 f805 	bl	8006624 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 800261a:	2300      	movs	r3, #0
 800261c:	e069      	b.n	80026f2 <xQueueGenericSend+0x23e>
                }
                else if( xEntryTimeSet == pdFALSE )
 800261e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002620:	2b00      	cmp	r3, #0
 8002622:	d106      	bne.n	8002632 <xQueueGenericSend+0x17e>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002624:	f107 0314 	add.w	r3, r7, #20
 8002628:	4618      	mov	r0, r3
 800262a:	f001 f821 	bl	8003670 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800262e:	2301      	movs	r3, #1
 8002630:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002632:	f001 ff5f 	bl	80044f4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002636:	f000 fd6d 	bl	8003114 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800263a:	f001 ff2b 	bl	8004494 <vPortEnterCritical>
 800263e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002640:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002644:	b25b      	sxtb	r3, r3
 8002646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800264a:	d103      	bne.n	8002654 <xQueueGenericSend+0x1a0>
 800264c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800264e:	2200      	movs	r2, #0
 8002650:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002656:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800265a:	b25b      	sxtb	r3, r3
 800265c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002660:	d103      	bne.n	800266a <xQueueGenericSend+0x1b6>
 8002662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002664:	2200      	movs	r2, #0
 8002666:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800266a:	f001 ff43 	bl	80044f4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800266e:	1d3a      	adds	r2, r7, #4
 8002670:	f107 0314 	add.w	r3, r7, #20
 8002674:	4611      	mov	r1, r2
 8002676:	4618      	mov	r0, r3
 8002678:	f001 f810 	bl	800369c <xTaskCheckForTimeOut>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d124      	bne.n	80026cc <xQueueGenericSend+0x218>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002682:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002684:	f000 fb02 	bl	8002c8c <prvIsQueueFull>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d018      	beq.n	80026c0 <xQueueGenericSend+0x20c>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800268e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002690:	3310      	adds	r3, #16
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	4611      	mov	r1, r2
 8002696:	4618      	mov	r0, r3
 8002698:	f000 ff32 	bl	8003500 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 800269c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800269e:	f000 fa8d 	bl	8002bbc <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80026a2:	f000 fd45 	bl	8003130 <xTaskResumeAll>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	f47f af62 	bne.w	8002572 <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 80026ae:	4b13      	ldr	r3, [pc, #76]	; (80026fc <xQueueGenericSend+0x248>)
 80026b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026b4:	601a      	str	r2, [r3, #0]
 80026b6:	f3bf 8f4f 	dsb	sy
 80026ba:	f3bf 8f6f 	isb	sy
 80026be:	e758      	b.n	8002572 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80026c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80026c2:	f000 fa7b 	bl	8002bbc <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80026c6:	f000 fd33 	bl	8003130 <xTaskResumeAll>
 80026ca:	e752      	b.n	8002572 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80026cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80026ce:	f000 fa75 	bl	8002bbc <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80026d2:	f000 fd2d 	bl	8003130 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 80026d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026d8:	4618      	mov	r0, r3
 80026da:	f004 fcbb 	bl	8007054 <SEGGER_SYSVIEW_ShrinkId>
 80026de:	68ba      	ldr	r2, [r7, #8]
 80026e0:	6879      	ldr	r1, [r7, #4]
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	9300      	str	r3, [sp, #0]
 80026e6:	460b      	mov	r3, r1
 80026e8:	4601      	mov	r1, r0
 80026ea:	205a      	movs	r0, #90	; 0x5a
 80026ec:	f003 ff9a 	bl	8006624 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 80026f0:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3738      	adds	r7, #56	; 0x38
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	e000ed04 	.word	0xe000ed04

08002700 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b090      	sub	sp, #64	; 0x40
 8002704:	af00      	add	r7, sp, #0
 8002706:	60f8      	str	r0, [r7, #12]
 8002708:	60b9      	str	r1, [r7, #8]
 800270a:	607a      	str	r2, [r7, #4]
 800270c:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8002712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002714:	2b00      	cmp	r3, #0
 8002716:	d10a      	bne.n	800272e <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8002718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800271c:	f383 8811 	msr	BASEPRI, r3
 8002720:	f3bf 8f6f 	isb	sy
 8002724:	f3bf 8f4f 	dsb	sy
 8002728:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800272a:	bf00      	nop
 800272c:	e7fe      	b.n	800272c <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d103      	bne.n	800273c <xQueueGenericSendFromISR+0x3c>
 8002734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002738:	2b00      	cmp	r3, #0
 800273a:	d101      	bne.n	8002740 <xQueueGenericSendFromISR+0x40>
 800273c:	2301      	movs	r3, #1
 800273e:	e000      	b.n	8002742 <xQueueGenericSendFromISR+0x42>
 8002740:	2300      	movs	r3, #0
 8002742:	2b00      	cmp	r3, #0
 8002744:	d10a      	bne.n	800275c <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 8002746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800274a:	f383 8811 	msr	BASEPRI, r3
 800274e:	f3bf 8f6f 	isb	sy
 8002752:	f3bf 8f4f 	dsb	sy
 8002756:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8002758:	bf00      	nop
 800275a:	e7fe      	b.n	800275a <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	2b02      	cmp	r3, #2
 8002760:	d103      	bne.n	800276a <xQueueGenericSendFromISR+0x6a>
 8002762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002764:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002766:	2b01      	cmp	r3, #1
 8002768:	d101      	bne.n	800276e <xQueueGenericSendFromISR+0x6e>
 800276a:	2301      	movs	r3, #1
 800276c:	e000      	b.n	8002770 <xQueueGenericSendFromISR+0x70>
 800276e:	2300      	movs	r3, #0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d10a      	bne.n	800278a <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 8002774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002778:	f383 8811 	msr	BASEPRI, r3
 800277c:	f3bf 8f6f 	isb	sy
 8002780:	f3bf 8f4f 	dsb	sy
 8002784:	623b      	str	r3, [r7, #32]
    }
 8002786:	bf00      	nop
 8002788:	e7fe      	b.n	8002788 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800278a:	f001 ff6f 	bl	800466c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 800278e:	f3ef 8211 	mrs	r2, BASEPRI
 8002792:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002796:	f383 8811 	msr	BASEPRI, r3
 800279a:	f3bf 8f6f 	isb	sy
 800279e:	f3bf 8f4f 	dsb	sy
 80027a2:	61fa      	str	r2, [r7, #28]
 80027a4:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 80027a6:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80027a8:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80027aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d302      	bcc.n	80027bc <xQueueGenericSendFromISR+0xbc>
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d148      	bne.n	800284e <xQueueGenericSendFromISR+0x14e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80027bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80027c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80027c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027ca:	62fb      	str	r3, [r7, #44]	; 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 80027cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027ce:	4618      	mov	r0, r3
 80027d0:	f004 fc40 	bl	8007054 <SEGGER_SYSVIEW_ShrinkId>
 80027d4:	4601      	mov	r1, r0
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	461a      	mov	r2, r3
 80027da:	2060      	movs	r0, #96	; 0x60
 80027dc:	f003 fe52 	bl	8006484 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80027e0:	683a      	ldr	r2, [r7, #0]
 80027e2:	68b9      	ldr	r1, [r7, #8]
 80027e4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80027e6:	f000 f959 	bl	8002a9c <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 80027ea:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80027ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f2:	d112      	bne.n	800281a <xQueueGenericSendFromISR+0x11a>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80027f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d025      	beq.n	8002848 <xQueueGenericSendFromISR+0x148>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80027fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027fe:	3324      	adds	r3, #36	; 0x24
 8002800:	4618      	mov	r0, r3
 8002802:	f000 fecf 	bl	80035a4 <xTaskRemoveFromEventList>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d01d      	beq.n	8002848 <xQueueGenericSendFromISR+0x148>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d01a      	beq.n	8002848 <xQueueGenericSendFromISR+0x148>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2201      	movs	r2, #1
 8002816:	601a      	str	r2, [r3, #0]
 8002818:	e016      	b.n	8002848 <xQueueGenericSendFromISR+0x148>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 800281a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800281e:	2b7f      	cmp	r3, #127	; 0x7f
 8002820:	d10a      	bne.n	8002838 <xQueueGenericSendFromISR+0x138>
        __asm volatile
 8002822:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002826:	f383 8811 	msr	BASEPRI, r3
 800282a:	f3bf 8f6f 	isb	sy
 800282e:	f3bf 8f4f 	dsb	sy
 8002832:	617b      	str	r3, [r7, #20]
    }
 8002834:	bf00      	nop
 8002836:	e7fe      	b.n	8002836 <xQueueGenericSendFromISR+0x136>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002838:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800283c:	3301      	adds	r3, #1
 800283e:	b2db      	uxtb	r3, r3
 8002840:	b25a      	sxtb	r2, r3
 8002842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002844:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8002848:	2301      	movs	r3, #1
 800284a:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 800284c:	e00b      	b.n	8002866 <xQueueGenericSendFromISR+0x166>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 800284e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002850:	4618      	mov	r0, r3
 8002852:	f004 fbff 	bl	8007054 <SEGGER_SYSVIEW_ShrinkId>
 8002856:	4601      	mov	r1, r0
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	461a      	mov	r2, r3
 800285c:	2060      	movs	r0, #96	; 0x60
 800285e:	f003 fe11 	bl	8006484 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 8002862:	2300      	movs	r3, #0
 8002864:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002866:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002868:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002870:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002872:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002874:	4618      	mov	r0, r3
 8002876:	3740      	adds	r7, #64	; 0x40
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}

0800287c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800287c:	b590      	push	{r4, r7, lr}
 800287e:	b08f      	sub	sp, #60	; 0x3c
 8002880:	af02      	add	r7, sp, #8
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002888:	2300      	movs	r3, #0
 800288a:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002892:	2b00      	cmp	r3, #0
 8002894:	d10a      	bne.n	80028ac <xQueueReceive+0x30>
        __asm volatile
 8002896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800289a:	f383 8811 	msr	BASEPRI, r3
 800289e:	f3bf 8f6f 	isb	sy
 80028a2:	f3bf 8f4f 	dsb	sy
 80028a6:	623b      	str	r3, [r7, #32]
    }
 80028a8:	bf00      	nop
 80028aa:	e7fe      	b.n	80028aa <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d103      	bne.n	80028ba <xQueueReceive+0x3e>
 80028b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d101      	bne.n	80028be <xQueueReceive+0x42>
 80028ba:	2301      	movs	r3, #1
 80028bc:	e000      	b.n	80028c0 <xQueueReceive+0x44>
 80028be:	2300      	movs	r3, #0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d10a      	bne.n	80028da <xQueueReceive+0x5e>
        __asm volatile
 80028c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028c8:	f383 8811 	msr	BASEPRI, r3
 80028cc:	f3bf 8f6f 	isb	sy
 80028d0:	f3bf 8f4f 	dsb	sy
 80028d4:	61fb      	str	r3, [r7, #28]
    }
 80028d6:	bf00      	nop
 80028d8:	e7fe      	b.n	80028d8 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80028da:	f001 f803 	bl	80038e4 <xTaskGetSchedulerState>
 80028de:	4603      	mov	r3, r0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d102      	bne.n	80028ea <xQueueReceive+0x6e>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d101      	bne.n	80028ee <xQueueReceive+0x72>
 80028ea:	2301      	movs	r3, #1
 80028ec:	e000      	b.n	80028f0 <xQueueReceive+0x74>
 80028ee:	2300      	movs	r3, #0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d10a      	bne.n	800290a <xQueueReceive+0x8e>
        __asm volatile
 80028f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028f8:	f383 8811 	msr	BASEPRI, r3
 80028fc:	f3bf 8f6f 	isb	sy
 8002900:	f3bf 8f4f 	dsb	sy
 8002904:	61bb      	str	r3, [r7, #24]
    }
 8002906:	bf00      	nop
 8002908:	e7fe      	b.n	8002908 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800290a:	f001 fdc3 	bl	8004494 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800290e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002912:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002916:	2b00      	cmp	r3, #0
 8002918:	d02f      	beq.n	800297a <xQueueReceive+0xfe>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800291a:	68b9      	ldr	r1, [r7, #8]
 800291c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800291e:	f000 f927 	bl	8002b70 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8002922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002924:	4618      	mov	r0, r3
 8002926:	f004 fb95 	bl	8007054 <SEGGER_SYSVIEW_ShrinkId>
 800292a:	4604      	mov	r4, r0
 800292c:	2000      	movs	r0, #0
 800292e:	f004 fb91 	bl	8007054 <SEGGER_SYSVIEW_ShrinkId>
 8002932:	4602      	mov	r2, r0
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2101      	movs	r1, #1
 8002938:	9100      	str	r1, [sp, #0]
 800293a:	4621      	mov	r1, r4
 800293c:	205c      	movs	r0, #92	; 0x5c
 800293e:	f003 fe71 	bl	8006624 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002944:	1e5a      	subs	r2, r3, #1
 8002946:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002948:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800294a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800294c:	691b      	ldr	r3, [r3, #16]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d00f      	beq.n	8002972 <xQueueReceive+0xf6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002954:	3310      	adds	r3, #16
 8002956:	4618      	mov	r0, r3
 8002958:	f000 fe24 	bl	80035a4 <xTaskRemoveFromEventList>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d007      	beq.n	8002972 <xQueueReceive+0xf6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002962:	4b4d      	ldr	r3, [pc, #308]	; (8002a98 <xQueueReceive+0x21c>)
 8002964:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002968:	601a      	str	r2, [r3, #0]
 800296a:	f3bf 8f4f 	dsb	sy
 800296e:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002972:	f001 fdbf 	bl	80044f4 <vPortExitCritical>
                return pdPASS;
 8002976:	2301      	movs	r3, #1
 8002978:	e08a      	b.n	8002a90 <xQueueReceive+0x214>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d113      	bne.n	80029a8 <xQueueReceive+0x12c>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002980:	f001 fdb8 	bl	80044f4 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002984:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002986:	4618      	mov	r0, r3
 8002988:	f004 fb64 	bl	8007054 <SEGGER_SYSVIEW_ShrinkId>
 800298c:	4604      	mov	r4, r0
 800298e:	2000      	movs	r0, #0
 8002990:	f004 fb60 	bl	8007054 <SEGGER_SYSVIEW_ShrinkId>
 8002994:	4602      	mov	r2, r0
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2101      	movs	r1, #1
 800299a:	9100      	str	r1, [sp, #0]
 800299c:	4621      	mov	r1, r4
 800299e:	205c      	movs	r0, #92	; 0x5c
 80029a0:	f003 fe40 	bl	8006624 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 80029a4:	2300      	movs	r3, #0
 80029a6:	e073      	b.n	8002a90 <xQueueReceive+0x214>
                }
                else if( xEntryTimeSet == pdFALSE )
 80029a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d106      	bne.n	80029bc <xQueueReceive+0x140>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80029ae:	f107 0310 	add.w	r3, r7, #16
 80029b2:	4618      	mov	r0, r3
 80029b4:	f000 fe5c 	bl	8003670 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80029b8:	2301      	movs	r3, #1
 80029ba:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80029bc:	f001 fd9a 	bl	80044f4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80029c0:	f000 fba8 	bl	8003114 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80029c4:	f001 fd66 	bl	8004494 <vPortEnterCritical>
 80029c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80029ce:	b25b      	sxtb	r3, r3
 80029d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029d4:	d103      	bne.n	80029de <xQueueReceive+0x162>
 80029d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029d8:	2200      	movs	r2, #0
 80029da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80029de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80029e4:	b25b      	sxtb	r3, r3
 80029e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029ea:	d103      	bne.n	80029f4 <xQueueReceive+0x178>
 80029ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029ee:	2200      	movs	r2, #0
 80029f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80029f4:	f001 fd7e 	bl	80044f4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80029f8:	1d3a      	adds	r2, r7, #4
 80029fa:	f107 0310 	add.w	r3, r7, #16
 80029fe:	4611      	mov	r1, r2
 8002a00:	4618      	mov	r0, r3
 8002a02:	f000 fe4b 	bl	800369c <xTaskCheckForTimeOut>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d124      	bne.n	8002a56 <xQueueReceive+0x1da>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002a0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a0e:	f000 f927 	bl	8002c60 <prvIsQueueEmpty>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d018      	beq.n	8002a4a <xQueueReceive+0x1ce>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a1a:	3324      	adds	r3, #36	; 0x24
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	4611      	mov	r1, r2
 8002a20:	4618      	mov	r0, r3
 8002a22:	f000 fd6d 	bl	8003500 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002a26:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a28:	f000 f8c8 	bl	8002bbc <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002a2c:	f000 fb80 	bl	8003130 <xTaskResumeAll>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	f47f af69 	bne.w	800290a <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8002a38:	4b17      	ldr	r3, [pc, #92]	; (8002a98 <xQueueReceive+0x21c>)
 8002a3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a3e:	601a      	str	r2, [r3, #0]
 8002a40:	f3bf 8f4f 	dsb	sy
 8002a44:	f3bf 8f6f 	isb	sy
 8002a48:	e75f      	b.n	800290a <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002a4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a4c:	f000 f8b6 	bl	8002bbc <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002a50:	f000 fb6e 	bl	8003130 <xTaskResumeAll>
 8002a54:	e759      	b.n	800290a <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002a56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a58:	f000 f8b0 	bl	8002bbc <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002a5c:	f000 fb68 	bl	8003130 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002a60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a62:	f000 f8fd 	bl	8002c60 <prvIsQueueEmpty>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	f43f af4e 	beq.w	800290a <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a70:	4618      	mov	r0, r3
 8002a72:	f004 faef 	bl	8007054 <SEGGER_SYSVIEW_ShrinkId>
 8002a76:	4604      	mov	r4, r0
 8002a78:	2000      	movs	r0, #0
 8002a7a:	f004 faeb 	bl	8007054 <SEGGER_SYSVIEW_ShrinkId>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2101      	movs	r1, #1
 8002a84:	9100      	str	r1, [sp, #0]
 8002a86:	4621      	mov	r1, r4
 8002a88:	205c      	movs	r0, #92	; 0x5c
 8002a8a:	f003 fdcb 	bl	8006624 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8002a8e:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3734      	adds	r7, #52	; 0x34
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd90      	pop	{r4, r7, pc}
 8002a98:	e000ed04 	.word	0xe000ed04

08002a9c <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b086      	sub	sp, #24
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	60b9      	str	r1, [r7, #8]
 8002aa6:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ab0:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d10d      	bne.n	8002ad6 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d14d      	bne.n	8002b5e <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f000 ff2a 	bl	8003920 <xTaskPriorityDisinherit>
 8002acc:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	609a      	str	r2, [r3, #8]
 8002ad4:	e043      	b.n	8002b5e <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d119      	bne.n	8002b10 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6858      	ldr	r0, [r3, #4]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	68b9      	ldr	r1, [r7, #8]
 8002ae8:	f004 fc7a 	bl	80073e0 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	685a      	ldr	r2, [r3, #4]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af4:	441a      	add	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	685a      	ldr	r2, [r3, #4]
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d32b      	bcc.n	8002b5e <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	605a      	str	r2, [r3, #4]
 8002b0e:	e026      	b.n	8002b5e <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	68d8      	ldr	r0, [r3, #12]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b18:	461a      	mov	r2, r3
 8002b1a:	68b9      	ldr	r1, [r7, #8]
 8002b1c:	f004 fc60 	bl	80073e0 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	68da      	ldr	r2, [r3, #12]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b28:	425b      	negs	r3, r3
 8002b2a:	441a      	add	r2, r3
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	68da      	ldr	r2, [r3, #12]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d207      	bcs.n	8002b4c <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	689a      	ldr	r2, [r3, #8]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b44:	425b      	negs	r3, r3
 8002b46:	441a      	add	r2, r3
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d105      	bne.n	8002b5e <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d002      	beq.n	8002b5e <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	3b01      	subs	r3, #1
 8002b5c:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	1c5a      	adds	r2, r3, #1
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8002b66:	697b      	ldr	r3, [r7, #20]
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3718      	adds	r7, #24
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}

08002b70 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d018      	beq.n	8002bb4 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	68da      	ldr	r2, [r3, #12]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8a:	441a      	add	r2, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	68da      	ldr	r2, [r3, #12]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d303      	bcc.n	8002ba4 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	68d9      	ldr	r1, [r3, #12]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bac:	461a      	mov	r2, r3
 8002bae:	6838      	ldr	r0, [r7, #0]
 8002bb0:	f004 fc16 	bl	80073e0 <memcpy>
    }
}
 8002bb4:	bf00      	nop
 8002bb6:	3708      	adds	r7, #8
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002bc4:	f001 fc66 	bl	8004494 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002bce:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002bd0:	e011      	b.n	8002bf6 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d012      	beq.n	8002c00 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	3324      	adds	r3, #36	; 0x24
 8002bde:	4618      	mov	r0, r3
 8002be0:	f000 fce0 	bl	80035a4 <xTaskRemoveFromEventList>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d001      	beq.n	8002bee <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002bea:	f000 fdbd 	bl	8003768 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002bee:	7bfb      	ldrb	r3, [r7, #15]
 8002bf0:	3b01      	subs	r3, #1
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002bf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	dce9      	bgt.n	8002bd2 <prvUnlockQueue+0x16>
 8002bfe:	e000      	b.n	8002c02 <prvUnlockQueue+0x46>
                        break;
 8002c00:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	22ff      	movs	r2, #255	; 0xff
 8002c06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8002c0a:	f001 fc73 	bl	80044f4 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002c0e:	f001 fc41 	bl	8004494 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c18:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002c1a:	e011      	b.n	8002c40 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	691b      	ldr	r3, [r3, #16]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d012      	beq.n	8002c4a <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	3310      	adds	r3, #16
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f000 fcbb 	bl	80035a4 <xTaskRemoveFromEventList>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d001      	beq.n	8002c38 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002c34:	f000 fd98 	bl	8003768 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002c38:	7bbb      	ldrb	r3, [r7, #14]
 8002c3a:	3b01      	subs	r3, #1
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002c40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	dce9      	bgt.n	8002c1c <prvUnlockQueue+0x60>
 8002c48:	e000      	b.n	8002c4c <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002c4a:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	22ff      	movs	r2, #255	; 0xff
 8002c50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002c54:	f001 fc4e 	bl	80044f4 <vPortExitCritical>
}
 8002c58:	bf00      	nop
 8002c5a:	3710      	adds	r7, #16
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002c68:	f001 fc14 	bl	8004494 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d102      	bne.n	8002c7a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002c74:	2301      	movs	r3, #1
 8002c76:	60fb      	str	r3, [r7, #12]
 8002c78:	e001      	b.n	8002c7e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002c7e:	f001 fc39 	bl	80044f4 <vPortExitCritical>

    return xReturn;
 8002c82:	68fb      	ldr	r3, [r7, #12]
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3710      	adds	r7, #16
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002c94:	f001 fbfe 	bl	8004494 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d102      	bne.n	8002caa <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	60fb      	str	r3, [r7, #12]
 8002ca8:	e001      	b.n	8002cae <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8002caa:	2300      	movs	r3, #0
 8002cac:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002cae:	f001 fc21 	bl	80044f4 <vPortExitCritical>

    return xReturn;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3710      	adds	r7, #16
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}

08002cbc <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	60fb      	str	r3, [r7, #12]
 8002cca:	e01e      	b.n	8002d0a <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002ccc:	4a13      	ldr	r2, [pc, #76]	; (8002d1c <vQueueAddToRegistry+0x60>)
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d115      	bne.n	8002d04 <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002cd8:	4910      	ldr	r1, [pc, #64]	; (8002d1c <vQueueAddToRegistry+0x60>)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	683a      	ldr	r2, [r7, #0]
 8002cde:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8002ce2:	4a0e      	ldr	r2, [pc, #56]	; (8002d1c <vQueueAddToRegistry+0x60>)
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	00db      	lsls	r3, r3, #3
 8002ce8:	4413      	add	r3, r2
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f004 f9af 	bl	8007054 <SEGGER_SYSVIEW_ShrinkId>
 8002cf6:	4601      	mov	r1, r0
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	2071      	movs	r0, #113	; 0x71
 8002cfe:	f003 fbc1 	bl	8006484 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 8002d02:	e006      	b.n	8002d12 <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	3301      	adds	r3, #1
 8002d08:	60fb      	str	r3, [r7, #12]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2b07      	cmp	r3, #7
 8002d0e:	d9dd      	bls.n	8002ccc <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8002d10:	bf00      	nop
 8002d12:	bf00      	nop
 8002d14:	3710      	adds	r7, #16
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	20000084 	.word	0x20000084

08002d20 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b086      	sub	sp, #24
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	60b9      	str	r1, [r7, #8]
 8002d2a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002d30:	f001 fbb0 	bl	8004494 <vPortEnterCritical>
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002d3a:	b25b      	sxtb	r3, r3
 8002d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d40:	d103      	bne.n	8002d4a <vQueueWaitForMessageRestricted+0x2a>
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002d50:	b25b      	sxtb	r3, r3
 8002d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d56:	d103      	bne.n	8002d60 <vQueueWaitForMessageRestricted+0x40>
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002d60:	f001 fbc8 	bl	80044f4 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d106      	bne.n	8002d7a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	3324      	adds	r3, #36	; 0x24
 8002d70:	687a      	ldr	r2, [r7, #4]
 8002d72:	68b9      	ldr	r1, [r7, #8]
 8002d74:	4618      	mov	r0, r3
 8002d76:	f000 fbe7 	bl	8003548 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002d7a:	6978      	ldr	r0, [r7, #20]
 8002d7c:	f7ff ff1e 	bl	8002bbc <prvUnlockQueue>
    }
 8002d80:	bf00      	nop
 8002d82:	3718      	adds	r7, #24
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b08c      	sub	sp, #48	; 0x30
 8002d8c:	af04      	add	r7, sp, #16
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	603b      	str	r3, [r7, #0]
 8002d94:	4613      	mov	r3, r2
 8002d96:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002d98:	88fb      	ldrh	r3, [r7, #6]
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f001 fca5 	bl	80046ec <pvPortMalloc>
 8002da2:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d00e      	beq.n	8002dc8 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002daa:	2058      	movs	r0, #88	; 0x58
 8002dac:	f001 fc9e 	bl	80046ec <pvPortMalloc>
 8002db0:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d003      	beq.n	8002dc0 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	697a      	ldr	r2, [r7, #20]
 8002dbc:	631a      	str	r2, [r3, #48]	; 0x30
 8002dbe:	e005      	b.n	8002dcc <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002dc0:	6978      	ldr	r0, [r7, #20]
 8002dc2:	f001 fd73 	bl	80048ac <vPortFree>
 8002dc6:	e001      	b.n	8002dcc <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d013      	beq.n	8002dfa <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002dd2:	88fa      	ldrh	r2, [r7, #6]
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	9303      	str	r3, [sp, #12]
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	9302      	str	r3, [sp, #8]
 8002ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dde:	9301      	str	r3, [sp, #4]
 8002de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002de2:	9300      	str	r3, [sp, #0]
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	68b9      	ldr	r1, [r7, #8]
 8002de8:	68f8      	ldr	r0, [r7, #12]
 8002dea:	f000 f80e 	bl	8002e0a <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002dee:	69f8      	ldr	r0, [r7, #28]
 8002df0:	f000 f8a2 	bl	8002f38 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002df4:	2301      	movs	r3, #1
 8002df6:	61bb      	str	r3, [r7, #24]
 8002df8:	e002      	b.n	8002e00 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8002dfe:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002e00:	69bb      	ldr	r3, [r7, #24]
    }
 8002e02:	4618      	mov	r0, r3
 8002e04:	3720      	adds	r7, #32
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}

08002e0a <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002e0a:	b580      	push	{r7, lr}
 8002e0c:	b088      	sub	sp, #32
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	60f8      	str	r0, [r7, #12]
 8002e12:	60b9      	str	r1, [r7, #8]
 8002e14:	607a      	str	r2, [r7, #4]
 8002e16:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002e18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e1a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	461a      	mov	r2, r3
 8002e22:	21a5      	movs	r1, #165	; 0xa5
 8002e24:	f004 fab0 	bl	8007388 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002e28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002e32:	3b01      	subs	r3, #1
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	4413      	add	r3, r2
 8002e38:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	f023 0307 	bic.w	r3, r3, #7
 8002e40:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002e42:	69bb      	ldr	r3, [r7, #24]
 8002e44:	f003 0307 	and.w	r3, r3, #7
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d00a      	beq.n	8002e62 <prvInitialiseNewTask+0x58>
        __asm volatile
 8002e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e50:	f383 8811 	msr	BASEPRI, r3
 8002e54:	f3bf 8f6f 	isb	sy
 8002e58:	f3bf 8f4f 	dsb	sy
 8002e5c:	617b      	str	r3, [r7, #20]
    }
 8002e5e:	bf00      	nop
 8002e60:	e7fe      	b.n	8002e60 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d01f      	beq.n	8002ea8 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002e68:	2300      	movs	r3, #0
 8002e6a:	61fb      	str	r3, [r7, #28]
 8002e6c:	e012      	b.n	8002e94 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002e6e:	68ba      	ldr	r2, [r7, #8]
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	4413      	add	r3, r2
 8002e74:	7819      	ldrb	r1, [r3, #0]
 8002e76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	4413      	add	r3, r2
 8002e7c:	3334      	adds	r3, #52	; 0x34
 8002e7e:	460a      	mov	r2, r1
 8002e80:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002e82:	68ba      	ldr	r2, [r7, #8]
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	4413      	add	r3, r2
 8002e88:	781b      	ldrb	r3, [r3, #0]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d006      	beq.n	8002e9c <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002e8e:	69fb      	ldr	r3, [r7, #28]
 8002e90:	3301      	adds	r3, #1
 8002e92:	61fb      	str	r3, [r7, #28]
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	2b09      	cmp	r3, #9
 8002e98:	d9e9      	bls.n	8002e6e <prvInitialiseNewTask+0x64>
 8002e9a:	e000      	b.n	8002e9e <prvInitialiseNewTask+0x94>
            {
                break;
 8002e9c:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002ea6:	e003      	b.n	8002eb0 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eb2:	2b04      	cmp	r3, #4
 8002eb4:	d901      	bls.n	8002eba <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002eb6:	2304      	movs	r3, #4
 8002eb8:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ebc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ebe:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ec2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ec4:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ec8:	2200      	movs	r2, #0
 8002eca:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ece:	3304      	adds	r3, #4
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7ff f96b 	bl	80021ac <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ed8:	3318      	adds	r3, #24
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7ff f966 	bl	80021ac <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ee2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ee4:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ee8:	f1c3 0205 	rsb	r2, r3, #5
 8002eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eee:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002ef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ef2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ef4:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8002ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ef8:	3350      	adds	r3, #80	; 0x50
 8002efa:	2204      	movs	r2, #4
 8002efc:	2100      	movs	r1, #0
 8002efe:	4618      	mov	r0, r3
 8002f00:	f004 fa42 	bl	8007388 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8002f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f06:	3354      	adds	r3, #84	; 0x54
 8002f08:	2201      	movs	r2, #1
 8002f0a:	2100      	movs	r1, #0
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f004 fa3b 	bl	8007388 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002f12:	683a      	ldr	r2, [r7, #0]
 8002f14:	68f9      	ldr	r1, [r7, #12]
 8002f16:	69b8      	ldr	r0, [r7, #24]
 8002f18:	f001 f90c 	bl	8004134 <pxPortInitialiseStack>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f20:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d002      	beq.n	8002f2e <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002f28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f2c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002f2e:	bf00      	nop
 8002f30:	3720      	adds	r7, #32
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
	...

08002f38 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002f38:	b5b0      	push	{r4, r5, r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af02      	add	r7, sp, #8
 8002f3e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002f40:	f001 faa8 	bl	8004494 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002f44:	4b3b      	ldr	r3, [pc, #236]	; (8003034 <prvAddNewTaskToReadyList+0xfc>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	3301      	adds	r3, #1
 8002f4a:	4a3a      	ldr	r2, [pc, #232]	; (8003034 <prvAddNewTaskToReadyList+0xfc>)
 8002f4c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002f4e:	4b3a      	ldr	r3, [pc, #232]	; (8003038 <prvAddNewTaskToReadyList+0x100>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d109      	bne.n	8002f6a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002f56:	4a38      	ldr	r2, [pc, #224]	; (8003038 <prvAddNewTaskToReadyList+0x100>)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002f5c:	4b35      	ldr	r3, [pc, #212]	; (8003034 <prvAddNewTaskToReadyList+0xfc>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d110      	bne.n	8002f86 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002f64:	f000 fc24 	bl	80037b0 <prvInitialiseTaskLists>
 8002f68:	e00d      	b.n	8002f86 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002f6a:	4b34      	ldr	r3, [pc, #208]	; (800303c <prvAddNewTaskToReadyList+0x104>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d109      	bne.n	8002f86 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002f72:	4b31      	ldr	r3, [pc, #196]	; (8003038 <prvAddNewTaskToReadyList+0x100>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f7c:	429a      	cmp	r2, r3
 8002f7e:	d802      	bhi.n	8002f86 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002f80:	4a2d      	ldr	r2, [pc, #180]	; (8003038 <prvAddNewTaskToReadyList+0x100>)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002f86:	4b2e      	ldr	r3, [pc, #184]	; (8003040 <prvAddNewTaskToReadyList+0x108>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	4a2c      	ldr	r2, [pc, #176]	; (8003040 <prvAddNewTaskToReadyList+0x108>)
 8002f8e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002f90:	4b2b      	ldr	r3, [pc, #172]	; (8003040 <prvAddNewTaskToReadyList+0x108>)
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d016      	beq.n	8002fcc <prvAddNewTaskToReadyList+0x94>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f003 ff31 	bl	8006e08 <SEGGER_SYSVIEW_OnTaskCreate>
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb6:	461d      	mov	r5, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	461c      	mov	r4, r3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc2:	1ae3      	subs	r3, r4, r3
 8002fc4:	9300      	str	r3, [sp, #0]
 8002fc6:	462b      	mov	r3, r5
 8002fc8:	f001 fe3e 	bl	8004c48 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f003 ff9e 	bl	8006f10 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fd8:	2201      	movs	r2, #1
 8002fda:	409a      	lsls	r2, r3
 8002fdc:	4b19      	ldr	r3, [pc, #100]	; (8003044 <prvAddNewTaskToReadyList+0x10c>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	4a18      	ldr	r2, [pc, #96]	; (8003044 <prvAddNewTaskToReadyList+0x10c>)
 8002fe4:	6013      	str	r3, [r2, #0]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fea:	4613      	mov	r3, r2
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	4413      	add	r3, r2
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	4a15      	ldr	r2, [pc, #84]	; (8003048 <prvAddNewTaskToReadyList+0x110>)
 8002ff4:	441a      	add	r2, r3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	3304      	adds	r3, #4
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	4610      	mov	r0, r2
 8002ffe:	f7ff f8e2 	bl	80021c6 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8003002:	f001 fa77 	bl	80044f4 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8003006:	4b0d      	ldr	r3, [pc, #52]	; (800303c <prvAddNewTaskToReadyList+0x104>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d00e      	beq.n	800302c <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800300e:	4b0a      	ldr	r3, [pc, #40]	; (8003038 <prvAddNewTaskToReadyList+0x100>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003018:	429a      	cmp	r2, r3
 800301a:	d207      	bcs.n	800302c <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 800301c:	4b0b      	ldr	r3, [pc, #44]	; (800304c <prvAddNewTaskToReadyList+0x114>)
 800301e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003022:	601a      	str	r2, [r3, #0]
 8003024:	f3bf 8f4f 	dsb	sy
 8003028:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800302c:	bf00      	nop
 800302e:	3708      	adds	r7, #8
 8003030:	46bd      	mov	sp, r7
 8003032:	bdb0      	pop	{r4, r5, r7, pc}
 8003034:	2000019c 	.word	0x2000019c
 8003038:	200000c4 	.word	0x200000c4
 800303c:	200001a8 	.word	0x200001a8
 8003040:	200001b8 	.word	0x200001b8
 8003044:	200001a4 	.word	0x200001a4
 8003048:	200000c8 	.word	0x200000c8
 800304c:	e000ed04 	.word	0xe000ed04

08003050 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b086      	sub	sp, #24
 8003054:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8003056:	4b27      	ldr	r3, [pc, #156]	; (80030f4 <vTaskStartScheduler+0xa4>)
 8003058:	9301      	str	r3, [sp, #4]
 800305a:	2300      	movs	r3, #0
 800305c:	9300      	str	r3, [sp, #0]
 800305e:	2300      	movs	r3, #0
 8003060:	2282      	movs	r2, #130	; 0x82
 8003062:	4925      	ldr	r1, [pc, #148]	; (80030f8 <vTaskStartScheduler+0xa8>)
 8003064:	4825      	ldr	r0, [pc, #148]	; (80030fc <vTaskStartScheduler+0xac>)
 8003066:	f7ff fe8f 	bl	8002d88 <xTaskCreate>
 800306a:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2b01      	cmp	r3, #1
 8003070:	d102      	bne.n	8003078 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8003072:	f000 fd4d 	bl	8003b10 <xTimerCreateTimerTask>
 8003076:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2b01      	cmp	r3, #1
 800307c:	d124      	bne.n	80030c8 <vTaskStartScheduler+0x78>
        __asm volatile
 800307e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003082:	f383 8811 	msr	BASEPRI, r3
 8003086:	f3bf 8f6f 	isb	sy
 800308a:	f3bf 8f4f 	dsb	sy
 800308e:	60bb      	str	r3, [r7, #8]
    }
 8003090:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8003092:	4b1b      	ldr	r3, [pc, #108]	; (8003100 <vTaskStartScheduler+0xb0>)
 8003094:	f04f 32ff 	mov.w	r2, #4294967295
 8003098:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800309a:	4b1a      	ldr	r3, [pc, #104]	; (8003104 <vTaskStartScheduler+0xb4>)
 800309c:	2201      	movs	r2, #1
 800309e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80030a0:	4b19      	ldr	r3, [pc, #100]	; (8003108 <vTaskStartScheduler+0xb8>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80030a6:	4b19      	ldr	r3, [pc, #100]	; (800310c <vTaskStartScheduler+0xbc>)
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	4b12      	ldr	r3, [pc, #72]	; (80030f4 <vTaskStartScheduler+0xa4>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d102      	bne.n	80030b8 <vTaskStartScheduler+0x68>
 80030b2:	f003 fe8d 	bl	8006dd0 <SEGGER_SYSVIEW_OnIdle>
 80030b6:	e004      	b.n	80030c2 <vTaskStartScheduler+0x72>
 80030b8:	4b14      	ldr	r3, [pc, #80]	; (800310c <vTaskStartScheduler+0xbc>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4618      	mov	r0, r3
 80030be:	f003 fee5 	bl	8006e8c <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80030c2:	f001 f8c7 	bl	8004254 <xPortStartScheduler>
 80030c6:	e00e      	b.n	80030e6 <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ce:	d10a      	bne.n	80030e6 <vTaskStartScheduler+0x96>
        __asm volatile
 80030d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030d4:	f383 8811 	msr	BASEPRI, r3
 80030d8:	f3bf 8f6f 	isb	sy
 80030dc:	f3bf 8f4f 	dsb	sy
 80030e0:	607b      	str	r3, [r7, #4]
    }
 80030e2:	bf00      	nop
 80030e4:	e7fe      	b.n	80030e4 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80030e6:	4b0a      	ldr	r3, [pc, #40]	; (8003110 <vTaskStartScheduler+0xc0>)
 80030e8:	681b      	ldr	r3, [r3, #0]
}
 80030ea:	bf00      	nop
 80030ec:	3710      	adds	r7, #16
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	200001c0 	.word	0x200001c0
 80030f8:	08007480 	.word	0x08007480
 80030fc:	08003781 	.word	0x08003781
 8003100:	200001bc 	.word	0x200001bc
 8003104:	200001a8 	.word	0x200001a8
 8003108:	200001a0 	.word	0x200001a0
 800310c:	200000c4 	.word	0x200000c4
 8003110:	2000000c 	.word	0x2000000c

08003114 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003114:	b480      	push	{r7}
 8003116:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8003118:	4b04      	ldr	r3, [pc, #16]	; (800312c <vTaskSuspendAll+0x18>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	3301      	adds	r3, #1
 800311e:	4a03      	ldr	r2, [pc, #12]	; (800312c <vTaskSuspendAll+0x18>)
 8003120:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8003122:	bf00      	nop
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr
 800312c:	200001c4 	.word	0x200001c4

08003130 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003136:	2300      	movs	r3, #0
 8003138:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800313a:	2300      	movs	r3, #0
 800313c:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800313e:	4b43      	ldr	r3, [pc, #268]	; (800324c <xTaskResumeAll+0x11c>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d10a      	bne.n	800315c <xTaskResumeAll+0x2c>
        __asm volatile
 8003146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800314a:	f383 8811 	msr	BASEPRI, r3
 800314e:	f3bf 8f6f 	isb	sy
 8003152:	f3bf 8f4f 	dsb	sy
 8003156:	603b      	str	r3, [r7, #0]
    }
 8003158:	bf00      	nop
 800315a:	e7fe      	b.n	800315a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800315c:	f001 f99a 	bl	8004494 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8003160:	4b3a      	ldr	r3, [pc, #232]	; (800324c <xTaskResumeAll+0x11c>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	3b01      	subs	r3, #1
 8003166:	4a39      	ldr	r2, [pc, #228]	; (800324c <xTaskResumeAll+0x11c>)
 8003168:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800316a:	4b38      	ldr	r3, [pc, #224]	; (800324c <xTaskResumeAll+0x11c>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d165      	bne.n	800323e <xTaskResumeAll+0x10e>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003172:	4b37      	ldr	r3, [pc, #220]	; (8003250 <xTaskResumeAll+0x120>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d061      	beq.n	800323e <xTaskResumeAll+0x10e>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800317a:	e032      	b.n	80031e2 <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800317c:	4b35      	ldr	r3, [pc, #212]	; (8003254 <xTaskResumeAll+0x124>)
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	68db      	ldr	r3, [r3, #12]
 8003182:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	3318      	adds	r3, #24
 8003188:	4618      	mov	r0, r3
 800318a:	f7ff f879 	bl	8002280 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	3304      	adds	r3, #4
 8003192:	4618      	mov	r0, r3
 8003194:	f7ff f874 	bl	8002280 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	4618      	mov	r0, r3
 800319c:	f003 feb8 	bl	8006f10 <SEGGER_SYSVIEW_OnTaskStartReady>
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031a4:	2201      	movs	r2, #1
 80031a6:	409a      	lsls	r2, r3
 80031a8:	4b2b      	ldr	r3, [pc, #172]	; (8003258 <xTaskResumeAll+0x128>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	4a2a      	ldr	r2, [pc, #168]	; (8003258 <xTaskResumeAll+0x128>)
 80031b0:	6013      	str	r3, [r2, #0]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031b6:	4613      	mov	r3, r2
 80031b8:	009b      	lsls	r3, r3, #2
 80031ba:	4413      	add	r3, r2
 80031bc:	009b      	lsls	r3, r3, #2
 80031be:	4a27      	ldr	r2, [pc, #156]	; (800325c <xTaskResumeAll+0x12c>)
 80031c0:	441a      	add	r2, r3
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	3304      	adds	r3, #4
 80031c6:	4619      	mov	r1, r3
 80031c8:	4610      	mov	r0, r2
 80031ca:	f7fe fffc 	bl	80021c6 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031d2:	4b23      	ldr	r3, [pc, #140]	; (8003260 <xTaskResumeAll+0x130>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031d8:	429a      	cmp	r2, r3
 80031da:	d302      	bcc.n	80031e2 <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 80031dc:	4b21      	ldr	r3, [pc, #132]	; (8003264 <xTaskResumeAll+0x134>)
 80031de:	2201      	movs	r2, #1
 80031e0:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80031e2:	4b1c      	ldr	r3, [pc, #112]	; (8003254 <xTaskResumeAll+0x124>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d1c8      	bne.n	800317c <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d001      	beq.n	80031f4 <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80031f0:	f000 fb5c 	bl	80038ac <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80031f4:	4b1c      	ldr	r3, [pc, #112]	; (8003268 <xTaskResumeAll+0x138>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d010      	beq.n	8003222 <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8003200:	f000 f858 	bl	80032b4 <xTaskIncrementTick>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d002      	beq.n	8003210 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 800320a:	4b16      	ldr	r3, [pc, #88]	; (8003264 <xTaskResumeAll+0x134>)
 800320c:	2201      	movs	r2, #1
 800320e:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	3b01      	subs	r3, #1
 8003214:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d1f1      	bne.n	8003200 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 800321c:	4b12      	ldr	r3, [pc, #72]	; (8003268 <xTaskResumeAll+0x138>)
 800321e:	2200      	movs	r2, #0
 8003220:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003222:	4b10      	ldr	r3, [pc, #64]	; (8003264 <xTaskResumeAll+0x134>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d009      	beq.n	800323e <xTaskResumeAll+0x10e>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800322a:	2301      	movs	r3, #1
 800322c:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 800322e:	4b0f      	ldr	r3, [pc, #60]	; (800326c <xTaskResumeAll+0x13c>)
 8003230:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003234:	601a      	str	r2, [r3, #0]
 8003236:	f3bf 8f4f 	dsb	sy
 800323a:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800323e:	f001 f959 	bl	80044f4 <vPortExitCritical>

    return xAlreadyYielded;
 8003242:	68bb      	ldr	r3, [r7, #8]
}
 8003244:	4618      	mov	r0, r3
 8003246:	3710      	adds	r7, #16
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}
 800324c:	200001c4 	.word	0x200001c4
 8003250:	2000019c 	.word	0x2000019c
 8003254:	2000015c 	.word	0x2000015c
 8003258:	200001a4 	.word	0x200001a4
 800325c:	200000c8 	.word	0x200000c8
 8003260:	200000c4 	.word	0x200000c4
 8003264:	200001b0 	.word	0x200001b0
 8003268:	200001ac 	.word	0x200001ac
 800326c:	e000ed04 	.word	0xe000ed04

08003270 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8003276:	4b05      	ldr	r3, [pc, #20]	; (800328c <xTaskGetTickCount+0x1c>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 800327c:	687b      	ldr	r3, [r7, #4]
}
 800327e:	4618      	mov	r0, r3
 8003280:	370c      	adds	r7, #12
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	200001a0 	.word	0x200001a0

08003290 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b082      	sub	sp, #8
 8003294:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003296:	f001 f9e9 	bl	800466c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800329a:	2300      	movs	r3, #0
 800329c:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 800329e:	4b04      	ldr	r3, [pc, #16]	; (80032b0 <xTaskGetTickCountFromISR+0x20>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80032a4:	683b      	ldr	r3, [r7, #0]
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3708      	adds	r7, #8
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	200001a0 	.word	0x200001a0

080032b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b086      	sub	sp, #24
 80032b8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80032ba:	2300      	movs	r3, #0
 80032bc:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80032be:	4b50      	ldr	r3, [pc, #320]	; (8003400 <xTaskIncrementTick+0x14c>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	f040 8092 	bne.w	80033ec <xTaskIncrementTick+0x138>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80032c8:	4b4e      	ldr	r3, [pc, #312]	; (8003404 <xTaskIncrementTick+0x150>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	3301      	adds	r3, #1
 80032ce:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80032d0:	4a4c      	ldr	r2, [pc, #304]	; (8003404 <xTaskIncrementTick+0x150>)
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d120      	bne.n	800331e <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 80032dc:	4b4a      	ldr	r3, [pc, #296]	; (8003408 <xTaskIncrementTick+0x154>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00a      	beq.n	80032fc <xTaskIncrementTick+0x48>
        __asm volatile
 80032e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032ea:	f383 8811 	msr	BASEPRI, r3
 80032ee:	f3bf 8f6f 	isb	sy
 80032f2:	f3bf 8f4f 	dsb	sy
 80032f6:	603b      	str	r3, [r7, #0]
    }
 80032f8:	bf00      	nop
 80032fa:	e7fe      	b.n	80032fa <xTaskIncrementTick+0x46>
 80032fc:	4b42      	ldr	r3, [pc, #264]	; (8003408 <xTaskIncrementTick+0x154>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	60fb      	str	r3, [r7, #12]
 8003302:	4b42      	ldr	r3, [pc, #264]	; (800340c <xTaskIncrementTick+0x158>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a40      	ldr	r2, [pc, #256]	; (8003408 <xTaskIncrementTick+0x154>)
 8003308:	6013      	str	r3, [r2, #0]
 800330a:	4a40      	ldr	r2, [pc, #256]	; (800340c <xTaskIncrementTick+0x158>)
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6013      	str	r3, [r2, #0]
 8003310:	4b3f      	ldr	r3, [pc, #252]	; (8003410 <xTaskIncrementTick+0x15c>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	3301      	adds	r3, #1
 8003316:	4a3e      	ldr	r2, [pc, #248]	; (8003410 <xTaskIncrementTick+0x15c>)
 8003318:	6013      	str	r3, [r2, #0]
 800331a:	f000 fac7 	bl	80038ac <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800331e:	4b3d      	ldr	r3, [pc, #244]	; (8003414 <xTaskIncrementTick+0x160>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	693a      	ldr	r2, [r7, #16]
 8003324:	429a      	cmp	r2, r3
 8003326:	d34c      	bcc.n	80033c2 <xTaskIncrementTick+0x10e>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003328:	4b37      	ldr	r3, [pc, #220]	; (8003408 <xTaskIncrementTick+0x154>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d104      	bne.n	800333c <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003332:	4b38      	ldr	r3, [pc, #224]	; (8003414 <xTaskIncrementTick+0x160>)
 8003334:	f04f 32ff 	mov.w	r2, #4294967295
 8003338:	601a      	str	r2, [r3, #0]
                    break;
 800333a:	e042      	b.n	80033c2 <xTaskIncrementTick+0x10e>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800333c:	4b32      	ldr	r3, [pc, #200]	; (8003408 <xTaskIncrementTick+0x154>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 800334c:	693a      	ldr	r2, [r7, #16]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	429a      	cmp	r2, r3
 8003352:	d203      	bcs.n	800335c <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8003354:	4a2f      	ldr	r2, [pc, #188]	; (8003414 <xTaskIncrementTick+0x160>)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800335a:	e032      	b.n	80033c2 <xTaskIncrementTick+0x10e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	3304      	adds	r3, #4
 8003360:	4618      	mov	r0, r3
 8003362:	f7fe ff8d 	bl	8002280 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800336a:	2b00      	cmp	r3, #0
 800336c:	d004      	beq.n	8003378 <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	3318      	adds	r3, #24
 8003372:	4618      	mov	r0, r3
 8003374:	f7fe ff84 	bl	8002280 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	4618      	mov	r0, r3
 800337c:	f003 fdc8 	bl	8006f10 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003384:	2201      	movs	r2, #1
 8003386:	409a      	lsls	r2, r3
 8003388:	4b23      	ldr	r3, [pc, #140]	; (8003418 <xTaskIncrementTick+0x164>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4313      	orrs	r3, r2
 800338e:	4a22      	ldr	r2, [pc, #136]	; (8003418 <xTaskIncrementTick+0x164>)
 8003390:	6013      	str	r3, [r2, #0]
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003396:	4613      	mov	r3, r2
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	4413      	add	r3, r2
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	4a1f      	ldr	r2, [pc, #124]	; (800341c <xTaskIncrementTick+0x168>)
 80033a0:	441a      	add	r2, r3
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	3304      	adds	r3, #4
 80033a6:	4619      	mov	r1, r3
 80033a8:	4610      	mov	r0, r2
 80033aa:	f7fe ff0c 	bl	80021c6 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033b2:	4b1b      	ldr	r3, [pc, #108]	; (8003420 <xTaskIncrementTick+0x16c>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d3b5      	bcc.n	8003328 <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 80033bc:	2301      	movs	r3, #1
 80033be:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80033c0:	e7b2      	b.n	8003328 <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80033c2:	4b17      	ldr	r3, [pc, #92]	; (8003420 <xTaskIncrementTick+0x16c>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033c8:	4914      	ldr	r1, [pc, #80]	; (800341c <xTaskIncrementTick+0x168>)
 80033ca:	4613      	mov	r3, r2
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	4413      	add	r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	440b      	add	r3, r1
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d901      	bls.n	80033de <xTaskIncrementTick+0x12a>
                {
                    xSwitchRequired = pdTRUE;
 80033da:	2301      	movs	r3, #1
 80033dc:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 80033de:	4b11      	ldr	r3, [pc, #68]	; (8003424 <xTaskIncrementTick+0x170>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d007      	beq.n	80033f6 <xTaskIncrementTick+0x142>
                {
                    xSwitchRequired = pdTRUE;
 80033e6:	2301      	movs	r3, #1
 80033e8:	617b      	str	r3, [r7, #20]
 80033ea:	e004      	b.n	80033f6 <xTaskIncrementTick+0x142>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80033ec:	4b0e      	ldr	r3, [pc, #56]	; (8003428 <xTaskIncrementTick+0x174>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	3301      	adds	r3, #1
 80033f2:	4a0d      	ldr	r2, [pc, #52]	; (8003428 <xTaskIncrementTick+0x174>)
 80033f4:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80033f6:	697b      	ldr	r3, [r7, #20]
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	3718      	adds	r7, #24
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	200001c4 	.word	0x200001c4
 8003404:	200001a0 	.word	0x200001a0
 8003408:	20000154 	.word	0x20000154
 800340c:	20000158 	.word	0x20000158
 8003410:	200001b4 	.word	0x200001b4
 8003414:	200001bc 	.word	0x200001bc
 8003418:	200001a4 	.word	0x200001a4
 800341c:	200000c8 	.word	0x200000c8
 8003420:	200000c4 	.word	0x200000c4
 8003424:	200001b0 	.word	0x200001b0
 8003428:	200001ac 	.word	0x200001ac

0800342c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b086      	sub	sp, #24
 8003430:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003432:	4b2d      	ldr	r3, [pc, #180]	; (80034e8 <vTaskSwitchContext+0xbc>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d003      	beq.n	8003442 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800343a:	4b2c      	ldr	r3, [pc, #176]	; (80034ec <vTaskSwitchContext+0xc0>)
 800343c:	2201      	movs	r2, #1
 800343e:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8003440:	e04d      	b.n	80034de <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 8003442:	4b2a      	ldr	r3, [pc, #168]	; (80034ec <vTaskSwitchContext+0xc0>)
 8003444:	2200      	movs	r2, #0
 8003446:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003448:	4b29      	ldr	r3, [pc, #164]	; (80034f0 <vTaskSwitchContext+0xc4>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	fab3 f383 	clz	r3, r3
 8003454:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8003456:	7afb      	ldrb	r3, [r7, #11]
 8003458:	f1c3 031f 	rsb	r3, r3, #31
 800345c:	617b      	str	r3, [r7, #20]
 800345e:	4925      	ldr	r1, [pc, #148]	; (80034f4 <vTaskSwitchContext+0xc8>)
 8003460:	697a      	ldr	r2, [r7, #20]
 8003462:	4613      	mov	r3, r2
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	4413      	add	r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	440b      	add	r3, r1
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d10a      	bne.n	8003488 <vTaskSwitchContext+0x5c>
        __asm volatile
 8003472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003476:	f383 8811 	msr	BASEPRI, r3
 800347a:	f3bf 8f6f 	isb	sy
 800347e:	f3bf 8f4f 	dsb	sy
 8003482:	607b      	str	r3, [r7, #4]
    }
 8003484:	bf00      	nop
 8003486:	e7fe      	b.n	8003486 <vTaskSwitchContext+0x5a>
 8003488:	697a      	ldr	r2, [r7, #20]
 800348a:	4613      	mov	r3, r2
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	4413      	add	r3, r2
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	4a18      	ldr	r2, [pc, #96]	; (80034f4 <vTaskSwitchContext+0xc8>)
 8003494:	4413      	add	r3, r2
 8003496:	613b      	str	r3, [r7, #16]
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	685a      	ldr	r2, [r3, #4]
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	605a      	str	r2, [r3, #4]
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	685a      	ldr	r2, [r3, #4]
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	3308      	adds	r3, #8
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d104      	bne.n	80034b8 <vTaskSwitchContext+0x8c>
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	685a      	ldr	r2, [r3, #4]
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	605a      	str	r2, [r3, #4]
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	68db      	ldr	r3, [r3, #12]
 80034be:	4a0e      	ldr	r2, [pc, #56]	; (80034f8 <vTaskSwitchContext+0xcc>)
 80034c0:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 80034c2:	4b0d      	ldr	r3, [pc, #52]	; (80034f8 <vTaskSwitchContext+0xcc>)
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	4b0d      	ldr	r3, [pc, #52]	; (80034fc <vTaskSwitchContext+0xd0>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d102      	bne.n	80034d4 <vTaskSwitchContext+0xa8>
 80034ce:	f003 fc7f 	bl	8006dd0 <SEGGER_SYSVIEW_OnIdle>
}
 80034d2:	e004      	b.n	80034de <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 80034d4:	4b08      	ldr	r3, [pc, #32]	; (80034f8 <vTaskSwitchContext+0xcc>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4618      	mov	r0, r3
 80034da:	f003 fcd7 	bl	8006e8c <SEGGER_SYSVIEW_OnTaskStartExec>
}
 80034de:	bf00      	nop
 80034e0:	3718      	adds	r7, #24
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	200001c4 	.word	0x200001c4
 80034ec:	200001b0 	.word	0x200001b0
 80034f0:	200001a4 	.word	0x200001a4
 80034f4:	200000c8 	.word	0x200000c8
 80034f8:	200000c4 	.word	0x200000c4
 80034fc:	200001c0 	.word	0x200001c0

08003500 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b084      	sub	sp, #16
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
 8003508:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d10a      	bne.n	8003526 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8003510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003514:	f383 8811 	msr	BASEPRI, r3
 8003518:	f3bf 8f6f 	isb	sy
 800351c:	f3bf 8f4f 	dsb	sy
 8003520:	60fb      	str	r3, [r7, #12]
    }
 8003522:	bf00      	nop
 8003524:	e7fe      	b.n	8003524 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003526:	4b07      	ldr	r3, [pc, #28]	; (8003544 <vTaskPlaceOnEventList+0x44>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	3318      	adds	r3, #24
 800352c:	4619      	mov	r1, r3
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f7fe fe6d 	bl	800220e <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003534:	2101      	movs	r1, #1
 8003536:	6838      	ldr	r0, [r7, #0]
 8003538:	f000 fa72 	bl	8003a20 <prvAddCurrentTaskToDelayedList>
}
 800353c:	bf00      	nop
 800353e:	3710      	adds	r7, #16
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}
 8003544:	200000c4 	.word	0x200000c4

08003548 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003548:	b580      	push	{r7, lr}
 800354a:	b086      	sub	sp, #24
 800354c:	af00      	add	r7, sp, #0
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d10a      	bne.n	8003570 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 800355a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800355e:	f383 8811 	msr	BASEPRI, r3
 8003562:	f3bf 8f6f 	isb	sy
 8003566:	f3bf 8f4f 	dsb	sy
 800356a:	617b      	str	r3, [r7, #20]
    }
 800356c:	bf00      	nop
 800356e:	e7fe      	b.n	800356e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003570:	4b0b      	ldr	r3, [pc, #44]	; (80035a0 <vTaskPlaceOnEventListRestricted+0x58>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	3318      	adds	r3, #24
 8003576:	4619      	mov	r1, r3
 8003578:	68f8      	ldr	r0, [r7, #12]
 800357a:	f7fe fe24 	bl	80021c6 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d002      	beq.n	800358a <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 8003584:	f04f 33ff 	mov.w	r3, #4294967295
 8003588:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 800358a:	2024      	movs	r0, #36	; 0x24
 800358c:	f002 ff20 	bl	80063d0 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003590:	6879      	ldr	r1, [r7, #4]
 8003592:	68b8      	ldr	r0, [r7, #8]
 8003594:	f000 fa44 	bl	8003a20 <prvAddCurrentTaskToDelayedList>
    }
 8003598:	bf00      	nop
 800359a:	3718      	adds	r7, #24
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	200000c4 	.word	0x200000c4

080035a4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b086      	sub	sp, #24
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d10a      	bne.n	80035d0 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 80035ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035be:	f383 8811 	msr	BASEPRI, r3
 80035c2:	f3bf 8f6f 	isb	sy
 80035c6:	f3bf 8f4f 	dsb	sy
 80035ca:	60fb      	str	r3, [r7, #12]
    }
 80035cc:	bf00      	nop
 80035ce:	e7fe      	b.n	80035ce <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80035d0:	693b      	ldr	r3, [r7, #16]
 80035d2:	3318      	adds	r3, #24
 80035d4:	4618      	mov	r0, r3
 80035d6:	f7fe fe53 	bl	8002280 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80035da:	4b1f      	ldr	r3, [pc, #124]	; (8003658 <xTaskRemoveFromEventList+0xb4>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d120      	bne.n	8003624 <xTaskRemoveFromEventList+0x80>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	3304      	adds	r3, #4
 80035e6:	4618      	mov	r0, r3
 80035e8:	f7fe fe4a 	bl	8002280 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	4618      	mov	r0, r3
 80035f0:	f003 fc8e 	bl	8006f10 <SEGGER_SYSVIEW_OnTaskStartReady>
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f8:	2201      	movs	r2, #1
 80035fa:	409a      	lsls	r2, r3
 80035fc:	4b17      	ldr	r3, [pc, #92]	; (800365c <xTaskRemoveFromEventList+0xb8>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4313      	orrs	r3, r2
 8003602:	4a16      	ldr	r2, [pc, #88]	; (800365c <xTaskRemoveFromEventList+0xb8>)
 8003604:	6013      	str	r3, [r2, #0]
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800360a:	4613      	mov	r3, r2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	4413      	add	r3, r2
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	4a13      	ldr	r2, [pc, #76]	; (8003660 <xTaskRemoveFromEventList+0xbc>)
 8003614:	441a      	add	r2, r3
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	3304      	adds	r3, #4
 800361a:	4619      	mov	r1, r3
 800361c:	4610      	mov	r0, r2
 800361e:	f7fe fdd2 	bl	80021c6 <vListInsertEnd>
 8003622:	e005      	b.n	8003630 <xTaskRemoveFromEventList+0x8c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003624:	693b      	ldr	r3, [r7, #16]
 8003626:	3318      	adds	r3, #24
 8003628:	4619      	mov	r1, r3
 800362a:	480e      	ldr	r0, [pc, #56]	; (8003664 <xTaskRemoveFromEventList+0xc0>)
 800362c:	f7fe fdcb 	bl	80021c6 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003634:	4b0c      	ldr	r3, [pc, #48]	; (8003668 <xTaskRemoveFromEventList+0xc4>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800363a:	429a      	cmp	r2, r3
 800363c:	d905      	bls.n	800364a <xTaskRemoveFromEventList+0xa6>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800363e:	2301      	movs	r3, #1
 8003640:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003642:	4b0a      	ldr	r3, [pc, #40]	; (800366c <xTaskRemoveFromEventList+0xc8>)
 8003644:	2201      	movs	r2, #1
 8003646:	601a      	str	r2, [r3, #0]
 8003648:	e001      	b.n	800364e <xTaskRemoveFromEventList+0xaa>
    }
    else
    {
        xReturn = pdFALSE;
 800364a:	2300      	movs	r3, #0
 800364c:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800364e:	697b      	ldr	r3, [r7, #20]
}
 8003650:	4618      	mov	r0, r3
 8003652:	3718      	adds	r7, #24
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}
 8003658:	200001c4 	.word	0x200001c4
 800365c:	200001a4 	.word	0x200001a4
 8003660:	200000c8 	.word	0x200000c8
 8003664:	2000015c 	.word	0x2000015c
 8003668:	200000c4 	.word	0x200000c4
 800366c:	200001b0 	.word	0x200001b0

08003670 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003678:	4b06      	ldr	r3, [pc, #24]	; (8003694 <vTaskInternalSetTimeOutState+0x24>)
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003680:	4b05      	ldr	r3, [pc, #20]	; (8003698 <vTaskInternalSetTimeOutState+0x28>)
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	605a      	str	r2, [r3, #4]
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr
 8003694:	200001b4 	.word	0x200001b4
 8003698:	200001a0 	.word	0x200001a0

0800369c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b088      	sub	sp, #32
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d10a      	bne.n	80036c2 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 80036ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036b0:	f383 8811 	msr	BASEPRI, r3
 80036b4:	f3bf 8f6f 	isb	sy
 80036b8:	f3bf 8f4f 	dsb	sy
 80036bc:	613b      	str	r3, [r7, #16]
    }
 80036be:	bf00      	nop
 80036c0:	e7fe      	b.n	80036c0 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d10a      	bne.n	80036de <xTaskCheckForTimeOut+0x42>
        __asm volatile
 80036c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036cc:	f383 8811 	msr	BASEPRI, r3
 80036d0:	f3bf 8f6f 	isb	sy
 80036d4:	f3bf 8f4f 	dsb	sy
 80036d8:	60fb      	str	r3, [r7, #12]
    }
 80036da:	bf00      	nop
 80036dc:	e7fe      	b.n	80036dc <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 80036de:	f000 fed9 	bl	8004494 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80036e2:	4b1f      	ldr	r3, [pc, #124]	; (8003760 <xTaskCheckForTimeOut+0xc4>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	69ba      	ldr	r2, [r7, #24]
 80036ee:	1ad3      	subs	r3, r2, r3
 80036f0:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036fa:	d102      	bne.n	8003702 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80036fc:	2300      	movs	r3, #0
 80036fe:	61fb      	str	r3, [r7, #28]
 8003700:	e026      	b.n	8003750 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	4b17      	ldr	r3, [pc, #92]	; (8003764 <xTaskCheckForTimeOut+0xc8>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	429a      	cmp	r2, r3
 800370c:	d00a      	beq.n	8003724 <xTaskCheckForTimeOut+0x88>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	69ba      	ldr	r2, [r7, #24]
 8003714:	429a      	cmp	r2, r3
 8003716:	d305      	bcc.n	8003724 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003718:	2301      	movs	r3, #1
 800371a:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	2200      	movs	r2, #0
 8003720:	601a      	str	r2, [r3, #0]
 8003722:	e015      	b.n	8003750 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	697a      	ldr	r2, [r7, #20]
 800372a:	429a      	cmp	r2, r3
 800372c:	d20b      	bcs.n	8003746 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	1ad2      	subs	r2, r2, r3
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f7ff ff98 	bl	8003670 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003740:	2300      	movs	r3, #0
 8003742:	61fb      	str	r3, [r7, #28]
 8003744:	e004      	b.n	8003750 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	2200      	movs	r2, #0
 800374a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800374c:	2301      	movs	r3, #1
 800374e:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003750:	f000 fed0 	bl	80044f4 <vPortExitCritical>

    return xReturn;
 8003754:	69fb      	ldr	r3, [r7, #28]
}
 8003756:	4618      	mov	r0, r3
 8003758:	3720      	adds	r7, #32
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
 800375e:	bf00      	nop
 8003760:	200001a0 	.word	0x200001a0
 8003764:	200001b4 	.word	0x200001b4

08003768 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003768:	b480      	push	{r7}
 800376a:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800376c:	4b03      	ldr	r3, [pc, #12]	; (800377c <vTaskMissedYield+0x14>)
 800376e:	2201      	movs	r2, #1
 8003770:	601a      	str	r2, [r3, #0]
}
 8003772:	bf00      	nop
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr
 800377c:	200001b0 	.word	0x200001b0

08003780 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b082      	sub	sp, #8
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003788:	f000 f852 	bl	8003830 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800378c:	4b06      	ldr	r3, [pc, #24]	; (80037a8 <prvIdleTask+0x28>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	2b01      	cmp	r3, #1
 8003792:	d9f9      	bls.n	8003788 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8003794:	4b05      	ldr	r3, [pc, #20]	; (80037ac <prvIdleTask+0x2c>)
 8003796:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800379a:	601a      	str	r2, [r3, #0]
 800379c:	f3bf 8f4f 	dsb	sy
 80037a0:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80037a4:	e7f0      	b.n	8003788 <prvIdleTask+0x8>
 80037a6:	bf00      	nop
 80037a8:	200000c8 	.word	0x200000c8
 80037ac:	e000ed04 	.word	0xe000ed04

080037b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80037b6:	2300      	movs	r3, #0
 80037b8:	607b      	str	r3, [r7, #4]
 80037ba:	e00c      	b.n	80037d6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80037bc:	687a      	ldr	r2, [r7, #4]
 80037be:	4613      	mov	r3, r2
 80037c0:	009b      	lsls	r3, r3, #2
 80037c2:	4413      	add	r3, r2
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	4a12      	ldr	r2, [pc, #72]	; (8003810 <prvInitialiseTaskLists+0x60>)
 80037c8:	4413      	add	r3, r2
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7fe fcce 	bl	800216c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	3301      	adds	r3, #1
 80037d4:	607b      	str	r3, [r7, #4]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2b04      	cmp	r3, #4
 80037da:	d9ef      	bls.n	80037bc <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80037dc:	480d      	ldr	r0, [pc, #52]	; (8003814 <prvInitialiseTaskLists+0x64>)
 80037de:	f7fe fcc5 	bl	800216c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80037e2:	480d      	ldr	r0, [pc, #52]	; (8003818 <prvInitialiseTaskLists+0x68>)
 80037e4:	f7fe fcc2 	bl	800216c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80037e8:	480c      	ldr	r0, [pc, #48]	; (800381c <prvInitialiseTaskLists+0x6c>)
 80037ea:	f7fe fcbf 	bl	800216c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80037ee:	480c      	ldr	r0, [pc, #48]	; (8003820 <prvInitialiseTaskLists+0x70>)
 80037f0:	f7fe fcbc 	bl	800216c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80037f4:	480b      	ldr	r0, [pc, #44]	; (8003824 <prvInitialiseTaskLists+0x74>)
 80037f6:	f7fe fcb9 	bl	800216c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80037fa:	4b0b      	ldr	r3, [pc, #44]	; (8003828 <prvInitialiseTaskLists+0x78>)
 80037fc:	4a05      	ldr	r2, [pc, #20]	; (8003814 <prvInitialiseTaskLists+0x64>)
 80037fe:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003800:	4b0a      	ldr	r3, [pc, #40]	; (800382c <prvInitialiseTaskLists+0x7c>)
 8003802:	4a05      	ldr	r2, [pc, #20]	; (8003818 <prvInitialiseTaskLists+0x68>)
 8003804:	601a      	str	r2, [r3, #0]
}
 8003806:	bf00      	nop
 8003808:	3708      	adds	r7, #8
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	200000c8 	.word	0x200000c8
 8003814:	2000012c 	.word	0x2000012c
 8003818:	20000140 	.word	0x20000140
 800381c:	2000015c 	.word	0x2000015c
 8003820:	20000170 	.word	0x20000170
 8003824:	20000188 	.word	0x20000188
 8003828:	20000154 	.word	0x20000154
 800382c:	20000158 	.word	0x20000158

08003830 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003836:	e019      	b.n	800386c <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8003838:	f000 fe2c 	bl	8004494 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800383c:	4b10      	ldr	r3, [pc, #64]	; (8003880 <prvCheckTasksWaitingTermination+0x50>)
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	3304      	adds	r3, #4
 8003848:	4618      	mov	r0, r3
 800384a:	f7fe fd19 	bl	8002280 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 800384e:	4b0d      	ldr	r3, [pc, #52]	; (8003884 <prvCheckTasksWaitingTermination+0x54>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	3b01      	subs	r3, #1
 8003854:	4a0b      	ldr	r2, [pc, #44]	; (8003884 <prvCheckTasksWaitingTermination+0x54>)
 8003856:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8003858:	4b0b      	ldr	r3, [pc, #44]	; (8003888 <prvCheckTasksWaitingTermination+0x58>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	3b01      	subs	r3, #1
 800385e:	4a0a      	ldr	r2, [pc, #40]	; (8003888 <prvCheckTasksWaitingTermination+0x58>)
 8003860:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8003862:	f000 fe47 	bl	80044f4 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f000 f810 	bl	800388c <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800386c:	4b06      	ldr	r3, [pc, #24]	; (8003888 <prvCheckTasksWaitingTermination+0x58>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d1e1      	bne.n	8003838 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8003874:	bf00      	nop
 8003876:	bf00      	nop
 8003878:	3708      	adds	r7, #8
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	20000170 	.word	0x20000170
 8003884:	2000019c 	.word	0x2000019c
 8003888:	20000184 	.word	0x20000184

0800388c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003898:	4618      	mov	r0, r3
 800389a:	f001 f807 	bl	80048ac <vPortFree>
                vPortFree( pxTCB );
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f001 f804 	bl	80048ac <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80038a4:	bf00      	nop
 80038a6:	3708      	adds	r7, #8
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80038b0:	4b0a      	ldr	r3, [pc, #40]	; (80038dc <prvResetNextTaskUnblockTime+0x30>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d104      	bne.n	80038c4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80038ba:	4b09      	ldr	r3, [pc, #36]	; (80038e0 <prvResetNextTaskUnblockTime+0x34>)
 80038bc:	f04f 32ff 	mov.w	r2, #4294967295
 80038c0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80038c2:	e005      	b.n	80038d0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80038c4:	4b05      	ldr	r3, [pc, #20]	; (80038dc <prvResetNextTaskUnblockTime+0x30>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a04      	ldr	r2, [pc, #16]	; (80038e0 <prvResetNextTaskUnblockTime+0x34>)
 80038ce:	6013      	str	r3, [r2, #0]
}
 80038d0:	bf00      	nop
 80038d2:	46bd      	mov	sp, r7
 80038d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d8:	4770      	bx	lr
 80038da:	bf00      	nop
 80038dc:	20000154 	.word	0x20000154
 80038e0:	200001bc 	.word	0x200001bc

080038e4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80038ea:	4b0b      	ldr	r3, [pc, #44]	; (8003918 <xTaskGetSchedulerState+0x34>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d102      	bne.n	80038f8 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80038f2:	2301      	movs	r3, #1
 80038f4:	607b      	str	r3, [r7, #4]
 80038f6:	e008      	b.n	800390a <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038f8:	4b08      	ldr	r3, [pc, #32]	; (800391c <xTaskGetSchedulerState+0x38>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d102      	bne.n	8003906 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003900:	2302      	movs	r3, #2
 8003902:	607b      	str	r3, [r7, #4]
 8003904:	e001      	b.n	800390a <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003906:	2300      	movs	r3, #0
 8003908:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800390a:	687b      	ldr	r3, [r7, #4]
    }
 800390c:	4618      	mov	r0, r3
 800390e:	370c      	adds	r7, #12
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr
 8003918:	200001a8 	.word	0x200001a8
 800391c:	200001c4 	.word	0x200001c4

08003920 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8003920:	b580      	push	{r7, lr}
 8003922:	b086      	sub	sp, #24
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800392c:	2300      	movs	r3, #0
 800392e:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d068      	beq.n	8003a08 <xTaskPriorityDisinherit+0xe8>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8003936:	4b37      	ldr	r3, [pc, #220]	; (8003a14 <xTaskPriorityDisinherit+0xf4>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	693a      	ldr	r2, [r7, #16]
 800393c:	429a      	cmp	r2, r3
 800393e:	d00a      	beq.n	8003956 <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8003940:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003944:	f383 8811 	msr	BASEPRI, r3
 8003948:	f3bf 8f6f 	isb	sy
 800394c:	f3bf 8f4f 	dsb	sy
 8003950:	60fb      	str	r3, [r7, #12]
    }
 8003952:	bf00      	nop
 8003954:	e7fe      	b.n	8003954 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800395a:	2b00      	cmp	r3, #0
 800395c:	d10a      	bne.n	8003974 <xTaskPriorityDisinherit+0x54>
        __asm volatile
 800395e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003962:	f383 8811 	msr	BASEPRI, r3
 8003966:	f3bf 8f6f 	isb	sy
 800396a:	f3bf 8f4f 	dsb	sy
 800396e:	60bb      	str	r3, [r7, #8]
    }
 8003970:	bf00      	nop
 8003972:	e7fe      	b.n	8003972 <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003978:	1e5a      	subs	r2, r3, #1
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003986:	429a      	cmp	r2, r3
 8003988:	d03e      	beq.n	8003a08 <xTaskPriorityDisinherit+0xe8>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800398e:	2b00      	cmp	r3, #0
 8003990:	d13a      	bne.n	8003a08 <xTaskPriorityDisinherit+0xe8>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	3304      	adds	r3, #4
 8003996:	4618      	mov	r0, r3
 8003998:	f7fe fc72 	bl	8002280 <uxListRemove>
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d10a      	bne.n	80039b8 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a6:	2201      	movs	r2, #1
 80039a8:	fa02 f303 	lsl.w	r3, r2, r3
 80039ac:	43da      	mvns	r2, r3
 80039ae:	4b1a      	ldr	r3, [pc, #104]	; (8003a18 <xTaskPriorityDisinherit+0xf8>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4013      	ands	r3, r2
 80039b4:	4a18      	ldr	r2, [pc, #96]	; (8003a18 <xTaskPriorityDisinherit+0xf8>)
 80039b6:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4619      	mov	r1, r3
 80039bc:	204a      	movs	r0, #74	; 0x4a
 80039be:	f002 fd25 	bl	800640c <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ce:	f1c3 0205 	rsb	r2, r3, #5
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039da:	2201      	movs	r2, #1
 80039dc:	409a      	lsls	r2, r3
 80039de:	4b0e      	ldr	r3, [pc, #56]	; (8003a18 <xTaskPriorityDisinherit+0xf8>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	4a0c      	ldr	r2, [pc, #48]	; (8003a18 <xTaskPriorityDisinherit+0xf8>)
 80039e6:	6013      	str	r3, [r2, #0]
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039ec:	4613      	mov	r3, r2
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	4413      	add	r3, r2
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	4a09      	ldr	r2, [pc, #36]	; (8003a1c <xTaskPriorityDisinherit+0xfc>)
 80039f6:	441a      	add	r2, r3
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	3304      	adds	r3, #4
 80039fc:	4619      	mov	r1, r3
 80039fe:	4610      	mov	r0, r2
 8003a00:	f7fe fbe1 	bl	80021c6 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8003a04:	2301      	movs	r3, #1
 8003a06:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003a08:	697b      	ldr	r3, [r7, #20]
    }
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3718      	adds	r7, #24
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	200000c4 	.word	0x200000c4
 8003a18:	200001a4 	.word	0x200001a4
 8003a1c:	200000c8 	.word	0x200000c8

08003a20 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003a2a:	4b32      	ldr	r3, [pc, #200]	; (8003af4 <prvAddCurrentTaskToDelayedList+0xd4>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003a30:	4b31      	ldr	r3, [pc, #196]	; (8003af8 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	3304      	adds	r3, #4
 8003a36:	4618      	mov	r0, r3
 8003a38:	f7fe fc22 	bl	8002280 <uxListRemove>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d10b      	bne.n	8003a5a <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003a42:	4b2d      	ldr	r3, [pc, #180]	; (8003af8 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a48:	2201      	movs	r2, #1
 8003a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4e:	43da      	mvns	r2, r3
 8003a50:	4b2a      	ldr	r3, [pc, #168]	; (8003afc <prvAddCurrentTaskToDelayedList+0xdc>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4013      	ands	r3, r2
 8003a56:	4a29      	ldr	r2, [pc, #164]	; (8003afc <prvAddCurrentTaskToDelayedList+0xdc>)
 8003a58:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a60:	d110      	bne.n	8003a84 <prvAddCurrentTaskToDelayedList+0x64>
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d00d      	beq.n	8003a84 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8003a68:	4b23      	ldr	r3, [pc, #140]	; (8003af8 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	211b      	movs	r1, #27
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f003 fa90 	bl	8006f94 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a74:	4b20      	ldr	r3, [pc, #128]	; (8003af8 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	3304      	adds	r3, #4
 8003a7a:	4619      	mov	r1, r3
 8003a7c:	4820      	ldr	r0, [pc, #128]	; (8003b00 <prvAddCurrentTaskToDelayedList+0xe0>)
 8003a7e:	f7fe fba2 	bl	80021c6 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003a82:	e032      	b.n	8003aea <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8003a84:	68fa      	ldr	r2, [r7, #12]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4413      	add	r3, r2
 8003a8a:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003a8c:	4b1a      	ldr	r3, [pc, #104]	; (8003af8 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	68ba      	ldr	r2, [r7, #8]
 8003a92:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8003a94:	68ba      	ldr	r2, [r7, #8]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d20f      	bcs.n	8003abc <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8003a9c:	4b16      	ldr	r3, [pc, #88]	; (8003af8 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2104      	movs	r1, #4
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f003 fa76 	bl	8006f94 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003aa8:	4b16      	ldr	r3, [pc, #88]	; (8003b04 <prvAddCurrentTaskToDelayedList+0xe4>)
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	4b12      	ldr	r3, [pc, #72]	; (8003af8 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	3304      	adds	r3, #4
 8003ab2:	4619      	mov	r1, r3
 8003ab4:	4610      	mov	r0, r2
 8003ab6:	f7fe fbaa 	bl	800220e <vListInsert>
}
 8003aba:	e016      	b.n	8003aea <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 8003abc:	4b0e      	ldr	r3, [pc, #56]	; (8003af8 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	2104      	movs	r1, #4
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f003 fa66 	bl	8006f94 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003ac8:	4b0f      	ldr	r3, [pc, #60]	; (8003b08 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	4b0a      	ldr	r3, [pc, #40]	; (8003af8 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	3304      	adds	r3, #4
 8003ad2:	4619      	mov	r1, r3
 8003ad4:	4610      	mov	r0, r2
 8003ad6:	f7fe fb9a 	bl	800220e <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8003ada:	4b0c      	ldr	r3, [pc, #48]	; (8003b0c <prvAddCurrentTaskToDelayedList+0xec>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	68ba      	ldr	r2, [r7, #8]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d202      	bcs.n	8003aea <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8003ae4:	4a09      	ldr	r2, [pc, #36]	; (8003b0c <prvAddCurrentTaskToDelayedList+0xec>)
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	6013      	str	r3, [r2, #0]
}
 8003aea:	bf00      	nop
 8003aec:	3710      	adds	r7, #16
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	200001a0 	.word	0x200001a0
 8003af8:	200000c4 	.word	0x200000c4
 8003afc:	200001a4 	.word	0x200001a4
 8003b00:	20000188 	.word	0x20000188
 8003b04:	20000158 	.word	0x20000158
 8003b08:	20000154 	.word	0x20000154
 8003b0c:	200001bc 	.word	0x200001bc

08003b10 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8003b16:	2300      	movs	r3, #0
 8003b18:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003b1a:	f000 fad5 	bl	80040c8 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003b1e:	4b11      	ldr	r3, [pc, #68]	; (8003b64 <xTimerCreateTimerTask+0x54>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d00b      	beq.n	8003b3e <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8003b26:	4b10      	ldr	r3, [pc, #64]	; (8003b68 <xTimerCreateTimerTask+0x58>)
 8003b28:	9301      	str	r3, [sp, #4]
 8003b2a:	2302      	movs	r3, #2
 8003b2c:	9300      	str	r3, [sp, #0]
 8003b2e:	2300      	movs	r3, #0
 8003b30:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003b34:	490d      	ldr	r1, [pc, #52]	; (8003b6c <xTimerCreateTimerTask+0x5c>)
 8003b36:	480e      	ldr	r0, [pc, #56]	; (8003b70 <xTimerCreateTimerTask+0x60>)
 8003b38:	f7ff f926 	bl	8002d88 <xTaskCreate>
 8003b3c:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d10a      	bne.n	8003b5a <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8003b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b48:	f383 8811 	msr	BASEPRI, r3
 8003b4c:	f3bf 8f6f 	isb	sy
 8003b50:	f3bf 8f4f 	dsb	sy
 8003b54:	603b      	str	r3, [r7, #0]
    }
 8003b56:	bf00      	nop
 8003b58:	e7fe      	b.n	8003b58 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8003b5a:	687b      	ldr	r3, [r7, #4]
    }
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3708      	adds	r7, #8
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	200001f8 	.word	0x200001f8
 8003b68:	200001fc 	.word	0x200001fc
 8003b6c:	08007488 	.word	0x08007488
 8003b70:	08003ca9 	.word	0x08003ca9

08003b74 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b08a      	sub	sp, #40	; 0x28
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	60b9      	str	r1, [r7, #8]
 8003b7e:	607a      	str	r2, [r7, #4]
 8003b80:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8003b82:	2300      	movs	r3, #0
 8003b84:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d10a      	bne.n	8003ba2 <xTimerGenericCommand+0x2e>
        __asm volatile
 8003b8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b90:	f383 8811 	msr	BASEPRI, r3
 8003b94:	f3bf 8f6f 	isb	sy
 8003b98:	f3bf 8f4f 	dsb	sy
 8003b9c:	623b      	str	r3, [r7, #32]
    }
 8003b9e:	bf00      	nop
 8003ba0:	e7fe      	b.n	8003ba0 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8003ba2:	4b1a      	ldr	r3, [pc, #104]	; (8003c0c <xTimerGenericCommand+0x98>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d02a      	beq.n	8003c00 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	2b05      	cmp	r3, #5
 8003bba:	dc18      	bgt.n	8003bee <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003bbc:	f7ff fe92 	bl	80038e4 <xTaskGetSchedulerState>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d109      	bne.n	8003bda <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003bc6:	4b11      	ldr	r3, [pc, #68]	; (8003c0c <xTimerGenericCommand+0x98>)
 8003bc8:	6818      	ldr	r0, [r3, #0]
 8003bca:	f107 0114 	add.w	r1, r7, #20
 8003bce:	2300      	movs	r3, #0
 8003bd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003bd2:	f7fe fc6f 	bl	80024b4 <xQueueGenericSend>
 8003bd6:	6278      	str	r0, [r7, #36]	; 0x24
 8003bd8:	e012      	b.n	8003c00 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003bda:	4b0c      	ldr	r3, [pc, #48]	; (8003c0c <xTimerGenericCommand+0x98>)
 8003bdc:	6818      	ldr	r0, [r3, #0]
 8003bde:	f107 0114 	add.w	r1, r7, #20
 8003be2:	2300      	movs	r3, #0
 8003be4:	2200      	movs	r2, #0
 8003be6:	f7fe fc65 	bl	80024b4 <xQueueGenericSend>
 8003bea:	6278      	str	r0, [r7, #36]	; 0x24
 8003bec:	e008      	b.n	8003c00 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003bee:	4b07      	ldr	r3, [pc, #28]	; (8003c0c <xTimerGenericCommand+0x98>)
 8003bf0:	6818      	ldr	r0, [r3, #0]
 8003bf2:	f107 0114 	add.w	r1, r7, #20
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	683a      	ldr	r2, [r7, #0]
 8003bfa:	f7fe fd81 	bl	8002700 <xQueueGenericSendFromISR>
 8003bfe:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8003c02:	4618      	mov	r0, r3
 8003c04:	3728      	adds	r7, #40	; 0x28
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	200001f8 	.word	0x200001f8

08003c10 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b088      	sub	sp, #32
 8003c14:	af02      	add	r7, sp, #8
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c1a:	4b22      	ldr	r3, [pc, #136]	; (8003ca4 <prvProcessExpiredTimer+0x94>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	3304      	adds	r3, #4
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f7fe fb29 	bl	8002280 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c34:	f003 0304 	and.w	r3, r3, #4
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d022      	beq.n	8003c82 <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	699a      	ldr	r2, [r3, #24]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	18d1      	adds	r1, r2, r3
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	683a      	ldr	r2, [r7, #0]
 8003c48:	6978      	ldr	r0, [r7, #20]
 8003c4a:	f000 f8d1 	bl	8003df0 <prvInsertTimerInActiveList>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d01f      	beq.n	8003c94 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003c54:	2300      	movs	r3, #0
 8003c56:	9300      	str	r3, [sp, #0]
 8003c58:	2300      	movs	r3, #0
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	2100      	movs	r1, #0
 8003c5e:	6978      	ldr	r0, [r7, #20]
 8003c60:	f7ff ff88 	bl	8003b74 <xTimerGenericCommand>
 8003c64:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d113      	bne.n	8003c94 <prvProcessExpiredTimer+0x84>
        __asm volatile
 8003c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c70:	f383 8811 	msr	BASEPRI, r3
 8003c74:	f3bf 8f6f 	isb	sy
 8003c78:	f3bf 8f4f 	dsb	sy
 8003c7c:	60fb      	str	r3, [r7, #12]
    }
 8003c7e:	bf00      	nop
 8003c80:	e7fe      	b.n	8003c80 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c88:	f023 0301 	bic.w	r3, r3, #1
 8003c8c:	b2da      	uxtb	r2, r3
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	6a1b      	ldr	r3, [r3, #32]
 8003c98:	6978      	ldr	r0, [r7, #20]
 8003c9a:	4798      	blx	r3
    }
 8003c9c:	bf00      	nop
 8003c9e:	3718      	adds	r7, #24
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}
 8003ca4:	200001f0 	.word	0x200001f0

08003ca8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003cb0:	f107 0308 	add.w	r3, r7, #8
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f000 f857 	bl	8003d68 <prvGetNextExpireTime>
 8003cba:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	68f8      	ldr	r0, [r7, #12]
 8003cc2:	f000 f803 	bl	8003ccc <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003cc6:	f000 f8d5 	bl	8003e74 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003cca:	e7f1      	b.n	8003cb0 <prvTimerTask+0x8>

08003ccc <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b084      	sub	sp, #16
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003cd6:	f7ff fa1d 	bl	8003114 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003cda:	f107 0308 	add.w	r3, r7, #8
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f000 f866 	bl	8003db0 <prvSampleTimeNow>
 8003ce4:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d130      	bne.n	8003d4e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d10a      	bne.n	8003d08 <prvProcessTimerOrBlockTask+0x3c>
 8003cf2:	687a      	ldr	r2, [r7, #4]
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d806      	bhi.n	8003d08 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003cfa:	f7ff fa19 	bl	8003130 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003cfe:	68f9      	ldr	r1, [r7, #12]
 8003d00:	6878      	ldr	r0, [r7, #4]
 8003d02:	f7ff ff85 	bl	8003c10 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003d06:	e024      	b.n	8003d52 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d008      	beq.n	8003d20 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003d0e:	4b13      	ldr	r3, [pc, #76]	; (8003d5c <prvProcessTimerOrBlockTask+0x90>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d101      	bne.n	8003d1c <prvProcessTimerOrBlockTask+0x50>
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e000      	b.n	8003d1e <prvProcessTimerOrBlockTask+0x52>
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003d20:	4b0f      	ldr	r3, [pc, #60]	; (8003d60 <prvProcessTimerOrBlockTask+0x94>)
 8003d22:	6818      	ldr	r0, [r3, #0]
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	683a      	ldr	r2, [r7, #0]
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	f7fe fff7 	bl	8002d20 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003d32:	f7ff f9fd 	bl	8003130 <xTaskResumeAll>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d10a      	bne.n	8003d52 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003d3c:	4b09      	ldr	r3, [pc, #36]	; (8003d64 <prvProcessTimerOrBlockTask+0x98>)
 8003d3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d42:	601a      	str	r2, [r3, #0]
 8003d44:	f3bf 8f4f 	dsb	sy
 8003d48:	f3bf 8f6f 	isb	sy
    }
 8003d4c:	e001      	b.n	8003d52 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8003d4e:	f7ff f9ef 	bl	8003130 <xTaskResumeAll>
    }
 8003d52:	bf00      	nop
 8003d54:	3710      	adds	r7, #16
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	200001f4 	.word	0x200001f4
 8003d60:	200001f8 	.word	0x200001f8
 8003d64:	e000ed04 	.word	0xe000ed04

08003d68 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003d68:	b480      	push	{r7}
 8003d6a:	b085      	sub	sp, #20
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003d70:	4b0e      	ldr	r3, [pc, #56]	; (8003dac <prvGetNextExpireTime+0x44>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d101      	bne.n	8003d7e <prvGetNextExpireTime+0x16>
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	e000      	b.n	8003d80 <prvGetNextExpireTime+0x18>
 8003d7e:	2200      	movs	r2, #0
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d105      	bne.n	8003d98 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003d8c:	4b07      	ldr	r3, [pc, #28]	; (8003dac <prvGetNextExpireTime+0x44>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	68db      	ldr	r3, [r3, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	60fb      	str	r3, [r7, #12]
 8003d96:	e001      	b.n	8003d9c <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
    }
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3714      	adds	r7, #20
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr
 8003daa:	bf00      	nop
 8003dac:	200001f0 	.word	0x200001f0

08003db0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003db8:	f7ff fa5a 	bl	8003270 <xTaskGetTickCount>
 8003dbc:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003dbe:	4b0b      	ldr	r3, [pc, #44]	; (8003dec <prvSampleTimeNow+0x3c>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	68fa      	ldr	r2, [r7, #12]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d205      	bcs.n	8003dd4 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003dc8:	f000 f91a 	bl	8004000 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	601a      	str	r2, [r3, #0]
 8003dd2:	e002      	b.n	8003dda <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003dda:	4a04      	ldr	r2, [pc, #16]	; (8003dec <prvSampleTimeNow+0x3c>)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003de0:	68fb      	ldr	r3, [r7, #12]
    }
 8003de2:	4618      	mov	r0, r3
 8003de4:	3710      	adds	r7, #16
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}
 8003dea:	bf00      	nop
 8003dec:	20000200 	.word	0x20000200

08003df0 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b086      	sub	sp, #24
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	60f8      	str	r0, [r7, #12]
 8003df8:	60b9      	str	r1, [r7, #8]
 8003dfa:	607a      	str	r2, [r7, #4]
 8003dfc:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	68ba      	ldr	r2, [r7, #8]
 8003e06:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	68fa      	ldr	r2, [r7, #12]
 8003e0c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003e0e:	68ba      	ldr	r2, [r7, #8]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	429a      	cmp	r2, r3
 8003e14:	d812      	bhi.n	8003e3c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e16:	687a      	ldr	r2, [r7, #4]
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	1ad2      	subs	r2, r2, r3
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	699b      	ldr	r3, [r3, #24]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d302      	bcc.n	8003e2a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003e24:	2301      	movs	r3, #1
 8003e26:	617b      	str	r3, [r7, #20]
 8003e28:	e01b      	b.n	8003e62 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003e2a:	4b10      	ldr	r3, [pc, #64]	; (8003e6c <prvInsertTimerInActiveList+0x7c>)
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	3304      	adds	r3, #4
 8003e32:	4619      	mov	r1, r3
 8003e34:	4610      	mov	r0, r2
 8003e36:	f7fe f9ea 	bl	800220e <vListInsert>
 8003e3a:	e012      	b.n	8003e62 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d206      	bcs.n	8003e52 <prvInsertTimerInActiveList+0x62>
 8003e44:	68ba      	ldr	r2, [r7, #8]
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d302      	bcc.n	8003e52 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	617b      	str	r3, [r7, #20]
 8003e50:	e007      	b.n	8003e62 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003e52:	4b07      	ldr	r3, [pc, #28]	; (8003e70 <prvInsertTimerInActiveList+0x80>)
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	3304      	adds	r3, #4
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	4610      	mov	r0, r2
 8003e5e:	f7fe f9d6 	bl	800220e <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003e62:	697b      	ldr	r3, [r7, #20]
    }
 8003e64:	4618      	mov	r0, r3
 8003e66:	3718      	adds	r7, #24
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	200001f4 	.word	0x200001f4
 8003e70:	200001f0 	.word	0x200001f0

08003e74 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b08c      	sub	sp, #48	; 0x30
 8003e78:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003e7a:	e0ae      	b.n	8003fda <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	f2c0 80ab 	blt.w	8003fda <prvProcessReceivedCommands+0x166>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e8a:	695b      	ldr	r3, [r3, #20]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d004      	beq.n	8003e9a <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e92:	3304      	adds	r3, #4
 8003e94:	4618      	mov	r0, r3
 8003e96:	f7fe f9f3 	bl	8002280 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003e9a:	1d3b      	adds	r3, r7, #4
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f7ff ff87 	bl	8003db0 <prvSampleTimeNow>
 8003ea2:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	2b09      	cmp	r3, #9
 8003ea8:	f200 8096 	bhi.w	8003fd8 <prvProcessReceivedCommands+0x164>
 8003eac:	a201      	add	r2, pc, #4	; (adr r2, 8003eb4 <prvProcessReceivedCommands+0x40>)
 8003eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eb2:	bf00      	nop
 8003eb4:	08003edd 	.word	0x08003edd
 8003eb8:	08003edd 	.word	0x08003edd
 8003ebc:	08003edd 	.word	0x08003edd
 8003ec0:	08003f51 	.word	0x08003f51
 8003ec4:	08003f65 	.word	0x08003f65
 8003ec8:	08003faf 	.word	0x08003faf
 8003ecc:	08003edd 	.word	0x08003edd
 8003ed0:	08003edd 	.word	0x08003edd
 8003ed4:	08003f51 	.word	0x08003f51
 8003ed8:	08003f65 	.word	0x08003f65
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ede:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ee2:	f043 0301 	orr.w	r3, r3, #1
 8003ee6:	b2da      	uxtb	r2, r3
 8003ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003eee:	68fa      	ldr	r2, [r7, #12]
 8003ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef2:	699b      	ldr	r3, [r3, #24]
 8003ef4:	18d1      	adds	r1, r2, r3
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	6a3a      	ldr	r2, [r7, #32]
 8003efa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003efc:	f7ff ff78 	bl	8003df0 <prvInsertTimerInActiveList>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d069      	beq.n	8003fda <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f08:	6a1b      	ldr	r3, [r3, #32]
 8003f0a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003f0c:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f10:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f14:	f003 0304 	and.w	r3, r3, #4
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d05e      	beq.n	8003fda <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003f1c:	68fa      	ldr	r2, [r7, #12]
 8003f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f20:	699b      	ldr	r3, [r3, #24]
 8003f22:	441a      	add	r2, r3
 8003f24:	2300      	movs	r3, #0
 8003f26:	9300      	str	r3, [sp, #0]
 8003f28:	2300      	movs	r3, #0
 8003f2a:	2100      	movs	r1, #0
 8003f2c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003f2e:	f7ff fe21 	bl	8003b74 <xTimerGenericCommand>
 8003f32:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d14f      	bne.n	8003fda <prvProcessReceivedCommands+0x166>
        __asm volatile
 8003f3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f3e:	f383 8811 	msr	BASEPRI, r3
 8003f42:	f3bf 8f6f 	isb	sy
 8003f46:	f3bf 8f4f 	dsb	sy
 8003f4a:	61bb      	str	r3, [r7, #24]
    }
 8003f4c:	bf00      	nop
 8003f4e:	e7fe      	b.n	8003f4e <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f56:	f023 0301 	bic.w	r3, r3, #1
 8003f5a:	b2da      	uxtb	r2, r3
 8003f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8003f62:	e03a      	b.n	8003fda <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f66:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f6a:	f043 0301 	orr.w	r3, r3, #1
 8003f6e:	b2da      	uxtb	r2, r3
 8003f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003f76:	68fa      	ldr	r2, [r7, #12]
 8003f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f7a:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f7e:	699b      	ldr	r3, [r3, #24]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d10a      	bne.n	8003f9a <prvProcessReceivedCommands+0x126>
        __asm volatile
 8003f84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f88:	f383 8811 	msr	BASEPRI, r3
 8003f8c:	f3bf 8f6f 	isb	sy
 8003f90:	f3bf 8f4f 	dsb	sy
 8003f94:	617b      	str	r3, [r7, #20]
    }
 8003f96:	bf00      	nop
 8003f98:	e7fe      	b.n	8003f98 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f9c:	699a      	ldr	r2, [r3, #24]
 8003f9e:	6a3b      	ldr	r3, [r7, #32]
 8003fa0:	18d1      	adds	r1, r2, r3
 8003fa2:	6a3b      	ldr	r3, [r7, #32]
 8003fa4:	6a3a      	ldr	r2, [r7, #32]
 8003fa6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003fa8:	f7ff ff22 	bl	8003df0 <prvInsertTimerInActiveList>
                        break;
 8003fac:	e015      	b.n	8003fda <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003fb4:	f003 0302 	and.w	r3, r3, #2
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d103      	bne.n	8003fc4 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8003fbc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003fbe:	f000 fc75 	bl	80048ac <vPortFree>
 8003fc2:	e00a      	b.n	8003fda <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003fca:	f023 0301 	bic.w	r3, r3, #1
 8003fce:	b2da      	uxtb	r2, r3
 8003fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003fd6:	e000      	b.n	8003fda <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
 8003fd8:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003fda:	4b08      	ldr	r3, [pc, #32]	; (8003ffc <prvProcessReceivedCommands+0x188>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f107 0108 	add.w	r1, r7, #8
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f7fe fc49 	bl	800287c <xQueueReceive>
 8003fea:	4603      	mov	r3, r0
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	f47f af45 	bne.w	8003e7c <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8003ff2:	bf00      	nop
 8003ff4:	bf00      	nop
 8003ff6:	3728      	adds	r7, #40	; 0x28
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	200001f8 	.word	0x200001f8

08004000 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004000:	b580      	push	{r7, lr}
 8004002:	b088      	sub	sp, #32
 8004004:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004006:	e048      	b.n	800409a <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004008:	4b2d      	ldr	r3, [pc, #180]	; (80040c0 <prvSwitchTimerLists+0xc0>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004012:	4b2b      	ldr	r3, [pc, #172]	; (80040c0 <prvSwitchTimerLists+0xc0>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	3304      	adds	r3, #4
 8004020:	4618      	mov	r0, r3
 8004022:	f7fe f92d 	bl	8002280 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	6a1b      	ldr	r3, [r3, #32]
 800402a:	68f8      	ldr	r0, [r7, #12]
 800402c:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004034:	f003 0304 	and.w	r3, r3, #4
 8004038:	2b00      	cmp	r3, #0
 800403a:	d02e      	beq.n	800409a <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	699b      	ldr	r3, [r3, #24]
 8004040:	693a      	ldr	r2, [r7, #16]
 8004042:	4413      	add	r3, r2
 8004044:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8004046:	68ba      	ldr	r2, [r7, #8]
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	429a      	cmp	r2, r3
 800404c:	d90e      	bls.n	800406c <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	68ba      	ldr	r2, [r7, #8]
 8004052:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	68fa      	ldr	r2, [r7, #12]
 8004058:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800405a:	4b19      	ldr	r3, [pc, #100]	; (80040c0 <prvSwitchTimerLists+0xc0>)
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	3304      	adds	r3, #4
 8004062:	4619      	mov	r1, r3
 8004064:	4610      	mov	r0, r2
 8004066:	f7fe f8d2 	bl	800220e <vListInsert>
 800406a:	e016      	b.n	800409a <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800406c:	2300      	movs	r3, #0
 800406e:	9300      	str	r3, [sp, #0]
 8004070:	2300      	movs	r3, #0
 8004072:	693a      	ldr	r2, [r7, #16]
 8004074:	2100      	movs	r1, #0
 8004076:	68f8      	ldr	r0, [r7, #12]
 8004078:	f7ff fd7c 	bl	8003b74 <xTimerGenericCommand>
 800407c:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d10a      	bne.n	800409a <prvSwitchTimerLists+0x9a>
        __asm volatile
 8004084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004088:	f383 8811 	msr	BASEPRI, r3
 800408c:	f3bf 8f6f 	isb	sy
 8004090:	f3bf 8f4f 	dsb	sy
 8004094:	603b      	str	r3, [r7, #0]
    }
 8004096:	bf00      	nop
 8004098:	e7fe      	b.n	8004098 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800409a:	4b09      	ldr	r3, [pc, #36]	; (80040c0 <prvSwitchTimerLists+0xc0>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d1b1      	bne.n	8004008 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 80040a4:	4b06      	ldr	r3, [pc, #24]	; (80040c0 <prvSwitchTimerLists+0xc0>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 80040aa:	4b06      	ldr	r3, [pc, #24]	; (80040c4 <prvSwitchTimerLists+0xc4>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a04      	ldr	r2, [pc, #16]	; (80040c0 <prvSwitchTimerLists+0xc0>)
 80040b0:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80040b2:	4a04      	ldr	r2, [pc, #16]	; (80040c4 <prvSwitchTimerLists+0xc4>)
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	6013      	str	r3, [r2, #0]
    }
 80040b8:	bf00      	nop
 80040ba:	3718      	adds	r7, #24
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}
 80040c0:	200001f0 	.word	0x200001f0
 80040c4:	200001f4 	.word	0x200001f4

080040c8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80040c8:	b580      	push	{r7, lr}
 80040ca:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80040cc:	f000 f9e2 	bl	8004494 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80040d0:	4b12      	ldr	r3, [pc, #72]	; (800411c <prvCheckForValidListAndQueue+0x54>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d11d      	bne.n	8004114 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 80040d8:	4811      	ldr	r0, [pc, #68]	; (8004120 <prvCheckForValidListAndQueue+0x58>)
 80040da:	f7fe f847 	bl	800216c <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80040de:	4811      	ldr	r0, [pc, #68]	; (8004124 <prvCheckForValidListAndQueue+0x5c>)
 80040e0:	f7fe f844 	bl	800216c <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80040e4:	4b10      	ldr	r3, [pc, #64]	; (8004128 <prvCheckForValidListAndQueue+0x60>)
 80040e6:	4a0e      	ldr	r2, [pc, #56]	; (8004120 <prvCheckForValidListAndQueue+0x58>)
 80040e8:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80040ea:	4b10      	ldr	r3, [pc, #64]	; (800412c <prvCheckForValidListAndQueue+0x64>)
 80040ec:	4a0d      	ldr	r2, [pc, #52]	; (8004124 <prvCheckForValidListAndQueue+0x5c>)
 80040ee:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80040f0:	2200      	movs	r2, #0
 80040f2:	210c      	movs	r1, #12
 80040f4:	200a      	movs	r0, #10
 80040f6:	f7fe f955 	bl	80023a4 <xQueueGenericCreate>
 80040fa:	4603      	mov	r3, r0
 80040fc:	4a07      	ldr	r2, [pc, #28]	; (800411c <prvCheckForValidListAndQueue+0x54>)
 80040fe:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8004100:	4b06      	ldr	r3, [pc, #24]	; (800411c <prvCheckForValidListAndQueue+0x54>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d005      	beq.n	8004114 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004108:	4b04      	ldr	r3, [pc, #16]	; (800411c <prvCheckForValidListAndQueue+0x54>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4908      	ldr	r1, [pc, #32]	; (8004130 <prvCheckForValidListAndQueue+0x68>)
 800410e:	4618      	mov	r0, r3
 8004110:	f7fe fdd4 	bl	8002cbc <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004114:	f000 f9ee 	bl	80044f4 <vPortExitCritical>
    }
 8004118:	bf00      	nop
 800411a:	bd80      	pop	{r7, pc}
 800411c:	200001f8 	.word	0x200001f8
 8004120:	200001c8 	.word	0x200001c8
 8004124:	200001dc 	.word	0x200001dc
 8004128:	200001f0 	.word	0x200001f0
 800412c:	200001f4 	.word	0x200001f4
 8004130:	08007490 	.word	0x08007490

08004134 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8004134:	b480      	push	{r7}
 8004136:	b085      	sub	sp, #20
 8004138:	af00      	add	r7, sp, #0
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	60b9      	str	r1, [r7, #8]
 800413e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	3b04      	subs	r3, #4
 8004144:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800414c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	3b04      	subs	r3, #4
 8004152:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	f023 0201 	bic.w	r2, r3, #1
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	3b04      	subs	r3, #4
 8004162:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8004164:	4a0c      	ldr	r2, [pc, #48]	; (8004198 <pxPortInitialiseStack+0x64>)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	3b14      	subs	r3, #20
 800416e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	3b04      	subs	r3, #4
 800417a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f06f 0202 	mvn.w	r2, #2
 8004182:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	3b20      	subs	r3, #32
 8004188:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800418a:	68fb      	ldr	r3, [r7, #12]
}
 800418c:	4618      	mov	r0, r3
 800418e:	3714      	adds	r7, #20
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr
 8004198:	0800419d 	.word	0x0800419d

0800419c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800419c:	b480      	push	{r7}
 800419e:	b085      	sub	sp, #20
 80041a0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80041a2:	2300      	movs	r3, #0
 80041a4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80041a6:	4b12      	ldr	r3, [pc, #72]	; (80041f0 <prvTaskExitError+0x54>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ae:	d00a      	beq.n	80041c6 <prvTaskExitError+0x2a>
        __asm volatile
 80041b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041b4:	f383 8811 	msr	BASEPRI, r3
 80041b8:	f3bf 8f6f 	isb	sy
 80041bc:	f3bf 8f4f 	dsb	sy
 80041c0:	60fb      	str	r3, [r7, #12]
    }
 80041c2:	bf00      	nop
 80041c4:	e7fe      	b.n	80041c4 <prvTaskExitError+0x28>
        __asm volatile
 80041c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041ca:	f383 8811 	msr	BASEPRI, r3
 80041ce:	f3bf 8f6f 	isb	sy
 80041d2:	f3bf 8f4f 	dsb	sy
 80041d6:	60bb      	str	r3, [r7, #8]
    }
 80041d8:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80041da:	bf00      	nop
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d0fc      	beq.n	80041dc <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80041e2:	bf00      	nop
 80041e4:	bf00      	nop
 80041e6:	3714      	adds	r7, #20
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr
 80041f0:	20000010 	.word	0x20000010
	...

08004200 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004200:	4b07      	ldr	r3, [pc, #28]	; (8004220 <pxCurrentTCBConst2>)
 8004202:	6819      	ldr	r1, [r3, #0]
 8004204:	6808      	ldr	r0, [r1, #0]
 8004206:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800420a:	f380 8809 	msr	PSP, r0
 800420e:	f3bf 8f6f 	isb	sy
 8004212:	f04f 0000 	mov.w	r0, #0
 8004216:	f380 8811 	msr	BASEPRI, r0
 800421a:	4770      	bx	lr
 800421c:	f3af 8000 	nop.w

08004220 <pxCurrentTCBConst2>:
 8004220:	200000c4 	.word	0x200000c4
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8004224:	bf00      	nop
 8004226:	bf00      	nop

08004228 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8004228:	4808      	ldr	r0, [pc, #32]	; (800424c <prvPortStartFirstTask+0x24>)
 800422a:	6800      	ldr	r0, [r0, #0]
 800422c:	6800      	ldr	r0, [r0, #0]
 800422e:	f380 8808 	msr	MSP, r0
 8004232:	f04f 0000 	mov.w	r0, #0
 8004236:	f380 8814 	msr	CONTROL, r0
 800423a:	b662      	cpsie	i
 800423c:	b661      	cpsie	f
 800423e:	f3bf 8f4f 	dsb	sy
 8004242:	f3bf 8f6f 	isb	sy
 8004246:	df00      	svc	0
 8004248:	bf00      	nop
 800424a:	0000      	.short	0x0000
 800424c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004250:	bf00      	nop
 8004252:	bf00      	nop

08004254 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b086      	sub	sp, #24
 8004258:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800425a:	4b46      	ldr	r3, [pc, #280]	; (8004374 <xPortStartScheduler+0x120>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a46      	ldr	r2, [pc, #280]	; (8004378 <xPortStartScheduler+0x124>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d10a      	bne.n	800427a <xPortStartScheduler+0x26>
        __asm volatile
 8004264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004268:	f383 8811 	msr	BASEPRI, r3
 800426c:	f3bf 8f6f 	isb	sy
 8004270:	f3bf 8f4f 	dsb	sy
 8004274:	613b      	str	r3, [r7, #16]
    }
 8004276:	bf00      	nop
 8004278:	e7fe      	b.n	8004278 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800427a:	4b3e      	ldr	r3, [pc, #248]	; (8004374 <xPortStartScheduler+0x120>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a3f      	ldr	r2, [pc, #252]	; (800437c <xPortStartScheduler+0x128>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d10a      	bne.n	800429a <xPortStartScheduler+0x46>
        __asm volatile
 8004284:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004288:	f383 8811 	msr	BASEPRI, r3
 800428c:	f3bf 8f6f 	isb	sy
 8004290:	f3bf 8f4f 	dsb	sy
 8004294:	60fb      	str	r3, [r7, #12]
    }
 8004296:	bf00      	nop
 8004298:	e7fe      	b.n	8004298 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800429a:	4b39      	ldr	r3, [pc, #228]	; (8004380 <xPortStartScheduler+0x12c>)
 800429c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	22ff      	movs	r2, #255	; 0xff
 80042aa:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	781b      	ldrb	r3, [r3, #0]
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80042b4:	78fb      	ldrb	r3, [r7, #3]
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80042bc:	b2da      	uxtb	r2, r3
 80042be:	4b31      	ldr	r3, [pc, #196]	; (8004384 <xPortStartScheduler+0x130>)
 80042c0:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80042c2:	4b31      	ldr	r3, [pc, #196]	; (8004388 <xPortStartScheduler+0x134>)
 80042c4:	2207      	movs	r2, #7
 80042c6:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80042c8:	e009      	b.n	80042de <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 80042ca:	4b2f      	ldr	r3, [pc, #188]	; (8004388 <xPortStartScheduler+0x134>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	3b01      	subs	r3, #1
 80042d0:	4a2d      	ldr	r2, [pc, #180]	; (8004388 <xPortStartScheduler+0x134>)
 80042d2:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80042d4:	78fb      	ldrb	r3, [r7, #3]
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	005b      	lsls	r3, r3, #1
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80042de:	78fb      	ldrb	r3, [r7, #3]
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042e6:	2b80      	cmp	r3, #128	; 0x80
 80042e8:	d0ef      	beq.n	80042ca <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80042ea:	4b27      	ldr	r3, [pc, #156]	; (8004388 <xPortStartScheduler+0x134>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f1c3 0307 	rsb	r3, r3, #7
 80042f2:	2b04      	cmp	r3, #4
 80042f4:	d00a      	beq.n	800430c <xPortStartScheduler+0xb8>
        __asm volatile
 80042f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042fa:	f383 8811 	msr	BASEPRI, r3
 80042fe:	f3bf 8f6f 	isb	sy
 8004302:	f3bf 8f4f 	dsb	sy
 8004306:	60bb      	str	r3, [r7, #8]
    }
 8004308:	bf00      	nop
 800430a:	e7fe      	b.n	800430a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800430c:	4b1e      	ldr	r3, [pc, #120]	; (8004388 <xPortStartScheduler+0x134>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	021b      	lsls	r3, r3, #8
 8004312:	4a1d      	ldr	r2, [pc, #116]	; (8004388 <xPortStartScheduler+0x134>)
 8004314:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004316:	4b1c      	ldr	r3, [pc, #112]	; (8004388 <xPortStartScheduler+0x134>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800431e:	4a1a      	ldr	r2, [pc, #104]	; (8004388 <xPortStartScheduler+0x134>)
 8004320:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	b2da      	uxtb	r2, r3
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800432a:	4b18      	ldr	r3, [pc, #96]	; (800438c <xPortStartScheduler+0x138>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a17      	ldr	r2, [pc, #92]	; (800438c <xPortStartScheduler+0x138>)
 8004330:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004334:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8004336:	4b15      	ldr	r3, [pc, #84]	; (800438c <xPortStartScheduler+0x138>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a14      	ldr	r2, [pc, #80]	; (800438c <xPortStartScheduler+0x138>)
 800433c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004340:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004342:	f000 f963 	bl	800460c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8004346:	4b12      	ldr	r3, [pc, #72]	; (8004390 <xPortStartScheduler+0x13c>)
 8004348:	2200      	movs	r2, #0
 800434a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800434c:	f000 f982 	bl	8004654 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004350:	4b10      	ldr	r3, [pc, #64]	; (8004394 <xPortStartScheduler+0x140>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a0f      	ldr	r2, [pc, #60]	; (8004394 <xPortStartScheduler+0x140>)
 8004356:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800435a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800435c:	f7ff ff64 	bl	8004228 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004360:	f7ff f864 	bl	800342c <vTaskSwitchContext>
    prvTaskExitError();
 8004364:	f7ff ff1a 	bl	800419c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3718      	adds	r7, #24
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	e000ed00 	.word	0xe000ed00
 8004378:	410fc271 	.word	0x410fc271
 800437c:	410fc270 	.word	0x410fc270
 8004380:	e000e400 	.word	0xe000e400
 8004384:	20000204 	.word	0x20000204
 8004388:	20000208 	.word	0x20000208
 800438c:	e000ed20 	.word	0xe000ed20
 8004390:	20000010 	.word	0x20000010
 8004394:	e000ef34 	.word	0xe000ef34

08004398 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8004398:	b480      	push	{r7}
 800439a:	b087      	sub	sp, #28
 800439c:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800439e:	4b37      	ldr	r3, [pc, #220]	; (800447c <vInitPrioGroupValue+0xe4>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a37      	ldr	r2, [pc, #220]	; (8004480 <vInitPrioGroupValue+0xe8>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d10a      	bne.n	80043be <vInitPrioGroupValue+0x26>
        __asm volatile
 80043a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ac:	f383 8811 	msr	BASEPRI, r3
 80043b0:	f3bf 8f6f 	isb	sy
 80043b4:	f3bf 8f4f 	dsb	sy
 80043b8:	613b      	str	r3, [r7, #16]
    }
 80043ba:	bf00      	nop
 80043bc:	e7fe      	b.n	80043bc <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80043be:	4b2f      	ldr	r3, [pc, #188]	; (800447c <vInitPrioGroupValue+0xe4>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a30      	ldr	r2, [pc, #192]	; (8004484 <vInitPrioGroupValue+0xec>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d10a      	bne.n	80043de <vInitPrioGroupValue+0x46>
        __asm volatile
 80043c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043cc:	f383 8811 	msr	BASEPRI, r3
 80043d0:	f3bf 8f6f 	isb	sy
 80043d4:	f3bf 8f4f 	dsb	sy
 80043d8:	60fb      	str	r3, [r7, #12]
    }
 80043da:	bf00      	nop
 80043dc:	e7fe      	b.n	80043dc <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80043de:	4b2a      	ldr	r3, [pc, #168]	; (8004488 <vInitPrioGroupValue+0xf0>)
 80043e0:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	781b      	ldrb	r3, [r3, #0]
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	22ff      	movs	r2, #255	; 0xff
 80043ee:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	781b      	ldrb	r3, [r3, #0]
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80043f8:	78fb      	ldrb	r3, [r7, #3]
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004400:	b2da      	uxtb	r2, r3
 8004402:	4b22      	ldr	r3, [pc, #136]	; (800448c <vInitPrioGroupValue+0xf4>)
 8004404:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004406:	4b22      	ldr	r3, [pc, #136]	; (8004490 <vInitPrioGroupValue+0xf8>)
 8004408:	2207      	movs	r2, #7
 800440a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800440c:	e009      	b.n	8004422 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800440e:	4b20      	ldr	r3, [pc, #128]	; (8004490 <vInitPrioGroupValue+0xf8>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	3b01      	subs	r3, #1
 8004414:	4a1e      	ldr	r2, [pc, #120]	; (8004490 <vInitPrioGroupValue+0xf8>)
 8004416:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004418:	78fb      	ldrb	r3, [r7, #3]
 800441a:	b2db      	uxtb	r3, r3
 800441c:	005b      	lsls	r3, r3, #1
 800441e:	b2db      	uxtb	r3, r3
 8004420:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004422:	78fb      	ldrb	r3, [r7, #3]
 8004424:	b2db      	uxtb	r3, r3
 8004426:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800442a:	2b80      	cmp	r3, #128	; 0x80
 800442c:	d0ef      	beq.n	800440e <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800442e:	4b18      	ldr	r3, [pc, #96]	; (8004490 <vInitPrioGroupValue+0xf8>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f1c3 0307 	rsb	r3, r3, #7
 8004436:	2b04      	cmp	r3, #4
 8004438:	d00a      	beq.n	8004450 <vInitPrioGroupValue+0xb8>
        __asm volatile
 800443a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800443e:	f383 8811 	msr	BASEPRI, r3
 8004442:	f3bf 8f6f 	isb	sy
 8004446:	f3bf 8f4f 	dsb	sy
 800444a:	60bb      	str	r3, [r7, #8]
    }
 800444c:	bf00      	nop
 800444e:	e7fe      	b.n	800444e <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004450:	4b0f      	ldr	r3, [pc, #60]	; (8004490 <vInitPrioGroupValue+0xf8>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	021b      	lsls	r3, r3, #8
 8004456:	4a0e      	ldr	r2, [pc, #56]	; (8004490 <vInitPrioGroupValue+0xf8>)
 8004458:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800445a:	4b0d      	ldr	r3, [pc, #52]	; (8004490 <vInitPrioGroupValue+0xf8>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004462:	4a0b      	ldr	r2, [pc, #44]	; (8004490 <vInitPrioGroupValue+0xf8>)
 8004464:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	b2da      	uxtb	r2, r3
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 800446e:	bf00      	nop
 8004470:	371c      	adds	r7, #28
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr
 800447a:	bf00      	nop
 800447c:	e000ed00 	.word	0xe000ed00
 8004480:	410fc271 	.word	0x410fc271
 8004484:	410fc270 	.word	0x410fc270
 8004488:	e000e400 	.word	0xe000e400
 800448c:	20000204 	.word	0x20000204
 8004490:	20000208 	.word	0x20000208

08004494 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004494:	b480      	push	{r7}
 8004496:	b083      	sub	sp, #12
 8004498:	af00      	add	r7, sp, #0
        __asm volatile
 800449a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800449e:	f383 8811 	msr	BASEPRI, r3
 80044a2:	f3bf 8f6f 	isb	sy
 80044a6:	f3bf 8f4f 	dsb	sy
 80044aa:	607b      	str	r3, [r7, #4]
    }
 80044ac:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80044ae:	4b0f      	ldr	r3, [pc, #60]	; (80044ec <vPortEnterCritical+0x58>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	3301      	adds	r3, #1
 80044b4:	4a0d      	ldr	r2, [pc, #52]	; (80044ec <vPortEnterCritical+0x58>)
 80044b6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80044b8:	4b0c      	ldr	r3, [pc, #48]	; (80044ec <vPortEnterCritical+0x58>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d10f      	bne.n	80044e0 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80044c0:	4b0b      	ldr	r3, [pc, #44]	; (80044f0 <vPortEnterCritical+0x5c>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d00a      	beq.n	80044e0 <vPortEnterCritical+0x4c>
        __asm volatile
 80044ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ce:	f383 8811 	msr	BASEPRI, r3
 80044d2:	f3bf 8f6f 	isb	sy
 80044d6:	f3bf 8f4f 	dsb	sy
 80044da:	603b      	str	r3, [r7, #0]
    }
 80044dc:	bf00      	nop
 80044de:	e7fe      	b.n	80044de <vPortEnterCritical+0x4a>
    }
}
 80044e0:	bf00      	nop
 80044e2:	370c      	adds	r7, #12
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr
 80044ec:	20000010 	.word	0x20000010
 80044f0:	e000ed04 	.word	0xe000ed04

080044f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80044f4:	b480      	push	{r7}
 80044f6:	b083      	sub	sp, #12
 80044f8:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80044fa:	4b12      	ldr	r3, [pc, #72]	; (8004544 <vPortExitCritical+0x50>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d10a      	bne.n	8004518 <vPortExitCritical+0x24>
        __asm volatile
 8004502:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004506:	f383 8811 	msr	BASEPRI, r3
 800450a:	f3bf 8f6f 	isb	sy
 800450e:	f3bf 8f4f 	dsb	sy
 8004512:	607b      	str	r3, [r7, #4]
    }
 8004514:	bf00      	nop
 8004516:	e7fe      	b.n	8004516 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8004518:	4b0a      	ldr	r3, [pc, #40]	; (8004544 <vPortExitCritical+0x50>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	3b01      	subs	r3, #1
 800451e:	4a09      	ldr	r2, [pc, #36]	; (8004544 <vPortExitCritical+0x50>)
 8004520:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8004522:	4b08      	ldr	r3, [pc, #32]	; (8004544 <vPortExitCritical+0x50>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d105      	bne.n	8004536 <vPortExitCritical+0x42>
 800452a:	2300      	movs	r3, #0
 800452c:	603b      	str	r3, [r7, #0]
        __asm volatile
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	f383 8811 	msr	BASEPRI, r3
    }
 8004534:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8004536:	bf00      	nop
 8004538:	370c      	adds	r7, #12
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr
 8004542:	bf00      	nop
 8004544:	20000010 	.word	0x20000010
	...

08004550 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004550:	f3ef 8009 	mrs	r0, PSP
 8004554:	f3bf 8f6f 	isb	sy
 8004558:	4b15      	ldr	r3, [pc, #84]	; (80045b0 <pxCurrentTCBConst>)
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	f01e 0f10 	tst.w	lr, #16
 8004560:	bf08      	it	eq
 8004562:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004566:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800456a:	6010      	str	r0, [r2, #0]
 800456c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004570:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004574:	f380 8811 	msr	BASEPRI, r0
 8004578:	f3bf 8f4f 	dsb	sy
 800457c:	f3bf 8f6f 	isb	sy
 8004580:	f7fe ff54 	bl	800342c <vTaskSwitchContext>
 8004584:	f04f 0000 	mov.w	r0, #0
 8004588:	f380 8811 	msr	BASEPRI, r0
 800458c:	bc09      	pop	{r0, r3}
 800458e:	6819      	ldr	r1, [r3, #0]
 8004590:	6808      	ldr	r0, [r1, #0]
 8004592:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004596:	f01e 0f10 	tst.w	lr, #16
 800459a:	bf08      	it	eq
 800459c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80045a0:	f380 8809 	msr	PSP, r0
 80045a4:	f3bf 8f6f 	isb	sy
 80045a8:	4770      	bx	lr
 80045aa:	bf00      	nop
 80045ac:	f3af 8000 	nop.w

080045b0 <pxCurrentTCBConst>:
 80045b0:	200000c4 	.word	0x200000c4
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80045b4:	bf00      	nop
 80045b6:	bf00      	nop

080045b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b082      	sub	sp, #8
 80045bc:	af00      	add	r7, sp, #0
        __asm volatile
 80045be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045c2:	f383 8811 	msr	BASEPRI, r3
 80045c6:	f3bf 8f6f 	isb	sy
 80045ca:	f3bf 8f4f 	dsb	sy
 80045ce:	607b      	str	r3, [r7, #4]
    }
 80045d0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 80045d2:	f002 fb83 	bl	8006cdc <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80045d6:	f7fe fe6d 	bl	80032b4 <xTaskIncrementTick>
 80045da:	4603      	mov	r3, r0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d006      	beq.n	80045ee <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 80045e0:	f002 fbda 	bl	8006d98 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80045e4:	4b08      	ldr	r3, [pc, #32]	; (8004608 <SysTick_Handler+0x50>)
 80045e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045ea:	601a      	str	r2, [r3, #0]
 80045ec:	e001      	b.n	80045f2 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 80045ee:	f002 fbb7 	bl	8006d60 <SEGGER_SYSVIEW_RecordExitISR>
 80045f2:	2300      	movs	r3, #0
 80045f4:	603b      	str	r3, [r7, #0]
        __asm volatile
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	f383 8811 	msr	BASEPRI, r3
    }
 80045fc:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 80045fe:	bf00      	nop
 8004600:	3708      	adds	r7, #8
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}
 8004606:	bf00      	nop
 8004608:	e000ed04 	.word	0xe000ed04

0800460c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800460c:	b480      	push	{r7}
 800460e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004610:	4b0b      	ldr	r3, [pc, #44]	; (8004640 <vPortSetupTimerInterrupt+0x34>)
 8004612:	2200      	movs	r2, #0
 8004614:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004616:	4b0b      	ldr	r3, [pc, #44]	; (8004644 <vPortSetupTimerInterrupt+0x38>)
 8004618:	2200      	movs	r2, #0
 800461a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800461c:	4b0a      	ldr	r3, [pc, #40]	; (8004648 <vPortSetupTimerInterrupt+0x3c>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a0a      	ldr	r2, [pc, #40]	; (800464c <vPortSetupTimerInterrupt+0x40>)
 8004622:	fba2 2303 	umull	r2, r3, r2, r3
 8004626:	099b      	lsrs	r3, r3, #6
 8004628:	4a09      	ldr	r2, [pc, #36]	; (8004650 <vPortSetupTimerInterrupt+0x44>)
 800462a:	3b01      	subs	r3, #1
 800462c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800462e:	4b04      	ldr	r3, [pc, #16]	; (8004640 <vPortSetupTimerInterrupt+0x34>)
 8004630:	2207      	movs	r2, #7
 8004632:	601a      	str	r2, [r3, #0]
}
 8004634:	bf00      	nop
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop
 8004640:	e000e010 	.word	0xe000e010
 8004644:	e000e018 	.word	0xe000e018
 8004648:	20000000 	.word	0x20000000
 800464c:	10624dd3 	.word	0x10624dd3
 8004650:	e000e014 	.word	0xe000e014

08004654 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004654:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004664 <vPortEnableVFP+0x10>
 8004658:	6801      	ldr	r1, [r0, #0]
 800465a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800465e:	6001      	str	r1, [r0, #0]
 8004660:	4770      	bx	lr
 8004662:	0000      	.short	0x0000
 8004664:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004668:	bf00      	nop
 800466a:	bf00      	nop

0800466c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800466c:	b480      	push	{r7}
 800466e:	b085      	sub	sp, #20
 8004670:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004672:	f3ef 8305 	mrs	r3, IPSR
 8004676:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2b0f      	cmp	r3, #15
 800467c:	d914      	bls.n	80046a8 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800467e:	4a17      	ldr	r2, [pc, #92]	; (80046dc <vPortValidateInterruptPriority+0x70>)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	4413      	add	r3, r2
 8004684:	781b      	ldrb	r3, [r3, #0]
 8004686:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004688:	4b15      	ldr	r3, [pc, #84]	; (80046e0 <vPortValidateInterruptPriority+0x74>)
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	7afa      	ldrb	r2, [r7, #11]
 800468e:	429a      	cmp	r2, r3
 8004690:	d20a      	bcs.n	80046a8 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8004692:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004696:	f383 8811 	msr	BASEPRI, r3
 800469a:	f3bf 8f6f 	isb	sy
 800469e:	f3bf 8f4f 	dsb	sy
 80046a2:	607b      	str	r3, [r7, #4]
    }
 80046a4:	bf00      	nop
 80046a6:	e7fe      	b.n	80046a6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80046a8:	4b0e      	ldr	r3, [pc, #56]	; (80046e4 <vPortValidateInterruptPriority+0x78>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80046b0:	4b0d      	ldr	r3, [pc, #52]	; (80046e8 <vPortValidateInterruptPriority+0x7c>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d90a      	bls.n	80046ce <vPortValidateInterruptPriority+0x62>
        __asm volatile
 80046b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046bc:	f383 8811 	msr	BASEPRI, r3
 80046c0:	f3bf 8f6f 	isb	sy
 80046c4:	f3bf 8f4f 	dsb	sy
 80046c8:	603b      	str	r3, [r7, #0]
    }
 80046ca:	bf00      	nop
 80046cc:	e7fe      	b.n	80046cc <vPortValidateInterruptPriority+0x60>
    }
 80046ce:	bf00      	nop
 80046d0:	3714      	adds	r7, #20
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr
 80046da:	bf00      	nop
 80046dc:	e000e3f0 	.word	0xe000e3f0
 80046e0:	20000204 	.word	0x20000204
 80046e4:	e000ed0c 	.word	0xe000ed0c
 80046e8:	20000208 	.word	0x20000208

080046ec <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b08a      	sub	sp, #40	; 0x28
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80046f4:	2300      	movs	r3, #0
 80046f6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80046f8:	f7fe fd0c 	bl	8003114 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80046fc:	4b65      	ldr	r3, [pc, #404]	; (8004894 <pvPortMalloc+0x1a8>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d101      	bne.n	8004708 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004704:	f000 f934 	bl	8004970 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004708:	4b63      	ldr	r3, [pc, #396]	; (8004898 <pvPortMalloc+0x1ac>)
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4013      	ands	r3, r2
 8004710:	2b00      	cmp	r3, #0
 8004712:	f040 80a7 	bne.w	8004864 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d02d      	beq.n	8004778 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800471c:	2208      	movs	r2, #8
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	429a      	cmp	r2, r3
 8004726:	d227      	bcs.n	8004778 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8004728:	2208      	movs	r2, #8
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4413      	add	r3, r2
 800472e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f003 0307 	and.w	r3, r3, #7
 8004736:	2b00      	cmp	r3, #0
 8004738:	d021      	beq.n	800477e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	f023 0307 	bic.w	r3, r3, #7
 8004740:	3308      	adds	r3, #8
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	429a      	cmp	r2, r3
 8004746:	d214      	bcs.n	8004772 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f023 0307 	bic.w	r3, r3, #7
 800474e:	3308      	adds	r3, #8
 8004750:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f003 0307 	and.w	r3, r3, #7
 8004758:	2b00      	cmp	r3, #0
 800475a:	d010      	beq.n	800477e <pvPortMalloc+0x92>
        __asm volatile
 800475c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004760:	f383 8811 	msr	BASEPRI, r3
 8004764:	f3bf 8f6f 	isb	sy
 8004768:	f3bf 8f4f 	dsb	sy
 800476c:	617b      	str	r3, [r7, #20]
    }
 800476e:	bf00      	nop
 8004770:	e7fe      	b.n	8004770 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8004772:	2300      	movs	r3, #0
 8004774:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004776:	e002      	b.n	800477e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8004778:	2300      	movs	r3, #0
 800477a:	607b      	str	r3, [r7, #4]
 800477c:	e000      	b.n	8004780 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800477e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d06e      	beq.n	8004864 <pvPortMalloc+0x178>
 8004786:	4b45      	ldr	r3, [pc, #276]	; (800489c <pvPortMalloc+0x1b0>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	429a      	cmp	r2, r3
 800478e:	d869      	bhi.n	8004864 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004790:	4b43      	ldr	r3, [pc, #268]	; (80048a0 <pvPortMalloc+0x1b4>)
 8004792:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8004794:	4b42      	ldr	r3, [pc, #264]	; (80048a0 <pvPortMalloc+0x1b4>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800479a:	e004      	b.n	80047a6 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800479c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800479e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80047a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80047a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	687a      	ldr	r2, [r7, #4]
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d903      	bls.n	80047b8 <pvPortMalloc+0xcc>
 80047b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d1f1      	bne.n	800479c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80047b8:	4b36      	ldr	r3, [pc, #216]	; (8004894 <pvPortMalloc+0x1a8>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047be:	429a      	cmp	r2, r3
 80047c0:	d050      	beq.n	8004864 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80047c2:	6a3b      	ldr	r3, [r7, #32]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	2208      	movs	r2, #8
 80047c8:	4413      	add	r3, r2
 80047ca:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80047cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	6a3b      	ldr	r3, [r7, #32]
 80047d2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80047d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d6:	685a      	ldr	r2, [r3, #4]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	1ad2      	subs	r2, r2, r3
 80047dc:	2308      	movs	r3, #8
 80047de:	005b      	lsls	r3, r3, #1
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d91f      	bls.n	8004824 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80047e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4413      	add	r3, r2
 80047ea:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80047ec:	69bb      	ldr	r3, [r7, #24]
 80047ee:	f003 0307 	and.w	r3, r3, #7
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d00a      	beq.n	800480c <pvPortMalloc+0x120>
        __asm volatile
 80047f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047fa:	f383 8811 	msr	BASEPRI, r3
 80047fe:	f3bf 8f6f 	isb	sy
 8004802:	f3bf 8f4f 	dsb	sy
 8004806:	613b      	str	r3, [r7, #16]
    }
 8004808:	bf00      	nop
 800480a:	e7fe      	b.n	800480a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800480c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800480e:	685a      	ldr	r2, [r3, #4]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	1ad2      	subs	r2, r2, r3
 8004814:	69bb      	ldr	r3, [r7, #24]
 8004816:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800481a:	687a      	ldr	r2, [r7, #4]
 800481c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800481e:	69b8      	ldr	r0, [r7, #24]
 8004820:	f000 f908 	bl	8004a34 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004824:	4b1d      	ldr	r3, [pc, #116]	; (800489c <pvPortMalloc+0x1b0>)
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	4a1b      	ldr	r2, [pc, #108]	; (800489c <pvPortMalloc+0x1b0>)
 8004830:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004832:	4b1a      	ldr	r3, [pc, #104]	; (800489c <pvPortMalloc+0x1b0>)
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	4b1b      	ldr	r3, [pc, #108]	; (80048a4 <pvPortMalloc+0x1b8>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	429a      	cmp	r2, r3
 800483c:	d203      	bcs.n	8004846 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800483e:	4b17      	ldr	r3, [pc, #92]	; (800489c <pvPortMalloc+0x1b0>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a18      	ldr	r2, [pc, #96]	; (80048a4 <pvPortMalloc+0x1b8>)
 8004844:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004848:	685a      	ldr	r2, [r3, #4]
 800484a:	4b13      	ldr	r3, [pc, #76]	; (8004898 <pvPortMalloc+0x1ac>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	431a      	orrs	r2, r3
 8004850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004852:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004856:	2200      	movs	r2, #0
 8004858:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800485a:	4b13      	ldr	r3, [pc, #76]	; (80048a8 <pvPortMalloc+0x1bc>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	3301      	adds	r3, #1
 8004860:	4a11      	ldr	r2, [pc, #68]	; (80048a8 <pvPortMalloc+0x1bc>)
 8004862:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004864:	f7fe fc64 	bl	8003130 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004868:	69fb      	ldr	r3, [r7, #28]
 800486a:	f003 0307 	and.w	r3, r3, #7
 800486e:	2b00      	cmp	r3, #0
 8004870:	d00a      	beq.n	8004888 <pvPortMalloc+0x19c>
        __asm volatile
 8004872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004876:	f383 8811 	msr	BASEPRI, r3
 800487a:	f3bf 8f6f 	isb	sy
 800487e:	f3bf 8f4f 	dsb	sy
 8004882:	60fb      	str	r3, [r7, #12]
    }
 8004884:	bf00      	nop
 8004886:	e7fe      	b.n	8004886 <pvPortMalloc+0x19a>
    return pvReturn;
 8004888:	69fb      	ldr	r3, [r7, #28]
}
 800488a:	4618      	mov	r0, r3
 800488c:	3728      	adds	r7, #40	; 0x28
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}
 8004892:	bf00      	nop
 8004894:	20012e14 	.word	0x20012e14
 8004898:	20012e28 	.word	0x20012e28
 800489c:	20012e18 	.word	0x20012e18
 80048a0:	20012e0c 	.word	0x20012e0c
 80048a4:	20012e1c 	.word	0x20012e1c
 80048a8:	20012e20 	.word	0x20012e20

080048ac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b086      	sub	sp, #24
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d04d      	beq.n	800495a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80048be:	2308      	movs	r3, #8
 80048c0:	425b      	negs	r3, r3
 80048c2:	697a      	ldr	r2, [r7, #20]
 80048c4:	4413      	add	r3, r2
 80048c6:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	685a      	ldr	r2, [r3, #4]
 80048d0:	4b24      	ldr	r3, [pc, #144]	; (8004964 <vPortFree+0xb8>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4013      	ands	r3, r2
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d10a      	bne.n	80048f0 <vPortFree+0x44>
        __asm volatile
 80048da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048de:	f383 8811 	msr	BASEPRI, r3
 80048e2:	f3bf 8f6f 	isb	sy
 80048e6:	f3bf 8f4f 	dsb	sy
 80048ea:	60fb      	str	r3, [r7, #12]
    }
 80048ec:	bf00      	nop
 80048ee:	e7fe      	b.n	80048ee <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d00a      	beq.n	800490e <vPortFree+0x62>
        __asm volatile
 80048f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048fc:	f383 8811 	msr	BASEPRI, r3
 8004900:	f3bf 8f6f 	isb	sy
 8004904:	f3bf 8f4f 	dsb	sy
 8004908:	60bb      	str	r3, [r7, #8]
    }
 800490a:	bf00      	nop
 800490c:	e7fe      	b.n	800490c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	685a      	ldr	r2, [r3, #4]
 8004912:	4b14      	ldr	r3, [pc, #80]	; (8004964 <vPortFree+0xb8>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4013      	ands	r3, r2
 8004918:	2b00      	cmp	r3, #0
 800491a:	d01e      	beq.n	800495a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d11a      	bne.n	800495a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	685a      	ldr	r2, [r3, #4]
 8004928:	4b0e      	ldr	r3, [pc, #56]	; (8004964 <vPortFree+0xb8>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	43db      	mvns	r3, r3
 800492e:	401a      	ands	r2, r3
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004934:	f7fe fbee 	bl	8003114 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	685a      	ldr	r2, [r3, #4]
 800493c:	4b0a      	ldr	r3, [pc, #40]	; (8004968 <vPortFree+0xbc>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4413      	add	r3, r2
 8004942:	4a09      	ldr	r2, [pc, #36]	; (8004968 <vPortFree+0xbc>)
 8004944:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004946:	6938      	ldr	r0, [r7, #16]
 8004948:	f000 f874 	bl	8004a34 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800494c:	4b07      	ldr	r3, [pc, #28]	; (800496c <vPortFree+0xc0>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	3301      	adds	r3, #1
 8004952:	4a06      	ldr	r2, [pc, #24]	; (800496c <vPortFree+0xc0>)
 8004954:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004956:	f7fe fbeb 	bl	8003130 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800495a:	bf00      	nop
 800495c:	3718      	adds	r7, #24
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	20012e28 	.word	0x20012e28
 8004968:	20012e18 	.word	0x20012e18
 800496c:	20012e24 	.word	0x20012e24

08004970 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004970:	b480      	push	{r7}
 8004972:	b085      	sub	sp, #20
 8004974:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004976:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800497a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800497c:	4b27      	ldr	r3, [pc, #156]	; (8004a1c <prvHeapInit+0xac>)
 800497e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f003 0307 	and.w	r3, r3, #7
 8004986:	2b00      	cmp	r3, #0
 8004988:	d00c      	beq.n	80049a4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	3307      	adds	r3, #7
 800498e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f023 0307 	bic.w	r3, r3, #7
 8004996:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004998:	68ba      	ldr	r2, [r7, #8]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	4a1f      	ldr	r2, [pc, #124]	; (8004a1c <prvHeapInit+0xac>)
 80049a0:	4413      	add	r3, r2
 80049a2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80049a8:	4a1d      	ldr	r2, [pc, #116]	; (8004a20 <prvHeapInit+0xb0>)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80049ae:	4b1c      	ldr	r3, [pc, #112]	; (8004a20 <prvHeapInit+0xb0>)
 80049b0:	2200      	movs	r2, #0
 80049b2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	68ba      	ldr	r2, [r7, #8]
 80049b8:	4413      	add	r3, r2
 80049ba:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80049bc:	2208      	movs	r2, #8
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	1a9b      	subs	r3, r3, r2
 80049c2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f023 0307 	bic.w	r3, r3, #7
 80049ca:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	4a15      	ldr	r2, [pc, #84]	; (8004a24 <prvHeapInit+0xb4>)
 80049d0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80049d2:	4b14      	ldr	r3, [pc, #80]	; (8004a24 <prvHeapInit+0xb4>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2200      	movs	r2, #0
 80049d8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80049da:	4b12      	ldr	r3, [pc, #72]	; (8004a24 <prvHeapInit+0xb4>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	2200      	movs	r2, #0
 80049e0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	68fa      	ldr	r2, [r7, #12]
 80049ea:	1ad2      	subs	r2, r2, r3
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80049f0:	4b0c      	ldr	r3, [pc, #48]	; (8004a24 <prvHeapInit+0xb4>)
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	4a0a      	ldr	r2, [pc, #40]	; (8004a28 <prvHeapInit+0xb8>)
 80049fe:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	4a09      	ldr	r2, [pc, #36]	; (8004a2c <prvHeapInit+0xbc>)
 8004a06:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004a08:	4b09      	ldr	r3, [pc, #36]	; (8004a30 <prvHeapInit+0xc0>)
 8004a0a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004a0e:	601a      	str	r2, [r3, #0]
}
 8004a10:	bf00      	nop
 8004a12:	3714      	adds	r7, #20
 8004a14:	46bd      	mov	sp, r7
 8004a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1a:	4770      	bx	lr
 8004a1c:	2000020c 	.word	0x2000020c
 8004a20:	20012e0c 	.word	0x20012e0c
 8004a24:	20012e14 	.word	0x20012e14
 8004a28:	20012e1c 	.word	0x20012e1c
 8004a2c:	20012e18 	.word	0x20012e18
 8004a30:	20012e28 	.word	0x20012e28

08004a34 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004a34:	b480      	push	{r7}
 8004a36:	b085      	sub	sp, #20
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004a3c:	4b28      	ldr	r3, [pc, #160]	; (8004ae0 <prvInsertBlockIntoFreeList+0xac>)
 8004a3e:	60fb      	str	r3, [r7, #12]
 8004a40:	e002      	b.n	8004a48 <prvInsertBlockIntoFreeList+0x14>
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	60fb      	str	r3, [r7, #12]
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	687a      	ldr	r2, [r7, #4]
 8004a4e:	429a      	cmp	r2, r3
 8004a50:	d8f7      	bhi.n	8004a42 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	68ba      	ldr	r2, [r7, #8]
 8004a5c:	4413      	add	r3, r2
 8004a5e:	687a      	ldr	r2, [r7, #4]
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d108      	bne.n	8004a76 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	685a      	ldr	r2, [r3, #4]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	441a      	add	r2, r3
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	68ba      	ldr	r2, [r7, #8]
 8004a80:	441a      	add	r2, r3
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d118      	bne.n	8004abc <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	4b15      	ldr	r3, [pc, #84]	; (8004ae4 <prvInsertBlockIntoFreeList+0xb0>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d00d      	beq.n	8004ab2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685a      	ldr	r2, [r3, #4]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	441a      	add	r2, r3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	601a      	str	r2, [r3, #0]
 8004ab0:	e008      	b.n	8004ac4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004ab2:	4b0c      	ldr	r3, [pc, #48]	; (8004ae4 <prvInsertBlockIntoFreeList+0xb0>)
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	601a      	str	r2, [r3, #0]
 8004aba:	e003      	b.n	8004ac4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004ac4:	68fa      	ldr	r2, [r7, #12]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d002      	beq.n	8004ad2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	687a      	ldr	r2, [r7, #4]
 8004ad0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004ad2:	bf00      	nop
 8004ad4:	3714      	adds	r7, #20
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004adc:	4770      	bx	lr
 8004ade:	bf00      	nop
 8004ae0:	20012e0c 	.word	0x20012e0c
 8004ae4:	20012e14 	.word	0x20012e14

08004ae8 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8004aec:	4803      	ldr	r0, [pc, #12]	; (8004afc <_cbSendSystemDesc+0x14>)
 8004aee:	f002 f89f 	bl	8006c30 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8004af2:	4803      	ldr	r0, [pc, #12]	; (8004b00 <_cbSendSystemDesc+0x18>)
 8004af4:	f002 f89c 	bl	8006c30 <SEGGER_SYSVIEW_SendSysDesc>
}
 8004af8:	bf00      	nop
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	08007498 	.word	0x08007498
 8004b00:	080074dc 	.word	0x080074dc

08004b04 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8004b04:	b580      	push	{r7, lr}
 8004b06:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8004b08:	4b06      	ldr	r3, [pc, #24]	; (8004b24 <SEGGER_SYSVIEW_Conf+0x20>)
 8004b0a:	6818      	ldr	r0, [r3, #0]
 8004b0c:	4b05      	ldr	r3, [pc, #20]	; (8004b24 <SEGGER_SYSVIEW_Conf+0x20>)
 8004b0e:	6819      	ldr	r1, [r3, #0]
 8004b10:	4b05      	ldr	r3, [pc, #20]	; (8004b28 <SEGGER_SYSVIEW_Conf+0x24>)
 8004b12:	4a06      	ldr	r2, [pc, #24]	; (8004b2c <SEGGER_SYSVIEW_Conf+0x28>)
 8004b14:	f001 fc08 	bl	8006328 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8004b18:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8004b1c:	f001 fc48 	bl	80063b0 <SEGGER_SYSVIEW_SetRAMBase>
}
 8004b20:	bf00      	nop
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	20000000 	.word	0x20000000
 8004b28:	08004ae9 	.word	0x08004ae9
 8004b2c:	0800757c 	.word	0x0800757c

08004b30 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8004b30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b32:	b085      	sub	sp, #20
 8004b34:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8004b36:	2300      	movs	r3, #0
 8004b38:	607b      	str	r3, [r7, #4]
 8004b3a:	e033      	b.n	8004ba4 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8004b3c:	491e      	ldr	r1, [pc, #120]	; (8004bb8 <_cbSendTaskList+0x88>)
 8004b3e:	687a      	ldr	r2, [r7, #4]
 8004b40:	4613      	mov	r3, r2
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	4413      	add	r3, r2
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	440b      	add	r3, r1
 8004b4a:	6818      	ldr	r0, [r3, #0]
 8004b4c:	491a      	ldr	r1, [pc, #104]	; (8004bb8 <_cbSendTaskList+0x88>)
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	4613      	mov	r3, r2
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	4413      	add	r3, r2
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	440b      	add	r3, r1
 8004b5a:	3304      	adds	r3, #4
 8004b5c:	6819      	ldr	r1, [r3, #0]
 8004b5e:	4c16      	ldr	r4, [pc, #88]	; (8004bb8 <_cbSendTaskList+0x88>)
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	4613      	mov	r3, r2
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	4413      	add	r3, r2
 8004b68:	009b      	lsls	r3, r3, #2
 8004b6a:	4423      	add	r3, r4
 8004b6c:	3308      	adds	r3, #8
 8004b6e:	681c      	ldr	r4, [r3, #0]
 8004b70:	4d11      	ldr	r5, [pc, #68]	; (8004bb8 <_cbSendTaskList+0x88>)
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	4613      	mov	r3, r2
 8004b76:	009b      	lsls	r3, r3, #2
 8004b78:	4413      	add	r3, r2
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	442b      	add	r3, r5
 8004b7e:	330c      	adds	r3, #12
 8004b80:	681d      	ldr	r5, [r3, #0]
 8004b82:	4e0d      	ldr	r6, [pc, #52]	; (8004bb8 <_cbSendTaskList+0x88>)
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	4613      	mov	r3, r2
 8004b88:	009b      	lsls	r3, r3, #2
 8004b8a:	4413      	add	r3, r2
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	4433      	add	r3, r6
 8004b90:	3310      	adds	r3, #16
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	9300      	str	r3, [sp, #0]
 8004b96:	462b      	mov	r3, r5
 8004b98:	4622      	mov	r2, r4
 8004b9a:	f000 f8bd 	bl	8004d18 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	3301      	adds	r3, #1
 8004ba2:	607b      	str	r3, [r7, #4]
 8004ba4:	4b05      	ldr	r3, [pc, #20]	; (8004bbc <_cbSendTaskList+0x8c>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d3c6      	bcc.n	8004b3c <_cbSendTaskList+0xc>
  }
}
 8004bae:	bf00      	nop
 8004bb0:	bf00      	nop
 8004bb2:	370c      	adds	r7, #12
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bb8:	20012e2c 	.word	0x20012e2c
 8004bbc:	20012ecc 	.word	0x20012ecc

08004bc0 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8004bc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bc4:	b082      	sub	sp, #8
 8004bc6:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8004bc8:	f7fe fb62 	bl	8003290 <xTaskGetTickCountFromISR>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	2200      	movs	r2, #0
 8004bd0:	469a      	mov	sl, r3
 8004bd2:	4693      	mov	fp, r2
 8004bd4:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8004bd8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004bdc:	4602      	mov	r2, r0
 8004bde:	460b      	mov	r3, r1
 8004be0:	f04f 0a00 	mov.w	sl, #0
 8004be4:	f04f 0b00 	mov.w	fp, #0
 8004be8:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8004bec:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8004bf0:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8004bf4:	4652      	mov	r2, sl
 8004bf6:	465b      	mov	r3, fp
 8004bf8:	1a14      	subs	r4, r2, r0
 8004bfa:	eb63 0501 	sbc.w	r5, r3, r1
 8004bfe:	f04f 0200 	mov.w	r2, #0
 8004c02:	f04f 0300 	mov.w	r3, #0
 8004c06:	00ab      	lsls	r3, r5, #2
 8004c08:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8004c0c:	00a2      	lsls	r2, r4, #2
 8004c0e:	4614      	mov	r4, r2
 8004c10:	461d      	mov	r5, r3
 8004c12:	eb14 0800 	adds.w	r8, r4, r0
 8004c16:	eb45 0901 	adc.w	r9, r5, r1
 8004c1a:	f04f 0200 	mov.w	r2, #0
 8004c1e:	f04f 0300 	mov.w	r3, #0
 8004c22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c2e:	4690      	mov	r8, r2
 8004c30:	4699      	mov	r9, r3
 8004c32:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8004c36:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8004c3a:	4610      	mov	r0, r2
 8004c3c:	4619      	mov	r1, r3
 8004c3e:	3708      	adds	r7, #8
 8004c40:	46bd      	mov	sp, r7
 8004c42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08004c48 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b086      	sub	sp, #24
 8004c4c:	af02      	add	r7, sp, #8
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]
 8004c54:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8004c56:	2205      	movs	r2, #5
 8004c58:	492b      	ldr	r1, [pc, #172]	; (8004d08 <SYSVIEW_AddTask+0xc0>)
 8004c5a:	68b8      	ldr	r0, [r7, #8]
 8004c5c:	f002 fb84 	bl	8007368 <memcmp>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d04b      	beq.n	8004cfe <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8004c66:	4b29      	ldr	r3, [pc, #164]	; (8004d0c <SYSVIEW_AddTask+0xc4>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	2b07      	cmp	r3, #7
 8004c6c:	d903      	bls.n	8004c76 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8004c6e:	4828      	ldr	r0, [pc, #160]	; (8004d10 <SYSVIEW_AddTask+0xc8>)
 8004c70:	f002 faf0 	bl	8007254 <SEGGER_SYSVIEW_Warn>
    return;
 8004c74:	e044      	b.n	8004d00 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8004c76:	4b25      	ldr	r3, [pc, #148]	; (8004d0c <SYSVIEW_AddTask+0xc4>)
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	4926      	ldr	r1, [pc, #152]	; (8004d14 <SYSVIEW_AddTask+0xcc>)
 8004c7c:	4613      	mov	r3, r2
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	4413      	add	r3, r2
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	440b      	add	r3, r1
 8004c86:	68fa      	ldr	r2, [r7, #12]
 8004c88:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8004c8a:	4b20      	ldr	r3, [pc, #128]	; (8004d0c <SYSVIEW_AddTask+0xc4>)
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	4921      	ldr	r1, [pc, #132]	; (8004d14 <SYSVIEW_AddTask+0xcc>)
 8004c90:	4613      	mov	r3, r2
 8004c92:	009b      	lsls	r3, r3, #2
 8004c94:	4413      	add	r3, r2
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	440b      	add	r3, r1
 8004c9a:	3304      	adds	r3, #4
 8004c9c:	68ba      	ldr	r2, [r7, #8]
 8004c9e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8004ca0:	4b1a      	ldr	r3, [pc, #104]	; (8004d0c <SYSVIEW_AddTask+0xc4>)
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	491b      	ldr	r1, [pc, #108]	; (8004d14 <SYSVIEW_AddTask+0xcc>)
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	4413      	add	r3, r2
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	440b      	add	r3, r1
 8004cb0:	3308      	adds	r3, #8
 8004cb2:	687a      	ldr	r2, [r7, #4]
 8004cb4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8004cb6:	4b15      	ldr	r3, [pc, #84]	; (8004d0c <SYSVIEW_AddTask+0xc4>)
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	4916      	ldr	r1, [pc, #88]	; (8004d14 <SYSVIEW_AddTask+0xcc>)
 8004cbc:	4613      	mov	r3, r2
 8004cbe:	009b      	lsls	r3, r3, #2
 8004cc0:	4413      	add	r3, r2
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	440b      	add	r3, r1
 8004cc6:	330c      	adds	r3, #12
 8004cc8:	683a      	ldr	r2, [r7, #0]
 8004cca:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8004ccc:	4b0f      	ldr	r3, [pc, #60]	; (8004d0c <SYSVIEW_AddTask+0xc4>)
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	4910      	ldr	r1, [pc, #64]	; (8004d14 <SYSVIEW_AddTask+0xcc>)
 8004cd2:	4613      	mov	r3, r2
 8004cd4:	009b      	lsls	r3, r3, #2
 8004cd6:	4413      	add	r3, r2
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	440b      	add	r3, r1
 8004cdc:	3310      	adds	r3, #16
 8004cde:	69ba      	ldr	r2, [r7, #24]
 8004ce0:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8004ce2:	4b0a      	ldr	r3, [pc, #40]	; (8004d0c <SYSVIEW_AddTask+0xc4>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	3301      	adds	r3, #1
 8004ce8:	4a08      	ldr	r2, [pc, #32]	; (8004d0c <SYSVIEW_AddTask+0xc4>)
 8004cea:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8004cec:	69bb      	ldr	r3, [r7, #24]
 8004cee:	9300      	str	r3, [sp, #0]
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	68b9      	ldr	r1, [r7, #8]
 8004cf6:	68f8      	ldr	r0, [r7, #12]
 8004cf8:	f000 f80e 	bl	8004d18 <SYSVIEW_SendTaskInfo>
 8004cfc:	e000      	b.n	8004d00 <SYSVIEW_AddTask+0xb8>
    return;
 8004cfe:	bf00      	nop

}
 8004d00:	3710      	adds	r7, #16
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	080074ec 	.word	0x080074ec
 8004d0c:	20012ecc 	.word	0x20012ecc
 8004d10:	080074f4 	.word	0x080074f4
 8004d14:	20012e2c 	.word	0x20012e2c

08004d18 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b08a      	sub	sp, #40	; 0x28
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	607a      	str	r2, [r7, #4]
 8004d24:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8004d26:	f107 0314 	add.w	r3, r7, #20
 8004d2a:	2214      	movs	r2, #20
 8004d2c:	2100      	movs	r1, #0
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f002 fb2a 	bl	8007388 <memset>
  TaskInfo.TaskID     = TaskID;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8004d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d46:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8004d48:	f107 0314 	add.w	r3, r7, #20
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f001 fe77 	bl	8006a40 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8004d52:	bf00      	nop
 8004d54:	3728      	adds	r7, #40	; 0x28
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}
	...

08004d5c <__NVIC_EnableIRQ>:
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b083      	sub	sp, #12
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	4603      	mov	r3, r0
 8004d64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	db0b      	blt.n	8004d86 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d6e:	79fb      	ldrb	r3, [r7, #7]
 8004d70:	f003 021f 	and.w	r2, r3, #31
 8004d74:	4907      	ldr	r1, [pc, #28]	; (8004d94 <__NVIC_EnableIRQ+0x38>)
 8004d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d7a:	095b      	lsrs	r3, r3, #5
 8004d7c:	2001      	movs	r0, #1
 8004d7e:	fa00 f202 	lsl.w	r2, r0, r2
 8004d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004d86:	bf00      	nop
 8004d88:	370c      	adds	r7, #12
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop
 8004d94:	e000e100 	.word	0xe000e100

08004d98 <__NVIC_SetPriority>:
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	4603      	mov	r3, r0
 8004da0:	6039      	str	r1, [r7, #0]
 8004da2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004da4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	db0a      	blt.n	8004dc2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	b2da      	uxtb	r2, r3
 8004db0:	490c      	ldr	r1, [pc, #48]	; (8004de4 <__NVIC_SetPriority+0x4c>)
 8004db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004db6:	0112      	lsls	r2, r2, #4
 8004db8:	b2d2      	uxtb	r2, r2
 8004dba:	440b      	add	r3, r1
 8004dbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004dc0:	e00a      	b.n	8004dd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	b2da      	uxtb	r2, r3
 8004dc6:	4908      	ldr	r1, [pc, #32]	; (8004de8 <__NVIC_SetPriority+0x50>)
 8004dc8:	79fb      	ldrb	r3, [r7, #7]
 8004dca:	f003 030f 	and.w	r3, r3, #15
 8004dce:	3b04      	subs	r3, #4
 8004dd0:	0112      	lsls	r2, r2, #4
 8004dd2:	b2d2      	uxtb	r2, r2
 8004dd4:	440b      	add	r3, r1
 8004dd6:	761a      	strb	r2, [r3, #24]
}
 8004dd8:	bf00      	nop
 8004dda:	370c      	adds	r7, #12
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr
 8004de4:	e000e100 	.word	0xe000e100
 8004de8:	e000ed00 	.word	0xe000ed00

08004dec <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b082      	sub	sp, #8
 8004df0:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 8004df2:	f002 fa8b 	bl	800730c <SEGGER_SYSVIEW_IsStarted>
 8004df6:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d101      	bne.n	8004e02 <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 8004dfe:	f001 fca3 	bl	8006748 <SEGGER_SYSVIEW_Start>
  }
}
 8004e02:	bf00      	nop
 8004e04:	3708      	adds	r7, #8
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}
	...

08004e0c <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b082      	sub	sp, #8
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	4603      	mov	r3, r0
 8004e14:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 8004e16:	4b0c      	ldr	r3, [pc, #48]	; (8004e48 <_cbOnUARTRx+0x3c>)
 8004e18:	781b      	ldrb	r3, [r3, #0]
 8004e1a:	2b03      	cmp	r3, #3
 8004e1c:	d806      	bhi.n	8004e2c <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 8004e1e:	4b0a      	ldr	r3, [pc, #40]	; (8004e48 <_cbOnUARTRx+0x3c>)
 8004e20:	781b      	ldrb	r3, [r3, #0]
 8004e22:	3301      	adds	r3, #1
 8004e24:	b2da      	uxtb	r2, r3
 8004e26:	4b08      	ldr	r3, [pc, #32]	; (8004e48 <_cbOnUARTRx+0x3c>)
 8004e28:	701a      	strb	r2, [r3, #0]
    goto Done;
 8004e2a:	e009      	b.n	8004e40 <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 8004e2c:	f7ff ffde 	bl	8004dec <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 8004e30:	4b05      	ldr	r3, [pc, #20]	; (8004e48 <_cbOnUARTRx+0x3c>)
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	4618      	mov	r0, r3
 8004e36:	1dfb      	adds	r3, r7, #7
 8004e38:	2201      	movs	r2, #1
 8004e3a:	4619      	mov	r1, r3
 8004e3c:	f000 fb9a 	bl	8005574 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 8004e40:	bf00      	nop
}
 8004e42:	3708      	adds	r7, #8
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}
 8004e48:	20000014 	.word	0x20000014

08004e4c <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b084      	sub	sp, #16
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8004e54:	4b14      	ldr	r3, [pc, #80]	; (8004ea8 <_cbOnUARTTx+0x5c>)
 8004e56:	785b      	ldrb	r3, [r3, #1]
 8004e58:	2b03      	cmp	r3, #3
 8004e5a:	d80f      	bhi.n	8004e7c <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 8004e5c:	4b12      	ldr	r3, [pc, #72]	; (8004ea8 <_cbOnUARTTx+0x5c>)
 8004e5e:	785b      	ldrb	r3, [r3, #1]
 8004e60:	461a      	mov	r2, r3
 8004e62:	4b12      	ldr	r3, [pc, #72]	; (8004eac <_cbOnUARTTx+0x60>)
 8004e64:	5c9a      	ldrb	r2, [r3, r2]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 8004e6a:	4b0f      	ldr	r3, [pc, #60]	; (8004ea8 <_cbOnUARTTx+0x5c>)
 8004e6c:	785b      	ldrb	r3, [r3, #1]
 8004e6e:	3301      	adds	r3, #1
 8004e70:	b2da      	uxtb	r2, r3
 8004e72:	4b0d      	ldr	r3, [pc, #52]	; (8004ea8 <_cbOnUARTTx+0x5c>)
 8004e74:	705a      	strb	r2, [r3, #1]
    r = 1;
 8004e76:	2301      	movs	r3, #1
 8004e78:	60fb      	str	r3, [r7, #12]
    goto Done;
 8004e7a:	e00f      	b.n	8004e9c <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8004e7c:	4b0a      	ldr	r3, [pc, #40]	; (8004ea8 <_cbOnUARTTx+0x5c>)
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	2201      	movs	r2, #1
 8004e82:	6879      	ldr	r1, [r7, #4]
 8004e84:	4618      	mov	r0, r3
 8004e86:	f000 fa19 	bl	80052bc <SEGGER_RTT_ReadUpBufferNoLock>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	da02      	bge.n	8004e9a <_cbOnUARTTx+0x4e>
    r = 0;
 8004e94:	2300      	movs	r3, #0
 8004e96:	60fb      	str	r3, [r7, #12]
 8004e98:	e000      	b.n	8004e9c <_cbOnUARTTx+0x50>
  }
Done:
 8004e9a:	bf00      	nop
  return r;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3710      	adds	r7, #16
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	bf00      	nop
 8004ea8:	20000014 	.word	0x20000014
 8004eac:	08007584 	.word	0x08007584

08004eb0 <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b082      	sub	sp, #8
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8004eb8:	4a04      	ldr	r2, [pc, #16]	; (8004ecc <SEGGER_UART_init+0x1c>)
 8004eba:	4905      	ldr	r1, [pc, #20]	; (8004ed0 <SEGGER_UART_init+0x20>)
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	f000 f863 	bl	8004f88 <HIF_UART_Init>
}
 8004ec2:	bf00      	nop
 8004ec4:	3708      	adds	r7, #8
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
 8004eca:	bf00      	nop
 8004ecc:	08004e0d 	.word	0x08004e0d
 8004ed0:	08004e4d 	.word	0x08004e4d

08004ed4 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b084      	sub	sp, #16
 8004ed8:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8004eda:	4b1e      	ldr	r3, [pc, #120]	; (8004f54 <USART2_IRQHandler+0x80>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	f003 0320 	and.w	r3, r3, #32
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d011      	beq.n	8004f0e <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8004eea:	4b1b      	ldr	r3, [pc, #108]	; (8004f58 <USART2_IRQHandler+0x84>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f003 030b 	and.w	r3, r3, #11
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d108      	bne.n	8004f0e <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8004efc:	4b17      	ldr	r3, [pc, #92]	; (8004f5c <USART2_IRQHandler+0x88>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d004      	beq.n	8004f0e <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 8004f04:	4b15      	ldr	r3, [pc, #84]	; (8004f5c <USART2_IRQHandler+0x88>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	79fa      	ldrb	r2, [r7, #7]
 8004f0a:	4610      	mov	r0, r2
 8004f0c:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d01a      	beq.n	8004f4e <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8004f18:	4b11      	ldr	r3, [pc, #68]	; (8004f60 <USART2_IRQHandler+0x8c>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d015      	beq.n	8004f4c <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8004f20:	4b0f      	ldr	r3, [pc, #60]	; (8004f60 <USART2_IRQHandler+0x8c>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	1dfa      	adds	r2, r7, #7
 8004f26:	4610      	mov	r0, r2
 8004f28:	4798      	blx	r3
 8004f2a:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d106      	bne.n	8004f40 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8004f32:	4b0c      	ldr	r3, [pc, #48]	; (8004f64 <USART2_IRQHandler+0x90>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a0b      	ldr	r2, [pc, #44]	; (8004f64 <USART2_IRQHandler+0x90>)
 8004f38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f3c:	6013      	str	r3, [r2, #0]
 8004f3e:	e006      	b.n	8004f4e <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8004f40:	4b04      	ldr	r3, [pc, #16]	; (8004f54 <USART2_IRQHandler+0x80>)
 8004f42:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8004f44:	79fa      	ldrb	r2, [r7, #7]
 8004f46:	4b04      	ldr	r3, [pc, #16]	; (8004f58 <USART2_IRQHandler+0x84>)
 8004f48:	601a      	str	r2, [r3, #0]
 8004f4a:	e000      	b.n	8004f4e <USART2_IRQHandler+0x7a>
      return;
 8004f4c:	bf00      	nop
    }
  }
}
 8004f4e:	3710      	adds	r7, #16
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}
 8004f54:	40004400 	.word	0x40004400
 8004f58:	40004404 	.word	0x40004404
 8004f5c:	20012ed0 	.word	0x20012ed0
 8004f60:	20012ed4 	.word	0x20012ed4
 8004f64:	4000440c 	.word	0x4000440c

08004f68 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8004f68:	b480      	push	{r7}
 8004f6a:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8004f6c:	4b05      	ldr	r3, [pc, #20]	; (8004f84 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a04      	ldr	r2, [pc, #16]	; (8004f84 <HIF_UART_EnableTXEInterrupt+0x1c>)
 8004f72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f76:	6013      	str	r3, [r2, #0]
}
 8004f78:	bf00      	nop
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f80:	4770      	bx	lr
 8004f82:	bf00      	nop
 8004f84:	4000440c 	.word	0x4000440c

08004f88 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b086      	sub	sp, #24
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	60f8      	str	r0, [r7, #12]
 8004f90:	60b9      	str	r1, [r7, #8]
 8004f92:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8004f94:	4b2e      	ldr	r3, [pc, #184]	; (8005050 <HIF_UART_Init+0xc8>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a2d      	ldr	r2, [pc, #180]	; (8005050 <HIF_UART_Init+0xc8>)
 8004f9a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f9e:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 8004fa0:	4b2c      	ldr	r3, [pc, #176]	; (8005054 <HIF_UART_Init+0xcc>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a2b      	ldr	r2, [pc, #172]	; (8005054 <HIF_UART_Init+0xcc>)
 8004fa6:	f043 0301 	orr.w	r3, r3, #1
 8004faa:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 8004fac:	4b2a      	ldr	r3, [pc, #168]	; (8005058 <HIF_UART_Init+0xd0>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004fb8:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 8004fc0:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 8004fc2:	4a25      	ldr	r2, [pc, #148]	; (8005058 <HIF_UART_Init+0xd0>)
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8004fc8:	4b24      	ldr	r3, [pc, #144]	; (800505c <HIF_UART_Init+0xd4>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004fd4:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8004fdc:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 8004fde:	4a1f      	ldr	r2, [pc, #124]	; (800505c <HIF_UART_Init+0xd4>)
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 8004fe4:	4b1e      	ldr	r3, [pc, #120]	; (8005060 <HIF_UART_Init+0xd8>)
 8004fe6:	f24a 022c 	movw	r2, #41004	; 0xa02c
 8004fea:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8004fec:	4b1d      	ldr	r3, [pc, #116]	; (8005064 <HIF_UART_Init+0xdc>)
 8004fee:	2200      	movs	r2, #0
 8004ff0:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 8004ff2:	4b1d      	ldr	r3, [pc, #116]	; (8005068 <HIF_UART_Init+0xe0>)
 8004ff4:	2280      	movs	r2, #128	; 0x80
 8004ff6:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	00db      	lsls	r3, r3, #3
 8004ffc:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 8004ffe:	4a1b      	ldr	r2, [pc, #108]	; (800506c <HIF_UART_Init+0xe4>)
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	fbb2 f3f3 	udiv	r3, r2, r3
 8005006:	3301      	adds	r3, #1
 8005008:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	085b      	lsrs	r3, r3, #1
 800500e:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005016:	d302      	bcc.n	800501e <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 8005018:	f640 73ff 	movw	r3, #4095	; 0xfff
 800501c:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d004      	beq.n	800502e <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	011b      	lsls	r3, r3, #4
 8005028:	4a11      	ldr	r2, [pc, #68]	; (8005070 <HIF_UART_Init+0xe8>)
 800502a:	b29b      	uxth	r3, r3
 800502c:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 800502e:	4a11      	ldr	r2, [pc, #68]	; (8005074 <HIF_UART_Init+0xec>)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8005034:	4a10      	ldr	r2, [pc, #64]	; (8005078 <HIF_UART_Init+0xf0>)
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 800503a:	2106      	movs	r1, #6
 800503c:	2026      	movs	r0, #38	; 0x26
 800503e:	f7ff feab 	bl	8004d98 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8005042:	2026      	movs	r0, #38	; 0x26
 8005044:	f7ff fe8a 	bl	8004d5c <__NVIC_EnableIRQ>
}
 8005048:	bf00      	nop
 800504a:	3718      	adds	r7, #24
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}
 8005050:	40023840 	.word	0x40023840
 8005054:	40023830 	.word	0x40023830
 8005058:	40020020 	.word	0x40020020
 800505c:	40020000 	.word	0x40020000
 8005060:	4000440c 	.word	0x4000440c
 8005064:	40004410 	.word	0x40004410
 8005068:	40004414 	.word	0x40004414
 800506c:	0501bd00 	.word	0x0501bd00
 8005070:	40004408 	.word	0x40004408
 8005074:	20012ed0 	.word	0x20012ed0
 8005078:	20012ed4 	.word	0x20012ed4

0800507c <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 800507c:	b480      	push	{r7}
 800507e:	b083      	sub	sp, #12
 8005080:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8005082:	4b24      	ldr	r3, [pc, #144]	; (8005114 <_DoInit+0x98>)
 8005084:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2203      	movs	r2, #3
 800508a:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2203      	movs	r2, #3
 8005090:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4a20      	ldr	r2, [pc, #128]	; (8005118 <_DoInit+0x9c>)
 8005096:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4a20      	ldr	r2, [pc, #128]	; (800511c <_DoInit+0xa0>)
 800509c:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80050a4:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2200      	movs	r2, #0
 80050aa:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2200      	movs	r2, #0
 80050b0:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	4a17      	ldr	r2, [pc, #92]	; (8005118 <_DoInit+0x9c>)
 80050bc:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a17      	ldr	r2, [pc, #92]	; (8005120 <_DoInit+0xa4>)
 80050c2:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2210      	movs	r2, #16
 80050c8:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2200      	movs	r2, #0
 80050ce:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2200      	movs	r2, #0
 80050d4:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2200      	movs	r2, #0
 80050da:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	3307      	adds	r3, #7
 80050e0:	4a10      	ldr	r2, [pc, #64]	; (8005124 <_DoInit+0xa8>)
 80050e2:	6810      	ldr	r0, [r2, #0]
 80050e4:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80050e6:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a0e      	ldr	r2, [pc, #56]	; (8005128 <_DoInit+0xac>)
 80050ee:	6810      	ldr	r0, [r2, #0]
 80050f0:	6018      	str	r0, [r3, #0]
 80050f2:	8891      	ldrh	r1, [r2, #4]
 80050f4:	7992      	ldrb	r2, [r2, #6]
 80050f6:	8099      	strh	r1, [r3, #4]
 80050f8:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 80050fa:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2220      	movs	r2, #32
 8005102:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8005104:	f3bf 8f5f 	dmb	sy
}
 8005108:	bf00      	nop
 800510a:	370c      	adds	r7, #12
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr
 8005114:	20012ed8 	.word	0x20012ed8
 8005118:	08007544 	.word	0x08007544
 800511c:	20012f80 	.word	0x20012f80
 8005120:	20013380 	.word	0x20013380
 8005124:	08007550 	.word	0x08007550
 8005128:	08007554 	.word	0x08007554

0800512c <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 800512c:	b580      	push	{r7, lr}
 800512e:	b08a      	sub	sp, #40	; 0x28
 8005130:	af00      	add	r7, sp, #0
 8005132:	60f8      	str	r0, [r7, #12]
 8005134:	60b9      	str	r1, [r7, #8]
 8005136:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8005138:	2300      	movs	r3, #0
 800513a:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	68db      	ldr	r3, [r3, #12]
 8005140:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	691b      	ldr	r3, [r3, #16]
 8005146:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8005148:	69ba      	ldr	r2, [r7, #24]
 800514a:	69fb      	ldr	r3, [r7, #28]
 800514c:	429a      	cmp	r2, r3
 800514e:	d905      	bls.n	800515c <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8005150:	69ba      	ldr	r2, [r7, #24]
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	3b01      	subs	r3, #1
 8005158:	627b      	str	r3, [r7, #36]	; 0x24
 800515a:	e007      	b.n	800516c <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	689a      	ldr	r2, [r3, #8]
 8005160:	69b9      	ldr	r1, [r7, #24]
 8005162:	69fb      	ldr	r3, [r7, #28]
 8005164:	1acb      	subs	r3, r1, r3
 8005166:	4413      	add	r3, r2
 8005168:	3b01      	subs	r3, #1
 800516a:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	689a      	ldr	r2, [r3, #8]
 8005170:	69fb      	ldr	r3, [r7, #28]
 8005172:	1ad3      	subs	r3, r2, r3
 8005174:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005176:	4293      	cmp	r3, r2
 8005178:	bf28      	it	cs
 800517a:	4613      	movcs	r3, r2
 800517c:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 800517e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	4293      	cmp	r3, r2
 8005184:	bf28      	it	cs
 8005186:	4613      	movcs	r3, r2
 8005188:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	685a      	ldr	r2, [r3, #4]
 800518e:	69fb      	ldr	r3, [r7, #28]
 8005190:	4413      	add	r3, r2
 8005192:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8005194:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005196:	68b9      	ldr	r1, [r7, #8]
 8005198:	6978      	ldr	r0, [r7, #20]
 800519a:	f002 f921 	bl	80073e0 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 800519e:	6a3a      	ldr	r2, [r7, #32]
 80051a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a2:	4413      	add	r3, r2
 80051a4:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 80051a6:	68ba      	ldr	r2, [r7, #8]
 80051a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051aa:	4413      	add	r3, r2
 80051ac:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 80051ae:	687a      	ldr	r2, [r7, #4]
 80051b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 80051b6:	69fa      	ldr	r2, [r7, #28]
 80051b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ba:	4413      	add	r3, r2
 80051bc:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	69fa      	ldr	r2, [r7, #28]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d101      	bne.n	80051cc <_WriteBlocking+0xa0>
      WrOff = 0u;
 80051c8:	2300      	movs	r3, #0
 80051ca:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80051cc:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	69fa      	ldr	r2, [r7, #28]
 80051d4:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d1b2      	bne.n	8005142 <_WriteBlocking+0x16>
  return NumBytesWritten;
 80051dc:	6a3b      	ldr	r3, [r7, #32]
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3728      	adds	r7, #40	; 0x28
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}

080051e6 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80051e6:	b580      	push	{r7, lr}
 80051e8:	b088      	sub	sp, #32
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	60f8      	str	r0, [r7, #12]
 80051ee:	60b9      	str	r1, [r7, #8]
 80051f0:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	689a      	ldr	r2, [r3, #8]
 80051fc:	69fb      	ldr	r3, [r7, #28]
 80051fe:	1ad3      	subs	r3, r2, r3
 8005200:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8005202:	69ba      	ldr	r2, [r7, #24]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	429a      	cmp	r2, r3
 8005208:	d911      	bls.n	800522e <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	685a      	ldr	r2, [r3, #4]
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	4413      	add	r3, r2
 8005212:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	68b9      	ldr	r1, [r7, #8]
 8005218:	6938      	ldr	r0, [r7, #16]
 800521a:	f002 f8e1 	bl	80073e0 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800521e:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8005222:	69fa      	ldr	r2, [r7, #28]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	441a      	add	r2, r3
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 800522c:	e01f      	b.n	800526e <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 800522e:	69bb      	ldr	r3, [r7, #24]
 8005230:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	685a      	ldr	r2, [r3, #4]
 8005236:	69fb      	ldr	r3, [r7, #28]
 8005238:	4413      	add	r3, r2
 800523a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 800523c:	697a      	ldr	r2, [r7, #20]
 800523e:	68b9      	ldr	r1, [r7, #8]
 8005240:	6938      	ldr	r0, [r7, #16]
 8005242:	f002 f8cd 	bl	80073e0 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8005246:	687a      	ldr	r2, [r7, #4]
 8005248:	69bb      	ldr	r3, [r7, #24]
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8005254:	68ba      	ldr	r2, [r7, #8]
 8005256:	69bb      	ldr	r3, [r7, #24]
 8005258:	4413      	add	r3, r2
 800525a:	697a      	ldr	r2, [r7, #20]
 800525c:	4619      	mov	r1, r3
 800525e:	6938      	ldr	r0, [r7, #16]
 8005260:	f002 f8be 	bl	80073e0 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005264:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	697a      	ldr	r2, [r7, #20]
 800526c:	60da      	str	r2, [r3, #12]
}
 800526e:	bf00      	nop
 8005270:	3720      	adds	r7, #32
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}

08005276 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8005276:	b480      	push	{r7}
 8005278:	b087      	sub	sp, #28
 800527a:	af00      	add	r7, sp, #0
 800527c:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	691b      	ldr	r3, [r3, #16]
 8005282:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800528a:	693a      	ldr	r2, [r7, #16]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	429a      	cmp	r2, r3
 8005290:	d808      	bhi.n	80052a4 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	689a      	ldr	r2, [r3, #8]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	1ad2      	subs	r2, r2, r3
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	4413      	add	r3, r2
 800529e:	3b01      	subs	r3, #1
 80052a0:	617b      	str	r3, [r7, #20]
 80052a2:	e004      	b.n	80052ae <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 80052a4:	693a      	ldr	r2, [r7, #16]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	3b01      	subs	r3, #1
 80052ac:	617b      	str	r3, [r7, #20]
  }
  return r;
 80052ae:	697b      	ldr	r3, [r7, #20]
}
 80052b0:	4618      	mov	r0, r3
 80052b2:	371c      	adds	r7, #28
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr

080052bc <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80052bc:	b580      	push	{r7, lr}
 80052be:	b08c      	sub	sp, #48	; 0x30
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	60f8      	str	r0, [r7, #12]
 80052c4:	60b9      	str	r1, [r7, #8]
 80052c6:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 80052c8:	4b3e      	ldr	r3, [pc, #248]	; (80053c4 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 80052ca:	623b      	str	r3, [r7, #32]
 80052cc:	6a3b      	ldr	r3, [r7, #32]
 80052ce:	781b      	ldrb	r3, [r3, #0]
 80052d0:	b2db      	uxtb	r3, r3
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d101      	bne.n	80052da <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 80052d6:	f7ff fed1 	bl	800507c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	1c5a      	adds	r2, r3, #1
 80052de:	4613      	mov	r3, r2
 80052e0:	005b      	lsls	r3, r3, #1
 80052e2:	4413      	add	r3, r2
 80052e4:	00db      	lsls	r3, r3, #3
 80052e6:	4a37      	ldr	r2, [pc, #220]	; (80053c4 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 80052e8:	4413      	add	r3, r2
 80052ea:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 80052f0:	69fb      	ldr	r3, [r7, #28]
 80052f2:	691b      	ldr	r3, [r3, #16]
 80052f4:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 80052f6:	69fb      	ldr	r3, [r7, #28]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80052fc:	2300      	movs	r3, #0
 80052fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8005300:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005302:	69bb      	ldr	r3, [r7, #24]
 8005304:	429a      	cmp	r2, r3
 8005306:	d92b      	bls.n	8005360 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8005308:	69fb      	ldr	r3, [r7, #28]
 800530a:	689a      	ldr	r2, [r3, #8]
 800530c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800530e:	1ad3      	subs	r3, r2, r3
 8005310:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005312:	697a      	ldr	r2, [r7, #20]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	4293      	cmp	r3, r2
 8005318:	bf28      	it	cs
 800531a:	4613      	movcs	r3, r2
 800531c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800531e:	69fb      	ldr	r3, [r7, #28]
 8005320:	685a      	ldr	r2, [r3, #4]
 8005322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005324:	4413      	add	r3, r2
 8005326:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005328:	697a      	ldr	r2, [r7, #20]
 800532a:	6939      	ldr	r1, [r7, #16]
 800532c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800532e:	f002 f857 	bl	80073e0 <memcpy>
    NumBytesRead += NumBytesRem;
 8005332:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	4413      	add	r3, r2
 8005338:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800533a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	4413      	add	r3, r2
 8005340:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	1ad3      	subs	r3, r2, r3
 8005348:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800534a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	4413      	add	r3, r2
 8005350:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8005352:	69fb      	ldr	r3, [r7, #28]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005358:	429a      	cmp	r2, r3
 800535a:	d101      	bne.n	8005360 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 800535c:	2300      	movs	r3, #0
 800535e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8005360:	69ba      	ldr	r2, [r7, #24]
 8005362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005368:	697a      	ldr	r2, [r7, #20]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4293      	cmp	r3, r2
 800536e:	bf28      	it	cs
 8005370:	4613      	movcs	r3, r2
 8005372:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d019      	beq.n	80053ae <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800537a:	69fb      	ldr	r3, [r7, #28]
 800537c:	685a      	ldr	r2, [r3, #4]
 800537e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005380:	4413      	add	r3, r2
 8005382:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005384:	697a      	ldr	r2, [r7, #20]
 8005386:	6939      	ldr	r1, [r7, #16]
 8005388:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800538a:	f002 f829 	bl	80073e0 <memcpy>
    NumBytesRead += NumBytesRem;
 800538e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	4413      	add	r3, r2
 8005394:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8005396:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	4413      	add	r3, r2
 800539c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	1ad3      	subs	r3, r2, r3
 80053a4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80053a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	4413      	add	r3, r2
 80053ac:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 80053ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d002      	beq.n	80053ba <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 80053b4:	69fb      	ldr	r3, [r7, #28]
 80053b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80053b8:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80053ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3730      	adds	r7, #48	; 0x30
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}
 80053c4:	20012ed8 	.word	0x20012ed8

080053c8 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b08c      	sub	sp, #48	; 0x30
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	60b9      	str	r1, [r7, #8]
 80053d2:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 80053d4:	4b3e      	ldr	r3, [pc, #248]	; (80054d0 <SEGGER_RTT_ReadNoLock+0x108>)
 80053d6:	623b      	str	r3, [r7, #32]
 80053d8:	6a3b      	ldr	r3, [r7, #32]
 80053da:	781b      	ldrb	r3, [r3, #0]
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d101      	bne.n	80053e6 <SEGGER_RTT_ReadNoLock+0x1e>
 80053e2:	f7ff fe4b 	bl	800507c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80053e6:	68fa      	ldr	r2, [r7, #12]
 80053e8:	4613      	mov	r3, r2
 80053ea:	005b      	lsls	r3, r3, #1
 80053ec:	4413      	add	r3, r2
 80053ee:	00db      	lsls	r3, r3, #3
 80053f0:	3360      	adds	r3, #96	; 0x60
 80053f2:	4a37      	ldr	r2, [pc, #220]	; (80054d0 <SEGGER_RTT_ReadNoLock+0x108>)
 80053f4:	4413      	add	r3, r2
 80053f6:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 80053fc:	69fb      	ldr	r3, [r7, #28]
 80053fe:	691b      	ldr	r3, [r3, #16]
 8005400:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8005402:	69fb      	ldr	r3, [r7, #28]
 8005404:	68db      	ldr	r3, [r3, #12]
 8005406:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8005408:	2300      	movs	r3, #0
 800540a:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800540c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800540e:	69bb      	ldr	r3, [r7, #24]
 8005410:	429a      	cmp	r2, r3
 8005412:	d92b      	bls.n	800546c <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8005414:	69fb      	ldr	r3, [r7, #28]
 8005416:	689a      	ldr	r2, [r3, #8]
 8005418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800541a:	1ad3      	subs	r3, r2, r3
 800541c:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800541e:	697a      	ldr	r2, [r7, #20]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	4293      	cmp	r3, r2
 8005424:	bf28      	it	cs
 8005426:	4613      	movcs	r3, r2
 8005428:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005430:	4413      	add	r3, r2
 8005432:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005434:	697a      	ldr	r2, [r7, #20]
 8005436:	6939      	ldr	r1, [r7, #16]
 8005438:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800543a:	f001 ffd1 	bl	80073e0 <memcpy>
    NumBytesRead += NumBytesRem;
 800543e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	4413      	add	r3, r2
 8005444:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8005446:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	4413      	add	r3, r2
 800544c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800544e:	687a      	ldr	r2, [r7, #4]
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	1ad3      	subs	r3, r2, r3
 8005454:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005456:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	4413      	add	r3, r2
 800545c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800545e:	69fb      	ldr	r3, [r7, #28]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005464:	429a      	cmp	r2, r3
 8005466:	d101      	bne.n	800546c <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8005468:	2300      	movs	r3, #0
 800546a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800546c:	69ba      	ldr	r2, [r7, #24]
 800546e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005470:	1ad3      	subs	r3, r2, r3
 8005472:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005474:	697a      	ldr	r2, [r7, #20]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	4293      	cmp	r3, r2
 800547a:	bf28      	it	cs
 800547c:	4613      	movcs	r3, r2
 800547e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d019      	beq.n	80054ba <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005486:	69fb      	ldr	r3, [r7, #28]
 8005488:	685a      	ldr	r2, [r3, #4]
 800548a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800548c:	4413      	add	r3, r2
 800548e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005490:	697a      	ldr	r2, [r7, #20]
 8005492:	6939      	ldr	r1, [r7, #16]
 8005494:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005496:	f001 ffa3 	bl	80073e0 <memcpy>
    NumBytesRead += NumBytesRem;
 800549a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	4413      	add	r3, r2
 80054a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80054a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	4413      	add	r3, r2
 80054a8:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80054aa:	687a      	ldr	r2, [r7, #4]
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	1ad3      	subs	r3, r2, r3
 80054b0:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80054b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	4413      	add	r3, r2
 80054b8:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 80054ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d002      	beq.n	80054c6 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80054c0:	69fb      	ldr	r3, [r7, #28]
 80054c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80054c4:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80054c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	3730      	adds	r7, #48	; 0x30
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}
 80054d0:	20012ed8 	.word	0x20012ed8

080054d4 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b088      	sub	sp, #32
 80054d8:	af00      	add	r7, sp, #0
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	60b9      	str	r1, [r7, #8]
 80054de:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80054e4:	68fa      	ldr	r2, [r7, #12]
 80054e6:	4613      	mov	r3, r2
 80054e8:	005b      	lsls	r3, r3, #1
 80054ea:	4413      	add	r3, r2
 80054ec:	00db      	lsls	r3, r3, #3
 80054ee:	3360      	adds	r3, #96	; 0x60
 80054f0:	4a1f      	ldr	r2, [pc, #124]	; (8005570 <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 80054f2:	4413      	add	r3, r2
 80054f4:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	695b      	ldr	r3, [r3, #20]
 80054fa:	2b02      	cmp	r3, #2
 80054fc:	d029      	beq.n	8005552 <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 80054fe:	2b02      	cmp	r3, #2
 8005500:	d82e      	bhi.n	8005560 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 8005502:	2b00      	cmp	r3, #0
 8005504:	d002      	beq.n	800550c <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 8005506:	2b01      	cmp	r3, #1
 8005508:	d013      	beq.n	8005532 <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 800550a:	e029      	b.n	8005560 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800550c:	6978      	ldr	r0, [r7, #20]
 800550e:	f7ff feb2 	bl	8005276 <_GetAvailWriteSpace>
 8005512:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8005514:	693a      	ldr	r2, [r7, #16]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	429a      	cmp	r2, r3
 800551a:	d202      	bcs.n	8005522 <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 800551c:	2300      	movs	r3, #0
 800551e:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8005520:	e021      	b.n	8005566 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8005526:	687a      	ldr	r2, [r7, #4]
 8005528:	69b9      	ldr	r1, [r7, #24]
 800552a:	6978      	ldr	r0, [r7, #20]
 800552c:	f7ff fe5b 	bl	80051e6 <_WriteNoCheck>
    break;
 8005530:	e019      	b.n	8005566 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8005532:	6978      	ldr	r0, [r7, #20]
 8005534:	f7ff fe9f 	bl	8005276 <_GetAvailWriteSpace>
 8005538:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 800553a:	687a      	ldr	r2, [r7, #4]
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	4293      	cmp	r3, r2
 8005540:	bf28      	it	cs
 8005542:	4613      	movcs	r3, r2
 8005544:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8005546:	69fa      	ldr	r2, [r7, #28]
 8005548:	69b9      	ldr	r1, [r7, #24]
 800554a:	6978      	ldr	r0, [r7, #20]
 800554c:	f7ff fe4b 	bl	80051e6 <_WriteNoCheck>
    break;
 8005550:	e009      	b.n	8005566 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8005552:	687a      	ldr	r2, [r7, #4]
 8005554:	69b9      	ldr	r1, [r7, #24]
 8005556:	6978      	ldr	r0, [r7, #20]
 8005558:	f7ff fde8 	bl	800512c <_WriteBlocking>
 800555c:	61f8      	str	r0, [r7, #28]
    break;
 800555e:	e002      	b.n	8005566 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 8005560:	2300      	movs	r3, #0
 8005562:	61fb      	str	r3, [r7, #28]
    break;
 8005564:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8005566:	69fb      	ldr	r3, [r7, #28]
}
 8005568:	4618      	mov	r0, r3
 800556a:	3720      	adds	r7, #32
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}
 8005570:	20012ed8 	.word	0x20012ed8

08005574 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8005574:	b580      	push	{r7, lr}
 8005576:	b088      	sub	sp, #32
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8005580:	4b0e      	ldr	r3, [pc, #56]	; (80055bc <SEGGER_RTT_WriteDownBuffer+0x48>)
 8005582:	61fb      	str	r3, [r7, #28]
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	781b      	ldrb	r3, [r3, #0]
 8005588:	b2db      	uxtb	r3, r3
 800558a:	2b00      	cmp	r3, #0
 800558c:	d101      	bne.n	8005592 <SEGGER_RTT_WriteDownBuffer+0x1e>
 800558e:	f7ff fd75 	bl	800507c <_DoInit>
  SEGGER_RTT_LOCK();
 8005592:	f3ef 8311 	mrs	r3, BASEPRI
 8005596:	f04f 0120 	mov.w	r1, #32
 800559a:	f381 8811 	msr	BASEPRI, r1
 800559e:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 80055a0:	687a      	ldr	r2, [r7, #4]
 80055a2:	68b9      	ldr	r1, [r7, #8]
 80055a4:	68f8      	ldr	r0, [r7, #12]
 80055a6:	f7ff ff95 	bl	80054d4 <SEGGER_RTT_WriteDownBufferNoLock>
 80055aa:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	f383 8811 	msr	BASEPRI, r3
  return Status;
 80055b2:	697b      	ldr	r3, [r7, #20]
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3720      	adds	r7, #32
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}
 80055bc:	20012ed8 	.word	0x20012ed8

080055c0 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b088      	sub	sp, #32
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	60b9      	str	r1, [r7, #8]
 80055ca:	607a      	str	r2, [r7, #4]
 80055cc:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80055ce:	4b3d      	ldr	r3, [pc, #244]	; (80056c4 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80055d0:	61bb      	str	r3, [r7, #24]
 80055d2:	69bb      	ldr	r3, [r7, #24]
 80055d4:	781b      	ldrb	r3, [r3, #0]
 80055d6:	b2db      	uxtb	r3, r3
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d101      	bne.n	80055e0 <SEGGER_RTT_AllocUpBuffer+0x20>
 80055dc:	f7ff fd4e 	bl	800507c <_DoInit>
  SEGGER_RTT_LOCK();
 80055e0:	f3ef 8311 	mrs	r3, BASEPRI
 80055e4:	f04f 0120 	mov.w	r1, #32
 80055e8:	f381 8811 	msr	BASEPRI, r1
 80055ec:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80055ee:	4b35      	ldr	r3, [pc, #212]	; (80056c4 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80055f0:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80055f2:	2300      	movs	r3, #0
 80055f4:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80055f6:	6939      	ldr	r1, [r7, #16]
 80055f8:	69fb      	ldr	r3, [r7, #28]
 80055fa:	1c5a      	adds	r2, r3, #1
 80055fc:	4613      	mov	r3, r2
 80055fe:	005b      	lsls	r3, r3, #1
 8005600:	4413      	add	r3, r2
 8005602:	00db      	lsls	r3, r3, #3
 8005604:	440b      	add	r3, r1
 8005606:	3304      	adds	r3, #4
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d008      	beq.n	8005620 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800560e:	69fb      	ldr	r3, [r7, #28]
 8005610:	3301      	adds	r3, #1
 8005612:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	691b      	ldr	r3, [r3, #16]
 8005618:	69fa      	ldr	r2, [r7, #28]
 800561a:	429a      	cmp	r2, r3
 800561c:	dbeb      	blt.n	80055f6 <SEGGER_RTT_AllocUpBuffer+0x36>
 800561e:	e000      	b.n	8005622 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8005620:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	691b      	ldr	r3, [r3, #16]
 8005626:	69fa      	ldr	r2, [r7, #28]
 8005628:	429a      	cmp	r2, r3
 800562a:	da3f      	bge.n	80056ac <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 800562c:	6939      	ldr	r1, [r7, #16]
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	1c5a      	adds	r2, r3, #1
 8005632:	4613      	mov	r3, r2
 8005634:	005b      	lsls	r3, r3, #1
 8005636:	4413      	add	r3, r2
 8005638:	00db      	lsls	r3, r3, #3
 800563a:	440b      	add	r3, r1
 800563c:	68fa      	ldr	r2, [r7, #12]
 800563e:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8005640:	6939      	ldr	r1, [r7, #16]
 8005642:	69fb      	ldr	r3, [r7, #28]
 8005644:	1c5a      	adds	r2, r3, #1
 8005646:	4613      	mov	r3, r2
 8005648:	005b      	lsls	r3, r3, #1
 800564a:	4413      	add	r3, r2
 800564c:	00db      	lsls	r3, r3, #3
 800564e:	440b      	add	r3, r1
 8005650:	3304      	adds	r3, #4
 8005652:	68ba      	ldr	r2, [r7, #8]
 8005654:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8005656:	6939      	ldr	r1, [r7, #16]
 8005658:	69fa      	ldr	r2, [r7, #28]
 800565a:	4613      	mov	r3, r2
 800565c:	005b      	lsls	r3, r3, #1
 800565e:	4413      	add	r3, r2
 8005660:	00db      	lsls	r3, r3, #3
 8005662:	440b      	add	r3, r1
 8005664:	3320      	adds	r3, #32
 8005666:	687a      	ldr	r2, [r7, #4]
 8005668:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800566a:	6939      	ldr	r1, [r7, #16]
 800566c:	69fa      	ldr	r2, [r7, #28]
 800566e:	4613      	mov	r3, r2
 8005670:	005b      	lsls	r3, r3, #1
 8005672:	4413      	add	r3, r2
 8005674:	00db      	lsls	r3, r3, #3
 8005676:	440b      	add	r3, r1
 8005678:	3328      	adds	r3, #40	; 0x28
 800567a:	2200      	movs	r2, #0
 800567c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800567e:	6939      	ldr	r1, [r7, #16]
 8005680:	69fa      	ldr	r2, [r7, #28]
 8005682:	4613      	mov	r3, r2
 8005684:	005b      	lsls	r3, r3, #1
 8005686:	4413      	add	r3, r2
 8005688:	00db      	lsls	r3, r3, #3
 800568a:	440b      	add	r3, r1
 800568c:	3324      	adds	r3, #36	; 0x24
 800568e:	2200      	movs	r2, #0
 8005690:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8005692:	6939      	ldr	r1, [r7, #16]
 8005694:	69fa      	ldr	r2, [r7, #28]
 8005696:	4613      	mov	r3, r2
 8005698:	005b      	lsls	r3, r3, #1
 800569a:	4413      	add	r3, r2
 800569c:	00db      	lsls	r3, r3, #3
 800569e:	440b      	add	r3, r1
 80056a0:	332c      	adds	r3, #44	; 0x2c
 80056a2:	683a      	ldr	r2, [r7, #0]
 80056a4:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80056a6:	f3bf 8f5f 	dmb	sy
 80056aa:	e002      	b.n	80056b2 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 80056ac:	f04f 33ff 	mov.w	r3, #4294967295
 80056b0:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 80056b8:	69fb      	ldr	r3, [r7, #28]
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3720      	adds	r7, #32
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}
 80056c2:	bf00      	nop
 80056c4:	20012ed8 	.word	0x20012ed8

080056c8 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b088      	sub	sp, #32
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	607a      	str	r2, [r7, #4]
 80056d4:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80056d6:	4b33      	ldr	r3, [pc, #204]	; (80057a4 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 80056d8:	61bb      	str	r3, [r7, #24]
 80056da:	69bb      	ldr	r3, [r7, #24]
 80056dc:	781b      	ldrb	r3, [r3, #0]
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d101      	bne.n	80056e8 <SEGGER_RTT_ConfigDownBuffer+0x20>
 80056e4:	f7ff fcca 	bl	800507c <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80056e8:	4b2e      	ldr	r3, [pc, #184]	; (80057a4 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 80056ea:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	695b      	ldr	r3, [r3, #20]
 80056f0:	461a      	mov	r2, r3
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d24d      	bcs.n	8005794 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 80056f8:	f3ef 8311 	mrs	r3, BASEPRI
 80056fc:	f04f 0120 	mov.w	r1, #32
 8005700:	f381 8811 	msr	BASEPRI, r1
 8005704:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d031      	beq.n	8005770 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 800570c:	6979      	ldr	r1, [r7, #20]
 800570e:	68fa      	ldr	r2, [r7, #12]
 8005710:	4613      	mov	r3, r2
 8005712:	005b      	lsls	r3, r3, #1
 8005714:	4413      	add	r3, r2
 8005716:	00db      	lsls	r3, r3, #3
 8005718:	440b      	add	r3, r1
 800571a:	3360      	adds	r3, #96	; 0x60
 800571c:	68ba      	ldr	r2, [r7, #8]
 800571e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8005720:	6979      	ldr	r1, [r7, #20]
 8005722:	68fa      	ldr	r2, [r7, #12]
 8005724:	4613      	mov	r3, r2
 8005726:	005b      	lsls	r3, r3, #1
 8005728:	4413      	add	r3, r2
 800572a:	00db      	lsls	r3, r3, #3
 800572c:	440b      	add	r3, r1
 800572e:	3364      	adds	r3, #100	; 0x64
 8005730:	687a      	ldr	r2, [r7, #4]
 8005732:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8005734:	6979      	ldr	r1, [r7, #20]
 8005736:	68fa      	ldr	r2, [r7, #12]
 8005738:	4613      	mov	r3, r2
 800573a:	005b      	lsls	r3, r3, #1
 800573c:	4413      	add	r3, r2
 800573e:	00db      	lsls	r3, r3, #3
 8005740:	440b      	add	r3, r1
 8005742:	3368      	adds	r3, #104	; 0x68
 8005744:	683a      	ldr	r2, [r7, #0]
 8005746:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8005748:	6979      	ldr	r1, [r7, #20]
 800574a:	68fa      	ldr	r2, [r7, #12]
 800574c:	4613      	mov	r3, r2
 800574e:	005b      	lsls	r3, r3, #1
 8005750:	4413      	add	r3, r2
 8005752:	00db      	lsls	r3, r3, #3
 8005754:	440b      	add	r3, r1
 8005756:	3370      	adds	r3, #112	; 0x70
 8005758:	2200      	movs	r2, #0
 800575a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 800575c:	6979      	ldr	r1, [r7, #20]
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	4613      	mov	r3, r2
 8005762:	005b      	lsls	r3, r3, #1
 8005764:	4413      	add	r3, r2
 8005766:	00db      	lsls	r3, r3, #3
 8005768:	440b      	add	r3, r1
 800576a:	336c      	adds	r3, #108	; 0x6c
 800576c:	2200      	movs	r2, #0
 800576e:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8005770:	6979      	ldr	r1, [r7, #20]
 8005772:	68fa      	ldr	r2, [r7, #12]
 8005774:	4613      	mov	r3, r2
 8005776:	005b      	lsls	r3, r3, #1
 8005778:	4413      	add	r3, r2
 800577a:	00db      	lsls	r3, r3, #3
 800577c:	440b      	add	r3, r1
 800577e:	3374      	adds	r3, #116	; 0x74
 8005780:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005782:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005784:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800578e:	2300      	movs	r3, #0
 8005790:	61fb      	str	r3, [r7, #28]
 8005792:	e002      	b.n	800579a <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8005794:	f04f 33ff 	mov.w	r3, #4294967295
 8005798:	61fb      	str	r3, [r7, #28]
  }
  return r;
 800579a:	69fb      	ldr	r3, [r7, #28]
}
 800579c:	4618      	mov	r0, r3
 800579e:	3720      	adds	r7, #32
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bd80      	pop	{r7, pc}
 80057a4:	20012ed8 	.word	0x20012ed8

080057a8 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 80057a8:	b480      	push	{r7}
 80057aa:	b087      	sub	sp, #28
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 80057b4:	2300      	movs	r3, #0
 80057b6:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 80057b8:	e002      	b.n	80057c0 <_EncodeStr+0x18>
    Len++;
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	3301      	adds	r3, #1
 80057be:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 80057c0:	68ba      	ldr	r2, [r7, #8]
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	4413      	add	r3, r2
 80057c6:	781b      	ldrb	r3, [r3, #0]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d1f6      	bne.n	80057ba <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 80057cc:	693a      	ldr	r2, [r7, #16]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d901      	bls.n	80057d8 <_EncodeStr+0x30>
    Len = Limit;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	2bfe      	cmp	r3, #254	; 0xfe
 80057dc:	d806      	bhi.n	80057ec <_EncodeStr+0x44>
    *pPayload++ = Len; 
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	1c5a      	adds	r2, r3, #1
 80057e2:	60fa      	str	r2, [r7, #12]
 80057e4:	693a      	ldr	r2, [r7, #16]
 80057e6:	b2d2      	uxtb	r2, r2
 80057e8:	701a      	strb	r2, [r3, #0]
 80057ea:	e011      	b.n	8005810 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	1c5a      	adds	r2, r3, #1
 80057f0:	60fa      	str	r2, [r7, #12]
 80057f2:	22ff      	movs	r2, #255	; 0xff
 80057f4:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	1c5a      	adds	r2, r3, #1
 80057fa:	60fa      	str	r2, [r7, #12]
 80057fc:	693a      	ldr	r2, [r7, #16]
 80057fe:	b2d2      	uxtb	r2, r2
 8005800:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	0a19      	lsrs	r1, r3, #8
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	1c5a      	adds	r2, r3, #1
 800580a:	60fa      	str	r2, [r7, #12]
 800580c:	b2ca      	uxtb	r2, r1
 800580e:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8005810:	2300      	movs	r3, #0
 8005812:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8005814:	e00a      	b.n	800582c <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8005816:	68ba      	ldr	r2, [r7, #8]
 8005818:	1c53      	adds	r3, r2, #1
 800581a:	60bb      	str	r3, [r7, #8]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	1c59      	adds	r1, r3, #1
 8005820:	60f9      	str	r1, [r7, #12]
 8005822:	7812      	ldrb	r2, [r2, #0]
 8005824:	701a      	strb	r2, [r3, #0]
    n++;
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	3301      	adds	r3, #1
 800582a:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800582c:	697a      	ldr	r2, [r7, #20]
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	429a      	cmp	r2, r3
 8005832:	d3f0      	bcc.n	8005816 <_EncodeStr+0x6e>
  }
  return pPayload;
 8005834:	68fb      	ldr	r3, [r7, #12]
}
 8005836:	4618      	mov	r0, r3
 8005838:	371c      	adds	r7, #28
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr

08005842 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8005842:	b480      	push	{r7}
 8005844:	b083      	sub	sp, #12
 8005846:	af00      	add	r7, sp, #0
 8005848:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	3304      	adds	r3, #4
}
 800584e:	4618      	mov	r0, r3
 8005850:	370c      	adds	r7, #12
 8005852:	46bd      	mov	sp, r7
 8005854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005858:	4770      	bx	lr
	...

0800585c <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800585c:	b580      	push	{r7, lr}
 800585e:	b082      	sub	sp, #8
 8005860:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005862:	4b35      	ldr	r3, [pc, #212]	; (8005938 <_HandleIncomingPacket+0xdc>)
 8005864:	7e1b      	ldrb	r3, [r3, #24]
 8005866:	4618      	mov	r0, r3
 8005868:	1cfb      	adds	r3, r7, #3
 800586a:	2201      	movs	r2, #1
 800586c:	4619      	mov	r1, r3
 800586e:	f7ff fdab 	bl	80053c8 <SEGGER_RTT_ReadNoLock>
 8005872:	4603      	mov	r3, r0
 8005874:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2b00      	cmp	r3, #0
 800587a:	dd59      	ble.n	8005930 <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 800587c:	78fb      	ldrb	r3, [r7, #3]
 800587e:	2b80      	cmp	r3, #128	; 0x80
 8005880:	d032      	beq.n	80058e8 <_HandleIncomingPacket+0x8c>
 8005882:	2b80      	cmp	r3, #128	; 0x80
 8005884:	dc42      	bgt.n	800590c <_HandleIncomingPacket+0xb0>
 8005886:	2b07      	cmp	r3, #7
 8005888:	dc16      	bgt.n	80058b8 <_HandleIncomingPacket+0x5c>
 800588a:	2b00      	cmp	r3, #0
 800588c:	dd3e      	ble.n	800590c <_HandleIncomingPacket+0xb0>
 800588e:	3b01      	subs	r3, #1
 8005890:	2b06      	cmp	r3, #6
 8005892:	d83b      	bhi.n	800590c <_HandleIncomingPacket+0xb0>
 8005894:	a201      	add	r2, pc, #4	; (adr r2, 800589c <_HandleIncomingPacket+0x40>)
 8005896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800589a:	bf00      	nop
 800589c:	080058bf 	.word	0x080058bf
 80058a0:	080058c5 	.word	0x080058c5
 80058a4:	080058cb 	.word	0x080058cb
 80058a8:	080058d1 	.word	0x080058d1
 80058ac:	080058d7 	.word	0x080058d7
 80058b0:	080058dd 	.word	0x080058dd
 80058b4:	080058e3 	.word	0x080058e3
 80058b8:	2b7f      	cmp	r3, #127	; 0x7f
 80058ba:	d034      	beq.n	8005926 <_HandleIncomingPacket+0xca>
 80058bc:	e026      	b.n	800590c <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 80058be:	f000 ff43 	bl	8006748 <SEGGER_SYSVIEW_Start>
      break;
 80058c2:	e035      	b.n	8005930 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 80058c4:	f000 fffc 	bl	80068c0 <SEGGER_SYSVIEW_Stop>
      break;
 80058c8:	e032      	b.n	8005930 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 80058ca:	f001 f9d5 	bl	8006c78 <SEGGER_SYSVIEW_RecordSystime>
      break;
 80058ce:	e02f      	b.n	8005930 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 80058d0:	f001 f99a 	bl	8006c08 <SEGGER_SYSVIEW_SendTaskList>
      break;
 80058d4:	e02c      	b.n	8005930 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 80058d6:	f001 f819 	bl	800690c <SEGGER_SYSVIEW_GetSysDesc>
      break;
 80058da:	e029      	b.n	8005930 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 80058dc:	f001 fc68 	bl	80071b0 <SEGGER_SYSVIEW_SendNumModules>
      break;
 80058e0:	e026      	b.n	8005930 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 80058e2:	f001 fc47 	bl	8007174 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 80058e6:	e023      	b.n	8005930 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80058e8:	4b13      	ldr	r3, [pc, #76]	; (8005938 <_HandleIncomingPacket+0xdc>)
 80058ea:	7e1b      	ldrb	r3, [r3, #24]
 80058ec:	4618      	mov	r0, r3
 80058ee:	1cfb      	adds	r3, r7, #3
 80058f0:	2201      	movs	r2, #1
 80058f2:	4619      	mov	r1, r3
 80058f4:	f7ff fd68 	bl	80053c8 <SEGGER_RTT_ReadNoLock>
 80058f8:	4603      	mov	r3, r0
 80058fa:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	dd13      	ble.n	800592a <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8005902:	78fb      	ldrb	r3, [r7, #3]
 8005904:	4618      	mov	r0, r3
 8005906:	f001 fbb5 	bl	8007074 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800590a:	e00e      	b.n	800592a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800590c:	78fb      	ldrb	r3, [r7, #3]
 800590e:	b25b      	sxtb	r3, r3
 8005910:	2b00      	cmp	r3, #0
 8005912:	da0c      	bge.n	800592e <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005914:	4b08      	ldr	r3, [pc, #32]	; (8005938 <_HandleIncomingPacket+0xdc>)
 8005916:	7e1b      	ldrb	r3, [r3, #24]
 8005918:	4618      	mov	r0, r3
 800591a:	1cfb      	adds	r3, r7, #3
 800591c:	2201      	movs	r2, #1
 800591e:	4619      	mov	r1, r3
 8005920:	f7ff fd52 	bl	80053c8 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8005924:	e003      	b.n	800592e <_HandleIncomingPacket+0xd2>
      break;
 8005926:	bf00      	nop
 8005928:	e002      	b.n	8005930 <_HandleIncomingPacket+0xd4>
      break;
 800592a:	bf00      	nop
 800592c:	e000      	b.n	8005930 <_HandleIncomingPacket+0xd4>
      break;
 800592e:	bf00      	nop
    }
  }
}
 8005930:	bf00      	nop
 8005932:	3708      	adds	r7, #8
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}
 8005938:	20014398 	.word	0x20014398

0800593c <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 800593c:	b580      	push	{r7, lr}
 800593e:	b08c      	sub	sp, #48	; 0x30
 8005940:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8005942:	2301      	movs	r3, #1
 8005944:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8005946:	1d3b      	adds	r3, r7, #4
 8005948:	3301      	adds	r3, #1
 800594a:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 800594c:	69fb      	ldr	r3, [r7, #28]
 800594e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005950:	4b32      	ldr	r3, [pc, #200]	; (8005a1c <_TrySendOverflowPacket+0xe0>)
 8005952:	695b      	ldr	r3, [r3, #20]
 8005954:	62bb      	str	r3, [r7, #40]	; 0x28
 8005956:	e00b      	b.n	8005970 <_TrySendOverflowPacket+0x34>
 8005958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800595a:	b2da      	uxtb	r2, r3
 800595c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800595e:	1c59      	adds	r1, r3, #1
 8005960:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005962:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005966:	b2d2      	uxtb	r2, r2
 8005968:	701a      	strb	r2, [r3, #0]
 800596a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800596c:	09db      	lsrs	r3, r3, #7
 800596e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005972:	2b7f      	cmp	r3, #127	; 0x7f
 8005974:	d8f0      	bhi.n	8005958 <_TrySendOverflowPacket+0x1c>
 8005976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005978:	1c5a      	adds	r2, r3, #1
 800597a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800597c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800597e:	b2d2      	uxtb	r2, r2
 8005980:	701a      	strb	r2, [r3, #0]
 8005982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005984:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005986:	4b26      	ldr	r3, [pc, #152]	; (8005a20 <_TrySendOverflowPacket+0xe4>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800598c:	4b23      	ldr	r3, [pc, #140]	; (8005a1c <_TrySendOverflowPacket+0xe0>)
 800598e:	68db      	ldr	r3, [r3, #12]
 8005990:	69ba      	ldr	r2, [r7, #24]
 8005992:	1ad3      	subs	r3, r2, r3
 8005994:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8005996:	69fb      	ldr	r3, [r7, #28]
 8005998:	627b      	str	r3, [r7, #36]	; 0x24
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	623b      	str	r3, [r7, #32]
 800599e:	e00b      	b.n	80059b8 <_TrySendOverflowPacket+0x7c>
 80059a0:	6a3b      	ldr	r3, [r7, #32]
 80059a2:	b2da      	uxtb	r2, r3
 80059a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a6:	1c59      	adds	r1, r3, #1
 80059a8:	6279      	str	r1, [r7, #36]	; 0x24
 80059aa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80059ae:	b2d2      	uxtb	r2, r2
 80059b0:	701a      	strb	r2, [r3, #0]
 80059b2:	6a3b      	ldr	r3, [r7, #32]
 80059b4:	09db      	lsrs	r3, r3, #7
 80059b6:	623b      	str	r3, [r7, #32]
 80059b8:	6a3b      	ldr	r3, [r7, #32]
 80059ba:	2b7f      	cmp	r3, #127	; 0x7f
 80059bc:	d8f0      	bhi.n	80059a0 <_TrySendOverflowPacket+0x64>
 80059be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c0:	1c5a      	adds	r2, r3, #1
 80059c2:	627a      	str	r2, [r7, #36]	; 0x24
 80059c4:	6a3a      	ldr	r2, [r7, #32]
 80059c6:	b2d2      	uxtb	r2, r2
 80059c8:	701a      	strb	r2, [r3, #0]
 80059ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059cc:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 80059ce:	4b13      	ldr	r3, [pc, #76]	; (8005a1c <_TrySendOverflowPacket+0xe0>)
 80059d0:	785b      	ldrb	r3, [r3, #1]
 80059d2:	4618      	mov	r0, r3
 80059d4:	1d3b      	adds	r3, r7, #4
 80059d6:	69fa      	ldr	r2, [r7, #28]
 80059d8:	1ad3      	subs	r3, r2, r3
 80059da:	461a      	mov	r2, r3
 80059dc:	1d3b      	adds	r3, r7, #4
 80059de:	4619      	mov	r1, r3
 80059e0:	f7fa fbf6 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80059e4:	4603      	mov	r3, r0
 80059e6:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 80059e8:	f7ff fabe 	bl	8004f68 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d009      	beq.n	8005a06 <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80059f2:	4a0a      	ldr	r2, [pc, #40]	; (8005a1c <_TrySendOverflowPacket+0xe0>)
 80059f4:	69bb      	ldr	r3, [r7, #24]
 80059f6:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 80059f8:	4b08      	ldr	r3, [pc, #32]	; (8005a1c <_TrySendOverflowPacket+0xe0>)
 80059fa:	781b      	ldrb	r3, [r3, #0]
 80059fc:	3b01      	subs	r3, #1
 80059fe:	b2da      	uxtb	r2, r3
 8005a00:	4b06      	ldr	r3, [pc, #24]	; (8005a1c <_TrySendOverflowPacket+0xe0>)
 8005a02:	701a      	strb	r2, [r3, #0]
 8005a04:	e004      	b.n	8005a10 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8005a06:	4b05      	ldr	r3, [pc, #20]	; (8005a1c <_TrySendOverflowPacket+0xe0>)
 8005a08:	695b      	ldr	r3, [r3, #20]
 8005a0a:	3301      	adds	r3, #1
 8005a0c:	4a03      	ldr	r2, [pc, #12]	; (8005a1c <_TrySendOverflowPacket+0xe0>)
 8005a0e:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8005a10:	693b      	ldr	r3, [r7, #16]
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3730      	adds	r7, #48	; 0x30
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}
 8005a1a:	bf00      	nop
 8005a1c:	20014398 	.word	0x20014398
 8005a20:	e0001004 	.word	0xe0001004

08005a24 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b08a      	sub	sp, #40	; 0x28
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	60f8      	str	r0, [r7, #12]
 8005a2c:	60b9      	str	r1, [r7, #8]
 8005a2e:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8005a30:	4b6d      	ldr	r3, [pc, #436]	; (8005be8 <_SendPacket+0x1c4>)
 8005a32:	781b      	ldrb	r3, [r3, #0]
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	d010      	beq.n	8005a5a <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8005a38:	4b6b      	ldr	r3, [pc, #428]	; (8005be8 <_SendPacket+0x1c4>)
 8005a3a:	781b      	ldrb	r3, [r3, #0]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	f000 80a5 	beq.w	8005b8c <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8005a42:	4b69      	ldr	r3, [pc, #420]	; (8005be8 <_SendPacket+0x1c4>)
 8005a44:	781b      	ldrb	r3, [r3, #0]
 8005a46:	2b02      	cmp	r3, #2
 8005a48:	d109      	bne.n	8005a5e <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8005a4a:	f7ff ff77 	bl	800593c <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8005a4e:	4b66      	ldr	r3, [pc, #408]	; (8005be8 <_SendPacket+0x1c4>)
 8005a50:	781b      	ldrb	r3, [r3, #0]
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	f040 809c 	bne.w	8005b90 <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 8005a58:	e001      	b.n	8005a5e <_SendPacket+0x3a>
    goto Send;
 8005a5a:	bf00      	nop
 8005a5c:	e000      	b.n	8005a60 <_SendPacket+0x3c>
Send:
 8005a5e:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2b1f      	cmp	r3, #31
 8005a64:	d809      	bhi.n	8005a7a <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8005a66:	4b60      	ldr	r3, [pc, #384]	; (8005be8 <_SendPacket+0x1c4>)
 8005a68:	69da      	ldr	r2, [r3, #28]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8005a70:	f003 0301 	and.w	r3, r3, #1
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	f040 808d 	bne.w	8005b94 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2b17      	cmp	r3, #23
 8005a7e:	d807      	bhi.n	8005a90 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	3b01      	subs	r3, #1
 8005a84:	60fb      	str	r3, [r7, #12]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	b2da      	uxtb	r2, r3
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	701a      	strb	r2, [r3, #0]
 8005a8e:	e03d      	b.n	8005b0c <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8005a90:	68ba      	ldr	r2, [r7, #8]
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	1ad3      	subs	r3, r2, r3
 8005a96:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	2b7f      	cmp	r3, #127	; 0x7f
 8005a9c:	d912      	bls.n	8005ac4 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8005a9e:	69fb      	ldr	r3, [r7, #28]
 8005aa0:	09da      	lsrs	r2, r3, #7
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	3b01      	subs	r3, #1
 8005aa6:	60fb      	str	r3, [r7, #12]
 8005aa8:	b2d2      	uxtb	r2, r2
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8005aae:	69fb      	ldr	r3, [r7, #28]
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	68fa      	ldr	r2, [r7, #12]
 8005ab4:	3a01      	subs	r2, #1
 8005ab6:	60fa      	str	r2, [r7, #12]
 8005ab8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005abc:	b2da      	uxtb	r2, r3
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	701a      	strb	r2, [r3, #0]
 8005ac2:	e006      	b.n	8005ad2 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	3b01      	subs	r3, #1
 8005ac8:	60fb      	str	r3, [r7, #12]
 8005aca:	69fb      	ldr	r3, [r7, #28]
 8005acc:	b2da      	uxtb	r2, r3
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2b7f      	cmp	r3, #127	; 0x7f
 8005ad6:	d912      	bls.n	8005afe <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	09da      	lsrs	r2, r3, #7
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	60fb      	str	r3, [r7, #12]
 8005ae2:	b2d2      	uxtb	r2, r2
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	68fa      	ldr	r2, [r7, #12]
 8005aee:	3a01      	subs	r2, #1
 8005af0:	60fa      	str	r2, [r7, #12]
 8005af2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005af6:	b2da      	uxtb	r2, r3
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	701a      	strb	r2, [r3, #0]
 8005afc:	e006      	b.n	8005b0c <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	3b01      	subs	r3, #1
 8005b02:	60fb      	str	r3, [r7, #12]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	b2da      	uxtb	r2, r3
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005b0c:	4b37      	ldr	r3, [pc, #220]	; (8005bec <_SendPacket+0x1c8>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005b12:	4b35      	ldr	r3, [pc, #212]	; (8005be8 <_SendPacket+0x1c4>)
 8005b14:	68db      	ldr	r3, [r3, #12]
 8005b16:	69ba      	ldr	r2, [r7, #24]
 8005b18:	1ad3      	subs	r3, r2, r3
 8005b1a:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	627b      	str	r3, [r7, #36]	; 0x24
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	623b      	str	r3, [r7, #32]
 8005b24:	e00b      	b.n	8005b3e <_SendPacket+0x11a>
 8005b26:	6a3b      	ldr	r3, [r7, #32]
 8005b28:	b2da      	uxtb	r2, r3
 8005b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b2c:	1c59      	adds	r1, r3, #1
 8005b2e:	6279      	str	r1, [r7, #36]	; 0x24
 8005b30:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b34:	b2d2      	uxtb	r2, r2
 8005b36:	701a      	strb	r2, [r3, #0]
 8005b38:	6a3b      	ldr	r3, [r7, #32]
 8005b3a:	09db      	lsrs	r3, r3, #7
 8005b3c:	623b      	str	r3, [r7, #32]
 8005b3e:	6a3b      	ldr	r3, [r7, #32]
 8005b40:	2b7f      	cmp	r3, #127	; 0x7f
 8005b42:	d8f0      	bhi.n	8005b26 <_SendPacket+0x102>
 8005b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b46:	1c5a      	adds	r2, r3, #1
 8005b48:	627a      	str	r2, [r7, #36]	; 0x24
 8005b4a:	6a3a      	ldr	r2, [r7, #32]
 8005b4c:	b2d2      	uxtb	r2, r2
 8005b4e:	701a      	strb	r2, [r3, #0]
 8005b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b52:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8005b54:	4b24      	ldr	r3, [pc, #144]	; (8005be8 <_SendPacket+0x1c4>)
 8005b56:	785b      	ldrb	r3, [r3, #1]
 8005b58:	4618      	mov	r0, r3
 8005b5a:	68ba      	ldr	r2, [r7, #8]
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	1ad3      	subs	r3, r2, r3
 8005b60:	461a      	mov	r2, r3
 8005b62:	68f9      	ldr	r1, [r7, #12]
 8005b64:	f7fa fb34 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8005b6c:	f7ff f9fc 	bl	8004f68 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d003      	beq.n	8005b7e <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005b76:	4a1c      	ldr	r2, [pc, #112]	; (8005be8 <_SendPacket+0x1c4>)
 8005b78:	69bb      	ldr	r3, [r7, #24]
 8005b7a:	60d3      	str	r3, [r2, #12]
 8005b7c:	e00b      	b.n	8005b96 <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8005b7e:	4b1a      	ldr	r3, [pc, #104]	; (8005be8 <_SendPacket+0x1c4>)
 8005b80:	781b      	ldrb	r3, [r3, #0]
 8005b82:	3301      	adds	r3, #1
 8005b84:	b2da      	uxtb	r2, r3
 8005b86:	4b18      	ldr	r3, [pc, #96]	; (8005be8 <_SendPacket+0x1c4>)
 8005b88:	701a      	strb	r2, [r3, #0]
 8005b8a:	e004      	b.n	8005b96 <_SendPacket+0x172>
    goto SendDone;
 8005b8c:	bf00      	nop
 8005b8e:	e002      	b.n	8005b96 <_SendPacket+0x172>
      goto SendDone;
 8005b90:	bf00      	nop
 8005b92:	e000      	b.n	8005b96 <_SendPacket+0x172>
      goto SendDone;
 8005b94:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8005b96:	4b14      	ldr	r3, [pc, #80]	; (8005be8 <_SendPacket+0x1c4>)
 8005b98:	7e1b      	ldrb	r3, [r3, #24]
 8005b9a:	4619      	mov	r1, r3
 8005b9c:	4a14      	ldr	r2, [pc, #80]	; (8005bf0 <_SendPacket+0x1cc>)
 8005b9e:	460b      	mov	r3, r1
 8005ba0:	005b      	lsls	r3, r3, #1
 8005ba2:	440b      	add	r3, r1
 8005ba4:	00db      	lsls	r3, r3, #3
 8005ba6:	4413      	add	r3, r2
 8005ba8:	336c      	adds	r3, #108	; 0x6c
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	4b0e      	ldr	r3, [pc, #56]	; (8005be8 <_SendPacket+0x1c4>)
 8005bae:	7e1b      	ldrb	r3, [r3, #24]
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	490f      	ldr	r1, [pc, #60]	; (8005bf0 <_SendPacket+0x1cc>)
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	005b      	lsls	r3, r3, #1
 8005bb8:	4403      	add	r3, r0
 8005bba:	00db      	lsls	r3, r3, #3
 8005bbc:	440b      	add	r3, r1
 8005bbe:	3370      	adds	r3, #112	; 0x70
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	429a      	cmp	r2, r3
 8005bc4:	d00b      	beq.n	8005bde <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8005bc6:	4b08      	ldr	r3, [pc, #32]	; (8005be8 <_SendPacket+0x1c4>)
 8005bc8:	789b      	ldrb	r3, [r3, #2]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d107      	bne.n	8005bde <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8005bce:	4b06      	ldr	r3, [pc, #24]	; (8005be8 <_SendPacket+0x1c4>)
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8005bd4:	f7ff fe42 	bl	800585c <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005bd8:	4b03      	ldr	r3, [pc, #12]	; (8005be8 <_SendPacket+0x1c4>)
 8005bda:	2200      	movs	r2, #0
 8005bdc:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8005bde:	bf00      	nop
 8005be0:	3728      	adds	r7, #40	; 0x28
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}
 8005be6:	bf00      	nop
 8005be8:	20014398 	.word	0x20014398
 8005bec:	e0001004 	.word	0xe0001004
 8005bf0:	20012ed8 	.word	0x20012ed8

08005bf4 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b08a      	sub	sp, #40	; 0x28
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
 8005bfc:	460b      	mov	r3, r1
 8005bfe:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	691b      	ldr	r3, [r3, #16]
 8005c04:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	3301      	adds	r3, #1
 8005c0a:	2b80      	cmp	r3, #128	; 0x80
 8005c0c:	d80a      	bhi.n	8005c24 <_StoreChar+0x30>
    *(p->pPayload++) = c;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	1c59      	adds	r1, r3, #1
 8005c14:	687a      	ldr	r2, [r7, #4]
 8005c16:	6051      	str	r1, [r2, #4]
 8005c18:	78fa      	ldrb	r2, [r7, #3]
 8005c1a:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	1c5a      	adds	r2, r3, #1
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	691b      	ldr	r3, [r3, #16]
 8005c28:	2b80      	cmp	r3, #128	; 0x80
 8005c2a:	d15a      	bne.n	8005ce2 <_StoreChar+0xee>
    *(p->pPayloadStart) = p->Cnt;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	691a      	ldr	r2, [r3, #16]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	b2d2      	uxtb	r2, r2
 8005c36:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	68db      	ldr	r3, [r3, #12]
 8005c42:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 8005c44:	693b      	ldr	r3, [r7, #16]
 8005c46:	627b      	str	r3, [r7, #36]	; 0x24
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	623b      	str	r3, [r7, #32]
 8005c4c:	e00b      	b.n	8005c66 <_StoreChar+0x72>
 8005c4e:	6a3b      	ldr	r3, [r7, #32]
 8005c50:	b2da      	uxtb	r2, r3
 8005c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c54:	1c59      	adds	r1, r3, #1
 8005c56:	6279      	str	r1, [r7, #36]	; 0x24
 8005c58:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c5c:	b2d2      	uxtb	r2, r2
 8005c5e:	701a      	strb	r2, [r3, #0]
 8005c60:	6a3b      	ldr	r3, [r7, #32]
 8005c62:	09db      	lsrs	r3, r3, #7
 8005c64:	623b      	str	r3, [r7, #32]
 8005c66:	6a3b      	ldr	r3, [r7, #32]
 8005c68:	2b7f      	cmp	r3, #127	; 0x7f
 8005c6a:	d8f0      	bhi.n	8005c4e <_StoreChar+0x5a>
 8005c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c6e:	1c5a      	adds	r2, r3, #1
 8005c70:	627a      	str	r2, [r7, #36]	; 0x24
 8005c72:	6a3a      	ldr	r2, [r7, #32]
 8005c74:	b2d2      	uxtb	r2, r2
 8005c76:	701a      	strb	r2, [r3, #0]
 8005c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c7a:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	61fb      	str	r3, [r7, #28]
 8005c80:	2300      	movs	r3, #0
 8005c82:	61bb      	str	r3, [r7, #24]
 8005c84:	e00b      	b.n	8005c9e <_StoreChar+0xaa>
 8005c86:	69bb      	ldr	r3, [r7, #24]
 8005c88:	b2da      	uxtb	r2, r3
 8005c8a:	69fb      	ldr	r3, [r7, #28]
 8005c8c:	1c59      	adds	r1, r3, #1
 8005c8e:	61f9      	str	r1, [r7, #28]
 8005c90:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c94:	b2d2      	uxtb	r2, r2
 8005c96:	701a      	strb	r2, [r3, #0]
 8005c98:	69bb      	ldr	r3, [r7, #24]
 8005c9a:	09db      	lsrs	r3, r3, #7
 8005c9c:	61bb      	str	r3, [r7, #24]
 8005c9e:	69bb      	ldr	r3, [r7, #24]
 8005ca0:	2b7f      	cmp	r3, #127	; 0x7f
 8005ca2:	d8f0      	bhi.n	8005c86 <_StoreChar+0x92>
 8005ca4:	69fb      	ldr	r3, [r7, #28]
 8005ca6:	1c5a      	adds	r2, r3, #1
 8005ca8:	61fa      	str	r2, [r7, #28]
 8005caa:	69ba      	ldr	r2, [r7, #24]
 8005cac:	b2d2      	uxtb	r2, r2
 8005cae:	701a      	strb	r2, [r3, #0]
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	221a      	movs	r2, #26
 8005cba:	6939      	ldr	r1, [r7, #16]
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	f7ff feb1 	bl	8005a24 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f7ff fdbb 	bl	8005842 <_PreparePacket>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	1c5a      	adds	r2, r3, #1
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	611a      	str	r2, [r3, #16]
  }
}
 8005ce2:	bf00      	nop
 8005ce4:	3728      	adds	r7, #40	; 0x28
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
	...

08005cec <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b08a      	sub	sp, #40	; 0x28
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	60f8      	str	r0, [r7, #12]
 8005cf4:	60b9      	str	r1, [r7, #8]
 8005cf6:	607a      	str	r2, [r7, #4]
 8005cf8:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8005d02:	2301      	movs	r3, #1
 8005d04:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8005d06:	e007      	b.n	8005d18 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8005d08:	6a3a      	ldr	r2, [r7, #32]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d10:	623b      	str	r3, [r7, #32]
    Width++;
 8005d12:	69fb      	ldr	r3, [r7, #28]
 8005d14:	3301      	adds	r3, #1
 8005d16:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8005d18:	6a3a      	ldr	r2, [r7, #32]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	d2f3      	bcs.n	8005d08 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8005d20:	683a      	ldr	r2, [r7, #0]
 8005d22:	69fb      	ldr	r3, [r7, #28]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d901      	bls.n	8005d2c <_PrintUnsigned+0x40>
    Width = NumDigits;
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8005d2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d2e:	f003 0301 	and.w	r3, r3, #1
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d11f      	bne.n	8005d76 <_PrintUnsigned+0x8a>
    if (FieldWidth != 0u) {
 8005d36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d01c      	beq.n	8005d76 <_PrintUnsigned+0x8a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8005d3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d3e:	f003 0302 	and.w	r3, r3, #2
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d005      	beq.n	8005d52 <_PrintUnsigned+0x66>
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d102      	bne.n	8005d52 <_PrintUnsigned+0x66>
        c = '0';
 8005d4c:	2330      	movs	r3, #48	; 0x30
 8005d4e:	76fb      	strb	r3, [r7, #27]
 8005d50:	e001      	b.n	8005d56 <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 8005d52:	2320      	movs	r3, #32
 8005d54:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005d56:	e007      	b.n	8005d68 <_PrintUnsigned+0x7c>
        FieldWidth--;
 8005d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d5a:	3b01      	subs	r3, #1
 8005d5c:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 8005d5e:	7efb      	ldrb	r3, [r7, #27]
 8005d60:	4619      	mov	r1, r3
 8005d62:	68f8      	ldr	r0, [r7, #12]
 8005d64:	f7ff ff46 	bl	8005bf4 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d003      	beq.n	8005d76 <_PrintUnsigned+0x8a>
 8005d6e:	69fa      	ldr	r2, [r7, #28]
 8005d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d72:	429a      	cmp	r2, r3
 8005d74:	d3f0      	bcc.n	8005d58 <_PrintUnsigned+0x6c>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d903      	bls.n	8005d84 <_PrintUnsigned+0x98>
      NumDigits--;
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	3b01      	subs	r3, #1
 8005d80:	603b      	str	r3, [r7, #0]
 8005d82:	e009      	b.n	8005d98 <_PrintUnsigned+0xac>
    } else {
      Div = v / Digit;
 8005d84:	68ba      	ldr	r2, [r7, #8]
 8005d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d8c:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8005d8e:	697a      	ldr	r2, [r7, #20]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d200      	bcs.n	8005d98 <_PrintUnsigned+0xac>
        break;
 8005d96:	e005      	b.n	8005da4 <_PrintUnsigned+0xb8>
      }
    }
    Digit *= Base;
 8005d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	fb02 f303 	mul.w	r3, r2, r3
 8005da0:	627b      	str	r3, [r7, #36]	; 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8005da2:	e7e8      	b.n	8005d76 <_PrintUnsigned+0x8a>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 8005da4:	68ba      	ldr	r2, [r7, #8]
 8005da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dac:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005db2:	fb02 f303 	mul.w	r3, r2, r3
 8005db6:	68ba      	ldr	r2, [r7, #8]
 8005db8:	1ad3      	subs	r3, r2, r3
 8005dba:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 8005dbc:	4a15      	ldr	r2, [pc, #84]	; (8005e14 <_PrintUnsigned+0x128>)
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	4413      	add	r3, r2
 8005dc2:	781b      	ldrb	r3, [r3, #0]
 8005dc4:	4619      	mov	r1, r3
 8005dc6:	68f8      	ldr	r0, [r7, #12]
 8005dc8:	f7ff ff14 	bl	8005bf4 <_StoreChar>
    Digit /= Base;
 8005dcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dd4:	627b      	str	r3, [r7, #36]	; 0x24
  } while (Digit);
 8005dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d1e3      	bne.n	8005da4 <_PrintUnsigned+0xb8>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8005ddc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dde:	f003 0301 	and.w	r3, r3, #1
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d011      	beq.n	8005e0a <_PrintUnsigned+0x11e>
    if (FieldWidth != 0u) {
 8005de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d00e      	beq.n	8005e0a <_PrintUnsigned+0x11e>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005dec:	e006      	b.n	8005dfc <_PrintUnsigned+0x110>
        FieldWidth--;
 8005dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005df0:	3b01      	subs	r3, #1
 8005df2:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, ' ');
 8005df4:	2120      	movs	r1, #32
 8005df6:	68f8      	ldr	r0, [r7, #12]
 8005df8:	f7ff fefc 	bl	8005bf4 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d003      	beq.n	8005e0a <_PrintUnsigned+0x11e>
 8005e02:	69fa      	ldr	r2, [r7, #28]
 8005e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e06:	429a      	cmp	r2, r3
 8005e08:	d3f1      	bcc.n	8005dee <_PrintUnsigned+0x102>
      }
    }
  }
}
 8005e0a:	bf00      	nop
 8005e0c:	3728      	adds	r7, #40	; 0x28
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
 8005e12:	bf00      	nop
 8005e14:	08007594 	.word	0x08007594

08005e18 <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b088      	sub	sp, #32
 8005e1c:	af02      	add	r7, sp, #8
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	60b9      	str	r1, [r7, #8]
 8005e22:	607a      	str	r2, [r7, #4]
 8005e24:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	bfb8      	it	lt
 8005e2c:	425b      	neglt	r3, r3
 8005e2e:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8005e30:	2301      	movs	r3, #1
 8005e32:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8005e34:	e007      	b.n	8005e46 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	693a      	ldr	r2, [r7, #16]
 8005e3a:	fb92 f3f3 	sdiv	r3, r2, r3
 8005e3e:	613b      	str	r3, [r7, #16]
    Width++;
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	3301      	adds	r3, #1
 8005e44:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	693a      	ldr	r2, [r7, #16]
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	daf3      	bge.n	8005e36 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8005e4e:	683a      	ldr	r2, [r7, #0]
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d901      	bls.n	8005e5a <_PrintInt+0x42>
    Width = NumDigits;
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8005e5a:	6a3b      	ldr	r3, [r7, #32]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d00a      	beq.n	8005e76 <_PrintInt+0x5e>
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	db04      	blt.n	8005e70 <_PrintInt+0x58>
 8005e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e68:	f003 0304 	and.w	r3, r3, #4
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d002      	beq.n	8005e76 <_PrintInt+0x5e>
    FieldWidth--;
 8005e70:	6a3b      	ldr	r3, [r7, #32]
 8005e72:	3b01      	subs	r3, #1
 8005e74:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8005e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e78:	f003 0302 	and.w	r3, r3, #2
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d002      	beq.n	8005e86 <_PrintInt+0x6e>
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d016      	beq.n	8005eb4 <_PrintInt+0x9c>
 8005e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e88:	f003 0301 	and.w	r3, r3, #1
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d111      	bne.n	8005eb4 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 8005e90:	6a3b      	ldr	r3, [r7, #32]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d00e      	beq.n	8005eb4 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005e96:	e006      	b.n	8005ea6 <_PrintInt+0x8e>
        FieldWidth--;
 8005e98:	6a3b      	ldr	r3, [r7, #32]
 8005e9a:	3b01      	subs	r3, #1
 8005e9c:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8005e9e:	2120      	movs	r1, #32
 8005ea0:	68f8      	ldr	r0, [r7, #12]
 8005ea2:	f7ff fea7 	bl	8005bf4 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005ea6:	6a3b      	ldr	r3, [r7, #32]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d003      	beq.n	8005eb4 <_PrintInt+0x9c>
 8005eac:	697a      	ldr	r2, [r7, #20]
 8005eae:	6a3b      	ldr	r3, [r7, #32]
 8005eb0:	429a      	cmp	r2, r3
 8005eb2:	d3f1      	bcc.n	8005e98 <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	da07      	bge.n	8005eca <_PrintInt+0xb2>
    v = -v;
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	425b      	negs	r3, r3
 8005ebe:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 8005ec0:	212d      	movs	r1, #45	; 0x2d
 8005ec2:	68f8      	ldr	r0, [r7, #12]
 8005ec4:	f7ff fe96 	bl	8005bf4 <_StoreChar>
 8005ec8:	e008      	b.n	8005edc <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8005eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ecc:	f003 0304 	and.w	r3, r3, #4
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d003      	beq.n	8005edc <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 8005ed4:	212b      	movs	r1, #43	; 0x2b
 8005ed6:	68f8      	ldr	r0, [r7, #12]
 8005ed8:	f7ff fe8c 	bl	8005bf4 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8005edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ede:	f003 0302 	and.w	r3, r3, #2
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d019      	beq.n	8005f1a <_PrintInt+0x102>
 8005ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee8:	f003 0301 	and.w	r3, r3, #1
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d114      	bne.n	8005f1a <_PrintInt+0x102>
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d111      	bne.n	8005f1a <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 8005ef6:	6a3b      	ldr	r3, [r7, #32]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d00e      	beq.n	8005f1a <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005efc:	e006      	b.n	8005f0c <_PrintInt+0xf4>
        FieldWidth--;
 8005efe:	6a3b      	ldr	r3, [r7, #32]
 8005f00:	3b01      	subs	r3, #1
 8005f02:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 8005f04:	2130      	movs	r1, #48	; 0x30
 8005f06:	68f8      	ldr	r0, [r7, #12]
 8005f08:	f7ff fe74 	bl	8005bf4 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8005f0c:	6a3b      	ldr	r3, [r7, #32]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d003      	beq.n	8005f1a <_PrintInt+0x102>
 8005f12:	697a      	ldr	r2, [r7, #20]
 8005f14:	6a3b      	ldr	r3, [r7, #32]
 8005f16:	429a      	cmp	r2, r3
 8005f18:	d3f1      	bcc.n	8005efe <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 8005f1a:	68b9      	ldr	r1, [r7, #8]
 8005f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f1e:	9301      	str	r3, [sp, #4]
 8005f20:	6a3b      	ldr	r3, [r7, #32]
 8005f22:	9300      	str	r3, [sp, #0]
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	687a      	ldr	r2, [r7, #4]
 8005f28:	68f8      	ldr	r0, [r7, #12]
 8005f2a:	f7ff fedf 	bl	8005cec <_PrintUnsigned>
}
 8005f2e:	bf00      	nop
 8005f30:	3718      	adds	r7, #24
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}
	...

08005f38 <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b098      	sub	sp, #96	; 0x60
 8005f3c:	af02      	add	r7, sp, #8
 8005f3e:	60f8      	str	r0, [r7, #12]
 8005f40:	60b9      	str	r1, [r7, #8]
 8005f42:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005f44:	f3ef 8311 	mrs	r3, BASEPRI
 8005f48:	f04f 0120 	mov.w	r1, #32
 8005f4c:	f381 8811 	msr	BASEPRI, r1
 8005f50:	633b      	str	r3, [r7, #48]	; 0x30
 8005f52:	48b7      	ldr	r0, [pc, #732]	; (8006230 <_VPrintTarget+0x2f8>)
 8005f54:	f7ff fc75 	bl	8005842 <_PreparePacket>
 8005f58:	62f8      	str	r0, [r7, #44]	; 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 8005f5a:	4bb5      	ldr	r3, [pc, #724]	; (8006230 <_VPrintTarget+0x2f8>)
 8005f5c:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	627b      	str	r3, [r7, #36]	; 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 8005f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f64:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 8005f66:	69fb      	ldr	r3, [r7, #28]
 8005f68:	3301      	adds	r3, #1
 8005f6a:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	781b      	ldrb	r3, [r3, #0]
 8005f74:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    sFormat++;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	3301      	adds	r3, #1
 8005f7c:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 8005f7e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	f000 8183 	beq.w	800628e <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 8005f88:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005f8c:	2b25      	cmp	r3, #37	; 0x25
 8005f8e:	f040 8170 	bne.w	8006272 <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8005f92:	2300      	movs	r3, #0
 8005f94:	64bb      	str	r3, [r7, #72]	; 0x48
      v = 1;
 8005f96:	2301      	movs	r3, #1
 8005f98:	653b      	str	r3, [r7, #80]	; 0x50
      do {
        c = *sFormat;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	781b      	ldrb	r3, [r3, #0]
 8005f9e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        switch (c) {
 8005fa2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005fa6:	3b23      	subs	r3, #35	; 0x23
 8005fa8:	2b0d      	cmp	r3, #13
 8005faa:	d83f      	bhi.n	800602c <_VPrintTarget+0xf4>
 8005fac:	a201      	add	r2, pc, #4	; (adr r2, 8005fb4 <_VPrintTarget+0x7c>)
 8005fae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fb2:	bf00      	nop
 8005fb4:	0800601d 	.word	0x0800601d
 8005fb8:	0800602d 	.word	0x0800602d
 8005fbc:	0800602d 	.word	0x0800602d
 8005fc0:	0800602d 	.word	0x0800602d
 8005fc4:	0800602d 	.word	0x0800602d
 8005fc8:	0800602d 	.word	0x0800602d
 8005fcc:	0800602d 	.word	0x0800602d
 8005fd0:	0800602d 	.word	0x0800602d
 8005fd4:	0800600d 	.word	0x0800600d
 8005fd8:	0800602d 	.word	0x0800602d
 8005fdc:	08005fed 	.word	0x08005fed
 8005fe0:	0800602d 	.word	0x0800602d
 8005fe4:	0800602d 	.word	0x0800602d
 8005fe8:	08005ffd 	.word	0x08005ffd
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8005fec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fee:	f043 0301 	orr.w	r3, r3, #1
 8005ff2:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	3301      	adds	r3, #1
 8005ff8:	60fb      	str	r3, [r7, #12]
 8005ffa:	e01a      	b.n	8006032 <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8005ffc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ffe:	f043 0302 	orr.w	r3, r3, #2
 8006002:	64bb      	str	r3, [r7, #72]	; 0x48
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	3301      	adds	r3, #1
 8006008:	60fb      	str	r3, [r7, #12]
 800600a:	e012      	b.n	8006032 <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 800600c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800600e:	f043 0304 	orr.w	r3, r3, #4
 8006012:	64bb      	str	r3, [r7, #72]	; 0x48
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	3301      	adds	r3, #1
 8006018:	60fb      	str	r3, [r7, #12]
 800601a:	e00a      	b.n	8006032 <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 800601c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800601e:	f043 0308 	orr.w	r3, r3, #8
 8006022:	64bb      	str	r3, [r7, #72]	; 0x48
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	3301      	adds	r3, #1
 8006028:	60fb      	str	r3, [r7, #12]
 800602a:	e002      	b.n	8006032 <_VPrintTarget+0xfa>
        default:  v = 0; break;
 800602c:	2300      	movs	r3, #0
 800602e:	653b      	str	r3, [r7, #80]	; 0x50
 8006030:	bf00      	nop
        }
      } while (v);
 8006032:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006034:	2b00      	cmp	r3, #0
 8006036:	d1b0      	bne.n	8005f9a <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8006038:	2300      	movs	r3, #0
 800603a:	647b      	str	r3, [r7, #68]	; 0x44
      do {
        c = *sFormat;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	781b      	ldrb	r3, [r3, #0]
 8006040:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if ((c < '0') || (c > '9')) {
 8006044:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006048:	2b2f      	cmp	r3, #47	; 0x2f
 800604a:	d912      	bls.n	8006072 <_VPrintTarget+0x13a>
 800604c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006050:	2b39      	cmp	r3, #57	; 0x39
 8006052:	d80e      	bhi.n	8006072 <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	3301      	adds	r3, #1
 8006058:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 800605a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800605c:	4613      	mov	r3, r2
 800605e:	009b      	lsls	r3, r3, #2
 8006060:	4413      	add	r3, r2
 8006062:	005b      	lsls	r3, r3, #1
 8006064:	461a      	mov	r2, r3
 8006066:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800606a:	4413      	add	r3, r2
 800606c:	3b30      	subs	r3, #48	; 0x30
 800606e:	647b      	str	r3, [r7, #68]	; 0x44
        c = *sFormat;
 8006070:	e7e4      	b.n	800603c <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 8006072:	2300      	movs	r3, #0
 8006074:	64fb      	str	r3, [r7, #76]	; 0x4c
      c = *sFormat;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	781b      	ldrb	r3, [r3, #0]
 800607a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      if (c == '.') {
 800607e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006082:	2b2e      	cmp	r3, #46	; 0x2e
 8006084:	d11d      	bne.n	80060c2 <_VPrintTarget+0x18a>
        sFormat++;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	3301      	adds	r3, #1
 800608a:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	781b      	ldrb	r3, [r3, #0]
 8006090:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          if ((c < '0') || (c > '9')) {
 8006094:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006098:	2b2f      	cmp	r3, #47	; 0x2f
 800609a:	d912      	bls.n	80060c2 <_VPrintTarget+0x18a>
 800609c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80060a0:	2b39      	cmp	r3, #57	; 0x39
 80060a2:	d80e      	bhi.n	80060c2 <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	3301      	adds	r3, #1
 80060a8:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 80060aa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80060ac:	4613      	mov	r3, r2
 80060ae:	009b      	lsls	r3, r3, #2
 80060b0:	4413      	add	r3, r2
 80060b2:	005b      	lsls	r3, r3, #1
 80060b4:	461a      	mov	r2, r3
 80060b6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80060ba:	4413      	add	r3, r2
 80060bc:	3b30      	subs	r3, #48	; 0x30
 80060be:	64fb      	str	r3, [r7, #76]	; 0x4c
          c = *sFormat;
 80060c0:	e7e4      	b.n	800608c <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	781b      	ldrb	r3, [r3, #0]
 80060c6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 80060ca:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80060ce:	2b6c      	cmp	r3, #108	; 0x6c
 80060d0:	d003      	beq.n	80060da <_VPrintTarget+0x1a2>
 80060d2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80060d6:	2b68      	cmp	r3, #104	; 0x68
 80060d8:	d107      	bne.n	80060ea <_VPrintTarget+0x1b2>
          c = *sFormat;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	781b      	ldrb	r3, [r3, #0]
 80060de:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          sFormat++;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	3301      	adds	r3, #1
 80060e6:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 80060e8:	e7ef      	b.n	80060ca <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 80060ea:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80060ee:	2b25      	cmp	r3, #37	; 0x25
 80060f0:	f000 80b3 	beq.w	800625a <_VPrintTarget+0x322>
 80060f4:	2b25      	cmp	r3, #37	; 0x25
 80060f6:	f2c0 80b7 	blt.w	8006268 <_VPrintTarget+0x330>
 80060fa:	2b78      	cmp	r3, #120	; 0x78
 80060fc:	f300 80b4 	bgt.w	8006268 <_VPrintTarget+0x330>
 8006100:	2b58      	cmp	r3, #88	; 0x58
 8006102:	f2c0 80b1 	blt.w	8006268 <_VPrintTarget+0x330>
 8006106:	3b58      	subs	r3, #88	; 0x58
 8006108:	2b20      	cmp	r3, #32
 800610a:	f200 80ad 	bhi.w	8006268 <_VPrintTarget+0x330>
 800610e:	a201      	add	r2, pc, #4	; (adr r2, 8006114 <_VPrintTarget+0x1dc>)
 8006110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006114:	0800620b 	.word	0x0800620b
 8006118:	08006269 	.word	0x08006269
 800611c:	08006269 	.word	0x08006269
 8006120:	08006269 	.word	0x08006269
 8006124:	08006269 	.word	0x08006269
 8006128:	08006269 	.word	0x08006269
 800612c:	08006269 	.word	0x08006269
 8006130:	08006269 	.word	0x08006269
 8006134:	08006269 	.word	0x08006269
 8006138:	08006269 	.word	0x08006269
 800613c:	08006269 	.word	0x08006269
 8006140:	08006199 	.word	0x08006199
 8006144:	080061bf 	.word	0x080061bf
 8006148:	08006269 	.word	0x08006269
 800614c:	08006269 	.word	0x08006269
 8006150:	08006269 	.word	0x08006269
 8006154:	08006269 	.word	0x08006269
 8006158:	08006269 	.word	0x08006269
 800615c:	08006269 	.word	0x08006269
 8006160:	08006269 	.word	0x08006269
 8006164:	08006269 	.word	0x08006269
 8006168:	08006269 	.word	0x08006269
 800616c:	08006269 	.word	0x08006269
 8006170:	08006269 	.word	0x08006269
 8006174:	08006235 	.word	0x08006235
 8006178:	08006269 	.word	0x08006269
 800617c:	08006269 	.word	0x08006269
 8006180:	08006269 	.word	0x08006269
 8006184:	08006269 	.word	0x08006269
 8006188:	080061e5 	.word	0x080061e5
 800618c:	08006269 	.word	0x08006269
 8006190:	08006269 	.word	0x08006269
 8006194:	0800620b 	.word	0x0800620b
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	1d19      	adds	r1, r3, #4
 800619e:	687a      	ldr	r2, [r7, #4]
 80061a0:	6011      	str	r1, [r2, #0]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	653b      	str	r3, [r7, #80]	; 0x50
        c0 = (char)v;
 80061a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        _StoreChar(&BufferDesc, c0);
 80061ac:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80061b0:	f107 0314 	add.w	r3, r7, #20
 80061b4:	4611      	mov	r1, r2
 80061b6:	4618      	mov	r0, r3
 80061b8:	f7ff fd1c 	bl	8005bf4 <_StoreChar>
        break;
 80061bc:	e055      	b.n	800626a <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	1d19      	adds	r1, r3, #4
 80061c4:	687a      	ldr	r2, [r7, #4]
 80061c6:	6011      	str	r1, [r2, #0]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 80061cc:	f107 0014 	add.w	r0, r7, #20
 80061d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061d2:	9301      	str	r3, [sp, #4]
 80061d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061d6:	9300      	str	r3, [sp, #0]
 80061d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80061da:	220a      	movs	r2, #10
 80061dc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80061de:	f7ff fe1b 	bl	8005e18 <_PrintInt>
        break;
 80061e2:	e042      	b.n	800626a <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	1d19      	adds	r1, r3, #4
 80061ea:	687a      	ldr	r2, [r7, #4]
 80061ec:	6011      	str	r1, [r2, #0]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 80061f2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80061f4:	f107 0014 	add.w	r0, r7, #20
 80061f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061fa:	9301      	str	r3, [sp, #4]
 80061fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061fe:	9300      	str	r3, [sp, #0]
 8006200:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006202:	220a      	movs	r2, #10
 8006204:	f7ff fd72 	bl	8005cec <_PrintUnsigned>
        break;
 8006208:	e02f      	b.n	800626a <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	1d19      	adds	r1, r3, #4
 8006210:	687a      	ldr	r2, [r7, #4]
 8006212:	6011      	str	r1, [r2, #0]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8006218:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800621a:	f107 0014 	add.w	r0, r7, #20
 800621e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006220:	9301      	str	r3, [sp, #4]
 8006222:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006224:	9300      	str	r3, [sp, #0]
 8006226:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006228:	2210      	movs	r2, #16
 800622a:	f7ff fd5f 	bl	8005cec <_PrintUnsigned>
        break;
 800622e:	e01c      	b.n	800626a <_VPrintTarget+0x332>
 8006230:	200143c8 	.word	0x200143c8
      case 'p':
        v = va_arg(*pParamList, int);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	1d19      	adds	r1, r3, #4
 800623a:	687a      	ldr	r2, [r7, #4]
 800623c:	6011      	str	r1, [r2, #0]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8006242:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006244:	f107 0014 	add.w	r0, r7, #20
 8006248:	2300      	movs	r3, #0
 800624a:	9301      	str	r3, [sp, #4]
 800624c:	2308      	movs	r3, #8
 800624e:	9300      	str	r3, [sp, #0]
 8006250:	2308      	movs	r3, #8
 8006252:	2210      	movs	r2, #16
 8006254:	f7ff fd4a 	bl	8005cec <_PrintUnsigned>
        break;
 8006258:	e007      	b.n	800626a <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 800625a:	f107 0314 	add.w	r3, r7, #20
 800625e:	2125      	movs	r1, #37	; 0x25
 8006260:	4618      	mov	r0, r3
 8006262:	f7ff fcc7 	bl	8005bf4 <_StoreChar>
        break;
 8006266:	e000      	b.n	800626a <_VPrintTarget+0x332>
      default:
        break;
 8006268:	bf00      	nop
      }
      sFormat++;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	3301      	adds	r3, #1
 800626e:	60fb      	str	r3, [r7, #12]
 8006270:	e007      	b.n	8006282 <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 8006272:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8006276:	f107 0314 	add.w	r3, r7, #20
 800627a:	4611      	mov	r1, r2
 800627c:	4618      	mov	r0, r3
 800627e:	f7ff fcb9 	bl	8005bf4 <_StoreChar>
    }
  } while (*sFormat);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	781b      	ldrb	r3, [r3, #0]
 8006286:	2b00      	cmp	r3, #0
 8006288:	f47f ae72 	bne.w	8005f70 <_VPrintTarget+0x38>
 800628c:	e000      	b.n	8006290 <_VPrintTarget+0x358>
      break;
 800628e:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8006290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006292:	2b00      	cmp	r3, #0
 8006294:	d041      	beq.n	800631a <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = BufferDesc.Cnt;
 8006296:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006298:	69fb      	ldr	r3, [r7, #28]
 800629a:	b2d2      	uxtb	r2, r2
 800629c:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 800629e:	69bb      	ldr	r3, [r7, #24]
 80062a0:	643b      	str	r3, [r7, #64]	; 0x40
 80062a2:	6a3b      	ldr	r3, [r7, #32]
 80062a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80062a6:	e00b      	b.n	80062c0 <_VPrintTarget+0x388>
 80062a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062aa:	b2da      	uxtb	r2, r3
 80062ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062ae:	1c59      	adds	r1, r3, #1
 80062b0:	6439      	str	r1, [r7, #64]	; 0x40
 80062b2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80062b6:	b2d2      	uxtb	r2, r2
 80062b8:	701a      	strb	r2, [r3, #0]
 80062ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062bc:	09db      	lsrs	r3, r3, #7
 80062be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80062c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062c2:	2b7f      	cmp	r3, #127	; 0x7f
 80062c4:	d8f0      	bhi.n	80062a8 <_VPrintTarget+0x370>
 80062c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062c8:	1c5a      	adds	r2, r3, #1
 80062ca:	643a      	str	r2, [r7, #64]	; 0x40
 80062cc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80062ce:	b2d2      	uxtb	r2, r2
 80062d0:	701a      	strb	r2, [r3, #0]
 80062d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062d4:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 80062d6:	69bb      	ldr	r3, [r7, #24]
 80062d8:	63bb      	str	r3, [r7, #56]	; 0x38
 80062da:	2300      	movs	r3, #0
 80062dc:	637b      	str	r3, [r7, #52]	; 0x34
 80062de:	e00b      	b.n	80062f8 <_VPrintTarget+0x3c0>
 80062e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062e2:	b2da      	uxtb	r2, r3
 80062e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062e6:	1c59      	adds	r1, r3, #1
 80062e8:	63b9      	str	r1, [r7, #56]	; 0x38
 80062ea:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80062ee:	b2d2      	uxtb	r2, r2
 80062f0:	701a      	strb	r2, [r3, #0]
 80062f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062f4:	09db      	lsrs	r3, r3, #7
 80062f6:	637b      	str	r3, [r7, #52]	; 0x34
 80062f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062fa:	2b7f      	cmp	r3, #127	; 0x7f
 80062fc:	d8f0      	bhi.n	80062e0 <_VPrintTarget+0x3a8>
 80062fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006300:	1c5a      	adds	r2, r3, #1
 8006302:	63ba      	str	r2, [r7, #56]	; 0x38
 8006304:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006306:	b2d2      	uxtb	r2, r2
 8006308:	701a      	strb	r2, [r3, #0]
 800630a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800630c:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800630e:	69fb      	ldr	r3, [r7, #28]
 8006310:	69b9      	ldr	r1, [r7, #24]
 8006312:	221a      	movs	r2, #26
 8006314:	4618      	mov	r0, r3
 8006316:	f7ff fb85 	bl	8005a24 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 800631a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800631c:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8006320:	bf00      	nop
 8006322:	3758      	adds	r7, #88	; 0x58
 8006324:	46bd      	mov	sp, r7
 8006326:	bd80      	pop	{r7, pc}

08006328 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8006328:	b580      	push	{r7, lr}
 800632a:	b086      	sub	sp, #24
 800632c:	af02      	add	r7, sp, #8
 800632e:	60f8      	str	r0, [r7, #12]
 8006330:	60b9      	str	r1, [r7, #8]
 8006332:	607a      	str	r2, [r7, #4]
 8006334:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8006336:	2300      	movs	r3, #0
 8006338:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800633c:	4917      	ldr	r1, [pc, #92]	; (800639c <SEGGER_SYSVIEW_Init+0x74>)
 800633e:	4818      	ldr	r0, [pc, #96]	; (80063a0 <SEGGER_SYSVIEW_Init+0x78>)
 8006340:	f7ff f93e 	bl	80055c0 <SEGGER_RTT_AllocUpBuffer>
 8006344:	4603      	mov	r3, r0
 8006346:	b2da      	uxtb	r2, r3
 8006348:	4b16      	ldr	r3, [pc, #88]	; (80063a4 <SEGGER_SYSVIEW_Init+0x7c>)
 800634a:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800634c:	4b15      	ldr	r3, [pc, #84]	; (80063a4 <SEGGER_SYSVIEW_Init+0x7c>)
 800634e:	785a      	ldrb	r2, [r3, #1]
 8006350:	4b14      	ldr	r3, [pc, #80]	; (80063a4 <SEGGER_SYSVIEW_Init+0x7c>)
 8006352:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8006354:	4b13      	ldr	r3, [pc, #76]	; (80063a4 <SEGGER_SYSVIEW_Init+0x7c>)
 8006356:	7e1b      	ldrb	r3, [r3, #24]
 8006358:	4618      	mov	r0, r3
 800635a:	2300      	movs	r3, #0
 800635c:	9300      	str	r3, [sp, #0]
 800635e:	2308      	movs	r3, #8
 8006360:	4a11      	ldr	r2, [pc, #68]	; (80063a8 <SEGGER_SYSVIEW_Init+0x80>)
 8006362:	490f      	ldr	r1, [pc, #60]	; (80063a0 <SEGGER_SYSVIEW_Init+0x78>)
 8006364:	f7ff f9b0 	bl	80056c8 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8006368:	4b0e      	ldr	r3, [pc, #56]	; (80063a4 <SEGGER_SYSVIEW_Init+0x7c>)
 800636a:	2200      	movs	r2, #0
 800636c:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800636e:	4b0f      	ldr	r3, [pc, #60]	; (80063ac <SEGGER_SYSVIEW_Init+0x84>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a0c      	ldr	r2, [pc, #48]	; (80063a4 <SEGGER_SYSVIEW_Init+0x7c>)
 8006374:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8006376:	4a0b      	ldr	r2, [pc, #44]	; (80063a4 <SEGGER_SYSVIEW_Init+0x7c>)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800637c:	4a09      	ldr	r2, [pc, #36]	; (80063a4 <SEGGER_SYSVIEW_Init+0x7c>)
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8006382:	4a08      	ldr	r2, [pc, #32]	; (80063a4 <SEGGER_SYSVIEW_Init+0x7c>)
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8006388:	4a06      	ldr	r2, [pc, #24]	; (80063a4 <SEGGER_SYSVIEW_Init+0x7c>)
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800638e:	4b05      	ldr	r3, [pc, #20]	; (80063a4 <SEGGER_SYSVIEW_Init+0x7c>)
 8006390:	2200      	movs	r2, #0
 8006392:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8006394:	bf00      	nop
 8006396:	3710      	adds	r7, #16
 8006398:	46bd      	mov	sp, r7
 800639a:	bd80      	pop	{r7, pc}
 800639c:	20013390 	.word	0x20013390
 80063a0:	0800755c 	.word	0x0800755c
 80063a4:	20014398 	.word	0x20014398
 80063a8:	20014390 	.word	0x20014390
 80063ac:	e0001004 	.word	0xe0001004

080063b0 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 80063b0:	b480      	push	{r7}
 80063b2:	b083      	sub	sp, #12
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 80063b8:	4a04      	ldr	r2, [pc, #16]	; (80063cc <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6113      	str	r3, [r2, #16]
}
 80063be:	bf00      	nop
 80063c0:	370c      	adds	r7, #12
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr
 80063ca:	bf00      	nop
 80063cc:	20014398 	.word	0x20014398

080063d0 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b084      	sub	sp, #16
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80063d8:	f3ef 8311 	mrs	r3, BASEPRI
 80063dc:	f04f 0120 	mov.w	r1, #32
 80063e0:	f381 8811 	msr	BASEPRI, r1
 80063e4:	60fb      	str	r3, [r7, #12]
 80063e6:	4808      	ldr	r0, [pc, #32]	; (8006408 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 80063e8:	f7ff fa2b 	bl	8005842 <_PreparePacket>
 80063ec:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 80063ee:	687a      	ldr	r2, [r7, #4]
 80063f0:	68b9      	ldr	r1, [r7, #8]
 80063f2:	68b8      	ldr	r0, [r7, #8]
 80063f4:	f7ff fb16 	bl	8005a24 <_SendPacket>
  RECORD_END();
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f383 8811 	msr	BASEPRI, r3
}
 80063fe:	bf00      	nop
 8006400:	3710      	adds	r7, #16
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}
 8006406:	bf00      	nop
 8006408:	200143c8 	.word	0x200143c8

0800640c <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800640c:	b580      	push	{r7, lr}
 800640e:	b088      	sub	sp, #32
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
 8006414:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006416:	f3ef 8311 	mrs	r3, BASEPRI
 800641a:	f04f 0120 	mov.w	r1, #32
 800641e:	f381 8811 	msr	BASEPRI, r1
 8006422:	617b      	str	r3, [r7, #20]
 8006424:	4816      	ldr	r0, [pc, #88]	; (8006480 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8006426:	f7ff fa0c 	bl	8005842 <_PreparePacket>
 800642a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800642c:	693b      	ldr	r3, [r7, #16]
 800642e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	61fb      	str	r3, [r7, #28]
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	61bb      	str	r3, [r7, #24]
 8006438:	e00b      	b.n	8006452 <SEGGER_SYSVIEW_RecordU32+0x46>
 800643a:	69bb      	ldr	r3, [r7, #24]
 800643c:	b2da      	uxtb	r2, r3
 800643e:	69fb      	ldr	r3, [r7, #28]
 8006440:	1c59      	adds	r1, r3, #1
 8006442:	61f9      	str	r1, [r7, #28]
 8006444:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006448:	b2d2      	uxtb	r2, r2
 800644a:	701a      	strb	r2, [r3, #0]
 800644c:	69bb      	ldr	r3, [r7, #24]
 800644e:	09db      	lsrs	r3, r3, #7
 8006450:	61bb      	str	r3, [r7, #24]
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	2b7f      	cmp	r3, #127	; 0x7f
 8006456:	d8f0      	bhi.n	800643a <SEGGER_SYSVIEW_RecordU32+0x2e>
 8006458:	69fb      	ldr	r3, [r7, #28]
 800645a:	1c5a      	adds	r2, r3, #1
 800645c:	61fa      	str	r2, [r7, #28]
 800645e:	69ba      	ldr	r2, [r7, #24]
 8006460:	b2d2      	uxtb	r2, r2
 8006462:	701a      	strb	r2, [r3, #0]
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006468:	687a      	ldr	r2, [r7, #4]
 800646a:	68f9      	ldr	r1, [r7, #12]
 800646c:	6938      	ldr	r0, [r7, #16]
 800646e:	f7ff fad9 	bl	8005a24 <_SendPacket>
  RECORD_END();
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	f383 8811 	msr	BASEPRI, r3
}
 8006478:	bf00      	nop
 800647a:	3720      	adds	r7, #32
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}
 8006480:	200143c8 	.word	0x200143c8

08006484 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8006484:	b580      	push	{r7, lr}
 8006486:	b08c      	sub	sp, #48	; 0x30
 8006488:	af00      	add	r7, sp, #0
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006490:	f3ef 8311 	mrs	r3, BASEPRI
 8006494:	f04f 0120 	mov.w	r1, #32
 8006498:	f381 8811 	msr	BASEPRI, r1
 800649c:	61fb      	str	r3, [r7, #28]
 800649e:	4825      	ldr	r0, [pc, #148]	; (8006534 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80064a0:	f7ff f9cf 	bl	8005842 <_PreparePacket>
 80064a4:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80064a6:	69bb      	ldr	r3, [r7, #24]
 80064a8:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80064b2:	e00b      	b.n	80064cc <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80064b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064b6:	b2da      	uxtb	r2, r3
 80064b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064ba:	1c59      	adds	r1, r3, #1
 80064bc:	62f9      	str	r1, [r7, #44]	; 0x2c
 80064be:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80064c2:	b2d2      	uxtb	r2, r2
 80064c4:	701a      	strb	r2, [r3, #0]
 80064c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064c8:	09db      	lsrs	r3, r3, #7
 80064ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80064cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ce:	2b7f      	cmp	r3, #127	; 0x7f
 80064d0:	d8f0      	bhi.n	80064b4 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80064d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064d4:	1c5a      	adds	r2, r3, #1
 80064d6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80064d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80064da:	b2d2      	uxtb	r2, r2
 80064dc:	701a      	strb	r2, [r3, #0]
 80064de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064e0:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80064e2:	697b      	ldr	r3, [r7, #20]
 80064e4:	627b      	str	r3, [r7, #36]	; 0x24
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	623b      	str	r3, [r7, #32]
 80064ea:	e00b      	b.n	8006504 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 80064ec:	6a3b      	ldr	r3, [r7, #32]
 80064ee:	b2da      	uxtb	r2, r3
 80064f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f2:	1c59      	adds	r1, r3, #1
 80064f4:	6279      	str	r1, [r7, #36]	; 0x24
 80064f6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80064fa:	b2d2      	uxtb	r2, r2
 80064fc:	701a      	strb	r2, [r3, #0]
 80064fe:	6a3b      	ldr	r3, [r7, #32]
 8006500:	09db      	lsrs	r3, r3, #7
 8006502:	623b      	str	r3, [r7, #32]
 8006504:	6a3b      	ldr	r3, [r7, #32]
 8006506:	2b7f      	cmp	r3, #127	; 0x7f
 8006508:	d8f0      	bhi.n	80064ec <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800650a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800650c:	1c5a      	adds	r2, r3, #1
 800650e:	627a      	str	r2, [r7, #36]	; 0x24
 8006510:	6a3a      	ldr	r2, [r7, #32]
 8006512:	b2d2      	uxtb	r2, r2
 8006514:	701a      	strb	r2, [r3, #0]
 8006516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006518:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800651a:	68fa      	ldr	r2, [r7, #12]
 800651c:	6979      	ldr	r1, [r7, #20]
 800651e:	69b8      	ldr	r0, [r7, #24]
 8006520:	f7ff fa80 	bl	8005a24 <_SendPacket>
  RECORD_END();
 8006524:	69fb      	ldr	r3, [r7, #28]
 8006526:	f383 8811 	msr	BASEPRI, r3
}
 800652a:	bf00      	nop
 800652c:	3730      	adds	r7, #48	; 0x30
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
 8006532:	bf00      	nop
 8006534:	200143c8 	.word	0x200143c8

08006538 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8006538:	b580      	push	{r7, lr}
 800653a:	b08e      	sub	sp, #56	; 0x38
 800653c:	af00      	add	r7, sp, #0
 800653e:	60f8      	str	r0, [r7, #12]
 8006540:	60b9      	str	r1, [r7, #8]
 8006542:	607a      	str	r2, [r7, #4]
 8006544:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8006546:	f3ef 8311 	mrs	r3, BASEPRI
 800654a:	f04f 0120 	mov.w	r1, #32
 800654e:	f381 8811 	msr	BASEPRI, r1
 8006552:	61fb      	str	r3, [r7, #28]
 8006554:	4832      	ldr	r0, [pc, #200]	; (8006620 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8006556:	f7ff f974 	bl	8005842 <_PreparePacket>
 800655a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800655c:	69bb      	ldr	r3, [r7, #24]
 800655e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	637b      	str	r3, [r7, #52]	; 0x34
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	633b      	str	r3, [r7, #48]	; 0x30
 8006568:	e00b      	b.n	8006582 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 800656a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800656c:	b2da      	uxtb	r2, r3
 800656e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006570:	1c59      	adds	r1, r3, #1
 8006572:	6379      	str	r1, [r7, #52]	; 0x34
 8006574:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006578:	b2d2      	uxtb	r2, r2
 800657a:	701a      	strb	r2, [r3, #0]
 800657c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800657e:	09db      	lsrs	r3, r3, #7
 8006580:	633b      	str	r3, [r7, #48]	; 0x30
 8006582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006584:	2b7f      	cmp	r3, #127	; 0x7f
 8006586:	d8f0      	bhi.n	800656a <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8006588:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800658a:	1c5a      	adds	r2, r3, #1
 800658c:	637a      	str	r2, [r7, #52]	; 0x34
 800658e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006590:	b2d2      	uxtb	r2, r2
 8006592:	701a      	strb	r2, [r3, #0]
 8006594:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006596:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	62bb      	str	r3, [r7, #40]	; 0x28
 80065a0:	e00b      	b.n	80065ba <SEGGER_SYSVIEW_RecordU32x3+0x82>
 80065a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065a4:	b2da      	uxtb	r2, r3
 80065a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065a8:	1c59      	adds	r1, r3, #1
 80065aa:	62f9      	str	r1, [r7, #44]	; 0x2c
 80065ac:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80065b0:	b2d2      	uxtb	r2, r2
 80065b2:	701a      	strb	r2, [r3, #0]
 80065b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065b6:	09db      	lsrs	r3, r3, #7
 80065b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80065ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065bc:	2b7f      	cmp	r3, #127	; 0x7f
 80065be:	d8f0      	bhi.n	80065a2 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 80065c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065c2:	1c5a      	adds	r2, r3, #1
 80065c4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80065c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80065c8:	b2d2      	uxtb	r2, r2
 80065ca:	701a      	strb	r2, [r3, #0]
 80065cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065ce:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	627b      	str	r3, [r7, #36]	; 0x24
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	623b      	str	r3, [r7, #32]
 80065d8:	e00b      	b.n	80065f2 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 80065da:	6a3b      	ldr	r3, [r7, #32]
 80065dc:	b2da      	uxtb	r2, r3
 80065de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e0:	1c59      	adds	r1, r3, #1
 80065e2:	6279      	str	r1, [r7, #36]	; 0x24
 80065e4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80065e8:	b2d2      	uxtb	r2, r2
 80065ea:	701a      	strb	r2, [r3, #0]
 80065ec:	6a3b      	ldr	r3, [r7, #32]
 80065ee:	09db      	lsrs	r3, r3, #7
 80065f0:	623b      	str	r3, [r7, #32]
 80065f2:	6a3b      	ldr	r3, [r7, #32]
 80065f4:	2b7f      	cmp	r3, #127	; 0x7f
 80065f6:	d8f0      	bhi.n	80065da <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 80065f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065fa:	1c5a      	adds	r2, r3, #1
 80065fc:	627a      	str	r2, [r7, #36]	; 0x24
 80065fe:	6a3a      	ldr	r2, [r7, #32]
 8006600:	b2d2      	uxtb	r2, r2
 8006602:	701a      	strb	r2, [r3, #0]
 8006604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006606:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006608:	68fa      	ldr	r2, [r7, #12]
 800660a:	6979      	ldr	r1, [r7, #20]
 800660c:	69b8      	ldr	r0, [r7, #24]
 800660e:	f7ff fa09 	bl	8005a24 <_SendPacket>
  RECORD_END();
 8006612:	69fb      	ldr	r3, [r7, #28]
 8006614:	f383 8811 	msr	BASEPRI, r3
}
 8006618:	bf00      	nop
 800661a:	3738      	adds	r7, #56	; 0x38
 800661c:	46bd      	mov	sp, r7
 800661e:	bd80      	pop	{r7, pc}
 8006620:	200143c8 	.word	0x200143c8

08006624 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8006624:	b580      	push	{r7, lr}
 8006626:	b090      	sub	sp, #64	; 0x40
 8006628:	af00      	add	r7, sp, #0
 800662a:	60f8      	str	r0, [r7, #12]
 800662c:	60b9      	str	r1, [r7, #8]
 800662e:	607a      	str	r2, [r7, #4]
 8006630:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006632:	f3ef 8311 	mrs	r3, BASEPRI
 8006636:	f04f 0120 	mov.w	r1, #32
 800663a:	f381 8811 	msr	BASEPRI, r1
 800663e:	61fb      	str	r3, [r7, #28]
 8006640:	4840      	ldr	r0, [pc, #256]	; (8006744 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8006642:	f7ff f8fe 	bl	8005842 <_PreparePacket>
 8006646:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	63bb      	str	r3, [r7, #56]	; 0x38
 8006654:	e00b      	b.n	800666e <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8006656:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006658:	b2da      	uxtb	r2, r3
 800665a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800665c:	1c59      	adds	r1, r3, #1
 800665e:	63f9      	str	r1, [r7, #60]	; 0x3c
 8006660:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006664:	b2d2      	uxtb	r2, r2
 8006666:	701a      	strb	r2, [r3, #0]
 8006668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800666a:	09db      	lsrs	r3, r3, #7
 800666c:	63bb      	str	r3, [r7, #56]	; 0x38
 800666e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006670:	2b7f      	cmp	r3, #127	; 0x7f
 8006672:	d8f0      	bhi.n	8006656 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8006674:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006676:	1c5a      	adds	r2, r3, #1
 8006678:	63fa      	str	r2, [r7, #60]	; 0x3c
 800667a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800667c:	b2d2      	uxtb	r2, r2
 800667e:	701a      	strb	r2, [r3, #0]
 8006680:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006682:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	637b      	str	r3, [r7, #52]	; 0x34
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	633b      	str	r3, [r7, #48]	; 0x30
 800668c:	e00b      	b.n	80066a6 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 800668e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006690:	b2da      	uxtb	r2, r3
 8006692:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006694:	1c59      	adds	r1, r3, #1
 8006696:	6379      	str	r1, [r7, #52]	; 0x34
 8006698:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800669c:	b2d2      	uxtb	r2, r2
 800669e:	701a      	strb	r2, [r3, #0]
 80066a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066a2:	09db      	lsrs	r3, r3, #7
 80066a4:	633b      	str	r3, [r7, #48]	; 0x30
 80066a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066a8:	2b7f      	cmp	r3, #127	; 0x7f
 80066aa:	d8f0      	bhi.n	800668e <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 80066ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066ae:	1c5a      	adds	r2, r3, #1
 80066b0:	637a      	str	r2, [r7, #52]	; 0x34
 80066b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066b4:	b2d2      	uxtb	r2, r2
 80066b6:	701a      	strb	r2, [r3, #0]
 80066b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066ba:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80066c4:	e00b      	b.n	80066de <SEGGER_SYSVIEW_RecordU32x4+0xba>
 80066c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066c8:	b2da      	uxtb	r2, r3
 80066ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066cc:	1c59      	adds	r1, r3, #1
 80066ce:	62f9      	str	r1, [r7, #44]	; 0x2c
 80066d0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80066d4:	b2d2      	uxtb	r2, r2
 80066d6:	701a      	strb	r2, [r3, #0]
 80066d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066da:	09db      	lsrs	r3, r3, #7
 80066dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80066de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066e0:	2b7f      	cmp	r3, #127	; 0x7f
 80066e2:	d8f0      	bhi.n	80066c6 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 80066e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066e6:	1c5a      	adds	r2, r3, #1
 80066e8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80066ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80066ec:	b2d2      	uxtb	r2, r2
 80066ee:	701a      	strb	r2, [r3, #0]
 80066f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066f2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	627b      	str	r3, [r7, #36]	; 0x24
 80066f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066fa:	623b      	str	r3, [r7, #32]
 80066fc:	e00b      	b.n	8006716 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 80066fe:	6a3b      	ldr	r3, [r7, #32]
 8006700:	b2da      	uxtb	r2, r3
 8006702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006704:	1c59      	adds	r1, r3, #1
 8006706:	6279      	str	r1, [r7, #36]	; 0x24
 8006708:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800670c:	b2d2      	uxtb	r2, r2
 800670e:	701a      	strb	r2, [r3, #0]
 8006710:	6a3b      	ldr	r3, [r7, #32]
 8006712:	09db      	lsrs	r3, r3, #7
 8006714:	623b      	str	r3, [r7, #32]
 8006716:	6a3b      	ldr	r3, [r7, #32]
 8006718:	2b7f      	cmp	r3, #127	; 0x7f
 800671a:	d8f0      	bhi.n	80066fe <SEGGER_SYSVIEW_RecordU32x4+0xda>
 800671c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800671e:	1c5a      	adds	r2, r3, #1
 8006720:	627a      	str	r2, [r7, #36]	; 0x24
 8006722:	6a3a      	ldr	r2, [r7, #32]
 8006724:	b2d2      	uxtb	r2, r2
 8006726:	701a      	strb	r2, [r3, #0]
 8006728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800672a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800672c:	68fa      	ldr	r2, [r7, #12]
 800672e:	6979      	ldr	r1, [r7, #20]
 8006730:	69b8      	ldr	r0, [r7, #24]
 8006732:	f7ff f977 	bl	8005a24 <_SendPacket>
  RECORD_END();
 8006736:	69fb      	ldr	r3, [r7, #28]
 8006738:	f383 8811 	msr	BASEPRI, r3
}
 800673c:	bf00      	nop
 800673e:	3740      	adds	r7, #64	; 0x40
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}
 8006744:	200143c8 	.word	0x200143c8

08006748 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8006748:	b580      	push	{r7, lr}
 800674a:	b08c      	sub	sp, #48	; 0x30
 800674c:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800674e:	4b59      	ldr	r3, [pc, #356]	; (80068b4 <SEGGER_SYSVIEW_Start+0x16c>)
 8006750:	2201      	movs	r2, #1
 8006752:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8006754:	f3ef 8311 	mrs	r3, BASEPRI
 8006758:	f04f 0120 	mov.w	r1, #32
 800675c:	f381 8811 	msr	BASEPRI, r1
 8006760:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8006762:	4b54      	ldr	r3, [pc, #336]	; (80068b4 <SEGGER_SYSVIEW_Start+0x16c>)
 8006764:	785b      	ldrb	r3, [r3, #1]
 8006766:	220a      	movs	r2, #10
 8006768:	4953      	ldr	r1, [pc, #332]	; (80068b8 <SEGGER_SYSVIEW_Start+0x170>)
 800676a:	4618      	mov	r0, r3
 800676c:	f7f9 fd30 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 8006776:	f7fe fbf7 	bl	8004f68 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800677a:	200a      	movs	r0, #10
 800677c:	f7ff fe28 	bl	80063d0 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006780:	f3ef 8311 	mrs	r3, BASEPRI
 8006784:	f04f 0120 	mov.w	r1, #32
 8006788:	f381 8811 	msr	BASEPRI, r1
 800678c:	60bb      	str	r3, [r7, #8]
 800678e:	484b      	ldr	r0, [pc, #300]	; (80068bc <SEGGER_SYSVIEW_Start+0x174>)
 8006790:	f7ff f857 	bl	8005842 <_PreparePacket>
 8006794:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800679e:	4b45      	ldr	r3, [pc, #276]	; (80068b4 <SEGGER_SYSVIEW_Start+0x16c>)
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80067a4:	e00b      	b.n	80067be <SEGGER_SYSVIEW_Start+0x76>
 80067a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067a8:	b2da      	uxtb	r2, r3
 80067aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067ac:	1c59      	adds	r1, r3, #1
 80067ae:	62f9      	str	r1, [r7, #44]	; 0x2c
 80067b0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80067b4:	b2d2      	uxtb	r2, r2
 80067b6:	701a      	strb	r2, [r3, #0]
 80067b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067ba:	09db      	lsrs	r3, r3, #7
 80067bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80067be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067c0:	2b7f      	cmp	r3, #127	; 0x7f
 80067c2:	d8f0      	bhi.n	80067a6 <SEGGER_SYSVIEW_Start+0x5e>
 80067c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067c6:	1c5a      	adds	r2, r3, #1
 80067c8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80067ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80067cc:	b2d2      	uxtb	r2, r2
 80067ce:	701a      	strb	r2, [r3, #0]
 80067d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067d2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	627b      	str	r3, [r7, #36]	; 0x24
 80067d8:	4b36      	ldr	r3, [pc, #216]	; (80068b4 <SEGGER_SYSVIEW_Start+0x16c>)
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	623b      	str	r3, [r7, #32]
 80067de:	e00b      	b.n	80067f8 <SEGGER_SYSVIEW_Start+0xb0>
 80067e0:	6a3b      	ldr	r3, [r7, #32]
 80067e2:	b2da      	uxtb	r2, r3
 80067e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067e6:	1c59      	adds	r1, r3, #1
 80067e8:	6279      	str	r1, [r7, #36]	; 0x24
 80067ea:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80067ee:	b2d2      	uxtb	r2, r2
 80067f0:	701a      	strb	r2, [r3, #0]
 80067f2:	6a3b      	ldr	r3, [r7, #32]
 80067f4:	09db      	lsrs	r3, r3, #7
 80067f6:	623b      	str	r3, [r7, #32]
 80067f8:	6a3b      	ldr	r3, [r7, #32]
 80067fa:	2b7f      	cmp	r3, #127	; 0x7f
 80067fc:	d8f0      	bhi.n	80067e0 <SEGGER_SYSVIEW_Start+0x98>
 80067fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006800:	1c5a      	adds	r2, r3, #1
 8006802:	627a      	str	r2, [r7, #36]	; 0x24
 8006804:	6a3a      	ldr	r2, [r7, #32]
 8006806:	b2d2      	uxtb	r2, r2
 8006808:	701a      	strb	r2, [r3, #0]
 800680a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800680c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	61fb      	str	r3, [r7, #28]
 8006812:	4b28      	ldr	r3, [pc, #160]	; (80068b4 <SEGGER_SYSVIEW_Start+0x16c>)
 8006814:	691b      	ldr	r3, [r3, #16]
 8006816:	61bb      	str	r3, [r7, #24]
 8006818:	e00b      	b.n	8006832 <SEGGER_SYSVIEW_Start+0xea>
 800681a:	69bb      	ldr	r3, [r7, #24]
 800681c:	b2da      	uxtb	r2, r3
 800681e:	69fb      	ldr	r3, [r7, #28]
 8006820:	1c59      	adds	r1, r3, #1
 8006822:	61f9      	str	r1, [r7, #28]
 8006824:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006828:	b2d2      	uxtb	r2, r2
 800682a:	701a      	strb	r2, [r3, #0]
 800682c:	69bb      	ldr	r3, [r7, #24]
 800682e:	09db      	lsrs	r3, r3, #7
 8006830:	61bb      	str	r3, [r7, #24]
 8006832:	69bb      	ldr	r3, [r7, #24]
 8006834:	2b7f      	cmp	r3, #127	; 0x7f
 8006836:	d8f0      	bhi.n	800681a <SEGGER_SYSVIEW_Start+0xd2>
 8006838:	69fb      	ldr	r3, [r7, #28]
 800683a:	1c5a      	adds	r2, r3, #1
 800683c:	61fa      	str	r2, [r7, #28]
 800683e:	69ba      	ldr	r2, [r7, #24]
 8006840:	b2d2      	uxtb	r2, r2
 8006842:	701a      	strb	r2, [r3, #0]
 8006844:	69fb      	ldr	r3, [r7, #28]
 8006846:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	617b      	str	r3, [r7, #20]
 800684c:	2300      	movs	r3, #0
 800684e:	613b      	str	r3, [r7, #16]
 8006850:	e00b      	b.n	800686a <SEGGER_SYSVIEW_Start+0x122>
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	b2da      	uxtb	r2, r3
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	1c59      	adds	r1, r3, #1
 800685a:	6179      	str	r1, [r7, #20]
 800685c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006860:	b2d2      	uxtb	r2, r2
 8006862:	701a      	strb	r2, [r3, #0]
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	09db      	lsrs	r3, r3, #7
 8006868:	613b      	str	r3, [r7, #16]
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	2b7f      	cmp	r3, #127	; 0x7f
 800686e:	d8f0      	bhi.n	8006852 <SEGGER_SYSVIEW_Start+0x10a>
 8006870:	697b      	ldr	r3, [r7, #20]
 8006872:	1c5a      	adds	r2, r3, #1
 8006874:	617a      	str	r2, [r7, #20]
 8006876:	693a      	ldr	r2, [r7, #16]
 8006878:	b2d2      	uxtb	r2, r2
 800687a:	701a      	strb	r2, [r3, #0]
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006880:	2218      	movs	r2, #24
 8006882:	6839      	ldr	r1, [r7, #0]
 8006884:	6878      	ldr	r0, [r7, #4]
 8006886:	f7ff f8cd 	bl	8005a24 <_SendPacket>
      RECORD_END();
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006890:	4b08      	ldr	r3, [pc, #32]	; (80068b4 <SEGGER_SYSVIEW_Start+0x16c>)
 8006892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006894:	2b00      	cmp	r3, #0
 8006896:	d002      	beq.n	800689e <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8006898:	4b06      	ldr	r3, [pc, #24]	; (80068b4 <SEGGER_SYSVIEW_Start+0x16c>)
 800689a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800689e:	f000 f9eb 	bl	8006c78 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 80068a2:	f000 f9b1 	bl	8006c08 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 80068a6:	f000 fc83 	bl	80071b0 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 80068aa:	bf00      	nop
 80068ac:	3730      	adds	r7, #48	; 0x30
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	20014398 	.word	0x20014398
 80068b8:	08007588 	.word	0x08007588
 80068bc:	200143c8 	.word	0x200143c8

080068c0 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b082      	sub	sp, #8
 80068c4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80068c6:	f3ef 8311 	mrs	r3, BASEPRI
 80068ca:	f04f 0120 	mov.w	r1, #32
 80068ce:	f381 8811 	msr	BASEPRI, r1
 80068d2:	607b      	str	r3, [r7, #4]
 80068d4:	480b      	ldr	r0, [pc, #44]	; (8006904 <SEGGER_SYSVIEW_Stop+0x44>)
 80068d6:	f7fe ffb4 	bl	8005842 <_PreparePacket>
 80068da:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 80068dc:	4b0a      	ldr	r3, [pc, #40]	; (8006908 <SEGGER_SYSVIEW_Stop+0x48>)
 80068de:	781b      	ldrb	r3, [r3, #0]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d007      	beq.n	80068f4 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 80068e4:	220b      	movs	r2, #11
 80068e6:	6839      	ldr	r1, [r7, #0]
 80068e8:	6838      	ldr	r0, [r7, #0]
 80068ea:	f7ff f89b 	bl	8005a24 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 80068ee:	4b06      	ldr	r3, [pc, #24]	; (8006908 <SEGGER_SYSVIEW_Stop+0x48>)
 80068f0:	2200      	movs	r2, #0
 80068f2:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	f383 8811 	msr	BASEPRI, r3
}
 80068fa:	bf00      	nop
 80068fc:	3708      	adds	r7, #8
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}
 8006902:	bf00      	nop
 8006904:	200143c8 	.word	0x200143c8
 8006908:	20014398 	.word	0x20014398

0800690c <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800690c:	b580      	push	{r7, lr}
 800690e:	b08c      	sub	sp, #48	; 0x30
 8006910:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006912:	f3ef 8311 	mrs	r3, BASEPRI
 8006916:	f04f 0120 	mov.w	r1, #32
 800691a:	f381 8811 	msr	BASEPRI, r1
 800691e:	60fb      	str	r3, [r7, #12]
 8006920:	4845      	ldr	r0, [pc, #276]	; (8006a38 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8006922:	f7fe ff8e 	bl	8005842 <_PreparePacket>
 8006926:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006930:	4b42      	ldr	r3, [pc, #264]	; (8006a3c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006932:	685b      	ldr	r3, [r3, #4]
 8006934:	62bb      	str	r3, [r7, #40]	; 0x28
 8006936:	e00b      	b.n	8006950 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8006938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800693a:	b2da      	uxtb	r2, r3
 800693c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800693e:	1c59      	adds	r1, r3, #1
 8006940:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006942:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006946:	b2d2      	uxtb	r2, r2
 8006948:	701a      	strb	r2, [r3, #0]
 800694a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800694c:	09db      	lsrs	r3, r3, #7
 800694e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006952:	2b7f      	cmp	r3, #127	; 0x7f
 8006954:	d8f0      	bhi.n	8006938 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8006956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006958:	1c5a      	adds	r2, r3, #1
 800695a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800695c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800695e:	b2d2      	uxtb	r2, r2
 8006960:	701a      	strb	r2, [r3, #0]
 8006962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006964:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	627b      	str	r3, [r7, #36]	; 0x24
 800696a:	4b34      	ldr	r3, [pc, #208]	; (8006a3c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800696c:	689b      	ldr	r3, [r3, #8]
 800696e:	623b      	str	r3, [r7, #32]
 8006970:	e00b      	b.n	800698a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8006972:	6a3b      	ldr	r3, [r7, #32]
 8006974:	b2da      	uxtb	r2, r3
 8006976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006978:	1c59      	adds	r1, r3, #1
 800697a:	6279      	str	r1, [r7, #36]	; 0x24
 800697c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006980:	b2d2      	uxtb	r2, r2
 8006982:	701a      	strb	r2, [r3, #0]
 8006984:	6a3b      	ldr	r3, [r7, #32]
 8006986:	09db      	lsrs	r3, r3, #7
 8006988:	623b      	str	r3, [r7, #32]
 800698a:	6a3b      	ldr	r3, [r7, #32]
 800698c:	2b7f      	cmp	r3, #127	; 0x7f
 800698e:	d8f0      	bhi.n	8006972 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8006990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006992:	1c5a      	adds	r2, r3, #1
 8006994:	627a      	str	r2, [r7, #36]	; 0x24
 8006996:	6a3a      	ldr	r2, [r7, #32]
 8006998:	b2d2      	uxtb	r2, r2
 800699a:	701a      	strb	r2, [r3, #0]
 800699c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800699e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	61fb      	str	r3, [r7, #28]
 80069a4:	4b25      	ldr	r3, [pc, #148]	; (8006a3c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80069a6:	691b      	ldr	r3, [r3, #16]
 80069a8:	61bb      	str	r3, [r7, #24]
 80069aa:	e00b      	b.n	80069c4 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80069ac:	69bb      	ldr	r3, [r7, #24]
 80069ae:	b2da      	uxtb	r2, r3
 80069b0:	69fb      	ldr	r3, [r7, #28]
 80069b2:	1c59      	adds	r1, r3, #1
 80069b4:	61f9      	str	r1, [r7, #28]
 80069b6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80069ba:	b2d2      	uxtb	r2, r2
 80069bc:	701a      	strb	r2, [r3, #0]
 80069be:	69bb      	ldr	r3, [r7, #24]
 80069c0:	09db      	lsrs	r3, r3, #7
 80069c2:	61bb      	str	r3, [r7, #24]
 80069c4:	69bb      	ldr	r3, [r7, #24]
 80069c6:	2b7f      	cmp	r3, #127	; 0x7f
 80069c8:	d8f0      	bhi.n	80069ac <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 80069ca:	69fb      	ldr	r3, [r7, #28]
 80069cc:	1c5a      	adds	r2, r3, #1
 80069ce:	61fa      	str	r2, [r7, #28]
 80069d0:	69ba      	ldr	r2, [r7, #24]
 80069d2:	b2d2      	uxtb	r2, r2
 80069d4:	701a      	strb	r2, [r3, #0]
 80069d6:	69fb      	ldr	r3, [r7, #28]
 80069d8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	617b      	str	r3, [r7, #20]
 80069de:	2300      	movs	r3, #0
 80069e0:	613b      	str	r3, [r7, #16]
 80069e2:	e00b      	b.n	80069fc <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80069e4:	693b      	ldr	r3, [r7, #16]
 80069e6:	b2da      	uxtb	r2, r3
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	1c59      	adds	r1, r3, #1
 80069ec:	6179      	str	r1, [r7, #20]
 80069ee:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80069f2:	b2d2      	uxtb	r2, r2
 80069f4:	701a      	strb	r2, [r3, #0]
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	09db      	lsrs	r3, r3, #7
 80069fa:	613b      	str	r3, [r7, #16]
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	2b7f      	cmp	r3, #127	; 0x7f
 8006a00:	d8f0      	bhi.n	80069e4 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	1c5a      	adds	r2, r3, #1
 8006a06:	617a      	str	r2, [r7, #20]
 8006a08:	693a      	ldr	r2, [r7, #16]
 8006a0a:	b2d2      	uxtb	r2, r2
 8006a0c:	701a      	strb	r2, [r3, #0]
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006a12:	2218      	movs	r2, #24
 8006a14:	6879      	ldr	r1, [r7, #4]
 8006a16:	68b8      	ldr	r0, [r7, #8]
 8006a18:	f7ff f804 	bl	8005a24 <_SendPacket>
  RECORD_END();
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006a22:	4b06      	ldr	r3, [pc, #24]	; (8006a3c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d002      	beq.n	8006a30 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8006a2a:	4b04      	ldr	r3, [pc, #16]	; (8006a3c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a2e:	4798      	blx	r3
  }
}
 8006a30:	bf00      	nop
 8006a32:	3730      	adds	r7, #48	; 0x30
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}
 8006a38:	200143c8 	.word	0x200143c8
 8006a3c:	20014398 	.word	0x20014398

08006a40 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b092      	sub	sp, #72	; 0x48
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8006a48:	f3ef 8311 	mrs	r3, BASEPRI
 8006a4c:	f04f 0120 	mov.w	r1, #32
 8006a50:	f381 8811 	msr	BASEPRI, r1
 8006a54:	617b      	str	r3, [r7, #20]
 8006a56:	486a      	ldr	r0, [pc, #424]	; (8006c00 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8006a58:	f7fe fef3 	bl	8005842 <_PreparePacket>
 8006a5c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	647b      	str	r3, [r7, #68]	; 0x44
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681a      	ldr	r2, [r3, #0]
 8006a6a:	4b66      	ldr	r3, [pc, #408]	; (8006c04 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8006a6c:	691b      	ldr	r3, [r3, #16]
 8006a6e:	1ad3      	subs	r3, r2, r3
 8006a70:	643b      	str	r3, [r7, #64]	; 0x40
 8006a72:	e00b      	b.n	8006a8c <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8006a74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a76:	b2da      	uxtb	r2, r3
 8006a78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006a7a:	1c59      	adds	r1, r3, #1
 8006a7c:	6479      	str	r1, [r7, #68]	; 0x44
 8006a7e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006a82:	b2d2      	uxtb	r2, r2
 8006a84:	701a      	strb	r2, [r3, #0]
 8006a86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a88:	09db      	lsrs	r3, r3, #7
 8006a8a:	643b      	str	r3, [r7, #64]	; 0x40
 8006a8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a8e:	2b7f      	cmp	r3, #127	; 0x7f
 8006a90:	d8f0      	bhi.n	8006a74 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8006a92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006a94:	1c5a      	adds	r2, r3, #1
 8006a96:	647a      	str	r2, [r7, #68]	; 0x44
 8006a98:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006a9a:	b2d2      	uxtb	r2, r2
 8006a9c:	701a      	strb	r2, [r3, #0]
 8006a9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006aa0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	63bb      	str	r3, [r7, #56]	; 0x38
 8006aac:	e00b      	b.n	8006ac6 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8006aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ab0:	b2da      	uxtb	r2, r3
 8006ab2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ab4:	1c59      	adds	r1, r3, #1
 8006ab6:	63f9      	str	r1, [r7, #60]	; 0x3c
 8006ab8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006abc:	b2d2      	uxtb	r2, r2
 8006abe:	701a      	strb	r2, [r3, #0]
 8006ac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ac2:	09db      	lsrs	r3, r3, #7
 8006ac4:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ac8:	2b7f      	cmp	r3, #127	; 0x7f
 8006aca:	d8f0      	bhi.n	8006aae <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8006acc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ace:	1c5a      	adds	r2, r3, #1
 8006ad0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006ad2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006ad4:	b2d2      	uxtb	r2, r2
 8006ad6:	701a      	strb	r2, [r3, #0]
 8006ad8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ada:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	2220      	movs	r2, #32
 8006ae2:	4619      	mov	r1, r3
 8006ae4:	68f8      	ldr	r0, [r7, #12]
 8006ae6:	f7fe fe5f 	bl	80057a8 <_EncodeStr>
 8006aea:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8006aec:	2209      	movs	r2, #9
 8006aee:	68f9      	ldr	r1, [r7, #12]
 8006af0:	6938      	ldr	r0, [r7, #16]
 8006af2:	f7fe ff97 	bl	8005a24 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	637b      	str	r3, [r7, #52]	; 0x34
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681a      	ldr	r2, [r3, #0]
 8006b02:	4b40      	ldr	r3, [pc, #256]	; (8006c04 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8006b04:	691b      	ldr	r3, [r3, #16]
 8006b06:	1ad3      	subs	r3, r2, r3
 8006b08:	633b      	str	r3, [r7, #48]	; 0x30
 8006b0a:	e00b      	b.n	8006b24 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8006b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b0e:	b2da      	uxtb	r2, r3
 8006b10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b12:	1c59      	adds	r1, r3, #1
 8006b14:	6379      	str	r1, [r7, #52]	; 0x34
 8006b16:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006b1a:	b2d2      	uxtb	r2, r2
 8006b1c:	701a      	strb	r2, [r3, #0]
 8006b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b20:	09db      	lsrs	r3, r3, #7
 8006b22:	633b      	str	r3, [r7, #48]	; 0x30
 8006b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b26:	2b7f      	cmp	r3, #127	; 0x7f
 8006b28:	d8f0      	bhi.n	8006b0c <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8006b2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b2c:	1c5a      	adds	r2, r3, #1
 8006b2e:	637a      	str	r2, [r7, #52]	; 0x34
 8006b30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b32:	b2d2      	uxtb	r2, r2
 8006b34:	701a      	strb	r2, [r3, #0]
 8006b36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b38:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	68db      	ldr	r3, [r3, #12]
 8006b42:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b44:	e00b      	b.n	8006b5e <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8006b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b48:	b2da      	uxtb	r2, r3
 8006b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b4c:	1c59      	adds	r1, r3, #1
 8006b4e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006b50:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006b54:	b2d2      	uxtb	r2, r2
 8006b56:	701a      	strb	r2, [r3, #0]
 8006b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b5a:	09db      	lsrs	r3, r3, #7
 8006b5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b60:	2b7f      	cmp	r3, #127	; 0x7f
 8006b62:	d8f0      	bhi.n	8006b46 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8006b64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b66:	1c5a      	adds	r2, r3, #1
 8006b68:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006b6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b6c:	b2d2      	uxtb	r2, r2
 8006b6e:	701a      	strb	r2, [r3, #0]
 8006b70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b72:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	627b      	str	r3, [r7, #36]	; 0x24
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	691b      	ldr	r3, [r3, #16]
 8006b7c:	623b      	str	r3, [r7, #32]
 8006b7e:	e00b      	b.n	8006b98 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8006b80:	6a3b      	ldr	r3, [r7, #32]
 8006b82:	b2da      	uxtb	r2, r3
 8006b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b86:	1c59      	adds	r1, r3, #1
 8006b88:	6279      	str	r1, [r7, #36]	; 0x24
 8006b8a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006b8e:	b2d2      	uxtb	r2, r2
 8006b90:	701a      	strb	r2, [r3, #0]
 8006b92:	6a3b      	ldr	r3, [r7, #32]
 8006b94:	09db      	lsrs	r3, r3, #7
 8006b96:	623b      	str	r3, [r7, #32]
 8006b98:	6a3b      	ldr	r3, [r7, #32]
 8006b9a:	2b7f      	cmp	r3, #127	; 0x7f
 8006b9c:	d8f0      	bhi.n	8006b80 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8006b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba0:	1c5a      	adds	r2, r3, #1
 8006ba2:	627a      	str	r2, [r7, #36]	; 0x24
 8006ba4:	6a3a      	ldr	r2, [r7, #32]
 8006ba6:	b2d2      	uxtb	r2, r2
 8006ba8:	701a      	strb	r2, [r3, #0]
 8006baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bac:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	61fb      	str	r3, [r7, #28]
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	61bb      	str	r3, [r7, #24]
 8006bb6:	e00b      	b.n	8006bd0 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8006bb8:	69bb      	ldr	r3, [r7, #24]
 8006bba:	b2da      	uxtb	r2, r3
 8006bbc:	69fb      	ldr	r3, [r7, #28]
 8006bbe:	1c59      	adds	r1, r3, #1
 8006bc0:	61f9      	str	r1, [r7, #28]
 8006bc2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006bc6:	b2d2      	uxtb	r2, r2
 8006bc8:	701a      	strb	r2, [r3, #0]
 8006bca:	69bb      	ldr	r3, [r7, #24]
 8006bcc:	09db      	lsrs	r3, r3, #7
 8006bce:	61bb      	str	r3, [r7, #24]
 8006bd0:	69bb      	ldr	r3, [r7, #24]
 8006bd2:	2b7f      	cmp	r3, #127	; 0x7f
 8006bd4:	d8f0      	bhi.n	8006bb8 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8006bd6:	69fb      	ldr	r3, [r7, #28]
 8006bd8:	1c5a      	adds	r2, r3, #1
 8006bda:	61fa      	str	r2, [r7, #28]
 8006bdc:	69ba      	ldr	r2, [r7, #24]
 8006bde:	b2d2      	uxtb	r2, r2
 8006be0:	701a      	strb	r2, [r3, #0]
 8006be2:	69fb      	ldr	r3, [r7, #28]
 8006be4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8006be6:	2215      	movs	r2, #21
 8006be8:	68f9      	ldr	r1, [r7, #12]
 8006bea:	6938      	ldr	r0, [r7, #16]
 8006bec:	f7fe ff1a 	bl	8005a24 <_SendPacket>
  RECORD_END();
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	f383 8811 	msr	BASEPRI, r3
}
 8006bf6:	bf00      	nop
 8006bf8:	3748      	adds	r7, #72	; 0x48
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}
 8006bfe:	bf00      	nop
 8006c00:	200143c8 	.word	0x200143c8
 8006c04:	20014398 	.word	0x20014398

08006c08 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8006c0c:	4b07      	ldr	r3, [pc, #28]	; (8006c2c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006c0e:	6a1b      	ldr	r3, [r3, #32]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d008      	beq.n	8006c26 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8006c14:	4b05      	ldr	r3, [pc, #20]	; (8006c2c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006c16:	6a1b      	ldr	r3, [r3, #32]
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d003      	beq.n	8006c26 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8006c1e:	4b03      	ldr	r3, [pc, #12]	; (8006c2c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006c20:	6a1b      	ldr	r3, [r3, #32]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	4798      	blx	r3
  }
}
 8006c26:	bf00      	nop
 8006c28:	bd80      	pop	{r7, pc}
 8006c2a:	bf00      	nop
 8006c2c:	20014398 	.word	0x20014398

08006c30 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b086      	sub	sp, #24
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006c38:	f3ef 8311 	mrs	r3, BASEPRI
 8006c3c:	f04f 0120 	mov.w	r1, #32
 8006c40:	f381 8811 	msr	BASEPRI, r1
 8006c44:	617b      	str	r3, [r7, #20]
 8006c46:	480b      	ldr	r0, [pc, #44]	; (8006c74 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006c48:	f7fe fdfb 	bl	8005842 <_PreparePacket>
 8006c4c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006c4e:	2280      	movs	r2, #128	; 0x80
 8006c50:	6879      	ldr	r1, [r7, #4]
 8006c52:	6938      	ldr	r0, [r7, #16]
 8006c54:	f7fe fda8 	bl	80057a8 <_EncodeStr>
 8006c58:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8006c5a:	220e      	movs	r2, #14
 8006c5c:	68f9      	ldr	r1, [r7, #12]
 8006c5e:	6938      	ldr	r0, [r7, #16]
 8006c60:	f7fe fee0 	bl	8005a24 <_SendPacket>
  RECORD_END();
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	f383 8811 	msr	BASEPRI, r3
}
 8006c6a:	bf00      	nop
 8006c6c:	3718      	adds	r7, #24
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bd80      	pop	{r7, pc}
 8006c72:	bf00      	nop
 8006c74:	200143c8 	.word	0x200143c8

08006c78 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8006c78:	b590      	push	{r4, r7, lr}
 8006c7a:	b083      	sub	sp, #12
 8006c7c:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8006c7e:	4b15      	ldr	r3, [pc, #84]	; (8006cd4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006c80:	6a1b      	ldr	r3, [r3, #32]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d01a      	beq.n	8006cbc <SEGGER_SYSVIEW_RecordSystime+0x44>
 8006c86:	4b13      	ldr	r3, [pc, #76]	; (8006cd4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006c88:	6a1b      	ldr	r3, [r3, #32]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d015      	beq.n	8006cbc <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8006c90:	4b10      	ldr	r3, [pc, #64]	; (8006cd4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006c92:	6a1b      	ldr	r3, [r3, #32]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4798      	blx	r3
 8006c98:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8006c9c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8006c9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006ca2:	f04f 0200 	mov.w	r2, #0
 8006ca6:	f04f 0300 	mov.w	r3, #0
 8006caa:	000a      	movs	r2, r1
 8006cac:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8006cae:	4613      	mov	r3, r2
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	4621      	mov	r1, r4
 8006cb4:	200d      	movs	r0, #13
 8006cb6:	f7ff fbe5 	bl	8006484 <SEGGER_SYSVIEW_RecordU32x2>
 8006cba:	e006      	b.n	8006cca <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8006cbc:	4b06      	ldr	r3, [pc, #24]	; (8006cd8 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4619      	mov	r1, r3
 8006cc2:	200c      	movs	r0, #12
 8006cc4:	f7ff fba2 	bl	800640c <SEGGER_SYSVIEW_RecordU32>
  }
}
 8006cc8:	bf00      	nop
 8006cca:	bf00      	nop
 8006ccc:	370c      	adds	r7, #12
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd90      	pop	{r4, r7, pc}
 8006cd2:	bf00      	nop
 8006cd4:	20014398 	.word	0x20014398
 8006cd8:	e0001004 	.word	0xe0001004

08006cdc <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b086      	sub	sp, #24
 8006ce0:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006ce2:	f3ef 8311 	mrs	r3, BASEPRI
 8006ce6:	f04f 0120 	mov.w	r1, #32
 8006cea:	f381 8811 	msr	BASEPRI, r1
 8006cee:	60fb      	str	r3, [r7, #12]
 8006cf0:	4819      	ldr	r0, [pc, #100]	; (8006d58 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8006cf2:	f7fe fda6 	bl	8005842 <_PreparePacket>
 8006cf6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8006cfc:	4b17      	ldr	r3, [pc, #92]	; (8006d5c <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d04:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	617b      	str	r3, [r7, #20]
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	613b      	str	r3, [r7, #16]
 8006d0e:	e00b      	b.n	8006d28 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006d10:	693b      	ldr	r3, [r7, #16]
 8006d12:	b2da      	uxtb	r2, r3
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	1c59      	adds	r1, r3, #1
 8006d18:	6179      	str	r1, [r7, #20]
 8006d1a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006d1e:	b2d2      	uxtb	r2, r2
 8006d20:	701a      	strb	r2, [r3, #0]
 8006d22:	693b      	ldr	r3, [r7, #16]
 8006d24:	09db      	lsrs	r3, r3, #7
 8006d26:	613b      	str	r3, [r7, #16]
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	2b7f      	cmp	r3, #127	; 0x7f
 8006d2c:	d8f0      	bhi.n	8006d10 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	1c5a      	adds	r2, r3, #1
 8006d32:	617a      	str	r2, [r7, #20]
 8006d34:	693a      	ldr	r2, [r7, #16]
 8006d36:	b2d2      	uxtb	r2, r2
 8006d38:	701a      	strb	r2, [r3, #0]
 8006d3a:	697b      	ldr	r3, [r7, #20]
 8006d3c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8006d3e:	2202      	movs	r2, #2
 8006d40:	6879      	ldr	r1, [r7, #4]
 8006d42:	68b8      	ldr	r0, [r7, #8]
 8006d44:	f7fe fe6e 	bl	8005a24 <_SendPacket>
  RECORD_END();
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	f383 8811 	msr	BASEPRI, r3
}
 8006d4e:	bf00      	nop
 8006d50:	3718      	adds	r7, #24
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}
 8006d56:	bf00      	nop
 8006d58:	200143c8 	.word	0x200143c8
 8006d5c:	e000ed04 	.word	0xe000ed04

08006d60 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b082      	sub	sp, #8
 8006d64:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006d66:	f3ef 8311 	mrs	r3, BASEPRI
 8006d6a:	f04f 0120 	mov.w	r1, #32
 8006d6e:	f381 8811 	msr	BASEPRI, r1
 8006d72:	607b      	str	r3, [r7, #4]
 8006d74:	4807      	ldr	r0, [pc, #28]	; (8006d94 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8006d76:	f7fe fd64 	bl	8005842 <_PreparePacket>
 8006d7a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8006d7c:	2203      	movs	r2, #3
 8006d7e:	6839      	ldr	r1, [r7, #0]
 8006d80:	6838      	ldr	r0, [r7, #0]
 8006d82:	f7fe fe4f 	bl	8005a24 <_SendPacket>
  RECORD_END();
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	f383 8811 	msr	BASEPRI, r3
}
 8006d8c:	bf00      	nop
 8006d8e:	3708      	adds	r7, #8
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}
 8006d94:	200143c8 	.word	0x200143c8

08006d98 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b082      	sub	sp, #8
 8006d9c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006d9e:	f3ef 8311 	mrs	r3, BASEPRI
 8006da2:	f04f 0120 	mov.w	r1, #32
 8006da6:	f381 8811 	msr	BASEPRI, r1
 8006daa:	607b      	str	r3, [r7, #4]
 8006dac:	4807      	ldr	r0, [pc, #28]	; (8006dcc <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8006dae:	f7fe fd48 	bl	8005842 <_PreparePacket>
 8006db2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8006db4:	2212      	movs	r2, #18
 8006db6:	6839      	ldr	r1, [r7, #0]
 8006db8:	6838      	ldr	r0, [r7, #0]
 8006dba:	f7fe fe33 	bl	8005a24 <_SendPacket>
  RECORD_END();
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	f383 8811 	msr	BASEPRI, r3
}
 8006dc4:	bf00      	nop
 8006dc6:	3708      	adds	r7, #8
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}
 8006dcc:	200143c8 	.word	0x200143c8

08006dd0 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b082      	sub	sp, #8
 8006dd4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006dd6:	f3ef 8311 	mrs	r3, BASEPRI
 8006dda:	f04f 0120 	mov.w	r1, #32
 8006dde:	f381 8811 	msr	BASEPRI, r1
 8006de2:	607b      	str	r3, [r7, #4]
 8006de4:	4807      	ldr	r0, [pc, #28]	; (8006e04 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8006de6:	f7fe fd2c 	bl	8005842 <_PreparePacket>
 8006dea:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8006dec:	2211      	movs	r2, #17
 8006dee:	6839      	ldr	r1, [r7, #0]
 8006df0:	6838      	ldr	r0, [r7, #0]
 8006df2:	f7fe fe17 	bl	8005a24 <_SendPacket>
  RECORD_END();
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	f383 8811 	msr	BASEPRI, r3
}
 8006dfc:	bf00      	nop
 8006dfe:	3708      	adds	r7, #8
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bd80      	pop	{r7, pc}
 8006e04:	200143c8 	.word	0x200143c8

08006e08 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b088      	sub	sp, #32
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006e10:	f3ef 8311 	mrs	r3, BASEPRI
 8006e14:	f04f 0120 	mov.w	r1, #32
 8006e18:	f381 8811 	msr	BASEPRI, r1
 8006e1c:	617b      	str	r3, [r7, #20]
 8006e1e:	4819      	ldr	r0, [pc, #100]	; (8006e84 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006e20:	f7fe fd0f 	bl	8005842 <_PreparePacket>
 8006e24:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006e26:	693b      	ldr	r3, [r7, #16]
 8006e28:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006e2a:	4b17      	ldr	r3, [pc, #92]	; (8006e88 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8006e2c:	691b      	ldr	r3, [r3, #16]
 8006e2e:	687a      	ldr	r2, [r7, #4]
 8006e30:	1ad3      	subs	r3, r2, r3
 8006e32:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	61fb      	str	r3, [r7, #28]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	61bb      	str	r3, [r7, #24]
 8006e3c:	e00b      	b.n	8006e56 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8006e3e:	69bb      	ldr	r3, [r7, #24]
 8006e40:	b2da      	uxtb	r2, r3
 8006e42:	69fb      	ldr	r3, [r7, #28]
 8006e44:	1c59      	adds	r1, r3, #1
 8006e46:	61f9      	str	r1, [r7, #28]
 8006e48:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006e4c:	b2d2      	uxtb	r2, r2
 8006e4e:	701a      	strb	r2, [r3, #0]
 8006e50:	69bb      	ldr	r3, [r7, #24]
 8006e52:	09db      	lsrs	r3, r3, #7
 8006e54:	61bb      	str	r3, [r7, #24]
 8006e56:	69bb      	ldr	r3, [r7, #24]
 8006e58:	2b7f      	cmp	r3, #127	; 0x7f
 8006e5a:	d8f0      	bhi.n	8006e3e <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8006e5c:	69fb      	ldr	r3, [r7, #28]
 8006e5e:	1c5a      	adds	r2, r3, #1
 8006e60:	61fa      	str	r2, [r7, #28]
 8006e62:	69ba      	ldr	r2, [r7, #24]
 8006e64:	b2d2      	uxtb	r2, r2
 8006e66:	701a      	strb	r2, [r3, #0]
 8006e68:	69fb      	ldr	r3, [r7, #28]
 8006e6a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8006e6c:	2208      	movs	r2, #8
 8006e6e:	68f9      	ldr	r1, [r7, #12]
 8006e70:	6938      	ldr	r0, [r7, #16]
 8006e72:	f7fe fdd7 	bl	8005a24 <_SendPacket>
  RECORD_END();
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	f383 8811 	msr	BASEPRI, r3
}
 8006e7c:	bf00      	nop
 8006e7e:	3720      	adds	r7, #32
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bd80      	pop	{r7, pc}
 8006e84:	200143c8 	.word	0x200143c8
 8006e88:	20014398 	.word	0x20014398

08006e8c <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b088      	sub	sp, #32
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006e94:	f3ef 8311 	mrs	r3, BASEPRI
 8006e98:	f04f 0120 	mov.w	r1, #32
 8006e9c:	f381 8811 	msr	BASEPRI, r1
 8006ea0:	617b      	str	r3, [r7, #20]
 8006ea2:	4819      	ldr	r0, [pc, #100]	; (8006f08 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8006ea4:	f7fe fccd 	bl	8005842 <_PreparePacket>
 8006ea8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006eaa:	693b      	ldr	r3, [r7, #16]
 8006eac:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006eae:	4b17      	ldr	r3, [pc, #92]	; (8006f0c <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8006eb0:	691b      	ldr	r3, [r3, #16]
 8006eb2:	687a      	ldr	r2, [r7, #4]
 8006eb4:	1ad3      	subs	r3, r2, r3
 8006eb6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	61fb      	str	r3, [r7, #28]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	61bb      	str	r3, [r7, #24]
 8006ec0:	e00b      	b.n	8006eda <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8006ec2:	69bb      	ldr	r3, [r7, #24]
 8006ec4:	b2da      	uxtb	r2, r3
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	1c59      	adds	r1, r3, #1
 8006eca:	61f9      	str	r1, [r7, #28]
 8006ecc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006ed0:	b2d2      	uxtb	r2, r2
 8006ed2:	701a      	strb	r2, [r3, #0]
 8006ed4:	69bb      	ldr	r3, [r7, #24]
 8006ed6:	09db      	lsrs	r3, r3, #7
 8006ed8:	61bb      	str	r3, [r7, #24]
 8006eda:	69bb      	ldr	r3, [r7, #24]
 8006edc:	2b7f      	cmp	r3, #127	; 0x7f
 8006ede:	d8f0      	bhi.n	8006ec2 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8006ee0:	69fb      	ldr	r3, [r7, #28]
 8006ee2:	1c5a      	adds	r2, r3, #1
 8006ee4:	61fa      	str	r2, [r7, #28]
 8006ee6:	69ba      	ldr	r2, [r7, #24]
 8006ee8:	b2d2      	uxtb	r2, r2
 8006eea:	701a      	strb	r2, [r3, #0]
 8006eec:	69fb      	ldr	r3, [r7, #28]
 8006eee:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8006ef0:	2204      	movs	r2, #4
 8006ef2:	68f9      	ldr	r1, [r7, #12]
 8006ef4:	6938      	ldr	r0, [r7, #16]
 8006ef6:	f7fe fd95 	bl	8005a24 <_SendPacket>
  RECORD_END();
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	f383 8811 	msr	BASEPRI, r3
}
 8006f00:	bf00      	nop
 8006f02:	3720      	adds	r7, #32
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}
 8006f08:	200143c8 	.word	0x200143c8
 8006f0c:	20014398 	.word	0x20014398

08006f10 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b088      	sub	sp, #32
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006f18:	f3ef 8311 	mrs	r3, BASEPRI
 8006f1c:	f04f 0120 	mov.w	r1, #32
 8006f20:	f381 8811 	msr	BASEPRI, r1
 8006f24:	617b      	str	r3, [r7, #20]
 8006f26:	4819      	ldr	r0, [pc, #100]	; (8006f8c <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8006f28:	f7fe fc8b 	bl	8005842 <_PreparePacket>
 8006f2c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006f32:	4b17      	ldr	r3, [pc, #92]	; (8006f90 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8006f34:	691b      	ldr	r3, [r3, #16]
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	1ad3      	subs	r3, r2, r3
 8006f3a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	61fb      	str	r3, [r7, #28]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	61bb      	str	r3, [r7, #24]
 8006f44:	e00b      	b.n	8006f5e <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8006f46:	69bb      	ldr	r3, [r7, #24]
 8006f48:	b2da      	uxtb	r2, r3
 8006f4a:	69fb      	ldr	r3, [r7, #28]
 8006f4c:	1c59      	adds	r1, r3, #1
 8006f4e:	61f9      	str	r1, [r7, #28]
 8006f50:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006f54:	b2d2      	uxtb	r2, r2
 8006f56:	701a      	strb	r2, [r3, #0]
 8006f58:	69bb      	ldr	r3, [r7, #24]
 8006f5a:	09db      	lsrs	r3, r3, #7
 8006f5c:	61bb      	str	r3, [r7, #24]
 8006f5e:	69bb      	ldr	r3, [r7, #24]
 8006f60:	2b7f      	cmp	r3, #127	; 0x7f
 8006f62:	d8f0      	bhi.n	8006f46 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8006f64:	69fb      	ldr	r3, [r7, #28]
 8006f66:	1c5a      	adds	r2, r3, #1
 8006f68:	61fa      	str	r2, [r7, #28]
 8006f6a:	69ba      	ldr	r2, [r7, #24]
 8006f6c:	b2d2      	uxtb	r2, r2
 8006f6e:	701a      	strb	r2, [r3, #0]
 8006f70:	69fb      	ldr	r3, [r7, #28]
 8006f72:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8006f74:	2206      	movs	r2, #6
 8006f76:	68f9      	ldr	r1, [r7, #12]
 8006f78:	6938      	ldr	r0, [r7, #16]
 8006f7a:	f7fe fd53 	bl	8005a24 <_SendPacket>
  RECORD_END();
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	f383 8811 	msr	BASEPRI, r3
}
 8006f84:	bf00      	nop
 8006f86:	3720      	adds	r7, #32
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}
 8006f8c:	200143c8 	.word	0x200143c8
 8006f90:	20014398 	.word	0x20014398

08006f94 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b08a      	sub	sp, #40	; 0x28
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
 8006f9c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006f9e:	f3ef 8311 	mrs	r3, BASEPRI
 8006fa2:	f04f 0120 	mov.w	r1, #32
 8006fa6:	f381 8811 	msr	BASEPRI, r1
 8006faa:	617b      	str	r3, [r7, #20]
 8006fac:	4827      	ldr	r0, [pc, #156]	; (800704c <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8006fae:	f7fe fc48 	bl	8005842 <_PreparePacket>
 8006fb2:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006fb4:	693b      	ldr	r3, [r7, #16]
 8006fb6:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006fb8:	4b25      	ldr	r3, [pc, #148]	; (8007050 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8006fba:	691b      	ldr	r3, [r3, #16]
 8006fbc:	687a      	ldr	r2, [r7, #4]
 8006fbe:	1ad3      	subs	r3, r2, r3
 8006fc0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	627b      	str	r3, [r7, #36]	; 0x24
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	623b      	str	r3, [r7, #32]
 8006fca:	e00b      	b.n	8006fe4 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8006fcc:	6a3b      	ldr	r3, [r7, #32]
 8006fce:	b2da      	uxtb	r2, r3
 8006fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fd2:	1c59      	adds	r1, r3, #1
 8006fd4:	6279      	str	r1, [r7, #36]	; 0x24
 8006fd6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006fda:	b2d2      	uxtb	r2, r2
 8006fdc:	701a      	strb	r2, [r3, #0]
 8006fde:	6a3b      	ldr	r3, [r7, #32]
 8006fe0:	09db      	lsrs	r3, r3, #7
 8006fe2:	623b      	str	r3, [r7, #32]
 8006fe4:	6a3b      	ldr	r3, [r7, #32]
 8006fe6:	2b7f      	cmp	r3, #127	; 0x7f
 8006fe8:	d8f0      	bhi.n	8006fcc <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8006fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fec:	1c5a      	adds	r2, r3, #1
 8006fee:	627a      	str	r2, [r7, #36]	; 0x24
 8006ff0:	6a3a      	ldr	r2, [r7, #32]
 8006ff2:	b2d2      	uxtb	r2, r2
 8006ff4:	701a      	strb	r2, [r3, #0]
 8006ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ff8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	61fb      	str	r3, [r7, #28]
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	61bb      	str	r3, [r7, #24]
 8007002:	e00b      	b.n	800701c <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8007004:	69bb      	ldr	r3, [r7, #24]
 8007006:	b2da      	uxtb	r2, r3
 8007008:	69fb      	ldr	r3, [r7, #28]
 800700a:	1c59      	adds	r1, r3, #1
 800700c:	61f9      	str	r1, [r7, #28]
 800700e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007012:	b2d2      	uxtb	r2, r2
 8007014:	701a      	strb	r2, [r3, #0]
 8007016:	69bb      	ldr	r3, [r7, #24]
 8007018:	09db      	lsrs	r3, r3, #7
 800701a:	61bb      	str	r3, [r7, #24]
 800701c:	69bb      	ldr	r3, [r7, #24]
 800701e:	2b7f      	cmp	r3, #127	; 0x7f
 8007020:	d8f0      	bhi.n	8007004 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8007022:	69fb      	ldr	r3, [r7, #28]
 8007024:	1c5a      	adds	r2, r3, #1
 8007026:	61fa      	str	r2, [r7, #28]
 8007028:	69ba      	ldr	r2, [r7, #24]
 800702a:	b2d2      	uxtb	r2, r2
 800702c:	701a      	strb	r2, [r3, #0]
 800702e:	69fb      	ldr	r3, [r7, #28]
 8007030:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8007032:	2207      	movs	r2, #7
 8007034:	68f9      	ldr	r1, [r7, #12]
 8007036:	6938      	ldr	r0, [r7, #16]
 8007038:	f7fe fcf4 	bl	8005a24 <_SendPacket>
  RECORD_END();
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	f383 8811 	msr	BASEPRI, r3
}
 8007042:	bf00      	nop
 8007044:	3728      	adds	r7, #40	; 0x28
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}
 800704a:	bf00      	nop
 800704c:	200143c8 	.word	0x200143c8
 8007050:	20014398 	.word	0x20014398

08007054 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8007054:	b480      	push	{r7}
 8007056:	b083      	sub	sp, #12
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800705c:	4b04      	ldr	r3, [pc, #16]	; (8007070 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800705e:	691b      	ldr	r3, [r3, #16]
 8007060:	687a      	ldr	r2, [r7, #4]
 8007062:	1ad3      	subs	r3, r2, r3
}
 8007064:	4618      	mov	r0, r3
 8007066:	370c      	adds	r7, #12
 8007068:	46bd      	mov	sp, r7
 800706a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706e:	4770      	bx	lr
 8007070:	20014398 	.word	0x20014398

08007074 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8007074:	b580      	push	{r7, lr}
 8007076:	b08c      	sub	sp, #48	; 0x30
 8007078:	af00      	add	r7, sp, #0
 800707a:	4603      	mov	r3, r0
 800707c:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800707e:	4b3b      	ldr	r3, [pc, #236]	; (800716c <SEGGER_SYSVIEW_SendModule+0xf8>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d06d      	beq.n	8007162 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8007086:	4b39      	ldr	r3, [pc, #228]	; (800716c <SEGGER_SYSVIEW_SendModule+0xf8>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 800708c:	2300      	movs	r3, #0
 800708e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007090:	e008      	b.n	80070a4 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8007092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007094:	691b      	ldr	r3, [r3, #16]
 8007096:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8007098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800709a:	2b00      	cmp	r3, #0
 800709c:	d007      	beq.n	80070ae <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800709e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070a0:	3301      	adds	r3, #1
 80070a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80070a4:	79fb      	ldrb	r3, [r7, #7]
 80070a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80070a8:	429a      	cmp	r2, r3
 80070aa:	d3f2      	bcc.n	8007092 <SEGGER_SYSVIEW_SendModule+0x1e>
 80070ac:	e000      	b.n	80070b0 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 80070ae:	bf00      	nop
      }
    }
    if (pModule != 0) {
 80070b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d055      	beq.n	8007162 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80070b6:	f3ef 8311 	mrs	r3, BASEPRI
 80070ba:	f04f 0120 	mov.w	r1, #32
 80070be:	f381 8811 	msr	BASEPRI, r1
 80070c2:	617b      	str	r3, [r7, #20]
 80070c4:	482a      	ldr	r0, [pc, #168]	; (8007170 <SEGGER_SYSVIEW_SendModule+0xfc>)
 80070c6:	f7fe fbbc 	bl	8005842 <_PreparePacket>
 80070ca:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 80070cc:	693b      	ldr	r3, [r7, #16]
 80070ce:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	627b      	str	r3, [r7, #36]	; 0x24
 80070d4:	79fb      	ldrb	r3, [r7, #7]
 80070d6:	623b      	str	r3, [r7, #32]
 80070d8:	e00b      	b.n	80070f2 <SEGGER_SYSVIEW_SendModule+0x7e>
 80070da:	6a3b      	ldr	r3, [r7, #32]
 80070dc:	b2da      	uxtb	r2, r3
 80070de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070e0:	1c59      	adds	r1, r3, #1
 80070e2:	6279      	str	r1, [r7, #36]	; 0x24
 80070e4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80070e8:	b2d2      	uxtb	r2, r2
 80070ea:	701a      	strb	r2, [r3, #0]
 80070ec:	6a3b      	ldr	r3, [r7, #32]
 80070ee:	09db      	lsrs	r3, r3, #7
 80070f0:	623b      	str	r3, [r7, #32]
 80070f2:	6a3b      	ldr	r3, [r7, #32]
 80070f4:	2b7f      	cmp	r3, #127	; 0x7f
 80070f6:	d8f0      	bhi.n	80070da <SEGGER_SYSVIEW_SendModule+0x66>
 80070f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070fa:	1c5a      	adds	r2, r3, #1
 80070fc:	627a      	str	r2, [r7, #36]	; 0x24
 80070fe:	6a3a      	ldr	r2, [r7, #32]
 8007100:	b2d2      	uxtb	r2, r2
 8007102:	701a      	strb	r2, [r3, #0]
 8007104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007106:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	61fb      	str	r3, [r7, #28]
 800710c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800710e:	689b      	ldr	r3, [r3, #8]
 8007110:	61bb      	str	r3, [r7, #24]
 8007112:	e00b      	b.n	800712c <SEGGER_SYSVIEW_SendModule+0xb8>
 8007114:	69bb      	ldr	r3, [r7, #24]
 8007116:	b2da      	uxtb	r2, r3
 8007118:	69fb      	ldr	r3, [r7, #28]
 800711a:	1c59      	adds	r1, r3, #1
 800711c:	61f9      	str	r1, [r7, #28]
 800711e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007122:	b2d2      	uxtb	r2, r2
 8007124:	701a      	strb	r2, [r3, #0]
 8007126:	69bb      	ldr	r3, [r7, #24]
 8007128:	09db      	lsrs	r3, r3, #7
 800712a:	61bb      	str	r3, [r7, #24]
 800712c:	69bb      	ldr	r3, [r7, #24]
 800712e:	2b7f      	cmp	r3, #127	; 0x7f
 8007130:	d8f0      	bhi.n	8007114 <SEGGER_SYSVIEW_SendModule+0xa0>
 8007132:	69fb      	ldr	r3, [r7, #28]
 8007134:	1c5a      	adds	r2, r3, #1
 8007136:	61fa      	str	r2, [r7, #28]
 8007138:	69ba      	ldr	r2, [r7, #24]
 800713a:	b2d2      	uxtb	r2, r2
 800713c:	701a      	strb	r2, [r3, #0]
 800713e:	69fb      	ldr	r3, [r7, #28]
 8007140:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	2280      	movs	r2, #128	; 0x80
 8007148:	4619      	mov	r1, r3
 800714a:	68f8      	ldr	r0, [r7, #12]
 800714c:	f7fe fb2c 	bl	80057a8 <_EncodeStr>
 8007150:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8007152:	2216      	movs	r2, #22
 8007154:	68f9      	ldr	r1, [r7, #12]
 8007156:	6938      	ldr	r0, [r7, #16]
 8007158:	f7fe fc64 	bl	8005a24 <_SendPacket>
      RECORD_END();
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8007162:	bf00      	nop
 8007164:	3730      	adds	r7, #48	; 0x30
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}
 800716a:	bf00      	nop
 800716c:	200143c0 	.word	0x200143c0
 8007170:	200143c8 	.word	0x200143c8

08007174 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8007174:	b580      	push	{r7, lr}
 8007176:	b082      	sub	sp, #8
 8007178:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800717a:	4b0c      	ldr	r3, [pc, #48]	; (80071ac <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d00f      	beq.n	80071a2 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8007182:	4b0a      	ldr	r3, [pc, #40]	; (80071ac <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	68db      	ldr	r3, [r3, #12]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d002      	beq.n	8007196 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	68db      	ldr	r3, [r3, #12]
 8007194:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	691b      	ldr	r3, [r3, #16]
 800719a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d1f2      	bne.n	8007188 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 80071a2:	bf00      	nop
 80071a4:	3708      	adds	r7, #8
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}
 80071aa:	bf00      	nop
 80071ac:	200143c0 	.word	0x200143c0

080071b0 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b086      	sub	sp, #24
 80071b4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 80071b6:	f3ef 8311 	mrs	r3, BASEPRI
 80071ba:	f04f 0120 	mov.w	r1, #32
 80071be:	f381 8811 	msr	BASEPRI, r1
 80071c2:	60fb      	str	r3, [r7, #12]
 80071c4:	4817      	ldr	r0, [pc, #92]	; (8007224 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 80071c6:	f7fe fb3c 	bl	8005842 <_PreparePacket>
 80071ca:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	617b      	str	r3, [r7, #20]
 80071d4:	4b14      	ldr	r3, [pc, #80]	; (8007228 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 80071d6:	781b      	ldrb	r3, [r3, #0]
 80071d8:	613b      	str	r3, [r7, #16]
 80071da:	e00b      	b.n	80071f4 <SEGGER_SYSVIEW_SendNumModules+0x44>
 80071dc:	693b      	ldr	r3, [r7, #16]
 80071de:	b2da      	uxtb	r2, r3
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	1c59      	adds	r1, r3, #1
 80071e4:	6179      	str	r1, [r7, #20]
 80071e6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80071ea:	b2d2      	uxtb	r2, r2
 80071ec:	701a      	strb	r2, [r3, #0]
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	09db      	lsrs	r3, r3, #7
 80071f2:	613b      	str	r3, [r7, #16]
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	2b7f      	cmp	r3, #127	; 0x7f
 80071f8:	d8f0      	bhi.n	80071dc <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	1c5a      	adds	r2, r3, #1
 80071fe:	617a      	str	r2, [r7, #20]
 8007200:	693a      	ldr	r2, [r7, #16]
 8007202:	b2d2      	uxtb	r2, r2
 8007204:	701a      	strb	r2, [r3, #0]
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800720a:	221b      	movs	r2, #27
 800720c:	6879      	ldr	r1, [r7, #4]
 800720e:	68b8      	ldr	r0, [r7, #8]
 8007210:	f7fe fc08 	bl	8005a24 <_SendPacket>
  RECORD_END();
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	f383 8811 	msr	BASEPRI, r3
}
 800721a:	bf00      	nop
 800721c:	3718      	adds	r7, #24
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}
 8007222:	bf00      	nop
 8007224:	200143c8 	.word	0x200143c8
 8007228:	200143c4 	.word	0x200143c4

0800722c <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 800722c:	b40f      	push	{r0, r1, r2, r3}
 800722e:	b580      	push	{r7, lr}
 8007230:	b082      	sub	sp, #8
 8007232:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8007234:	f107 0314 	add.w	r3, r7, #20
 8007238:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 800723a:	1d3b      	adds	r3, r7, #4
 800723c:	461a      	mov	r2, r3
 800723e:	2100      	movs	r1, #0
 8007240:	6938      	ldr	r0, [r7, #16]
 8007242:	f7fe fe79 	bl	8005f38 <_VPrintTarget>
  va_end(ParamList);
}
 8007246:	bf00      	nop
 8007248:	3708      	adds	r7, #8
 800724a:	46bd      	mov	sp, r7
 800724c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007250:	b004      	add	sp, #16
 8007252:	4770      	bx	lr

08007254 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8007254:	b580      	push	{r7, lr}
 8007256:	b08a      	sub	sp, #40	; 0x28
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800725c:	f3ef 8311 	mrs	r3, BASEPRI
 8007260:	f04f 0120 	mov.w	r1, #32
 8007264:	f381 8811 	msr	BASEPRI, r1
 8007268:	617b      	str	r3, [r7, #20]
 800726a:	4827      	ldr	r0, [pc, #156]	; (8007308 <SEGGER_SYSVIEW_Warn+0xb4>)
 800726c:	f7fe fae9 	bl	8005842 <_PreparePacket>
 8007270:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007272:	2280      	movs	r2, #128	; 0x80
 8007274:	6879      	ldr	r1, [r7, #4]
 8007276:	6938      	ldr	r0, [r7, #16]
 8007278:	f7fe fa96 	bl	80057a8 <_EncodeStr>
 800727c:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	627b      	str	r3, [r7, #36]	; 0x24
 8007282:	2301      	movs	r3, #1
 8007284:	623b      	str	r3, [r7, #32]
 8007286:	e00b      	b.n	80072a0 <SEGGER_SYSVIEW_Warn+0x4c>
 8007288:	6a3b      	ldr	r3, [r7, #32]
 800728a:	b2da      	uxtb	r2, r3
 800728c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800728e:	1c59      	adds	r1, r3, #1
 8007290:	6279      	str	r1, [r7, #36]	; 0x24
 8007292:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007296:	b2d2      	uxtb	r2, r2
 8007298:	701a      	strb	r2, [r3, #0]
 800729a:	6a3b      	ldr	r3, [r7, #32]
 800729c:	09db      	lsrs	r3, r3, #7
 800729e:	623b      	str	r3, [r7, #32]
 80072a0:	6a3b      	ldr	r3, [r7, #32]
 80072a2:	2b7f      	cmp	r3, #127	; 0x7f
 80072a4:	d8f0      	bhi.n	8007288 <SEGGER_SYSVIEW_Warn+0x34>
 80072a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072a8:	1c5a      	adds	r2, r3, #1
 80072aa:	627a      	str	r2, [r7, #36]	; 0x24
 80072ac:	6a3a      	ldr	r2, [r7, #32]
 80072ae:	b2d2      	uxtb	r2, r2
 80072b0:	701a      	strb	r2, [r3, #0]
 80072b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	61fb      	str	r3, [r7, #28]
 80072ba:	2300      	movs	r3, #0
 80072bc:	61bb      	str	r3, [r7, #24]
 80072be:	e00b      	b.n	80072d8 <SEGGER_SYSVIEW_Warn+0x84>
 80072c0:	69bb      	ldr	r3, [r7, #24]
 80072c2:	b2da      	uxtb	r2, r3
 80072c4:	69fb      	ldr	r3, [r7, #28]
 80072c6:	1c59      	adds	r1, r3, #1
 80072c8:	61f9      	str	r1, [r7, #28]
 80072ca:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80072ce:	b2d2      	uxtb	r2, r2
 80072d0:	701a      	strb	r2, [r3, #0]
 80072d2:	69bb      	ldr	r3, [r7, #24]
 80072d4:	09db      	lsrs	r3, r3, #7
 80072d6:	61bb      	str	r3, [r7, #24]
 80072d8:	69bb      	ldr	r3, [r7, #24]
 80072da:	2b7f      	cmp	r3, #127	; 0x7f
 80072dc:	d8f0      	bhi.n	80072c0 <SEGGER_SYSVIEW_Warn+0x6c>
 80072de:	69fb      	ldr	r3, [r7, #28]
 80072e0:	1c5a      	adds	r2, r3, #1
 80072e2:	61fa      	str	r2, [r7, #28]
 80072e4:	69ba      	ldr	r2, [r7, #24]
 80072e6:	b2d2      	uxtb	r2, r2
 80072e8:	701a      	strb	r2, [r3, #0]
 80072ea:	69fb      	ldr	r3, [r7, #28]
 80072ec:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80072ee:	221a      	movs	r2, #26
 80072f0:	68f9      	ldr	r1, [r7, #12]
 80072f2:	6938      	ldr	r0, [r7, #16]
 80072f4:	f7fe fb96 	bl	8005a24 <_SendPacket>
  RECORD_END();
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	f383 8811 	msr	BASEPRI, r3
}
 80072fe:	bf00      	nop
 8007300:	3728      	adds	r7, #40	; 0x28
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}
 8007306:	bf00      	nop
 8007308:	200143c8 	.word	0x200143c8

0800730c <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 800730c:	b580      	push	{r7, lr}
 800730e:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8007310:	4b13      	ldr	r3, [pc, #76]	; (8007360 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007312:	7e1b      	ldrb	r3, [r3, #24]
 8007314:	4619      	mov	r1, r3
 8007316:	4a13      	ldr	r2, [pc, #76]	; (8007364 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8007318:	460b      	mov	r3, r1
 800731a:	005b      	lsls	r3, r3, #1
 800731c:	440b      	add	r3, r1
 800731e:	00db      	lsls	r3, r3, #3
 8007320:	4413      	add	r3, r2
 8007322:	336c      	adds	r3, #108	; 0x6c
 8007324:	681a      	ldr	r2, [r3, #0]
 8007326:	4b0e      	ldr	r3, [pc, #56]	; (8007360 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007328:	7e1b      	ldrb	r3, [r3, #24]
 800732a:	4618      	mov	r0, r3
 800732c:	490d      	ldr	r1, [pc, #52]	; (8007364 <SEGGER_SYSVIEW_IsStarted+0x58>)
 800732e:	4603      	mov	r3, r0
 8007330:	005b      	lsls	r3, r3, #1
 8007332:	4403      	add	r3, r0
 8007334:	00db      	lsls	r3, r3, #3
 8007336:	440b      	add	r3, r1
 8007338:	3370      	adds	r3, #112	; 0x70
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	429a      	cmp	r2, r3
 800733e:	d00b      	beq.n	8007358 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8007340:	4b07      	ldr	r3, [pc, #28]	; (8007360 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007342:	789b      	ldrb	r3, [r3, #2]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d107      	bne.n	8007358 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8007348:	4b05      	ldr	r3, [pc, #20]	; (8007360 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800734a:	2201      	movs	r2, #1
 800734c:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800734e:	f7fe fa85 	bl	800585c <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8007352:	4b03      	ldr	r3, [pc, #12]	; (8007360 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007354:	2200      	movs	r2, #0
 8007356:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 8007358:	4b01      	ldr	r3, [pc, #4]	; (8007360 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800735a:	781b      	ldrb	r3, [r3, #0]
}
 800735c:	4618      	mov	r0, r3
 800735e:	bd80      	pop	{r7, pc}
 8007360:	20014398 	.word	0x20014398
 8007364:	20012ed8 	.word	0x20012ed8

08007368 <memcmp>:
 8007368:	b510      	push	{r4, lr}
 800736a:	3901      	subs	r1, #1
 800736c:	4402      	add	r2, r0
 800736e:	4290      	cmp	r0, r2
 8007370:	d101      	bne.n	8007376 <memcmp+0xe>
 8007372:	2000      	movs	r0, #0
 8007374:	e005      	b.n	8007382 <memcmp+0x1a>
 8007376:	7803      	ldrb	r3, [r0, #0]
 8007378:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800737c:	42a3      	cmp	r3, r4
 800737e:	d001      	beq.n	8007384 <memcmp+0x1c>
 8007380:	1b18      	subs	r0, r3, r4
 8007382:	bd10      	pop	{r4, pc}
 8007384:	3001      	adds	r0, #1
 8007386:	e7f2      	b.n	800736e <memcmp+0x6>

08007388 <memset>:
 8007388:	4402      	add	r2, r0
 800738a:	4603      	mov	r3, r0
 800738c:	4293      	cmp	r3, r2
 800738e:	d100      	bne.n	8007392 <memset+0xa>
 8007390:	4770      	bx	lr
 8007392:	f803 1b01 	strb.w	r1, [r3], #1
 8007396:	e7f9      	b.n	800738c <memset+0x4>

08007398 <__libc_init_array>:
 8007398:	b570      	push	{r4, r5, r6, lr}
 800739a:	4d0d      	ldr	r5, [pc, #52]	; (80073d0 <__libc_init_array+0x38>)
 800739c:	4c0d      	ldr	r4, [pc, #52]	; (80073d4 <__libc_init_array+0x3c>)
 800739e:	1b64      	subs	r4, r4, r5
 80073a0:	10a4      	asrs	r4, r4, #2
 80073a2:	2600      	movs	r6, #0
 80073a4:	42a6      	cmp	r6, r4
 80073a6:	d109      	bne.n	80073bc <__libc_init_array+0x24>
 80073a8:	4d0b      	ldr	r5, [pc, #44]	; (80073d8 <__libc_init_array+0x40>)
 80073aa:	4c0c      	ldr	r4, [pc, #48]	; (80073dc <__libc_init_array+0x44>)
 80073ac:	f000 f826 	bl	80073fc <_init>
 80073b0:	1b64      	subs	r4, r4, r5
 80073b2:	10a4      	asrs	r4, r4, #2
 80073b4:	2600      	movs	r6, #0
 80073b6:	42a6      	cmp	r6, r4
 80073b8:	d105      	bne.n	80073c6 <__libc_init_array+0x2e>
 80073ba:	bd70      	pop	{r4, r5, r6, pc}
 80073bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80073c0:	4798      	blx	r3
 80073c2:	3601      	adds	r6, #1
 80073c4:	e7ee      	b.n	80073a4 <__libc_init_array+0xc>
 80073c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80073ca:	4798      	blx	r3
 80073cc:	3601      	adds	r6, #1
 80073ce:	e7f2      	b.n	80073b6 <__libc_init_array+0x1e>
 80073d0:	080075ac 	.word	0x080075ac
 80073d4:	080075ac 	.word	0x080075ac
 80073d8:	080075ac 	.word	0x080075ac
 80073dc:	080075b0 	.word	0x080075b0

080073e0 <memcpy>:
 80073e0:	440a      	add	r2, r1
 80073e2:	4291      	cmp	r1, r2
 80073e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80073e8:	d100      	bne.n	80073ec <memcpy+0xc>
 80073ea:	4770      	bx	lr
 80073ec:	b510      	push	{r4, lr}
 80073ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80073f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80073f6:	4291      	cmp	r1, r2
 80073f8:	d1f9      	bne.n	80073ee <memcpy+0xe>
 80073fa:	bd10      	pop	{r4, pc}

080073fc <_init>:
 80073fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073fe:	bf00      	nop
 8007400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007402:	bc08      	pop	{r3}
 8007404:	469e      	mov	lr, r3
 8007406:	4770      	bx	lr

08007408 <_fini>:
 8007408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800740a:	bf00      	nop
 800740c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800740e:	bc08      	pop	{r3}
 8007410:	469e      	mov	lr, r3
 8007412:	4770      	bx	lr
