// Seed: 506914798
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output wand id_2,
    output supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6
);
  integer id_8 = id_5;
  tri id_9 = id_8;
  assign id_2 = 1;
  for (id_10 = 1; id_1; id_2 = 1) wor id_11 = id_1;
endmodule : id_12
module module_1 (
    output logic id_0,
    input  wire  id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  tri1  id_4,
    input  tri0  id_5,
    input  logic id_6,
    input  tri0  id_7,
    input  uwire id_8,
    input  tri0  id_9,
    output tri   id_10,
    input  wire  id_11,
    output tri   id_12,
    output tri0  id_13,
    input  wand  id_14,
    input  logic id_15
);
  always begin
    id_0 <= id_15;
  end
  always_latch $display(id_14);
  wire id_17;
  assign id_0 = id_6;
  uwire id_18, id_19, id_20;
  assign id_20 = 1'b0;
  module_0(
      id_12, id_1, id_13, id_13, id_4, id_2, id_2
  );
endmodule
