{'a_is_inf': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '116:C', '151:C'],
                         [None, None, '116:C']],
              'Clocked': True,
              'DDeps': [['exponent_a'], []],
              'DLines': ['164:D', '125:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222859a50>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d8390>]},
 'a_is_zero': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '116:C', '151:C'],
                          [None, None, '116:C']],
               'Clocked': True,
               'DDeps': [['exponent_a'], []],
               'DLines': ['163:D', '125:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42228596d0>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d8110>]},
 'b_is_inf': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '116:C', '151:C'],
                         [None, None, '116:C']],
              'Clocked': True,
              'DDeps': [['exponent_b'], []],
              'DLines': ['164:D', '125:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222859c10>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d84d0>]},
 'b_is_zero': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '116:C', '151:C'],
                          [None, None, '116:C']],
               'Clocked': True,
               'DDeps': [['exponent_b'], []],
               'DLines': ['163:D', '125:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222859890>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d8250>]},
 'count': {'CDeps': [[[],
                      [],
                      ['rst'],
                      ['enable', 'count_ready_0', 'count_ready']],
                     [[], [], ['rst']]],
           'CLines': [[None, None, '264:C', '266:C'], [None, None, '264:C']],
           'Clocked': True,
           'DDeps': [['count'], []],
           'DLines': ['267:D', '265:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222375810>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222375350>]},
 'count_ready': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                 'CLines': [[None, None, '250:C'],
                            [None, None, '250:C', '255:C']],
                 'Clocked': True,
                 'DDeps': [[], ['count']],
                 'DLines': ['253:D', '258:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222363a10>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42223750d0>]},
 'count_ready_0': {'CDeps': [[[], [], ['rst']],
                             [[], [], ['rst'], ['enable']]],
                   'CLines': [[None, None, '250:C'],
                              [None, None, '250:C', '255:C']],
                   'Clocked': True,
                   'DDeps': [[], ['count']],
                   'DLines': ['252:D', '257:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42223638d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222363ed0>]},
 'exponent': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [[]],
              'DLines': ['68:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4222803590>]},
 'exponent_1': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                'CLines': [[None, None, '116:C', '151:C'],
                           [None, None, '116:C']],
                'Clocked': True,
                'DDeps': [['exponent_terms_9'], []],
                'DLines': ['175:D', '128:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222875750>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e1910>]},
 'exponent_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                'CLines': [[None, None, '116:C', '151:C'],
                           [None, None, '116:C']],
                'Clocked': True,
                'DDeps': [['exponent_2_1'], []],
                'DLines': ['178:D', '129:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222875d10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e1d50>]},
 'exponent_2_0': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                  'CLines': [[None, None, '116:C', '151:C'],
                             [None, None, '116:C']],
                  'Clocked': True,
                  'DDeps': [['exponent_gt_expoffset',
                             'exponent_1',
                             'exponent'],
                            []],
                  'DLines': ['176:D', '129:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222875950>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e1a90>]},
 'exponent_2_1': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                  'CLines': [[None, None, '116:C', '151:C'],
                             [None, None, '116:C']],
                  'Clocked': True,
                  'DDeps': [['exponent_2_0'], []],
                  'DLines': ['177:D', '129:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222875b90>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e1c10>]},
 'exponent_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                'CLines': [[None, None, '116:C', '151:C'],
                           [None, None, '116:C']],
                'Clocked': True,
                'DDeps': [['exponent_2', 'product_shift'], []],
                'DLines': ['180:D', '130:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285c210>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d51d0>]},
 'exponent_4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                'CLines': [[None, None, '116:C', '151:C'],
                           [None, None, '116:C']],
                'Clocked': True,
                'DDeps': [['exponent_gt_prodshift',
                           'exponent_3',
                           'exponent'],
                          []],
                'DLines': ['182:D', '130:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285c610>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d5310>]},
 'exponent_5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                'CLines': [[None, None, '116:C', '151:C'],
                           [None, None, '116:C']],
                'Clocked': True,
                'DDeps': [['exponent_is_infinity', 'exponent_4'], []],
                'DLines': ['183:D', '145:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285c890>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afc110>]},
 'exponent_6': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                'CLines': [[None, None, '116:C', '151:C'],
                           [None, None, '116:C']],
                'Clocked': True,
                'DDeps': [['exponent_5'], []],
                'DLines': ['186:D', '145:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285ce90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afc250>]},
 'exponent_7': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                'CLines': [[None, None, '116:C', '151:C'],
                           [None, None, '116:C']],
                'Clocked': True,
                'DDeps': [['exponent_6'], []],
                'DLines': ['243:D', '145:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222363050>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afc390>]},
 'exponent_8': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                'CLines': [[None, None, '116:C', '151:C'],
                           [None, None, '116:C']],
                'Clocked': True,
                'DDeps': [['exponent_7'], []],
                'DLines': ['243:D', '145:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222363190>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afc4d0>]},
 'exponent_9': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                'CLines': [[None, None, '116:C', '151:C'],
                           [None, None, '116:C']],
                'Clocked': True,
                'DDeps': [['product_overflow', 'exponent_8', 'exponent_8'],
                          []],
                'DLines': ['244:D', '146:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42223633d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afc8d0>]},
 'exponent_a': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                'CLines': [[None, None, '116:C', '151:C'],
                           [None, None, '116:C']],
                'Clocked': True,
                'DDeps': [['opa'], []],
                'DLines': ['158:D', '122:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422286cf90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d6b50>]},
 'exponent_b': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                'CLines': [[None, None, '116:C', '151:C'],
                           [None, None, '116:C']],
                'Clocked': True,
                'DDeps': [['opb'], []],
                'DLines': ['158:D', '122:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42228461d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d6c90>]},
 'exponent_gt_expoffset': {'CDeps': [[[], [], ['rst'], ['enable']],
                                     [[], [], ['rst']]],
                           'CLines': [[None, None, '116:C', '151:C'],
                                      [None, None, '116:C']],
                           'Clocked': True,
                           'DDeps': [['exponent_terms_9'], []],
                           'DLines': ['174:D', '128:D'],
                           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222875550>,
                                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e17d0>]},
 'exponent_gt_prodshift': {'CDeps': [[[], [], ['rst'], ['enable']],
                                     [[], [], ['rst']]],
                           'CLines': [[None, None, '116:C', '151:C'],
                                      [None, None, '116:C']],
                           'Clocked': True,
                           'DDeps': [['exponent_2', 'product_shift'], []],
                           'DLines': ['181:D', '129:D'],
                           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285c450>,
                                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e1ed0>]},
 'exponent_is_infinity': {'CDeps': [[[], [], ['rst'], ['enable']],
                                    [[], [], ['rst']]],
                          'CLines': [[None, None, '116:C', '151:C'],
                                     [None, None, '116:C']],
                          'Clocked': True,
                          'DDeps': [['exponent_3', 'exponent_gt_prodshift'],
                                    []],
                          'DLines': ['179:D', '130:D'],
                          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222875f10>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d5090>]},
 'exponent_terms_1': {'CDeps': [[[], [], ['rst'], ['enable']],
                                [[], [], ['rst']]],
                      'CLines': [[None, None, '116:C', '151:C'],
                                 [None, None, '116:C']],
                      'Clocked': True,
                      'DDeps': [['exponent_a', 'exponent_b'], []],
                      'DLines': ['167:D', '126:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222852310>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d8a10>]},
 'exponent_terms_2': {'CDeps': [[[], [], ['rst'], ['enable']],
                                [[], [], ['rst']]],
                      'CLines': [[None, None, '116:C', '151:C'],
                                 [None, None, '116:C']],
                      'Clocked': True,
                      'DDeps': [['exponent_terms_1'], []],
                      'DLines': ['168:D', '126:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42228524d0>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d8b90>]},
 'exponent_terms_3': {'CDeps': [[[], [], ['rst'], ['enable']],
                                [[], [], ['rst']]],
                      'CLines': [[None, None, '116:C', '151:C'],
                                 [None, None, '116:C']],
                      'Clocked': True,
                      'DDeps': [['in_zero_1', 'exponent_terms_2'], []],
                      'DLines': ['169:D', '126:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222852690>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d8d10>]},
 'exponent_terms_4': {'CDeps': [[[], [], ['rst'], ['enable']],
                                [[], [], ['rst']]],
                      'CLines': [[None, None, '116:C', '151:C'],
                                 [None, None, '116:C']],
                      'Clocked': True,
                      'DDeps': [['in_inf_2', 'exponent_terms_3'], []],
                      'DLines': ['170:D', '127:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222852950>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d8e90>]},
 'exponent_terms_5': {'CDeps': [[[], [], ['rst'], ['enable']],
                                [[], [], ['rst']]],
                      'CLines': [[None, None, '116:C', '151:C'],
                                 [None, None, '116:C']],
                      'Clocked': True,
                      'DDeps': [['exponent_terms_4'], []],
                      'DLines': ['171:D', '127:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222852bd0>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e1050>]},
 'exponent_terms_6': {'CDeps': [[[], [], ['rst'], ['enable']],
                                [[], [], ['rst']]],
                      'CLines': [[None, None, '116:C', '151:C'],
                                 [None, None, '116:C']],
                      'Clocked': True,
                      'DDeps': [['exponent_terms_5'], []],
                      'DLines': ['171:D', '127:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222852d90>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e11d0>]},
 'exponent_terms_7': {'CDeps': [[[], [], ['rst'], ['enable']],
                                [[], [], ['rst']]],
                      'CLines': [[None, None, '116:C', '151:C'],
                                 [None, None, '116:C']],
                      'Clocked': True,
                      'DDeps': [['exponent_terms_6'], []],
                      'DLines': ['172:D', '127:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222852f50>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e1350>]},
 'exponent_terms_8': {'CDeps': [[[], [], ['rst'], ['enable']],
                                [[], [], ['rst']]],
                      'CLines': [[None, None, '116:C', '151:C'],
                                 [None, None, '116:C']],
                      'Clocked': True,
                      'DDeps': [['exponent_terms_7'], []],
                      'DLines': ['172:D', '128:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222875150>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e14d0>]},
 'exponent_terms_9': {'CDeps': [[[], [], ['rst'], ['enable']],
                                [[], [], ['rst']]],
                      'CLines': [[None, None, '116:C', '151:C'],
                                 [None, None, '116:C']],
                      'Clocked': True,
                      'DDeps': [['exponent_terms_8'], []],
                      'DLines': ['173:D', '128:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222875310>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e1650>]},
 'in_inf_1': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '116:C', '151:C'],
                         [None, None, '116:C']],
              'Clocked': True,
              'DDeps': [['a_is_inf', 'b_is_inf'], []],
              'DLines': ['165:D', '125:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222859dd0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d8610>]},
 'in_inf_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '116:C', '151:C'],
                         [None, None, '116:C']],
              'Clocked': True,
              'DDeps': [['in_inf_1'], []],
              'DLines': ['165:D', '125:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222859f10>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d8750>]},
 'in_zero_1': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '116:C', '151:C'],
                          [None, None, '116:C']],
               'Clocked': True,
               'DDeps': [['a_is_zero', 'b_is_zero'], []],
               'DLines': ['166:D', '126:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222852110>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d8890>]},
 'mantissa_a1': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                 'CLines': [[None, None, '116:C', '151:C'],
                            [None, None, '116:C']],
                 'Clocked': True,
                 'DDeps': [['opa'], []],
                 'DLines': ['157:D', '121:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422286c910>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d6650>]},
 'mantissa_a2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                 'CLines': [[None, None, '116:C', '151:C'],
                            [None, None, '116:C']],
                 'Clocked': True,
                 'DDeps': [['mantissa_a1'], []],
                 'DLines': ['157:D', '121:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422286cc90>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d68d0>]},
 'mantissa_b1': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                 'CLines': [[None, None, '116:C', '151:C'],
                            [None, None, '116:C']],
                 'Clocked': True,
                 'DDeps': [['opb'], []],
                 'DLines': ['157:D', '121:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422286cb10>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d6790>]},
 'mantissa_b2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                 'CLines': [[None, None, '116:C', '151:C'],
                            [None, None, '116:C']],
                 'Clocked': True,
                 'DDeps': [['mantissa_b1'], []],
                 'DLines': ['158:D', '121:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422286cdd0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d6a10>]},
 'mul_a': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
           'Clocked': True,
           'DDeps': [['a_is_zero', 'mantissa_a2'], []],
           'DLines': ['187:D', '131:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42228440d0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d5710>]},
 'mul_a1': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['mul_a'], []],
            'DLines': ['188:D', '131:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222844410>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d5990>]},
 'mul_a2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['mul_a1'], []],
            'DLines': ['189:D', '132:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222844690>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d5c10>]},
 'mul_a3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['mul_a2'], []],
            'DLines': ['189:D', '132:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222844910>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d5e90>]},
 'mul_a4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['mul_a3'], []],
            'DLines': ['190:D', '132:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222844b90>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222800150>]},
 'mul_a5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['mul_a4'], []],
            'DLines': ['190:D', '132:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222844e10>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42228003d0>]},
 'mul_a6': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['mul_a5'], []],
            'DLines': ['191:D', '133:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422287b0d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222800650>]},
 'mul_a7': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['mul_a6'], []],
            'DLines': ['191:D', '133:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422287b350>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42228008d0>]},
 'mul_a8': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['mul_a7'], []],
            'DLines': ['192:D', '133:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422287b5d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222800b50>]},
 'mul_b': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
           'Clocked': True,
           'DDeps': [['b_is_zero', 'mantissa_b2'], []],
           'DLines': ['187:D', '131:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42228442d0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d5850>]},
 'mul_b1': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['mul_b'], []],
            'DLines': ['188:D', '131:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222844550>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d5ad0>]},
 'mul_b2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['mul_b1'], []],
            'DLines': ['189:D', '132:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42228447d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d5d50>]},
 'mul_b3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['mul_b2'], []],
            'DLines': ['189:D', '132:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222844a50>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d5fd0>]},
 'mul_b4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['mul_b3'], []],
            'DLines': ['190:D', '132:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222844cd0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222800290>]},
 'mul_b5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['mul_b4'], []],
            'DLines': ['190:D', '133:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222844f50>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222800510>]},
 'mul_b6': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['mul_b5'], []],
            'DLines': ['191:D', '133:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422287b210>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222800790>]},
 'mul_b7': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['mul_b6'], []],
            'DLines': ['191:D', '133:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422287b490>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222800a10>]},
 'mul_b8': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['mul_b7'], []],
            'DLines': ['192:D', '133:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422287b710>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222800c90>]},
 'outfp': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['sign', 'exponent_9', 'product_7']],
           'DLines': ['112:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4222c0c750>]},
 'product': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_8',
                        'sum_7_2',
                        'sum_5_4',
                        'sum_4_5',
                        'sum_2_7',
                        'sum_1_8',
                        'sum_0_9',
                        'product_a_10'],
                       []],
             'DLines': ['222:D', '143:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222347c90>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222b01690>]},
 'product_1': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '116:C', '151:C'],
                          [None, None, '116:C']],
               'Clocked': True,
               'DDeps': [['product', 'product_shift'], []],
               'DLines': ['224:D', '143:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222347e10>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222b017d0>]},
 'product_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '116:C', '151:C'],
                          [None, None, '116:C']],
               'Clocked': True,
               'DDeps': [['product_1'], []],
               'DLines': ['225:D', '143:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222347fd0>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222b01910>]},
 'product_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '116:C', '151:C'],
                          [None, None, '116:C']],
               'Clocked': True,
               'DDeps': [['product_2'], []],
               'DLines': ['225:D', '144:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222345190>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222b01a50>]},
 'product_4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '116:C', '151:C'],
                          [None, None, '116:C']],
               'Clocked': True,
               'DDeps': [['set_mantissa_zero', 'product_3'], []],
               'DLines': ['226:D', '144:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222345350>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222b01b90>]},
 'product_5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '116:C', '151:C'],
                          [None, None, '116:C']],
               'Clocked': True,
               'DDeps': [['round_enable',
                          'set_mz_1',
                          'product_4',
                          'product_4'],
                         []],
               'DLines': ['239:D', '144:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222348850>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222b01cd0>]},
 'product_6': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '116:C', '151:C'],
                          [None, None, '116:C']],
               'Clocked': True,
               'DDeps': [['product_5'], []],
               'DLines': ['241:D', '144:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222348c10>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222b01f90>]},
 'product_7': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '116:C', '151:C'],
                          [None, None, '116:C']],
               'Clocked': True,
               'DDeps': [['product_overflow', 'product_6', 'product_6'], []],
               'DLines': ['242:D', '146:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222348e50>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afc790>]},
 'product_a': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '116:C', '151:C'],
                          [None, None, '116:C']],
               'Clocked': True,
               'DDeps': [['mul_a', 'mul_b'], []],
               'DLines': ['193:D', '134:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422287ba10>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222800dd0>]},
 'product_a_10': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                  'CLines': [[None, None, '116:C', '151:C'],
                             [None, None, '116:C']],
                  'Clocked': True,
                  'DDeps': [['product_a_9'], []],
                  'DLines': ['196:D', '135:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285e6d0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222ae7990>]},
 'product_a_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                 'CLines': [[None, None, '116:C', '151:C'],
                            [None, None, '116:C']],
                 'Clocked': True,
                 'DDeps': [['product_a'], []],
                 'DLines': ['193:D', '134:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422287bc10>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222800f10>]},
 'product_a_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                 'CLines': [[None, None, '116:C', '151:C'],
                            [None, None, '116:C']],
                 'Clocked': True,
                 'DDeps': [['product_a_2'], []],
                 'DLines': ['194:D', '134:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422287bd90>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222ae7090>]},
 'product_a_4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                 'CLines': [[None, None, '116:C', '151:C'],
                            [None, None, '116:C']],
                 'Clocked': True,
                 'DDeps': [['product_a_3'], []],
                 'DLines': ['194:D', '134:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422287bed0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222ae71d0>]},
 'product_a_5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                 'CLines': [[None, None, '116:C', '151:C'],
                            [None, None, '116:C']],
                 'Clocked': True,
                 'DDeps': [['product_a_4'], []],
                 'DLines': ['194:D', '134:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285e050>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222ae7310>]},
 'product_a_6': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                 'CLines': [[None, None, '116:C', '151:C'],
                            [None, None, '116:C']],
                 'Clocked': True,
                 'DDeps': [['product_a_5'], []],
                 'DLines': ['195:D', '135:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285e190>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222ae7450>]},
 'product_a_7': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                 'CLines': [[None, None, '116:C', '151:C'],
                            [None, None, '116:C']],
                 'Clocked': True,
                 'DDeps': [['product_a_6'], []],
                 'DLines': ['195:D', '135:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285e2d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222ae7590>]},
 'product_a_8': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                 'CLines': [[None, None, '116:C', '151:C'],
                            [None, None, '116:C']],
                 'Clocked': True,
                 'DDeps': [['product_a_7'], []],
                 'DLines': ['195:D', '135:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285e410>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222ae76d0>]},
 'product_a_9': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                 'CLines': [[None, None, '116:C', '151:C'],
                            [None, None, '116:C']],
                 'Clocked': True,
                 'DDeps': [['product_a_8'], []],
                 'DLines': ['196:D', '135:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285e550>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222ae7810>]},
 'product_b': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '116:C', '151:C'],
                          [None, None, '116:C']],
               'Clocked': True,
               'DDeps': [['mul_a', 'mul_b'], []],
               'DLines': ['197:D', '136:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285e9d0>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222ae7ad0>]},
 'product_c': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '116:C', '151:C'],
                          [None, None, '116:C']],
               'Clocked': True,
               'DDeps': [['mul_a2', 'mul_b2'], []],
               'DLines': ['198:D', '136:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285ed10>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222ae7c10>]},
 'product_d': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '116:C', '151:C'],
                          [None, None, '116:C']],
               'Clocked': True,
               'DDeps': [['mul_a5', 'mul_b5'], []],
               'DLines': ['199:D', '136:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422235e090>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222ae7d50>]},
 'product_e': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '116:C', '151:C'],
                          [None, None, '116:C']],
               'Clocked': True,
               'DDeps': [['mul_a1', 'mul_b1'], []],
               'DLines': ['200:D', '136:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422235e3d0>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222ae7e90>]},
 'product_f': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '116:C', '151:C'],
                          [None, None, '116:C']],
               'Clocked': True,
               'DDeps': [['mul_a4', 'mul_b4'], []],
               'DLines': ['201:D', '136:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422235e710>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222ae7fd0>]},
 'product_g': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '116:C', '151:C'],
                          [None, None, '116:C']],
               'Clocked': True,
               'DDeps': [['mul_a7', 'mul_b7'], []],
               'DLines': ['202:D', '137:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422235ea50>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afa150>]},
 'product_h': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '116:C', '151:C'],
                          [None, None, '116:C']],
               'Clocked': True,
               'DDeps': [['mul_a3', 'mul_b3'], []],
               'DLines': ['203:D', '137:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422235ed90>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afa290>]},
 'product_i': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '116:C', '151:C'],
                          [None, None, '116:C']],
               'Clocked': True,
               'DDeps': [['mul_a6', 'mul_b6'], []],
               'DLines': ['204:D', '137:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422237d110>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afa3d0>]},
 'product_j': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '116:C', '151:C'],
                          [None, None, '116:C']],
               'Clocked': True,
               'DDeps': [['mul_a8', 'mul_b8'], []],
               'DLines': ['205:D', '137:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422237d450>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afa510>]},
 'product_overflow': {'CDeps': [[[], [], ['rst'], ['enable']],
                                [[], [], ['rst']]],
                      'CLines': [[None, None, '116:C', '151:C'],
                                 [None, None, '116:C']],
                      'Clocked': True,
                      'DDeps': [['product_5'], []],
                      'DLines': ['240:D', '144:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222348ad0>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222b01e50>]},
 'product_shift': {'CDeps': [[[], [], ['rst'], ['enable']],
                             [[], [], ['rst']]],
                   'CLines': [[None, None, '116:C', '151:C'],
                              [None, None, '116:C']],
                   'Clocked': True,
                   'DDeps': [['sum_8'], []],
                   'DLines': ['227:D', '145:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222345690>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afc650>]},
 'ready': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
           'CLines': [[None, None, '250:C'], [None, None, '250:C', '255:C']],
           'Clocked': True,
           'DDeps': [[], ['count_ready']],
           'DLines': ['251:D', '256:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222363710>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222363cd0>]},
 'rm_1': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
          'Clocked': True,
          'DDeps': [['rmode'], []],
          'DLines': ['159:D', '122:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222846350>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d6dd0>]},
 'rm_10': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
           'Clocked': True,
           'DDeps': [['rm_9'], []],
           'DLines': ['161:D', '123:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222846e90>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e0950>]},
 'rm_11': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
           'Clocked': True,
           'DDeps': [['rm_10'], []],
           'DLines': ['161:D', '123:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222846fd0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e0a90>]},
 'rm_12': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
           'Clocked': True,
           'DDeps': [['rm_11'], []],
           'DLines': ['161:D', '124:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222859150>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e0bd0>]},
 'rm_13': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
           'Clocked': True,
           'DDeps': [['rm_12'], []],
           'DLines': ['161:D', '124:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222859290>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e0d10>]},
 'rm_14': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
           'Clocked': True,
           'DDeps': [['rm_13'], []],
           'DLines': ['161:D', '124:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42228593d0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e0e50>]},
 'rm_15': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
           'Clocked': True,
           'DDeps': [['rm_14'], []],
           'DLines': ['162:D', '124:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222859510>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e0f90>]},
 'rm_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
          'Clocked': True,
          'DDeps': [['rm_1'], []],
          'DLines': ['159:D', '122:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222846490>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d6f10>]},
 'rm_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
          'Clocked': True,
          'DDeps': [['rm_2'], []],
          'DLines': ['159:D', '122:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42228465d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e0090>]},
 'rm_4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
          'Clocked': True,
          'DDeps': [['rm_3'], []],
          'DLines': ['159:D', '122:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222846710>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e01d0>]},
 'rm_5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
          'Clocked': True,
          'DDeps': [['rm_4'], []],
          'DLines': ['160:D', '122:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222846850>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e0310>]},
 'rm_6': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
          'Clocked': True,
          'DDeps': [['rm_5'], []],
          'DLines': ['160:D', '123:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222846990>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e0450>]},
 'rm_7': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
          'Clocked': True,
          'DDeps': [['rm_6'], []],
          'DLines': ['160:D', '123:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222846ad0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e0590>]},
 'rm_8': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
          'Clocked': True,
          'DDeps': [['rm_7'], []],
          'DLines': ['160:D', '123:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222846c10>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e06d0>]},
 'rm_9': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
          'Clocked': True,
          'DDeps': [['rm_8'], []],
          'DLines': ['160:D', '123:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222846d50>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227e0810>]},
 'round_enable': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                  'CLines': [[None, None, '116:C', '151:C'],
                             [None, None, '116:C']],
                  'Clocked': True,
                  'DDeps': [['round_posinf_enable',
                             'round_neginf_enable',
                             'round_nearest_enable'],
                            []],
                  'DLines': ['238:D', '149:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222348490>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422286a990>]},
 'round_nearest_enable': {'CDeps': [[[], [], ['rst'], ['enable']],
                                    [[], [], ['rst']]],
                          'CLines': [[None, None, '116:C', '151:C'],
                                     [None, None, '116:C']],
                          'Clocked': True,
                          'DDeps': [['round_nearest_mode',
                                     'round_nearest_trigger',
                                     'round_nearest_exception'],
                                    []],
                          'DLines': ['233:D', '148:D'],
                          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222357590>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422286a210>]},
 'round_nearest_exception': {'CDeps': [[[], [], ['rst'], ['enable']],
                                       [[], [], ['rst']]],
                             'CLines': [[None, None, '116:C', '151:C'],
                                        [None, None, '116:C']],
                             'Clocked': True,
                             'DDeps': [['product_1', 'product_1'], []],
                             'DLines': ['232:D', '148:D'],
                             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222357310>,
                                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422286a090>]},
 'round_nearest_mode': {'CDeps': [[[], [], ['rst'], ['enable']],
                                  [[], [], ['rst']]],
                        'CLines': [[None, None, '116:C', '151:C'],
                                   [None, None, '116:C']],
                        'Clocked': True,
                        'DDeps': [['rm_15'], []],
                        'DLines': ['228:D', '147:D'],
                        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222345890>,
                                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afca50>]},
 'round_nearest_trigger': {'CDeps': [[[], [], ['rst'], ['enable']],
                                     [[], [], ['rst']]],
                           'CLines': [[None, None, '116:C', '151:C'],
                                      [None, None, '116:C']],
                           'Clocked': True,
                           'DDeps': [['product_1'], []],
                           'DLines': ['231:D', '147:D'],
                           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222345e90>,
                                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afced0>]},
 'round_neginf_enable': {'CDeps': [[[], [], ['rst'], ['enable']],
                                   [[], [], ['rst']]],
                         'CLines': [[None, None, '116:C', '151:C'],
                                    [None, None, '116:C']],
                         'Clocked': True,
                         'DDeps': [['round_neginf_mode',
                                    'round_neginf_trigger'],
                                   []],
                         'DLines': ['237:D', '149:D'],
                         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222348210>,
                                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422286a810>]},
 'round_neginf_mode': {'CDeps': [[[], [], ['rst'], ['enable']],
                                 [[], [], ['rst']]],
                       'CLines': [[None, None, '116:C', '151:C'],
                                  [None, None, '116:C']],
                       'Clocked': True,
                       'DDeps': [['rm_15'], []],
                       'DLines': ['230:D', '147:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222345c90>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afcd50>]},
 'round_neginf_trigger': {'CDeps': [[[], [], ['rst'], ['enable']],
                                    [[], [], ['rst']]],
                          'CLines': [[None, None, '116:C', '151:C'],
                                     [None, None, '116:C']],
                          'Clocked': True,
                          'DDeps': [['product_1', 'sign_15'], []],
                          'DLines': ['236:D', '149:D'],
                          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222357e90>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422286a690>]},
 'round_posinf_enable': {'CDeps': [[[], [], ['rst'], ['enable']],
                                   [[], [], ['rst']]],
                         'CLines': [[None, None, '116:C', '151:C'],
                                    [None, None, '116:C']],
                         'Clocked': True,
                         'DDeps': [['round_posinf_mode',
                                    'round_posinf_trigger'],
                                   []],
                         'DLines': ['235:D', '148:D'],
                         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222357c50>,
                                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422286a510>]},
 'round_posinf_mode': {'CDeps': [[[], [], ['rst'], ['enable']],
                                 [[], [], ['rst']]],
                       'CLines': [[None, None, '116:C', '151:C'],
                                  [None, None, '116:C']],
                       'Clocked': True,
                       'DDeps': [['rm_15'], []],
                       'DLines': ['229:D', '147:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222345a90>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afcbd0>]},
 'round_posinf_trigger': {'CDeps': [[[], [], ['rst'], ['enable']],
                                    [[], [], ['rst']]],
                          'CLines': [[None, None, '116:C', '151:C'],
                                     [None, None, '116:C']],
                          'Clocked': True,
                          'DDeps': [['product_1', 'sign_15'], []],
                          'DLines': ['234:D', '148:D'],
                          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42223578d0>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422286a390>]},
 'set_mantissa_zero': {'CDeps': [[[], [], ['rst'], ['enable']],
                                 [[], [], ['rst']]],
                       'CLines': [[None, None, '116:C', '151:C'],
                                  [None, None, '116:C']],
                       'Clocked': True,
                       'DDeps': [['exponent_4', 'exponent_is_infinity'], []],
                       'DLines': ['184:D', '131:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285cb10>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d5490>]},
 'set_mz_1': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '116:C', '151:C'],
                         [None, None, '116:C']],
              'Clocked': True,
              'DDeps': [['set_mantissa_zero'], []],
              'DLines': ['185:D', '131:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285cd50>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d55d0>]},
 'sign': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
          'Clocked': True,
          'DDeps': [['sign_20'], []],
          'DLines': ['156:D', '117:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422286c750>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222c0cb90>]},
 'sign_1': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['opa', 'opb'], []],
            'DLines': ['152:D', '117:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422286add0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222c0ccd0>]},
 'sign_10': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sign_9'], []],
             'DLines': ['154:D', '119:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285f950>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222c17850>]},
 'sign_11': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sign_10'], []],
             'DLines': ['154:D', '119:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285fa90>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222c17990>]},
 'sign_12': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sign_11'], []],
             'DLines': ['154:D', '119:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285fbd0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222c17ad0>]},
 'sign_13': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sign_12'], []],
             'DLines': ['154:D', '119:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285fd10>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222c17c10>]},
 'sign_14': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sign_13'], []],
             'DLines': ['155:D', '120:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285fe50>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222c17d50>]},
 'sign_15': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sign_14'], []],
             'DLines': ['155:D', '120:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285ff90>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222c17e90>]},
 'sign_16': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sign_15'], []],
             'DLines': ['155:D', '120:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422286c110>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222c17fd0>]},
 'sign_17': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sign_16'], []],
             'DLines': ['155:D', '120:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422286c250>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d6150>]},
 'sign_18': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sign_17'], []],
             'DLines': ['156:D', '120:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422286c390>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d6290>]},
 'sign_19': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sign_18'], []],
             'DLines': ['156:D', '120:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422286c4d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d63d0>]},
 'sign_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['sign_1'], []],
            'DLines': ['152:D', '117:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422286af10>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222c0ce10>]},
 'sign_20': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sign_19'], []],
             'DLines': ['156:D', '121:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422286c610>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42227d6510>]},
 'sign_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['sign_2'], []],
            'DLines': ['152:D', '117:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285f090>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222c0cf50>]},
 'sign_4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['sign_3'], []],
            'DLines': ['152:D', '117:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285f1d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222c170d0>]},
 'sign_5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['sign_4'], []],
            'DLines': ['153:D', '118:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285f310>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222c17210>]},
 'sign_6': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['sign_5'], []],
            'DLines': ['153:D', '118:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285f450>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222c17350>]},
 'sign_7': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['sign_6'], []],
            'DLines': ['153:D', '118:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285f590>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222c17490>]},
 'sign_8': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['sign_7'], []],
            'DLines': ['153:D', '118:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285f6d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222c175d0>]},
 'sign_9': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
            'Clocked': True,
            'DDeps': [['sign_8'], []],
            'DLines': ['153:D', '118:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422285f810>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222c17710>]},
 'sum_0': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
           'Clocked': True,
           'DDeps': [['product_a', 'product_b'], []],
           'DLines': ['206:D', '138:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422237d710>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afa650>]},
 'sum_0_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_0'], []],
             'DLines': ['206:D', '138:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422237d8d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afa790>]},
 'sum_0_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_0_2'], []],
             'DLines': ['206:D', '138:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422237da50>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afa8d0>]},
 'sum_0_4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_0_3'], []],
             'DLines': ['207:D', '138:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422237db90>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afaa10>]},
 'sum_0_5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_0_4'], []],
             'DLines': ['207:D', '138:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422237dcd0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afab50>]},
 'sum_0_6': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_0_5'], []],
             'DLines': ['207:D', '138:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422237de10>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afac90>]},
 'sum_0_7': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_0_6'], []],
             'DLines': ['207:D', '139:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422237df50>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afadd0>]},
 'sum_0_8': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_0_7'], []],
             'DLines': ['208:D', '139:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422236c0d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222afaf10>]},
 'sum_0_9': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_0_8'], []],
             'DLines': ['208:D', '139:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422236c210>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af9090>]},
 'sum_1': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
           'Clocked': True,
           'DDeps': [['sum_0', 'product_e'], []],
           'DLines': ['209:D', '139:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422236c490>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af91d0>]},
 'sum_1_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_1'], []],
             'DLines': ['209:D', '139:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422236c650>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af9310>]},
 'sum_1_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_1_2'], []],
             'DLines': ['209:D', '139:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422236c7d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af9450>]},
 'sum_1_4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_1_3'], []],
             'DLines': ['210:D', '139:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422236c910>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af9590>]},
 'sum_1_5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_1_4'], []],
             'DLines': ['210:D', '140:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422236ca50>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af96d0>]},
 'sum_1_6': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_1_5'], []],
             'DLines': ['210:D', '140:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422236cb90>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af9810>]},
 'sum_1_7': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_1_6'], []],
             'DLines': ['210:D', '140:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422236ccd0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af9950>]},
 'sum_1_8': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_1_7'], []],
             'DLines': ['211:D', '140:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f422236ce10>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af9a90>]},
 'sum_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
           'Clocked': True,
           'DDeps': [['sum_1', 'product_c'], []],
           'DLines': ['212:D', '140:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42223680d0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af9bd0>]},
 'sum_2_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_2'], []],
             'DLines': ['212:D', '140:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222368290>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af9d10>]},
 'sum_2_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_2_2'], []],
             'DLines': ['212:D', '140:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222368410>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af9e50>]},
 'sum_2_4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_2_3'], []],
             'DLines': ['213:D', '141:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222368550>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af9f90>]},
 'sum_2_5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_2_4'], []],
             'DLines': ['213:D', '141:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222368690>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af5110>]},
 'sum_2_6': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_2_5'], []],
             'DLines': ['213:D', '141:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42223687d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af5250>]},
 'sum_2_7': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_2_6'], []],
             'DLines': ['213:D', '141:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222368910>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af5390>]},
 'sum_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
           'Clocked': True,
           'DDeps': [['sum_2', 'product_h'], []],
           'DLines': ['214:D', '141:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222368b90>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af54d0>]},
 'sum_4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
           'Clocked': True,
           'DDeps': [['sum_3', 'product_f'], []],
           'DLines': ['215:D', '141:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222368d50>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af5610>]},
 'sum_4_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_4'], []],
             'DLines': ['215:D', '141:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222368f10>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af5750>]},
 'sum_4_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_4_2'], []],
             'DLines': ['215:D', '142:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42223780d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af5890>]},
 'sum_4_4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_4_3'], []],
             'DLines': ['216:D', '142:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222378210>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af59d0>]},
 'sum_4_5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_4_4'], []],
             'DLines': ['216:D', '142:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222378350>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af5b10>]},
 'sum_5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
           'Clocked': True,
           'DDeps': [['sum_4', 'product_d'], []],
           'DLines': ['217:D', '142:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42223785d0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af5c50>]},
 'sum_5_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_5'], []],
             'DLines': ['217:D', '142:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222378790>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af5d90>]},
 'sum_5_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_5_2'], []],
             'DLines': ['218:D', '142:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222378910>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222af5ed0>]},
 'sum_5_4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_5_3'], []],
             'DLines': ['218:D', '142:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222378a50>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222b01050>]},
 'sum_6': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
           'Clocked': True,
           'DDeps': [['sum_5', 'product_i'], []],
           'DLines': ['219:D', '143:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222378cd0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222b01190>]},
 'sum_7': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
           'Clocked': True,
           'DDeps': [['sum_6', 'product_g'], []],
           'DLines': ['220:D', '143:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222378e90>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222b012d0>]},
 'sum_7_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '116:C', '151:C'],
                        [None, None, '116:C']],
             'Clocked': True,
             'DDeps': [['sum_7'], []],
             'DLines': ['220:D', '143:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222347090>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222b01410>]},
 'sum_8': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '116:C', '151:C'], [None, None, '116:C']],
           'Clocked': True,
           'DDeps': [['sum_7', 'product_j'], []],
           'DLines': ['221:D', '143:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222347350>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4222b01550>]}}
