<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>Rtl (hardcaml.Hardcaml.Rtl)</title><link rel="stylesheet" href="../../../odoc.css"/><meta charset="utf-8"/><meta name="generator" content="odoc 2.1.1"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><script src="../../../highlight.pack.js"></script><script>hljs.initHighlightingOnLoad();</script></head><body class="odoc"><nav class="odoc-nav"><a href="../index.html">Up</a> â€“ <a href="../../index.html">hardcaml</a> &#x00BB; <a href="../index.html">Hardcaml</a> &#x00BB; Rtl</nav><header class="odoc-preamble"><h1>Module <code><span>Hardcaml.Rtl</span></code></h1><p>VHDL and Verilog netlist generation</p></header><div class="odoc-content"><div class="odoc-include"><div class="odoc-spec"><div class="spec module" id="module-Language" class="anchored"><a href="#module-Language" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Language/index.html">Language</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div></div><div class="odoc-spec"><div class="spec module" id="module-Output_mode" class="anchored"><a href="#module-Output_mode" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Output_mode/index.html">Output_mode</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>RTL generation options.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Blackbox" class="anchored"><a href="#module-Blackbox" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Blackbox/index.html">Blackbox</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Control blackbox generation. <code>None</code> implies blackboxes are not used. <code>Top</code> means the circuit will be turned into a blackbox. <code>Instantiations</code> means that the top level circuit will be written as normal, but submodules will be written as blackboxes.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Uid_with_index" class="anchored"><a href="#module-Uid_with_index" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Uid_with_index/index.html">Uid_with_index</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div></div><div class="odoc-spec"><div class="spec type" id="type-signals_name_map_t" class="anchored"><a href="#type-signals_name_map_t" class="anchor"></a><code><span><span class="keyword">type</span> signals_name_map_t</span><span> = <span><span class="xref-unresolved">Base</span>.string <span class="xref-unresolved">Base</span>.Map.M(<span class="xref-unresolved">Uid_with_index</span>).t</span></span></code></div></div><div class="odoc-spec"><div class="spec value" id="val-output" class="anchored"><a href="#val-output" class="anchor"></a><code><span><span class="keyword">val</span> output : 
  <span>?output_mode:<a href="Output_mode/index.html#type-t">Output_mode.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>?database:<a href="../Circuit_database/index.html#type-t">Circuit_database.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>?blackbox:<a href="Blackbox/index.html#type-t">Blackbox.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span><a href="Language/index.html#type-t">Language.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span><a href="../Circuit/index.html#type-t">Circuit.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span class="xref-unresolved">Base</span>.unit</span></code></div><div class="spec-doc"><p>Write circuit to <code>Verilog</code> or <code>Vhdl</code>. Instantiations are (recursively) looked up in <code>database</code> and if a circuit exists it is also written. The <code>output_mode</code> specifies how the circuit should be written - either to a single file (or buffer, or channel) or to a directory with one file for each for the top level circuit and any instantiated circuits contained in the database.</p></div></div><div class="odoc-spec"><div class="spec value" id="val-print" class="anchored"><a href="#val-print" class="anchor"></a><code><span><span class="keyword">val</span> print : 
  <span>?database:<a href="../Circuit_database/index.html#type-t">Circuit_database.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>?blackbox:<a href="Blackbox/index.html#type-t">Blackbox.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span><a href="Language/index.html#type-t">Language.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span><a href="../Circuit/index.html#type-t">Circuit.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span class="xref-unresolved">Base</span>.unit</span></code></div><div class="spec-doc"><p><code>print</code> is <code>output ~output_mode:(To_channel stdout)</code></p></div></div><div class="odoc-spec"><div class="spec module" id="module-Digest" class="anchored"><a href="#module-Digest" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Digest/index.html">Digest</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div></div><div class="odoc-spec"><div class="spec module" id="module-Expert" class="anchored"><a href="#module-Expert" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Expert/index.html">Expert</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div></div></div></div></body></html>