# Tue Dec 12 23:03:51 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 132MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)

@N: MO111 :"c:\users\duncan\git\forthcpu\buscontroller\source\buscontroller.v":58:8:58:12|Tristate driver RESET (in view: work.busController(verilog)) on net RESET (in view: work.busController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":43:16:43:29|Tristate driver PIN_DEBUG_STOP (in view: work.mcu(verilog)) on net PIN_DEBUG_STOP (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_1 (in view: work.mcu(verilog)) on net PIN_LED[7] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_2 (in view: work.mcu(verilog)) on net PIN_LED[6] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_3 (in view: work.mcu(verilog)) on net PIN_LED[5] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_4 (in view: work.mcu(verilog)) on net PIN_LED[4] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_5 (in view: work.mcu(verilog)) on net PIN_LED[3] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_6 (in view: work.mcu(verilog)) on net PIN_LED[2] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_7 (in view: work.mcu(verilog)) on net PIN_LED[1] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_8 (in view: work.mcu(verilog)) on net PIN_LED[0] (in view: work.mcu(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing sequential instance coreInst.interruptStateMachineInst.PC_LD_INT1 because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA239 :"c:\users\duncan\git\forthcpu\alub\source\alu.v":34:3:34:6|ROM arithmetic (in view: work.alu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\duncan\git\forthcpu\alub\source\alu.v":34:3:34:6|Found ROM arithmetic (in view: work.alu(verilog)) with 16 words by 1 bit.
@W: FA239 :"c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v":61:1:61:4|ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v":61:1:61:4|Found ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) with 10 words by 4 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)

@N: BN362 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Removing sequential instance instructionLatchInst.DEBUG_INSTRUCTION[7] (in view: work.core(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Boundary register instructionLatchInst.DEBUG_INSTRUCTION[7] (in view: work.core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO231 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Found counter in view:work.core(verilog) instance debugger.addrH.Q[7:0] 
@N: MO231 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Found counter in view:work.core(verilog) instance debugger.addrL.Q[6:0] 
@W: MO129 :"c:\users\duncan\git\forthcpu\jumpgroupdecoder\source\jumpgroupdecoder.v":198:0:198:5|Sequential instance coreInst.jumpGroupDecoderInst.BUS_SEQX[0] is reduced to a combinational gate by constant propagation.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing instance coreInst.interruptStateMachineInst.PC_NEXTX[2] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: MF179 :"c:\users\duncan\git\forthcpu\uart\source\receiver.v":56:14:56:49|Found 17 by 17 bit equality operator ('==') r_Clock_Count17 (in view: work.UART_RX(verilog))

Starting factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 189MB peak: 189MB)


Finished factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:06s; Memory used current: 197MB peak: 197MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:07s; Memory used current: 196MB peak: 203MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:24s; Memory used current: 202MB peak: 209MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:31s; Memory used current: 202MB peak: 209MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:31s; Memory used current: 202MB peak: 209MB)


Finished preparing to map (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:32s; Memory used current: 202MB peak: 209MB)

@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.addrH.PL_PHI0 (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.requestGen.modeReqReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.requestGen.dhReqReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.addrL.PL_PHI0 (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[1] (in view: work.mcu(verilog)).

Finished technology mapping (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:36s; Memory used current: 265MB peak: 265MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:36s		   -30.82ns		1319 /       381
   2		0h:00m:36s		   -30.82ns		1311 /       381
   3		0h:00m:37s		   -30.81ns		1317 /       381
   4		0h:00m:38s		   -30.80ns		1317 /       381
   5		0h:00m:38s		   -30.80ns		1318 /       381
   6		0h:00m:39s		   -30.80ns		1317 /       381
   7		0h:00m:39s		   -30.80ns		1318 /       381
   8		0h:00m:40s		   -30.80ns		1317 /       381
   9		0h:00m:40s		   -30.80ns		1318 /       381
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.addrH.PL_PHI0 (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.requestGen.modeReqReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.requestGen.dhReqReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.addrL.PL_PHI0 (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[1] (in view: work.mcu(verilog)).
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Replicating instance coreInst.instructionLatchInst.DEBUG_INSTRUCTION[3] (in view: work.mcu(verilog)) with 31 loads 1 time to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Replicating instance coreInst.instructionLatchInst.DEBUG_INSTRUCTION[2] (in view: work.mcu(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Replicating instance coreInst.instructionLatchInst.DEBUG_INSTRUCTION[1] (in view: work.mcu(verilog)) with 11 loads 1 time to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Replicating instance coreInst.instructionLatchInst.DEBUG_INSTRUCTION[5] (in view: work.mcu(verilog)) with 7 loads 1 time to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 0 LUTs via timing driven replication

  10		0h:00m:45s		   -30.53ns		1318 /       385
  11		0h:00m:45s		   -30.53ns		1320 /       385
  12		0h:00m:45s		   -30.39ns		1319 /       385
  13		0h:00m:46s		   -30.53ns		1319 /       385
  14		0h:00m:46s		   -30.39ns		1320 /       385
  15		0h:00m:46s		   -30.53ns		1320 /       385
  16		0h:00m:46s		   -30.39ns		1319 /       385

@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Replicating instance coreInst.instructionLatchInst.GROUPX[1] (in view: work.mcu(verilog)) with 35 loads 1 time to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Replicating instance coreInst.instructionLatchInst.GROUPX[0] (in view: work.mcu(verilog)) with 33 loads 1 time to improve timing.
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

  17		0h:00m:47s		   -28.63ns		1329 /       387
  18		0h:00m:47s		   -28.63ns		1333 /       387
  19		0h:00m:47s		   -28.49ns		1332 /       387
  20		0h:00m:47s		   -28.63ns		1330 /       387
  21		0h:00m:47s		   -28.49ns		1331 /       387
  22		0h:00m:48s		   -28.63ns		1332 /       387
  23		0h:00m:48s		   -28.49ns		1331 /       387

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:12s; CPU Time elapsed 0h:00m:48s; Memory used current: 266MB peak: 266MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:01m:14s; CPU Time elapsed 0h:00m:50s; Memory used current: 267MB peak: 267MB)


Start Writing Netlists (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:00m:50s; Memory used current: 223MB peak: 267MB)

Writing Analyst data base C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:16s; CPU Time elapsed 0h:00m:51s; Memory used current: 265MB peak: 267MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:00m:52s; Memory used current: 270MB peak: 270MB)


Finished Writing Netlists (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:00m:52s; Memory used current: 270MB peak: 271MB)


Start final timing analysis (Real Time elapsed 0h:01m:19s; CPU Time elapsed 0h:00m:53s; Memory used current: 263MB peak: 271MB)

@W: MT420 |Found inferred clock mcu|PIN_CLK_X1 with period 10.00ns. Please declare a user-defined clock on port PIN_CLK_X1.
@W: MT420 |Found inferred clock mcu|PIN_DEBUG_WRN with period 10.00ns. Please declare a user-defined clock on port PIN_DEBUG_WRN.


##### START OF TIMING REPORT #####[
# Timing report written on Tue Dec 12 23:05:11 2023
#


Top view:               mcu
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -28.303

                      Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock        Frequency     Frequency     Period        Period        Slack       Type         Group              
--------------------------------------------------------------------------------------------------------------------------
mcu|PIN_CLK_X1        100.0 MHz     15.0 MHz      10.000        66.606        -28.303     inferred     Inferred_clkgroup_0
mcu|PIN_DEBUG_WRN     100.0 MHz     870.0 MHz     10.000        1.149         8.851       inferred     Inferred_clkgroup_1
System                100.0 MHz     558.6 MHz     10.000        1.790         8.210       system       system_clkgroup    
==========================================================================================================================





Clock Relationships
*******************

Clocks                                |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
------------------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
------------------------------------------------------------------------------------------------------------------------------------
System             mcu|PIN_CLK_X1     |  10.000      8.210    |  No paths    -        |  No paths    -        |  No paths    -      
mcu|PIN_CLK_X1     System             |  10.000      5.548    |  No paths    -        |  No paths    -        |  No paths    -      
mcu|PIN_CLK_X1     mcu|PIN_CLK_X1     |  10.000      -23.495  |  10.000      -18.459  |  5.000       -23.651  |  5.000       -28.303
mcu|PIN_DEBUG_WRN  mcu|PIN_CLK_X1     |  Diff grp    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
mcu|PIN_DEBUG_WRN  mcu|PIN_DEBUG_WRN  |  10.000      8.851    |  No paths    -        |  No paths    -        |  No paths    -      
====================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mcu|PIN_CLK_X1
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                             Arrival            
Instance                                                    Reference          Type        Pin     Net                           Time        Slack  
                                                            Clock                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_INSTRUCTION[4]          mcu|PIN_CLK_X1     FD1P3DX     Q       DEBUG_INSTRUCTION[4]          1.044       -28.303
coreInst.instructionLatchInst.DEBUG_INSTRUCTION_fast[1]     mcu|PIN_CLK_X1     FD1P3DX     Q       DEBUG_INSTRUCTION_fast[1]     1.044       -28.303
coreInst.instructionLatchInst.DEBUG_INSTRUCTION_fast[2]     mcu|PIN_CLK_X1     FD1P3DX     Q       DEBUG_INSTRUCTION_fast[2]     1.044       -28.303
coreInst.instructionLatchInst.DEBUG_INSTRUCTION_fast[3]     mcu|PIN_CLK_X1     FD1P3DX     Q       DEBUG_INSTRUCTION_fast[3]     1.044       -28.303
coreInst.instructionLatchInst.DEBUG_INSTRUCTION_fast[5]     mcu|PIN_CLK_X1     FD1P3DX     Q       DEBUG_INSTRUCTION_fast[5]     0.972       -28.207
coreInst.instructionLatchInst.GROUPX_fast[0]                mcu|PIN_CLK_X1     FD1P3DX     Q       GROUPX_fast[0]                1.180       -27.314
coreInst.instructionLatchInst.GROUPX_fast[1]                mcu|PIN_CLK_X1     FD1P3DX     Q       GROUPX_fast[1]                1.180       -26.514
coreInst.instructionLatchInst.INSTRUCTION[9]                mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION[9]                1.314       -26.200
coreInst.instructionLatchInst.INSTRUCTION[8]                mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION[8]                1.302       -26.188
coreInst.instructionLatchInst.INSTRUCTION[10]               mcu|PIN_CLK_X1     FD1P3DX     Q       ALU_ALU_OPX[0]                1.299       -26.112
====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                          Required            
Instance                                 Reference          Type        Pin     Net                        Time         Slack  
                                         Clock                                                                                 
-------------------------------------------------------------------------------------------------------------------------------
coreInst.debugger.dataR.DOUT[9]          mcu|PIN_CLK_X1     FD1P3DX     D       DEBUG_DATA_MUX_OUT[9]      4.894        -28.303
coreInst.debugger.dataR.DOUT[10]         mcu|PIN_CLK_X1     FD1P3DX     D       DEBUG_DATA_MUX_OUT[10]     4.894        -28.303
coreInst.programCounterInst.PC_A[15]     mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_3[15]                 5.462        -28.172
coreInst.debugger.dataR.DOUT[8]          mcu|PIN_CLK_X1     FD1P3DX     D       DEBUG_DATA_MUX_OUT[8]      4.894        -28.168
coreInst.debugger.dataR.DOUT[7]          mcu|PIN_CLK_X1     FD1P3DX     D       DEBUG_DATA_MUX_OUT[7]      4.894        -28.160
coreInst.programCounterInst.PC_A[3]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_3[3]                  5.089        -28.083
coreInst.programCounterInst.PC_A[14]     mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_3[14]                 5.462        -28.029
coreInst.debugger.dataR.DOUT[5]          mcu|PIN_CLK_X1     FD1P3DX     D       DEBUG_DATA_MUX_OUT[5]      4.894        -28.018
coreInst.debugger.dataR.DOUT[6]          mcu|PIN_CLK_X1     FD1P3DX     D       DEBUG_DATA_MUX_OUT[6]      4.894        -28.018
coreInst.debugger.dataR.DOUT[15]         mcu|PIN_CLK_X1     FD1P3DX     D       DEBUG_DATA_MUX_OUT[15]     4.894        -27.957
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      33.198
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -28.303

    Number of logic level(s):                37
    Starting point:                          coreInst.instructionLatchInst.DEBUG_INSTRUCTION[4] / Q
    Ending point:                            coreInst.debugger.dataR.DOUT[10] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_INSTRUCTION[4]                          FD1P3DX      Q        Out     1.044     1.044 r      -         
DEBUG_INSTRUCTION[4]                                                        Net          -        -       -         -            2         
coreInst.opxMultiplexerInst.CC_REGX_bm[0]                                   ORCALUT4     A        In      0.000     1.044 r      -         
coreInst.opxMultiplexerInst.CC_REGX_bm[0]                                   ORCALUT4     Z        Out     1.017     2.061 r      -         
CC_REGX_bm[0]                                                               Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.CC_REGX[0]                                      PFUMX        ALUT     In      0.000     2.061 r      -         
coreInst.opxMultiplexerInst.CC_REGX[0]                                      PFUMX        Z        Out     0.446     2.507 r      -         
CC_REGX[0]                                                                  Net          -        -       -         -            7         
coreInst.fullALUInst.ccRegs.CC_INT0_REG_RNIG8TD[0]                          ORCALUT4     A        In      0.000     2.507 r      -         
coreInst.fullALUInst.ccRegs.CC_INT0_REG_RNIG8TD[0]                          ORCALUT4     Z        Out     1.017     3.524 r      -         
CC_INT0_REG_RNIG8TD[0]                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.ccRegs.CC_INT0_REG_RNIOIG11[0]                         PFUMX        BLUT     In      0.000     3.524 r      -         
coreInst.fullALUInst.ccRegs.CC_INT0_REG_RNIOIG11[0]                         PFUMX        Z        Out     0.286     3.810 r      -         
CC_PARITY                                                                   Net          -        -       -         -            2         
coreInst.jumpGroupDecoderInst.g0_1                                          ORCALUT4     B        In      0.000     3.810 r      -         
coreInst.jumpGroupDecoderInst.g0_1                                          ORCALUT4     Z        Out     0.449     4.259 r      -         
N_63                                                                        Net          -        -       -         -            3         
coreInst.opxMultiplexerInst.g0_1                                            ORCALUT4     D        In      0.000     4.259 r      -         
coreInst.opxMultiplexerInst.g0_1                                            ORCALUT4     Z        Out     1.265     5.523 r      -         
ALUB_N_16_i                                                                 Net          -        -       -         -            8         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_RNIOTPF6[0]                        ORCALUT4     A        In      0.000     5.523 r      -         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_RNIOTPF6[0]                        ORCALUT4     Z        Out     0.449     5.972 f      -         
ALUB_N_14                                                                   Net          -        -       -         -            17        
coreInst.fullALUInst.muxB.ALUB_DATA_5_xx_mm[2]                              ORCALUT4     D        In      0.000     5.972 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_xx_mm[2]                              ORCALUT4     Z        Out     1.265     7.237 r      -         
N_67                                                                        Net          -        -       -         -            8         
coreInst.fullALUInst.muxB.ALUB_DATA_6[2]                                    ORCALUT4     C        In      0.000     7.237 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_6[2]                                    ORCALUT4     Z        Out     0.449     7.686 r      -         
ALUB_DATA[2]                                                                Net          -        -       -         -            73        
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        A1       In      0.000     7.686 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     1.544     9.230 r      -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     9.230 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     9.373 r      -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     9.373 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        S0       Out     1.549     10.922 r     -         
un47_RESULT[5]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNII1TH       ORCALUT4     B        In      0.000     10.922 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNII1TH       ORCALUT4     Z        Out     1.017     11.939 f     -         
OVER_i_1_a2_0                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNIU6E01     ORCALUT4     A        In      0.000     11.939 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNIU6E01     ORCALUT4     Z        Out     1.017     12.956 f     -         
OVER_i_1_a2_8                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI3MEL1     ORCALUT4     A        In      0.000     12.956 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI3MEL1     ORCALUT4     Z        Out     1.017     13.973 f     -         
OVER_i_1_a2_10                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     B        In      0.000     13.973 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     15.285 f     -         
OVER_i                                                                      Net          -        -       -         -            17        
coreInst.fullALUInst.aluInst.un53_RESULT_73                                 ORCALUT4     B        In      0.000     15.285 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_73                                 ORCALUT4     Z        Out     1.017     16.302 f     -         
un53_RESULT[4]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[4]                                ORCALUT4     D        In      0.000     16.302 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[4]                                ORCALUT4     Z        Out     1.017     17.319 f     -         
RESULT_11_bm[4]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[4]                                   PFUMX        ALUT     In      0.000     17.319 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[4]                                   PFUMX        Z        Out     0.214     17.533 f     -         
N_255                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_12_0[4]                                 ORCALUT4     B        In      0.000     17.533 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0[4]                                 ORCALUT4     Z        Out     1.017     18.550 f     -         
N_273                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT[4]                                      ORCALUT4     A        In      0.000     18.550 f     -         
coreInst.fullALUInst.aluInst.RESULT[4]                                      ORCALUT4     Z        Out     1.233     19.783 f     -         
ALU_R[4]                                                                    Net          -        -       -         -            6         
coreInst.busControllerInst.ADDR_BUF_0[4]                                    ORCALUT4     A        In      0.000     19.783 f     -         
coreInst.busControllerInst.ADDR_BUF_0[4]                                    ORCALUT4     Z        Out     1.017     20.799 f     -         
N_88                                                                        Net          -        -       -         -            1         
coreInst.busControllerInst.ADDR_BUF[4]                                      PFUMX        ALUT     In      0.000     20.799 f     -         
coreInst.busControllerInst.ADDR_BUF[4]                                      PFUMX        Z        Out     0.554     21.354 f     -         
ADDR[4]                                                                     Net          -        -       -         -            29        
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_2                       ORCALUT4     A        In      0.000     21.354 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_2                       ORCALUT4     Z        Out     1.017     22.370 r     -         
un3_GPIO_MAPlto15_2                                                         Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_5                       ORCALUT4     D        In      0.000     22.370 r     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_5                       ORCALUT4     Z        Out     1.089     23.459 r     -         
un3_GPIO_MAPlto15_5                                                         Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.INT_MAP_x1                                ORCALUT4     C        In      0.000     23.459 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_x1                                ORCALUT4     Z        Out     1.017     24.476 r     -         
INT_MAP_x1                                                                  Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP                                   ORCALUT4     A        In      0.000     24.476 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP                                   ORCALUT4     Z        Out     1.305     25.781 r     -         
INT_MAP                                                                     Net          -        -       -         -            15        
mcuResourcesInst.memoryMapperInst.CPU_DIN_bm[1]                             ORCALUT4     D        In      0.000     25.781 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_bm[1]                             ORCALUT4     Z        Out     1.017     26.798 r     -         
CPU_DIN_bm[1]                                                               Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN[1]                                PFUMX        ALUT     In      0.000     26.798 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN[1]                                PFUMX        Z        Out     0.422     27.220 r     -         
CPU_DIN[1]                                                                  Net          -        -       -         -            5         
coreInst.programCounterInst.ARGA_0[1]                                       ORCALUT4     A        In      0.000     27.220 r     -         
coreInst.programCounterInst.ARGA_0[1]                                       ORCALUT4     Z        Out     1.017     28.237 r     -         
ARGA[1]                                                                     Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        C0       In      0.000     28.237 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        COUT     Out     1.544     29.781 r     -         
PC_A_NEXT_cry_2                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        CIN      In      0.000     29.781 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        COUT     Out     0.143     29.924 r     -         
PC_A_NEXT_cry_4                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        CIN      In      0.000     29.924 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        COUT     Out     0.143     30.067 r     -         
PC_A_NEXT_cry_6                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        CIN      In      0.000     30.067 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        COUT     Out     0.143     30.210 r     -         
PC_A_NEXT_cry_8                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        CIN      In      0.000     30.210 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        S1       Out     1.757     31.967 r     -         
PC_A_NEXT[10]                                                               Net          -        -       -         -            5         
coreInst.debugger.DEBUG_DATA_MUX_OUT_3_am[10]                               ORCALUT4     B        In      0.000     31.967 r     -         
coreInst.debugger.DEBUG_DATA_MUX_OUT_3_am[10]                               ORCALUT4     Z        Out     1.017     32.983 r     -         
DEBUG_DATA_MUX_OUT_3_am[10]                                                 Net          -        -       -         -            1         
coreInst.debugger.DEBUG_DATA_MUX_OUT_3[10]                                  PFUMX        BLUT     In      0.000     32.983 r     -         
coreInst.debugger.DEBUG_DATA_MUX_OUT_3[10]                                  PFUMX        Z        Out     0.214     33.198 r     -         
DEBUG_DATA_MUX_OUT[10]                                                      Net          -        -       -         -            1         
coreInst.debugger.dataR.DOUT[10]                                            FD1P3DX      D        In      0.000     33.198 r     -         
===========================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      33.198
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -28.303

    Number of logic level(s):                37
    Starting point:                          coreInst.instructionLatchInst.DEBUG_INSTRUCTION_fast[1] / Q
    Ending point:                            coreInst.debugger.dataR.DOUT[10] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_INSTRUCTION_fast[1]                     FD1P3DX      Q        Out     1.044     1.044 r      -         
DEBUG_INSTRUCTION_fast[1]                                                   Net          -        -       -         -            2         
coreInst.opxMultiplexerInst.CC_REGX_bm[0]                                   ORCALUT4     B        In      0.000     1.044 r      -         
coreInst.opxMultiplexerInst.CC_REGX_bm[0]                                   ORCALUT4     Z        Out     1.017     2.061 r      -         
CC_REGX_bm[0]                                                               Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.CC_REGX[0]                                      PFUMX        ALUT     In      0.000     2.061 r      -         
coreInst.opxMultiplexerInst.CC_REGX[0]                                      PFUMX        Z        Out     0.446     2.507 r      -         
CC_REGX[0]                                                                  Net          -        -       -         -            7         
coreInst.fullALUInst.ccRegs.CC_INT0_REG_RNIG8TD[0]                          ORCALUT4     A        In      0.000     2.507 r      -         
coreInst.fullALUInst.ccRegs.CC_INT0_REG_RNIG8TD[0]                          ORCALUT4     Z        Out     1.017     3.524 r      -         
CC_INT0_REG_RNIG8TD[0]                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.ccRegs.CC_INT0_REG_RNIOIG11[0]                         PFUMX        BLUT     In      0.000     3.524 r      -         
coreInst.fullALUInst.ccRegs.CC_INT0_REG_RNIOIG11[0]                         PFUMX        Z        Out     0.286     3.810 r      -         
CC_PARITY                                                                   Net          -        -       -         -            2         
coreInst.jumpGroupDecoderInst.g0_1                                          ORCALUT4     B        In      0.000     3.810 r      -         
coreInst.jumpGroupDecoderInst.g0_1                                          ORCALUT4     Z        Out     0.449     4.259 r      -         
N_63                                                                        Net          -        -       -         -            3         
coreInst.opxMultiplexerInst.g0_1                                            ORCALUT4     D        In      0.000     4.259 r      -         
coreInst.opxMultiplexerInst.g0_1                                            ORCALUT4     Z        Out     1.265     5.523 r      -         
ALUB_N_16_i                                                                 Net          -        -       -         -            8         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_RNIOTPF6[0]                        ORCALUT4     A        In      0.000     5.523 r      -         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_RNIOTPF6[0]                        ORCALUT4     Z        Out     0.449     5.972 f      -         
ALUB_N_14                                                                   Net          -        -       -         -            17        
coreInst.fullALUInst.muxB.ALUB_DATA_5_xx_mm[2]                              ORCALUT4     D        In      0.000     5.972 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_xx_mm[2]                              ORCALUT4     Z        Out     1.265     7.237 r      -         
N_67                                                                        Net          -        -       -         -            8         
coreInst.fullALUInst.muxB.ALUB_DATA_6[2]                                    ORCALUT4     C        In      0.000     7.237 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_6[2]                                    ORCALUT4     Z        Out     0.449     7.686 r      -         
ALUB_DATA[2]                                                                Net          -        -       -         -            73        
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        A1       In      0.000     7.686 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     1.544     9.230 r      -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     9.230 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     9.373 r      -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     9.373 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        S0       Out     1.549     10.922 r     -         
un47_RESULT[5]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNII1TH       ORCALUT4     B        In      0.000     10.922 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNII1TH       ORCALUT4     Z        Out     1.017     11.939 f     -         
OVER_i_1_a2_0                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNIU6E01     ORCALUT4     A        In      0.000     11.939 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNIU6E01     ORCALUT4     Z        Out     1.017     12.956 f     -         
OVER_i_1_a2_8                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI3MEL1     ORCALUT4     A        In      0.000     12.956 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI3MEL1     ORCALUT4     Z        Out     1.017     13.973 f     -         
OVER_i_1_a2_10                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     B        In      0.000     13.973 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     15.285 f     -         
OVER_i                                                                      Net          -        -       -         -            17        
coreInst.fullALUInst.aluInst.un53_RESULT_73                                 ORCALUT4     B        In      0.000     15.285 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_73                                 ORCALUT4     Z        Out     1.017     16.302 f     -         
un53_RESULT[4]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[4]                                ORCALUT4     D        In      0.000     16.302 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[4]                                ORCALUT4     Z        Out     1.017     17.319 f     -         
RESULT_11_bm[4]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[4]                                   PFUMX        ALUT     In      0.000     17.319 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[4]                                   PFUMX        Z        Out     0.214     17.533 f     -         
N_255                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_12_0[4]                                 ORCALUT4     B        In      0.000     17.533 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0[4]                                 ORCALUT4     Z        Out     1.017     18.550 f     -         
N_273                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT[4]                                      ORCALUT4     A        In      0.000     18.550 f     -         
coreInst.fullALUInst.aluInst.RESULT[4]                                      ORCALUT4     Z        Out     1.233     19.783 f     -         
ALU_R[4]                                                                    Net          -        -       -         -            6         
coreInst.busControllerInst.ADDR_BUF_0[4]                                    ORCALUT4     A        In      0.000     19.783 f     -         
coreInst.busControllerInst.ADDR_BUF_0[4]                                    ORCALUT4     Z        Out     1.017     20.799 f     -         
N_88                                                                        Net          -        -       -         -            1         
coreInst.busControllerInst.ADDR_BUF[4]                                      PFUMX        ALUT     In      0.000     20.799 f     -         
coreInst.busControllerInst.ADDR_BUF[4]                                      PFUMX        Z        Out     0.554     21.354 f     -         
ADDR[4]                                                                     Net          -        -       -         -            29        
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_2                       ORCALUT4     A        In      0.000     21.354 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_2                       ORCALUT4     Z        Out     1.017     22.370 r     -         
un3_GPIO_MAPlto15_2                                                         Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_5                       ORCALUT4     D        In      0.000     22.370 r     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_5                       ORCALUT4     Z        Out     1.089     23.459 r     -         
un3_GPIO_MAPlto15_5                                                         Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.INT_MAP_x1                                ORCALUT4     C        In      0.000     23.459 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_x1                                ORCALUT4     Z        Out     1.017     24.476 r     -         
INT_MAP_x1                                                                  Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP                                   ORCALUT4     A        In      0.000     24.476 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP                                   ORCALUT4     Z        Out     1.305     25.781 r     -         
INT_MAP                                                                     Net          -        -       -         -            15        
mcuResourcesInst.memoryMapperInst.CPU_DIN_bm[1]                             ORCALUT4     D        In      0.000     25.781 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_bm[1]                             ORCALUT4     Z        Out     1.017     26.798 r     -         
CPU_DIN_bm[1]                                                               Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN[1]                                PFUMX        ALUT     In      0.000     26.798 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN[1]                                PFUMX        Z        Out     0.422     27.220 r     -         
CPU_DIN[1]                                                                  Net          -        -       -         -            5         
coreInst.programCounterInst.ARGA_0[1]                                       ORCALUT4     A        In      0.000     27.220 r     -         
coreInst.programCounterInst.ARGA_0[1]                                       ORCALUT4     Z        Out     1.017     28.237 r     -         
ARGA[1]                                                                     Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        C0       In      0.000     28.237 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        COUT     Out     1.544     29.781 r     -         
PC_A_NEXT_cry_2                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        CIN      In      0.000     29.781 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        COUT     Out     0.143     29.924 r     -         
PC_A_NEXT_cry_4                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        CIN      In      0.000     29.924 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        COUT     Out     0.143     30.067 r     -         
PC_A_NEXT_cry_6                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        CIN      In      0.000     30.067 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        COUT     Out     0.143     30.210 r     -         
PC_A_NEXT_cry_8                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        CIN      In      0.000     30.210 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        S1       Out     1.757     31.967 r     -         
PC_A_NEXT[10]                                                               Net          -        -       -         -            5         
coreInst.debugger.DEBUG_DATA_MUX_OUT_3_am[10]                               ORCALUT4     B        In      0.000     31.967 r     -         
coreInst.debugger.DEBUG_DATA_MUX_OUT_3_am[10]                               ORCALUT4     Z        Out     1.017     32.983 r     -         
DEBUG_DATA_MUX_OUT_3_am[10]                                                 Net          -        -       -         -            1         
coreInst.debugger.DEBUG_DATA_MUX_OUT_3[10]                                  PFUMX        BLUT     In      0.000     32.983 r     -         
coreInst.debugger.DEBUG_DATA_MUX_OUT_3[10]                                  PFUMX        Z        Out     0.214     33.198 r     -         
DEBUG_DATA_MUX_OUT[10]                                                      Net          -        -       -         -            1         
coreInst.debugger.dataR.DOUT[10]                                            FD1P3DX      D        In      0.000     33.198 r     -         
===========================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      33.198
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -28.303

    Number of logic level(s):                37
    Starting point:                          coreInst.instructionLatchInst.DEBUG_INSTRUCTION_fast[2] / Q
    Ending point:                            coreInst.debugger.dataR.DOUT[10] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_INSTRUCTION_fast[2]                     FD1P3DX      Q        Out     1.044     1.044 r      -         
DEBUG_INSTRUCTION_fast[2]                                                   Net          -        -       -         -            2         
coreInst.opxMultiplexerInst.CC_REGX_bm[0]                                   ORCALUT4     C        In      0.000     1.044 r      -         
coreInst.opxMultiplexerInst.CC_REGX_bm[0]                                   ORCALUT4     Z        Out     1.017     2.061 f      -         
CC_REGX_bm[0]                                                               Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.CC_REGX[0]                                      PFUMX        ALUT     In      0.000     2.061 f      -         
coreInst.opxMultiplexerInst.CC_REGX[0]                                      PFUMX        Z        Out     0.446     2.507 f      -         
CC_REGX[0]                                                                  Net          -        -       -         -            7         
coreInst.fullALUInst.ccRegs.CC_INT0_REG_RNIG8TD[0]                          ORCALUT4     A        In      0.000     2.507 f      -         
coreInst.fullALUInst.ccRegs.CC_INT0_REG_RNIG8TD[0]                          ORCALUT4     Z        Out     1.017     3.524 r      -         
CC_INT0_REG_RNIG8TD[0]                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.ccRegs.CC_INT0_REG_RNIOIG11[0]                         PFUMX        BLUT     In      0.000     3.524 r      -         
coreInst.fullALUInst.ccRegs.CC_INT0_REG_RNIOIG11[0]                         PFUMX        Z        Out     0.286     3.810 r      -         
CC_PARITY                                                                   Net          -        -       -         -            2         
coreInst.jumpGroupDecoderInst.g0_1                                          ORCALUT4     B        In      0.000     3.810 r      -         
coreInst.jumpGroupDecoderInst.g0_1                                          ORCALUT4     Z        Out     0.449     4.259 r      -         
N_63                                                                        Net          -        -       -         -            3         
coreInst.opxMultiplexerInst.g0_1                                            ORCALUT4     D        In      0.000     4.259 r      -         
coreInst.opxMultiplexerInst.g0_1                                            ORCALUT4     Z        Out     1.265     5.523 r      -         
ALUB_N_16_i                                                                 Net          -        -       -         -            8         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_RNIOTPF6[0]                        ORCALUT4     A        In      0.000     5.523 r      -         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_RNIOTPF6[0]                        ORCALUT4     Z        Out     0.449     5.972 f      -         
ALUB_N_14                                                                   Net          -        -       -         -            17        
coreInst.fullALUInst.muxB.ALUB_DATA_5_xx_mm[2]                              ORCALUT4     D        In      0.000     5.972 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_xx_mm[2]                              ORCALUT4     Z        Out     1.265     7.237 r      -         
N_67                                                                        Net          -        -       -         -            8         
coreInst.fullALUInst.muxB.ALUB_DATA_6[2]                                    ORCALUT4     C        In      0.000     7.237 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_6[2]                                    ORCALUT4     Z        Out     0.449     7.686 r      -         
ALUB_DATA[2]                                                                Net          -        -       -         -            73        
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        A1       In      0.000     7.686 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     1.544     9.230 r      -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     9.230 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     9.373 r      -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     9.373 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        S0       Out     1.549     10.922 r     -         
un47_RESULT[5]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNII1TH       ORCALUT4     B        In      0.000     10.922 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNII1TH       ORCALUT4     Z        Out     1.017     11.939 f     -         
OVER_i_1_a2_0                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNIU6E01     ORCALUT4     A        In      0.000     11.939 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNIU6E01     ORCALUT4     Z        Out     1.017     12.956 f     -         
OVER_i_1_a2_8                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI3MEL1     ORCALUT4     A        In      0.000     12.956 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI3MEL1     ORCALUT4     Z        Out     1.017     13.973 f     -         
OVER_i_1_a2_10                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     B        In      0.000     13.973 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     15.285 f     -         
OVER_i                                                                      Net          -        -       -         -            17        
coreInst.fullALUInst.aluInst.un53_RESULT_73                                 ORCALUT4     B        In      0.000     15.285 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_73                                 ORCALUT4     Z        Out     1.017     16.302 f     -         
un53_RESULT[4]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[4]                                ORCALUT4     D        In      0.000     16.302 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[4]                                ORCALUT4     Z        Out     1.017     17.319 f     -         
RESULT_11_bm[4]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[4]                                   PFUMX        ALUT     In      0.000     17.319 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[4]                                   PFUMX        Z        Out     0.214     17.533 f     -         
N_255                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_12_0[4]                                 ORCALUT4     B        In      0.000     17.533 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0[4]                                 ORCALUT4     Z        Out     1.017     18.550 f     -         
N_273                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT[4]                                      ORCALUT4     A        In      0.000     18.550 f     -         
coreInst.fullALUInst.aluInst.RESULT[4]                                      ORCALUT4     Z        Out     1.233     19.783 f     -         
ALU_R[4]                                                                    Net          -        -       -         -            6         
coreInst.busControllerInst.ADDR_BUF_0[4]                                    ORCALUT4     A        In      0.000     19.783 f     -         
coreInst.busControllerInst.ADDR_BUF_0[4]                                    ORCALUT4     Z        Out     1.017     20.799 f     -         
N_88                                                                        Net          -        -       -         -            1         
coreInst.busControllerInst.ADDR_BUF[4]                                      PFUMX        ALUT     In      0.000     20.799 f     -         
coreInst.busControllerInst.ADDR_BUF[4]                                      PFUMX        Z        Out     0.554     21.354 f     -         
ADDR[4]                                                                     Net          -        -       -         -            29        
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_2                       ORCALUT4     A        In      0.000     21.354 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_2                       ORCALUT4     Z        Out     1.017     22.370 r     -         
un3_GPIO_MAPlto15_2                                                         Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_5                       ORCALUT4     D        In      0.000     22.370 r     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_5                       ORCALUT4     Z        Out     1.089     23.459 r     -         
un3_GPIO_MAPlto15_5                                                         Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.INT_MAP_x1                                ORCALUT4     C        In      0.000     23.459 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_x1                                ORCALUT4     Z        Out     1.017     24.476 r     -         
INT_MAP_x1                                                                  Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP                                   ORCALUT4     A        In      0.000     24.476 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP                                   ORCALUT4     Z        Out     1.305     25.781 r     -         
INT_MAP                                                                     Net          -        -       -         -            15        
mcuResourcesInst.memoryMapperInst.CPU_DIN_bm[1]                             ORCALUT4     D        In      0.000     25.781 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_bm[1]                             ORCALUT4     Z        Out     1.017     26.798 r     -         
CPU_DIN_bm[1]                                                               Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN[1]                                PFUMX        ALUT     In      0.000     26.798 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN[1]                                PFUMX        Z        Out     0.422     27.220 r     -         
CPU_DIN[1]                                                                  Net          -        -       -         -            5         
coreInst.programCounterInst.ARGA_0[1]                                       ORCALUT4     A        In      0.000     27.220 r     -         
coreInst.programCounterInst.ARGA_0[1]                                       ORCALUT4     Z        Out     1.017     28.237 r     -         
ARGA[1]                                                                     Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        C0       In      0.000     28.237 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        COUT     Out     1.544     29.781 r     -         
PC_A_NEXT_cry_2                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        CIN      In      0.000     29.781 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        COUT     Out     0.143     29.924 r     -         
PC_A_NEXT_cry_4                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        CIN      In      0.000     29.924 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        COUT     Out     0.143     30.067 r     -         
PC_A_NEXT_cry_6                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        CIN      In      0.000     30.067 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        COUT     Out     0.143     30.210 r     -         
PC_A_NEXT_cry_8                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        CIN      In      0.000     30.210 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        S1       Out     1.757     31.967 r     -         
PC_A_NEXT[10]                                                               Net          -        -       -         -            5         
coreInst.debugger.DEBUG_DATA_MUX_OUT_3_am[10]                               ORCALUT4     B        In      0.000     31.967 r     -         
coreInst.debugger.DEBUG_DATA_MUX_OUT_3_am[10]                               ORCALUT4     Z        Out     1.017     32.983 r     -         
DEBUG_DATA_MUX_OUT_3_am[10]                                                 Net          -        -       -         -            1         
coreInst.debugger.DEBUG_DATA_MUX_OUT_3[10]                                  PFUMX        BLUT     In      0.000     32.983 r     -         
coreInst.debugger.DEBUG_DATA_MUX_OUT_3[10]                                  PFUMX        Z        Out     0.214     33.198 r     -         
DEBUG_DATA_MUX_OUT[10]                                                      Net          -        -       -         -            1         
coreInst.debugger.dataR.DOUT[10]                                            FD1P3DX      D        In      0.000     33.198 r     -         
===========================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      33.198
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -28.303

    Number of logic level(s):                37
    Starting point:                          coreInst.instructionLatchInst.DEBUG_INSTRUCTION_fast[3] / Q
    Ending point:                            coreInst.debugger.dataR.DOUT[10] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_INSTRUCTION_fast[3]                     FD1P3DX      Q        Out     1.044     1.044 r      -         
DEBUG_INSTRUCTION_fast[3]                                                   Net          -        -       -         -            2         
coreInst.opxMultiplexerInst.CC_REGX_bm[0]                                   ORCALUT4     D        In      0.000     1.044 r      -         
coreInst.opxMultiplexerInst.CC_REGX_bm[0]                                   ORCALUT4     Z        Out     1.017     2.061 r      -         
CC_REGX_bm[0]                                                               Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.CC_REGX[0]                                      PFUMX        ALUT     In      0.000     2.061 r      -         
coreInst.opxMultiplexerInst.CC_REGX[0]                                      PFUMX        Z        Out     0.446     2.507 r      -         
CC_REGX[0]                                                                  Net          -        -       -         -            7         
coreInst.fullALUInst.ccRegs.CC_INT0_REG_RNIG8TD[0]                          ORCALUT4     A        In      0.000     2.507 r      -         
coreInst.fullALUInst.ccRegs.CC_INT0_REG_RNIG8TD[0]                          ORCALUT4     Z        Out     1.017     3.524 r      -         
CC_INT0_REG_RNIG8TD[0]                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.ccRegs.CC_INT0_REG_RNIOIG11[0]                         PFUMX        BLUT     In      0.000     3.524 r      -         
coreInst.fullALUInst.ccRegs.CC_INT0_REG_RNIOIG11[0]                         PFUMX        Z        Out     0.286     3.810 r      -         
CC_PARITY                                                                   Net          -        -       -         -            2         
coreInst.jumpGroupDecoderInst.g0_1                                          ORCALUT4     B        In      0.000     3.810 r      -         
coreInst.jumpGroupDecoderInst.g0_1                                          ORCALUT4     Z        Out     0.449     4.259 r      -         
N_63                                                                        Net          -        -       -         -            3         
coreInst.opxMultiplexerInst.g0_1                                            ORCALUT4     D        In      0.000     4.259 r      -         
coreInst.opxMultiplexerInst.g0_1                                            ORCALUT4     Z        Out     1.265     5.523 r      -         
ALUB_N_16_i                                                                 Net          -        -       -         -            8         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_RNIOTPF6[0]                        ORCALUT4     A        In      0.000     5.523 r      -         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_RNIOTPF6[0]                        ORCALUT4     Z        Out     0.449     5.972 f      -         
ALUB_N_14                                                                   Net          -        -       -         -            17        
coreInst.fullALUInst.muxB.ALUB_DATA_5_xx_mm[2]                              ORCALUT4     D        In      0.000     5.972 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_xx_mm[2]                              ORCALUT4     Z        Out     1.265     7.237 r      -         
N_67                                                                        Net          -        -       -         -            8         
coreInst.fullALUInst.muxB.ALUB_DATA_6[2]                                    ORCALUT4     C        In      0.000     7.237 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_6[2]                                    ORCALUT4     Z        Out     0.449     7.686 r      -         
ALUB_DATA[2]                                                                Net          -        -       -         -            73        
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        A1       In      0.000     7.686 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     1.544     9.230 r      -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     9.230 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     9.373 r      -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     9.373 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        S0       Out     1.549     10.922 r     -         
un47_RESULT[5]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNII1TH       ORCALUT4     B        In      0.000     10.922 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNII1TH       ORCALUT4     Z        Out     1.017     11.939 f     -         
OVER_i_1_a2_0                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNIU6E01     ORCALUT4     A        In      0.000     11.939 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNIU6E01     ORCALUT4     Z        Out     1.017     12.956 f     -         
OVER_i_1_a2_8                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI3MEL1     ORCALUT4     A        In      0.000     12.956 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI3MEL1     ORCALUT4     Z        Out     1.017     13.973 f     -         
OVER_i_1_a2_10                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     B        In      0.000     13.973 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     15.285 f     -         
OVER_i                                                                      Net          -        -       -         -            17        
coreInst.fullALUInst.aluInst.un53_RESULT_73                                 ORCALUT4     B        In      0.000     15.285 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_73                                 ORCALUT4     Z        Out     1.017     16.302 f     -         
un53_RESULT[4]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[4]                                ORCALUT4     D        In      0.000     16.302 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[4]                                ORCALUT4     Z        Out     1.017     17.319 f     -         
RESULT_11_bm[4]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[4]                                   PFUMX        ALUT     In      0.000     17.319 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[4]                                   PFUMX        Z        Out     0.214     17.533 f     -         
N_255                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_12_0[4]                                 ORCALUT4     B        In      0.000     17.533 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0[4]                                 ORCALUT4     Z        Out     1.017     18.550 f     -         
N_273                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT[4]                                      ORCALUT4     A        In      0.000     18.550 f     -         
coreInst.fullALUInst.aluInst.RESULT[4]                                      ORCALUT4     Z        Out     1.233     19.783 f     -         
ALU_R[4]                                                                    Net          -        -       -         -            6         
coreInst.busControllerInst.ADDR_BUF_0[4]                                    ORCALUT4     A        In      0.000     19.783 f     -         
coreInst.busControllerInst.ADDR_BUF_0[4]                                    ORCALUT4     Z        Out     1.017     20.799 f     -         
N_88                                                                        Net          -        -       -         -            1         
coreInst.busControllerInst.ADDR_BUF[4]                                      PFUMX        ALUT     In      0.000     20.799 f     -         
coreInst.busControllerInst.ADDR_BUF[4]                                      PFUMX        Z        Out     0.554     21.354 f     -         
ADDR[4]                                                                     Net          -        -       -         -            29        
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_2                       ORCALUT4     A        In      0.000     21.354 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_2                       ORCALUT4     Z        Out     1.017     22.370 r     -         
un3_GPIO_MAPlto15_2                                                         Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_5                       ORCALUT4     D        In      0.000     22.370 r     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_5                       ORCALUT4     Z        Out     1.089     23.459 r     -         
un3_GPIO_MAPlto15_5                                                         Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.INT_MAP_x1                                ORCALUT4     C        In      0.000     23.459 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_x1                                ORCALUT4     Z        Out     1.017     24.476 r     -         
INT_MAP_x1                                                                  Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP                                   ORCALUT4     A        In      0.000     24.476 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP                                   ORCALUT4     Z        Out     1.305     25.781 r     -         
INT_MAP                                                                     Net          -        -       -         -            15        
mcuResourcesInst.memoryMapperInst.CPU_DIN_bm[1]                             ORCALUT4     D        In      0.000     25.781 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_bm[1]                             ORCALUT4     Z        Out     1.017     26.798 r     -         
CPU_DIN_bm[1]                                                               Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN[1]                                PFUMX        ALUT     In      0.000     26.798 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN[1]                                PFUMX        Z        Out     0.422     27.220 r     -         
CPU_DIN[1]                                                                  Net          -        -       -         -            5         
coreInst.programCounterInst.ARGA_0[1]                                       ORCALUT4     A        In      0.000     27.220 r     -         
coreInst.programCounterInst.ARGA_0[1]                                       ORCALUT4     Z        Out     1.017     28.237 r     -         
ARGA[1]                                                                     Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        C0       In      0.000     28.237 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        COUT     Out     1.544     29.781 r     -         
PC_A_NEXT_cry_2                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        CIN      In      0.000     29.781 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        COUT     Out     0.143     29.924 r     -         
PC_A_NEXT_cry_4                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        CIN      In      0.000     29.924 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        COUT     Out     0.143     30.067 r     -         
PC_A_NEXT_cry_6                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        CIN      In      0.000     30.067 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        COUT     Out     0.143     30.210 r     -         
PC_A_NEXT_cry_8                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        CIN      In      0.000     30.210 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        S1       Out     1.757     31.967 r     -         
PC_A_NEXT[10]                                                               Net          -        -       -         -            5         
coreInst.debugger.DEBUG_DATA_MUX_OUT_3_am[10]                               ORCALUT4     B        In      0.000     31.967 r     -         
coreInst.debugger.DEBUG_DATA_MUX_OUT_3_am[10]                               ORCALUT4     Z        Out     1.017     32.983 r     -         
DEBUG_DATA_MUX_OUT_3_am[10]                                                 Net          -        -       -         -            1         
coreInst.debugger.DEBUG_DATA_MUX_OUT_3[10]                                  PFUMX        BLUT     In      0.000     32.983 r     -         
coreInst.debugger.DEBUG_DATA_MUX_OUT_3[10]                                  PFUMX        Z        Out     0.214     33.198 r     -         
DEBUG_DATA_MUX_OUT[10]                                                      Net          -        -       -         -            1         
coreInst.debugger.dataR.DOUT[10]                                            FD1P3DX      D        In      0.000     33.198 r     -         
===========================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      33.198
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -28.303

    Number of logic level(s):                37
    Starting point:                          coreInst.instructionLatchInst.DEBUG_INSTRUCTION[4] / Q
    Ending point:                            coreInst.debugger.dataR.DOUT[10] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_INSTRUCTION[4]                          FD1P3DX      Q        Out     1.044     1.044 r      -         
DEBUG_INSTRUCTION[4]                                                        Net          -        -       -         -            2         
coreInst.opxMultiplexerInst.CC_REGX_bm[0]                                   ORCALUT4     A        In      0.000     1.044 r      -         
coreInst.opxMultiplexerInst.CC_REGX_bm[0]                                   ORCALUT4     Z        Out     1.017     2.061 r      -         
CC_REGX_bm[0]                                                               Net          -        -       -         -            1         
coreInst.opxMultiplexerInst.CC_REGX[0]                                      PFUMX        ALUT     In      0.000     2.061 r      -         
coreInst.opxMultiplexerInst.CC_REGX[0]                                      PFUMX        Z        Out     0.446     2.507 r      -         
CC_REGX[0]                                                                  Net          -        -       -         -            7         
coreInst.fullALUInst.ccRegs.CC_INT1_REG_RNINLIH[3]                          ORCALUT4     A        In      0.000     2.507 r      -         
coreInst.fullALUInst.ccRegs.CC_INT1_REG_RNINLIH[3]                          ORCALUT4     Z        Out     1.017     3.524 r      -         
CC_INT1_REG_RNINLIH[3]                                                      Net          -        -       -         -            1         
coreInst.fullALUInst.ccRegs.CC_INT0_REG_RNI4VG11[3]                         PFUMX        ALUT     In      0.000     3.524 r      -         
coreInst.fullALUInst.ccRegs.CC_INT0_REG_RNI4VG11[3]                         PFUMX        Z        Out     0.286     3.810 r      -         
CC_SIGN                                                                     Net          -        -       -         -            2         
coreInst.jumpGroupDecoderInst.CC_1                                          ORCALUT4     A        In      0.000     3.810 r      -         
coreInst.jumpGroupDecoderInst.CC_1                                          ORCALUT4     Z        Out     0.449     4.259 r      -         
N_62                                                                        Net          -        -       -         -            3         
coreInst.opxMultiplexerInst.g0_1                                            ORCALUT4     C        In      0.000     4.259 r      -         
coreInst.opxMultiplexerInst.g0_1                                            ORCALUT4     Z        Out     1.265     5.523 r      -         
ALUB_N_16_i                                                                 Net          -        -       -         -            8         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_RNIOTPF6[0]                        ORCALUT4     A        In      0.000     5.523 r      -         
coreInst.opxMultiplexerInst.ALU_OPX_iv_0_RNIOTPF6[0]                        ORCALUT4     Z        Out     0.449     5.972 f      -         
ALUB_N_14                                                                   Net          -        -       -         -            17        
coreInst.fullALUInst.muxB.ALUB_DATA_5_xx_mm[2]                              ORCALUT4     D        In      0.000     5.972 f      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_xx_mm[2]                              ORCALUT4     Z        Out     1.265     7.237 r      -         
N_67                                                                        Net          -        -       -         -            8         
coreInst.fullALUInst.muxB.ALUB_DATA_6[2]                                    ORCALUT4     C        In      0.000     7.237 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_6[2]                                    ORCALUT4     Z        Out     0.449     7.686 r      -         
ALUB_DATA[2]                                                                Net          -        -       -         -            73        
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        A1       In      0.000     7.686 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     1.544     9.230 r      -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     9.230 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     9.373 r      -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     9.373 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        S0       Out     1.549     10.922 r     -         
un47_RESULT[5]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNII1TH       ORCALUT4     B        In      0.000     10.922 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0_RNII1TH       ORCALUT4     Z        Out     1.017     11.939 f     -         
OVER_i_1_a2_0                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNIU6E01     ORCALUT4     A        In      0.000     11.939 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0_RNIU6E01     ORCALUT4     Z        Out     1.017     12.956 f     -         
OVER_i_1_a2_8                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI3MEL1     ORCALUT4     A        In      0.000     12.956 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI3MEL1     ORCALUT4     Z        Out     1.017     13.973 f     -         
OVER_i_1_a2_10                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     B        In      0.000     13.973 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     15.285 f     -         
OVER_i                                                                      Net          -        -       -         -            17        
coreInst.fullALUInst.aluInst.un53_RESULT_73                                 ORCALUT4     B        In      0.000     15.285 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_73                                 ORCALUT4     Z        Out     1.017     16.302 f     -         
un53_RESULT[4]                                                              Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[4]                                ORCALUT4     D        In      0.000     16.302 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[4]                                ORCALUT4     Z        Out     1.017     17.319 f     -         
RESULT_11_bm[4]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[4]                                   PFUMX        ALUT     In      0.000     17.319 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[4]                                   PFUMX        Z        Out     0.214     17.533 f     -         
N_255                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_12_0[4]                                 ORCALUT4     B        In      0.000     17.533 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0[4]                                 ORCALUT4     Z        Out     1.017     18.550 f     -         
N_273                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT[4]                                      ORCALUT4     A        In      0.000     18.550 f     -         
coreInst.fullALUInst.aluInst.RESULT[4]                                      ORCALUT4     Z        Out     1.233     19.783 f     -         
ALU_R[4]                                                                    Net          -        -       -         -            6         
coreInst.busControllerInst.ADDR_BUF_0[4]                                    ORCALUT4     A        In      0.000     19.783 f     -         
coreInst.busControllerInst.ADDR_BUF_0[4]                                    ORCALUT4     Z        Out     1.017     20.799 f     -         
N_88                                                                        Net          -        -       -         -            1         
coreInst.busControllerInst.ADDR_BUF[4]                                      PFUMX        ALUT     In      0.000     20.799 f     -         
coreInst.busControllerInst.ADDR_BUF[4]                                      PFUMX        Z        Out     0.554     21.354 f     -         
ADDR[4]                                                                     Net          -        -       -         -            29        
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_2                       ORCALUT4     A        In      0.000     21.354 f     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_2                       ORCALUT4     Z        Out     1.017     22.370 r     -         
un3_GPIO_MAPlto15_2                                                         Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_5                       ORCALUT4     D        In      0.000     22.370 r     -         
mcuResourcesInst.memoryMapperInst.un3_GPIO_MAPlto15_5                       ORCALUT4     Z        Out     1.089     23.459 r     -         
un3_GPIO_MAPlto15_5                                                         Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.INT_MAP_x1                                ORCALUT4     C        In      0.000     23.459 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP_x1                                ORCALUT4     Z        Out     1.017     24.476 r     -         
INT_MAP_x1                                                                  Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.INT_MAP                                   ORCALUT4     A        In      0.000     24.476 r     -         
mcuResourcesInst.memoryMapperInst.INT_MAP                                   ORCALUT4     Z        Out     1.305     25.781 r     -         
INT_MAP                                                                     Net          -        -       -         -            15        
mcuResourcesInst.memoryMapperInst.CPU_DIN_bm[1]                             ORCALUT4     D        In      0.000     25.781 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN_bm[1]                             ORCALUT4     Z        Out     1.017     26.798 r     -         
CPU_DIN_bm[1]                                                               Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_DIN[1]                                PFUMX        ALUT     In      0.000     26.798 r     -         
mcuResourcesInst.memoryMapperInst.CPU_DIN[1]                                PFUMX        Z        Out     0.422     27.220 r     -         
CPU_DIN[1]                                                                  Net          -        -       -         -            5         
coreInst.programCounterInst.ARGA_0[1]                                       ORCALUT4     A        In      0.000     27.220 r     -         
coreInst.programCounterInst.ARGA_0[1]                                       ORCALUT4     Z        Out     1.017     28.237 r     -         
ARGA[1]                                                                     Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        C0       In      0.000     28.237 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_1_0                               CCU2D        COUT     Out     1.544     29.781 r     -         
PC_A_NEXT_cry_2                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        CIN      In      0.000     29.781 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_3_0                               CCU2D        COUT     Out     0.143     29.924 r     -         
PC_A_NEXT_cry_4                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        CIN      In      0.000     29.924 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_5_0                               CCU2D        COUT     Out     0.143     30.067 r     -         
PC_A_NEXT_cry_6                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        CIN      In      0.000     30.067 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_7_0                               CCU2D        COUT     Out     0.143     30.210 r     -         
PC_A_NEXT_cry_8                                                             Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        CIN      In      0.000     30.210 r     -         
coreInst.programCounterInst.PC_A_NEXT_cry_9_0                               CCU2D        S1       Out     1.757     31.967 r     -         
PC_A_NEXT[10]                                                               Net          -        -       -         -            5         
coreInst.debugger.DEBUG_DATA_MUX_OUT_3_am[10]                               ORCALUT4     B        In      0.000     31.967 r     -         
coreInst.debugger.DEBUG_DATA_MUX_OUT_3_am[10]                               ORCALUT4     Z        Out     1.017     32.983 r     -         
DEBUG_DATA_MUX_OUT_3_am[10]                                                 Net          -        -       -         -            1         
coreInst.debugger.DEBUG_DATA_MUX_OUT_3[10]                                  PFUMX        BLUT     In      0.000     32.983 r     -         
coreInst.debugger.DEBUG_DATA_MUX_OUT_3[10]                                  PFUMX        Z        Out     0.214     33.198 r     -         
DEBUG_DATA_MUX_OUT[10]                                                      Net          -        -       -         -            1         
coreInst.debugger.dataR.DOUT[10]                                            FD1P3DX      D        In      0.000     33.198 r     -         
===========================================================================================================================================




====================================
Detailed Report for Clock: mcu|PIN_DEBUG_WRN
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                  Arrival          
Instance                            Reference             Type        Pin     Net             Time        Slack
                                    Clock                                                                      
---------------------------------------------------------------------------------------------------------------
coreInst.debugger.opReg.DOUT[0]     mcu|PIN_DEBUG_WRN     FD1P3DX     Q       DEBUG_OP[0]     1.044       8.851
===============================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                  Required          
Instance                                         Reference             Type        Pin     Net             Time         Slack
                                                 Clock                                                                       
-----------------------------------------------------------------------------------------------------------------------------
coreInst.debugger.requestGen.dhReqReg.Q_R[0]     mcu|PIN_DEBUG_WRN     FD1P3DX     D       DEBUG_OP[0]     9.894        8.851
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.894

    - Propagation time:                      1.044
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.851

    Number of logic level(s):                0
    Starting point:                          coreInst.debugger.opReg.DOUT[0] / Q
    Ending point:                            coreInst.debugger.requestGen.dhReqReg.Q_R[0] / D
    The start point is clocked by            mcu|PIN_DEBUG_WRN [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_DEBUG_WRN [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
coreInst.debugger.opReg.DOUT[0]                  FD1P3DX     Q        Out     1.044     1.044 r     -         
DEBUG_OP[0]                                      Net         -        -       -         -           2         
coreInst.debugger.requestGen.dhReqReg.Q_R[0]     FD1P3DX     D        In      0.000     1.044 r     -         
==============================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                            Arrival          
Instance                                               Reference     Type        Pin     Net               Time        Slack
                                                       Clock                                                                
----------------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.PHASE_NEXT[0]     System        FD1S1AY     Q       PHASE_NEXT[0]     1.236       8.210
coreInst.instructionPhaseDecoderInst.PHASE_NEXT[1]     System        FD1S1AY     Q       PHASE_NEXT[1]     1.236       8.210
coreInst.instructionPhaseDecoderInst.PHASE_NEXT[2]     System        FD1S1AY     Q       PHASE_NEXT[2]     1.236       8.210
coreInst.instructionPhaseDecoderInst.PHASE_NEXT[3]     System        FD1S1AY     Q       PHASE_NEXT[3]     1.108       8.338
============================================================================================================================


Ending Points with Worst Slack
******************************

                                                          Starting                                                                                   Required          
Instance                                                  Reference     Type         Pin     Net                                                     Time         Slack
                                                          Clock                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
coreInst_instructionPhaseDecoderInst_COMMIT_rep0_iio      System        OFS1P3BX     D       coreInst.instructionPhaseDecoderInst.un27_COMMIT_i      9.894        8.210
coreInst_instructionPhaseDecoderInst_DECODE_rep0_iio      System        OFS1P3BX     D       coreInst.instructionPhaseDecoderInst.un27_DECODE_i      9.894        8.210
coreInst_instructionPhaseDecoderInst_EXECUTE_rep0_iio     System        OFS1P3BX     D       coreInst.instructionPhaseDecoderInst.un27_EXECUTE_i     9.894        8.210
coreInst_instructionPhaseDecoderInst_FETCH_rep0_iio       System        OFS1P3BX     D       coreInst.instructionPhaseDecoderInst.un27_FETCH_i       9.894        8.210
coreInst_instructionPhaseDecoderInst_STOPPED_iio          System        OFS1P3DX     D       coreInst.instructionPhaseDecoderInst.STOPPED_2_i        9.894        8.210
coreInst.instructionPhaseDecoderInst.COMMIT               System        FD1S3DX      D       un27_COMMIT                                             10.089       8.236
coreInst.instructionPhaseDecoderInst.DEBUG_STEP_ACK       System        FD1S3DX      D       DEBUG_STEP_ACK_2                                        10.089       8.236
coreInst.instructionPhaseDecoderInst.DECODE               System        FD1S3DX      D       un27_DECODE                                             10.089       8.236
coreInst.instructionPhaseDecoderInst.EXECUTE              System        FD1S3DX      D       un27_EXECUTE                                            10.089       8.236
coreInst.instructionPhaseDecoderInst.FETCH                System        FD1S3DX      D       un27_FETCH                                              10.089       8.236
=======================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.894

    - Propagation time:                      1.685
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.210

    Number of logic level(s):                1
    Starting point:                          coreInst.instructionPhaseDecoderInst.PHASE_NEXT[0] / Q
    Ending point:                            coreInst_instructionPhaseDecoderInst_COMMIT_rep0_iio / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin SCLK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionPhaseDecoderInst.PHASE_NEXT[0]              FD1S1AY      Q        Out     1.236     1.236 r     -         
PHASE_NEXT[0]                                                   Net          -        -       -         -           11        
coreInst.instructionPhaseDecoderInst.PHASE_NEXT_RNI6JL31[0]     ORCALUT4     C        In      0.000     1.236 r     -         
coreInst.instructionPhaseDecoderInst.PHASE_NEXT_RNI6JL31[0]     ORCALUT4     Z        Out     0.449     1.685 r     -         
un27_COMMIT_i                                                   Net          -        -       -         -           1         
coreInst_instructionPhaseDecoderInst_COMMIT_rep0_iio            OFS1P3BX     D        In      0.000     1.685 r     -         
==============================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:01m:19s; CPU Time elapsed 0h:00m:53s; Memory used current: 265MB peak: 271MB)


Finished timing report (Real Time elapsed 0h:01m:19s; CPU Time elapsed 0h:00m:53s; Memory used current: 265MB peak: 271MB)

---------------------------------------
Resource Usage Report
Part: lcmxo3l_6900c-5

Register bits: 389 of 54912 (1%)
Latch bits:      4
PIC Latch:       0
I/O cells:       92
Block Rams : 26 of 240 (10%)


Details:
BB:             8
CCU2D:          281
DP8KC:          26
FD1P3AX:        21
FD1P3BX:        23
FD1P3DX:        224
FD1P3IX:        10
FD1S1AY:        4
FD1S3AX:        9
FD1S3BX:        2
FD1S3DX:        46
FD1S3IX:        39
GSR:            1
IB:             31
IFS1P3DX:       9
INV:            7
L6MUX21:        18
MUX41:          16
OB:             42
OBZ:            11
OFS1P3BX:       5
OFS1P3DX:       1
ORCALUT4:       1316
PFUMX:          184
PUR:            1
VHI:            42
VLO:            42
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:20s; CPU Time elapsed 0h:00m:53s; Memory used current: 75MB peak: 271MB)

Process took 0h:01m:20s realtime, 0h:00m:54s cputime
# Tue Dec 12 23:05:11 2023

###########################################################]
