<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/events/intel/p6.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">arch/x86/events/intel</a> - p6.c<span style="font-size: 80%;"> (source / <a href="p6.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">48</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-07 12:34:12</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">13</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: GPL-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : #include &lt;linux/perf_event.h&gt;</a>
<a name="3"><span class="lineNum">       3 </span>            : #include &lt;linux/types.h&gt;</a>
<a name="4"><span class="lineNum">       4 </span>            : </a>
<a name="5"><span class="lineNum">       5 </span>            : #include &quot;../perf_event.h&quot;</a>
<a name="6"><span class="lineNum">       6 </span>            : </a>
<a name="7"><span class="lineNum">       7 </span>            : /*</a>
<a name="8"><span class="lineNum">       8 </span>            :  * Not sure about some of these</a>
<a name="9"><span class="lineNum">       9 </span>            :  */</a>
<a name="10"><span class="lineNum">      10 </span>            : static const u64 p6_perfmon_event_map[] =</a>
<a name="11"><span class="lineNum">      11 </span>            : {</a>
<a name="12"><span class="lineNum">      12 </span>            :   [PERF_COUNT_HW_CPU_CYCLES]            = 0x0079,       /* CPU_CLK_UNHALTED */</a>
<a name="13"><span class="lineNum">      13 </span>            :   [PERF_COUNT_HW_INSTRUCTIONS]          = 0x00c0,       /* INST_RETIRED     */</a>
<a name="14"><span class="lineNum">      14 </span>            :   [PERF_COUNT_HW_CACHE_REFERENCES]      = 0x0f2e,       /* L2_RQSTS:M:E:S:I */</a>
<a name="15"><span class="lineNum">      15 </span>            :   [PERF_COUNT_HW_CACHE_MISSES]          = 0x012e,       /* L2_RQSTS:I       */</a>
<a name="16"><span class="lineNum">      16 </span>            :   [PERF_COUNT_HW_BRANCH_INSTRUCTIONS]   = 0x00c4,       /* BR_INST_RETIRED  */</a>
<a name="17"><span class="lineNum">      17 </span>            :   [PERF_COUNT_HW_BRANCH_MISSES]         = 0x00c5,       /* BR_MISS_PRED_RETIRED */</a>
<a name="18"><span class="lineNum">      18 </span>            :   [PERF_COUNT_HW_BUS_CYCLES]            = 0x0062,       /* BUS_DRDY_CLOCKS  */</a>
<a name="19"><span class="lineNum">      19 </span>            :   [PERF_COUNT_HW_STALLED_CYCLES_FRONTEND] = 0x00a2,     /* RESOURCE_STALLS  */</a>
<a name="20"><span class="lineNum">      20 </span>            : </a>
<a name="21"><span class="lineNum">      21 </span>            : };</a>
<a name="22"><span class="lineNum">      22 </span>            : </a>
<a name="23"><span class="lineNum">      23 </span>            : static const u64 __initconst p6_hw_cache_event_ids</a>
<a name="24"><span class="lineNum">      24 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="25"><span class="lineNum">      25 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="26"><span class="lineNum">      26 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX] =</a>
<a name="27"><span class="lineNum">      27 </span>            : {</a>
<a name="28"><span class="lineNum">      28 </span>            :  [ C(L1D) ] = {</a>
<a name="29"><span class="lineNum">      29 </span>            :         [ C(OP_READ) ] = {</a>
<a name="30"><span class="lineNum">      30 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0043,  /* DATA_MEM_REFS       */</a>
<a name="31"><span class="lineNum">      31 </span>            :                 [ C(RESULT_MISS)   ] = 0x0045,  /* DCU_LINES_IN        */</a>
<a name="32"><span class="lineNum">      32 </span>            :         },</a>
<a name="33"><span class="lineNum">      33 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="34"><span class="lineNum">      34 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="35"><span class="lineNum">      35 </span>            :                 [ C(RESULT_MISS)   ] = 0x0f29,  /* L2_LD:M:E:S:I       */</a>
<a name="36"><span class="lineNum">      36 </span>            :         },</a>
<a name="37"><span class="lineNum">      37 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="38"><span class="lineNum">      38 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="39"><span class="lineNum">      39 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="40"><span class="lineNum">      40 </span>            :         },</a>
<a name="41"><span class="lineNum">      41 </span>            :  },</a>
<a name="42"><span class="lineNum">      42 </span>            :  [ C(L1I ) ] = {</a>
<a name="43"><span class="lineNum">      43 </span>            :         [ C(OP_READ) ] = {</a>
<a name="44"><span class="lineNum">      44 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0080,  /* IFU_IFETCH         */</a>
<a name="45"><span class="lineNum">      45 </span>            :                 [ C(RESULT_MISS)   ] = 0x0f28,  /* L2_IFETCH:M:E:S:I  */</a>
<a name="46"><span class="lineNum">      46 </span>            :         },</a>
<a name="47"><span class="lineNum">      47 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="48"><span class="lineNum">      48 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="49"><span class="lineNum">      49 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="50"><span class="lineNum">      50 </span>            :         },</a>
<a name="51"><span class="lineNum">      51 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="52"><span class="lineNum">      52 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="53"><span class="lineNum">      53 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="54"><span class="lineNum">      54 </span>            :         },</a>
<a name="55"><span class="lineNum">      55 </span>            :  },</a>
<a name="56"><span class="lineNum">      56 </span>            :  [ C(LL  ) ] = {</a>
<a name="57"><span class="lineNum">      57 </span>            :         [ C(OP_READ) ] = {</a>
<a name="58"><span class="lineNum">      58 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="59"><span class="lineNum">      59 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="60"><span class="lineNum">      60 </span>            :         },</a>
<a name="61"><span class="lineNum">      61 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="62"><span class="lineNum">      62 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="63"><span class="lineNum">      63 </span>            :                 [ C(RESULT_MISS)   ] = 0x0025,  /* L2_M_LINES_INM     */</a>
<a name="64"><span class="lineNum">      64 </span>            :         },</a>
<a name="65"><span class="lineNum">      65 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="66"><span class="lineNum">      66 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="67"><span class="lineNum">      67 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="68"><span class="lineNum">      68 </span>            :         },</a>
<a name="69"><span class="lineNum">      69 </span>            :  },</a>
<a name="70"><span class="lineNum">      70 </span>            :  [ C(DTLB) ] = {</a>
<a name="71"><span class="lineNum">      71 </span>            :         [ C(OP_READ) ] = {</a>
<a name="72"><span class="lineNum">      72 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0043,  /* DATA_MEM_REFS      */</a>
<a name="73"><span class="lineNum">      73 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="74"><span class="lineNum">      74 </span>            :         },</a>
<a name="75"><span class="lineNum">      75 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="76"><span class="lineNum">      76 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="77"><span class="lineNum">      77 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="78"><span class="lineNum">      78 </span>            :         },</a>
<a name="79"><span class="lineNum">      79 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="80"><span class="lineNum">      80 </span>            :                 [ C(RESULT_ACCESS) ] = 0,</a>
<a name="81"><span class="lineNum">      81 </span>            :                 [ C(RESULT_MISS)   ] = 0,</a>
<a name="82"><span class="lineNum">      82 </span>            :         },</a>
<a name="83"><span class="lineNum">      83 </span>            :  },</a>
<a name="84"><span class="lineNum">      84 </span>            :  [ C(ITLB) ] = {</a>
<a name="85"><span class="lineNum">      85 </span>            :         [ C(OP_READ) ] = {</a>
<a name="86"><span class="lineNum">      86 </span>            :                 [ C(RESULT_ACCESS) ] = 0x0080,  /* IFU_IFETCH         */</a>
<a name="87"><span class="lineNum">      87 </span>            :                 [ C(RESULT_MISS)   ] = 0x0085,  /* ITLB_MISS          */</a>
<a name="88"><span class="lineNum">      88 </span>            :         },</a>
<a name="89"><span class="lineNum">      89 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="90"><span class="lineNum">      90 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="91"><span class="lineNum">      91 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="92"><span class="lineNum">      92 </span>            :         },</a>
<a name="93"><span class="lineNum">      93 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="94"><span class="lineNum">      94 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="95"><span class="lineNum">      95 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="96"><span class="lineNum">      96 </span>            :         },</a>
<a name="97"><span class="lineNum">      97 </span>            :  },</a>
<a name="98"><span class="lineNum">      98 </span>            :  [ C(BPU ) ] = {</a>
<a name="99"><span class="lineNum">      99 </span>            :         [ C(OP_READ) ] = {</a>
<a name="100"><span class="lineNum">     100 </span>            :                 [ C(RESULT_ACCESS) ] = 0x00c4,  /* BR_INST_RETIRED      */</a>
<a name="101"><span class="lineNum">     101 </span>            :                 [ C(RESULT_MISS)   ] = 0x00c5,  /* BR_MISS_PRED_RETIRED */</a>
<a name="102"><span class="lineNum">     102 </span>            :         },</a>
<a name="103"><span class="lineNum">     103 </span>            :         [ C(OP_WRITE) ] = {</a>
<a name="104"><span class="lineNum">     104 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="105"><span class="lineNum">     105 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="106"><span class="lineNum">     106 </span>            :         },</a>
<a name="107"><span class="lineNum">     107 </span>            :         [ C(OP_PREFETCH) ] = {</a>
<a name="108"><span class="lineNum">     108 </span>            :                 [ C(RESULT_ACCESS) ] = -1,</a>
<a name="109"><span class="lineNum">     109 </span>            :                 [ C(RESULT_MISS)   ] = -1,</a>
<a name="110"><span class="lineNum">     110 </span>            :         },</a>
<a name="111"><span class="lineNum">     111 </span>            :  },</a>
<a name="112"><span class="lineNum">     112 </span>            : };</a>
<a name="113"><span class="lineNum">     113 </span>            : </a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 : static u64 p6_pmu_event_map(int hw_event)</span></a>
<a name="115"><span class="lineNum">     115 </span>            : {</a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :         return p6_perfmon_event_map[hw_event];</span></a>
<a name="117"><span class="lineNum">     117 </span>            : }</a>
<a name="118"><span class="lineNum">     118 </span>            : </a>
<a name="119"><span class="lineNum">     119 </span>            : /*</a>
<a name="120"><span class="lineNum">     120 </span>            :  * Event setting that is specified not to count anything.</a>
<a name="121"><span class="lineNum">     121 </span>            :  * We use this to effectively disable a counter.</a>
<a name="122"><span class="lineNum">     122 </span>            :  *</a>
<a name="123"><span class="lineNum">     123 </span>            :  * L2_RQSTS with 0 MESI unit mask.</a>
<a name="124"><span class="lineNum">     124 </span>            :  */</a>
<a name="125"><span class="lineNum">     125 </span>            : #define P6_NOP_EVENT                    0x0000002EULL</a>
<a name="126"><span class="lineNum">     126 </span>            : </a>
<a name="127"><span class="lineNum">     127 </span>            : static struct event_constraint p6_event_constraints[] =</a>
<a name="128"><span class="lineNum">     128 </span>            : {</a>
<a name="129"><span class="lineNum">     129 </span>            :         INTEL_EVENT_CONSTRAINT(0xc1, 0x1),      /* FLOPS */</a>
<a name="130"><span class="lineNum">     130 </span>            :         INTEL_EVENT_CONSTRAINT(0x10, 0x1),      /* FP_COMP_OPS_EXE */</a>
<a name="131"><span class="lineNum">     131 </span>            :         INTEL_EVENT_CONSTRAINT(0x11, 0x2),      /* FP_ASSIST */</a>
<a name="132"><span class="lineNum">     132 </span>            :         INTEL_EVENT_CONSTRAINT(0x12, 0x2),      /* MUL */</a>
<a name="133"><span class="lineNum">     133 </span>            :         INTEL_EVENT_CONSTRAINT(0x13, 0x2),      /* DIV */</a>
<a name="134"><span class="lineNum">     134 </span>            :         INTEL_EVENT_CONSTRAINT(0x14, 0x1),      /* CYCLES_DIV_BUSY */</a>
<a name="135"><span class="lineNum">     135 </span>            :         EVENT_CONSTRAINT_END</a>
<a name="136"><span class="lineNum">     136 </span>            : };</a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 : static void p6_pmu_disable_all(void)</span></a>
<a name="139"><span class="lineNum">     139 </span>            : {</a>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 :         u64 val;</span></a>
<a name="141"><span class="lineNum">     141 </span>            : </a>
<a name="142"><span class="lineNum">     142 </span>            :         /* p6 only has one enable register */</a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :         rdmsrl(MSR_P6_EVNTSEL0, val);</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineNoCov">          0 :         val &amp;= ~ARCH_PERFMON_EVENTSEL_ENABLE;</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 :         wrmsrl(MSR_P6_EVNTSEL0, val);</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineNoCov">          0 : }</span></a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 : static void p6_pmu_enable_all(int added)</span></a>
<a name="149"><span class="lineNum">     149 </span>            : {</a>
<a name="150"><span class="lineNum">     150 </span><span class="lineNoCov">          0 :         unsigned long val;</span></a>
<a name="151"><span class="lineNum">     151 </span>            : </a>
<a name="152"><span class="lineNum">     152 </span>            :         /* p6 only has one enable register */</a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 :         rdmsrl(MSR_P6_EVNTSEL0, val);</span></a>
<a name="154"><span class="lineNum">     154 </span><span class="lineNoCov">          0 :         val |= ARCH_PERFMON_EVENTSEL_ENABLE;</span></a>
<a name="155"><span class="lineNum">     155 </span><span class="lineNoCov">          0 :         wrmsrl(MSR_P6_EVNTSEL0, val);</span></a>
<a name="156"><span class="lineNum">     156 </span><span class="lineNoCov">          0 : }</span></a>
<a name="157"><span class="lineNum">     157 </span>            : </a>
<a name="158"><span class="lineNum">     158 </span>            : static inline void</a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 : p6_pmu_disable_event(struct perf_event *event)</span></a>
<a name="160"><span class="lineNum">     160 </span>            : {</a>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 :         struct hw_perf_event *hwc = &amp;event-&gt;hw;</span></a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 :         u64 val = P6_NOP_EVENT;</span></a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 :         (void)wrmsrl_safe(hwc-&gt;config_base, val);</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 : }</span></a>
<a name="166"><span class="lineNum">     166 </span>            : </a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 : static void p6_pmu_enable_event(struct perf_event *event)</span></a>
<a name="168"><span class="lineNum">     168 </span>            : {</a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 :         struct hw_perf_event *hwc = &amp;event-&gt;hw;</span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineNoCov">          0 :         u64 val;</span></a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span><span class="lineNoCov">          0 :         val = hwc-&gt;config;</span></a>
<a name="173"><span class="lineNum">     173 </span>            : </a>
<a name="174"><span class="lineNum">     174 </span>            :         /*</a>
<a name="175"><span class="lineNum">     175 </span>            :          * p6 only has a global event enable, set on PerfEvtSel0</a>
<a name="176"><span class="lineNum">     176 </span>            :          * We &quot;disable&quot; events by programming P6_NOP_EVENT</a>
<a name="177"><span class="lineNum">     177 </span>            :          * and we rely on p6_pmu_enable_all() being called</a>
<a name="178"><span class="lineNum">     178 </span>            :          * to actually enable the events.</a>
<a name="179"><span class="lineNum">     179 </span>            :          */</a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 :         (void)wrmsrl_safe(hwc-&gt;config_base, val);</span></a>
<a name="182"><span class="lineNum">     182 </span><span class="lineNoCov">          0 : }</span></a>
<a name="183"><span class="lineNum">     183 </span>            : </a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(event,  &quot;config:0-7&quot;  );</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(umask,  &quot;config:8-15&quot; );</span></a>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(edge,   &quot;config:18&quot;   );</span></a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(pc,     &quot;config:19&quot;   );</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(inv,    &quot;config:23&quot;   );</span></a>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 : PMU_FORMAT_ATTR(cmask,  &quot;config:24-31&quot;        );</span></a>
<a name="190"><span class="lineNum">     190 </span>            : </a>
<a name="191"><span class="lineNum">     191 </span>            : static struct attribute *intel_p6_formats_attr[] = {</a>
<a name="192"><span class="lineNum">     192 </span>            :         &amp;format_attr_event.attr,</a>
<a name="193"><span class="lineNum">     193 </span>            :         &amp;format_attr_umask.attr,</a>
<a name="194"><span class="lineNum">     194 </span>            :         &amp;format_attr_edge.attr,</a>
<a name="195"><span class="lineNum">     195 </span>            :         &amp;format_attr_pc.attr,</a>
<a name="196"><span class="lineNum">     196 </span>            :         &amp;format_attr_inv.attr,</a>
<a name="197"><span class="lineNum">     197 </span>            :         &amp;format_attr_cmask.attr,</a>
<a name="198"><span class="lineNum">     198 </span>            :         NULL,</a>
<a name="199"><span class="lineNum">     199 </span>            : };</a>
<a name="200"><span class="lineNum">     200 </span>            : </a>
<a name="201"><span class="lineNum">     201 </span>            : static __initconst const struct x86_pmu p6_pmu = {</a>
<a name="202"><span class="lineNum">     202 </span>            :         .name                   = &quot;p6&quot;,</a>
<a name="203"><span class="lineNum">     203 </span>            :         .handle_irq             = x86_pmu_handle_irq,</a>
<a name="204"><span class="lineNum">     204 </span>            :         .disable_all            = p6_pmu_disable_all,</a>
<a name="205"><span class="lineNum">     205 </span>            :         .enable_all             = p6_pmu_enable_all,</a>
<a name="206"><span class="lineNum">     206 </span>            :         .enable                 = p6_pmu_enable_event,</a>
<a name="207"><span class="lineNum">     207 </span>            :         .disable                = p6_pmu_disable_event,</a>
<a name="208"><span class="lineNum">     208 </span>            :         .hw_config              = x86_pmu_hw_config,</a>
<a name="209"><span class="lineNum">     209 </span>            :         .schedule_events        = x86_schedule_events,</a>
<a name="210"><span class="lineNum">     210 </span>            :         .eventsel               = MSR_P6_EVNTSEL0,</a>
<a name="211"><span class="lineNum">     211 </span>            :         .perfctr                = MSR_P6_PERFCTR0,</a>
<a name="212"><span class="lineNum">     212 </span>            :         .event_map              = p6_pmu_event_map,</a>
<a name="213"><span class="lineNum">     213 </span>            :         .max_events             = ARRAY_SIZE(p6_perfmon_event_map),</a>
<a name="214"><span class="lineNum">     214 </span>            :         .apic                   = 1,</a>
<a name="215"><span class="lineNum">     215 </span>            :         .max_period             = (1ULL &lt;&lt; 31) - 1,</a>
<a name="216"><span class="lineNum">     216 </span>            :         .version                = 0,</a>
<a name="217"><span class="lineNum">     217 </span>            :         .num_counters           = 2,</a>
<a name="218"><span class="lineNum">     218 </span>            :         /*</a>
<a name="219"><span class="lineNum">     219 </span>            :          * Events have 40 bits implemented. However they are designed such</a>
<a name="220"><span class="lineNum">     220 </span>            :          * that bits [32-39] are sign extensions of bit 31. As such the</a>
<a name="221"><span class="lineNum">     221 </span>            :          * effective width of a event for P6-like PMU is 32 bits only.</a>
<a name="222"><span class="lineNum">     222 </span>            :          *</a>
<a name="223"><span class="lineNum">     223 </span>            :          * See IA-32 Intel Architecture Software developer manual Vol 3B</a>
<a name="224"><span class="lineNum">     224 </span>            :          */</a>
<a name="225"><span class="lineNum">     225 </span>            :         .cntval_bits            = 32,</a>
<a name="226"><span class="lineNum">     226 </span>            :         .cntval_mask            = (1ULL &lt;&lt; 32) - 1,</a>
<a name="227"><span class="lineNum">     227 </span>            :         .get_event_constraints  = x86_get_event_constraints,</a>
<a name="228"><span class="lineNum">     228 </span>            :         .event_constraints      = p6_event_constraints,</a>
<a name="229"><span class="lineNum">     229 </span>            : </a>
<a name="230"><span class="lineNum">     230 </span>            :         .format_attrs           = intel_p6_formats_attr,</a>
<a name="231"><span class="lineNum">     231 </span>            :         .events_sysfs_show      = intel_event_sysfs_show,</a>
<a name="232"><span class="lineNum">     232 </span>            : </a>
<a name="233"><span class="lineNum">     233 </span>            : };</a>
<a name="234"><span class="lineNum">     234 </span>            : </a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 : static __init void p6_pmu_rdpmc_quirk(void)</span></a>
<a name="236"><span class="lineNum">     236 </span>            : {</a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 :         if (boot_cpu_data.x86_stepping &lt; 9) {</span></a>
<a name="238"><span class="lineNum">     238 </span>            :                 /*</a>
<a name="239"><span class="lineNum">     239 </span>            :                  * PPro erratum 26; fixed in stepping 9 and above.</a>
<a name="240"><span class="lineNum">     240 </span>            :                  */</a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :                 pr_warn(&quot;Userspace RDPMC support disabled due to a CPU erratum\n&quot;);</span></a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :                 x86_pmu.attr_rdpmc_broken = 1;</span></a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :                 x86_pmu.attr_rdpmc = 0;</span></a>
<a name="244"><span class="lineNum">     244 </span>            :         }</a>
<a name="245"><span class="lineNum">     245 </span><span class="lineNoCov">          0 : }</span></a>
<a name="246"><span class="lineNum">     246 </span>            : </a>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 : __init int p6_pmu_init(void)</span></a>
<a name="248"><span class="lineNum">     248 </span>            : {</a>
<a name="249"><span class="lineNum">     249 </span><span class="lineNoCov">          0 :         x86_pmu = p6_pmu;</span></a>
<a name="250"><span class="lineNum">     250 </span>            : </a>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 :         switch (boot_cpu_data.x86_model) {</span></a>
<a name="252"><span class="lineNum">     252 </span><span class="lineNoCov">          0 :         case  1: /* Pentium Pro */</span></a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 :                 x86_add_quirk(p6_pmu_rdpmc_quirk);</span></a>
<a name="254"><span class="lineNum">     254 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="255"><span class="lineNum">     255 </span>            : </a>
<a name="256"><span class="lineNum">     256 </span>            :         case  3: /* Pentium II - Klamath */</a>
<a name="257"><span class="lineNum">     257 </span>            :         case  5: /* Pentium II - Deschutes */</a>
<a name="258"><span class="lineNum">     258 </span>            :         case  6: /* Pentium II - Mendocino */</a>
<a name="259"><span class="lineNum">     259 </span>            :                 break;</a>
<a name="260"><span class="lineNum">     260 </span>            : </a>
<a name="261"><span class="lineNum">     261 </span>            :         case  7: /* Pentium III - Katmai */</a>
<a name="262"><span class="lineNum">     262 </span>            :         case  8: /* Pentium III - Coppermine */</a>
<a name="263"><span class="lineNum">     263 </span>            :         case 10: /* Pentium III Xeon */</a>
<a name="264"><span class="lineNum">     264 </span>            :         case 11: /* Pentium III - Tualatin */</a>
<a name="265"><span class="lineNum">     265 </span>            :                 break;</a>
<a name="266"><span class="lineNum">     266 </span>            : </a>
<a name="267"><span class="lineNum">     267 </span>            :         case  9: /* Pentium M - Banias */</a>
<a name="268"><span class="lineNum">     268 </span>            :         case 13: /* Pentium M - Dothan */</a>
<a name="269"><span class="lineNum">     269 </span>            :                 break;</a>
<a name="270"><span class="lineNum">     270 </span>            : </a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :         default:</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;unsupported p6 CPU model %d &quot;, boot_cpu_data.x86_model);</span></a>
<a name="273"><span class="lineNum">     273 </span><span class="lineNoCov">          0 :                 return -ENODEV;</span></a>
<a name="274"><span class="lineNum">     274 </span>            :         }</a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 :         memcpy(hw_cache_event_ids, p6_hw_cache_event_ids,</span></a>
<a name="277"><span class="lineNum">     277 </span>            :                 sizeof(hw_cache_event_ids));</a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="280"><span class="lineNum">     280 </span>            : }</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
