# ğŸš€ Advanced Physical Design using OpenLANE / Sky130

Welcome to a 5-day immersive physical design program using the OpenLANE RTL-to-GDS flow and the SkyWater SKY130 PDK.
This series combines foundational concepts, SoC design methodology, and practical hands-on labs using fully open-source EDA tools.

## ğŸ“… Day 1 â€“ Inception of Open-Source EDA, OpenLANE & SKY130 PDK
Introduction to the open-source silicon ecosystem and the fundamentals of modern SoC design flows.
You will explore how computers interpret hardware instructions and how OpenLANE leverages open-source infrastructure.

Focus

- ğŸŒ Evolution of open-source EDA + PDKs
- ğŸ’» How computers interpret instructions (binary â†’ logic â†’ circuits)
- ğŸ§© Introduction to SoC design methodology
- ğŸ”§ OpenLANE flow structure and tools
- ğŸ› ï¸ Getting familiar with Yosys, OpenROAD, Magic, KLayout
- ğŸ“ Understanding SKY130 PDK contents

## ğŸ“… Day 2 â€“ Floorplanning & Standard Cell Libraries
Explore what makes a good floorplan, how placement works, and how standard cells are designed and characterized.

Focus

- ğŸ§± Good vs bad floorplan characteristics
- ğŸ—ï¸ Chip floor-planning considerations (pin/IO planning, congestion, area)
- ğŸ”— Library binding and placement flow
- ğŸ§¬ Standard cell design and characterization basics
- â±ï¸ General timing characterization parameters

## ğŸ“… Day 3 â€“ Library Cell Design & CMOS Fabrication Insight
Hands-on creation and characterization of a library cell. Includes layout design using Magic, SPICE simulation, and understanding fabrication concepts.

Focus

- âœï¸ Designing a library cell layout using Magic
- ğŸ” Ngspice characterization of a CMOS inverter
- ğŸ§ª Insight into CMOS fabrication steps
- ğŸ“˜ SKY130 technology files: layers, rules, device models
- ğŸ§¯ DRC, extraction, and parameter verification

## ğŸ“… Day 4 â€“ Timing Analysis & Clock Tree Synthesis
Understand timing behavior before and after CTS, model delays, and implement a real clock network using TritonCTS.

Focus -
- â³ Pre-layout timing analysis
- ğŸ“Š Delay modeling using lookup tables
- âš™ï¸ STA using OpenSTA (ideal vs real clocks)
- ğŸŒ² Clock Tree Synthesis using TritonCTS
- ğŸ”• Signal integrity, skew, and buffering
- ğŸ§­ Timing analysis after CTS

## ğŸ“… Day 5 â€“ RTL-to-GDSII Completion & Routing
Finish the physical design flow with routing, DRC cleanup, PDN generation, and final GDS export.

Focus -
- ğŸ›£ï¸ Routing fundamentals + TritonRoute workflow
- ğŸš¨ Design Rule Check (DRC) and fixes
- ğŸ”Œ Power Distribution Network (PDN) generation
- ğŸš€ TritonRoute features and optimizations


## ğŸ“ˆ Daily Progress Tracker

| Day | Focus Topic | Status |
| :--- | :--- | :--- |
| **Day 1** | Inception of Open-Source EDA, OpenLANE & SKY130 PDK | ![Status](https://img.shields.io/badge/Status-Complete-brightgreen?style=for-the-badge) |
| **Day 2** | Floorplanning & Standard Cell Libraries | ![Status](https://img.shields.io/badge/Status-Complete-brightgreen?style=for-the-badge) |
| **Day 3** | Library Cell Design & CMOS Fabrication Insight | ![Status](https://img.shields.io/badge/Status-Complete-brightgreen?style=for-the-badge) |
| **Day 4** | Timing Analysis & Clock Tree Synthesis | ![Status](https://img.shields.io/badge/Status-Complete-brightgreen?style=for-the-badge)  |
| **Day 5** | RTL-to-GDSII Completion & Routing | ![Status](https://img.shields.io/badge/Status-Complete-brightgreen?style=for-the-badge) |

## ğŸ™ Acknowledgment

I am sincerely grateful to [**Kunal Ghosh**](https://github.com/kunalg123) and the entire  **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** team for this incredible opportunity to participate in the RISC-V SoC Tapeout Program and contribute to this nationwide initiative.



